
;; Function cldrad (cldrad_, funcdef_no=0, decl_uid=3768, cgraph_uid=0, symbol_order=0)



cldrad

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 37 [r8] 38 [r9]
;;  ref usage 	r0={133d,64u} r1={131d,60u} r2={131d,60u} r4={132d,62u} r5={137d,67u} r6={1d,352u} r7={82d,531u} r8={70d} r9={70d} r10={70d} r11={70d} r12={70d} r13={70d} r14={70d} r15={70d} r16={1d,351u} r17={1019d,182u} r18={70d} r19={70d} r20={1d,1177u,46e} r21={75d,8u} r22={71d} r23={71d} r24={71d} r25={71d} r26={71d} r27={71d} r28={71d} r29={70d} r30={70d} r31={70d} r32={70d} r33={70d} r34={70d} r35={70d} r36={70d} r37={124d,53u} r38={124d,53u} r39={70d} r40={70d} r45={70d} r46={70d} r47={70d} r48={70d} r49={70d} r50={70d} r51={70d} r52={70d} r53={70d} r54={70d} r55={70d} r56={70d} r57={70d} r58={70d} r59={70d} r60={70d} r61={70d} r62={70d} r63={70d} r64={70d} r65={70d} r66={70d} r67={70d} r68={70d} r69={70d} r70={70d} r71={70d} r72={70d} r73={70d} r74={70d} r75={70d} r76={70d} r77={70d} r78={70d} r79={70d} r80={70d} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={2d,2u} r92={1d,1u} r93={1d,2u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={2d,2u} r100={1d,1u} r101={1d,2u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,2u,3e} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u,3e} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,2u,3e} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u,3e} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u,1e} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,2u,3e} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,2u,3e} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,2u,3e} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,2u,3e} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,2u,3e} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,2u,3e} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,2u,3e} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,2u,3e} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,2u,3e} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r389={1d,1u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r405={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r426={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r430={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,1u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,1u} r439={1d,1u} r440={1d,1u} r441={1d,1u} r442={1d,1u} r443={1d,1u} r444={1d,1u} r445={1d,1u} r446={1d,1u} r447={1d,1u} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r464={1d,1u} r465={1d,1u} r466={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r471={1d,1u} r472={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,1u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u} r493={1d,1u} r494={1d,1u} r495={1d,1u} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,1u} r509={1d,1u} r510={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r515={1d,1u} r516={1d,1u} r517={1d,1u} r518={1d,1u} r519={1d,1u} r520={1d,1u} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u} r526={1d,1u} r527={1d,1u} r528={1d,1u} r529={1d,1u} r530={1d,1u} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u} r536={1d,1u} r537={1d,1u} r538={1d,1u} r539={1d,1u} r540={1d,1u} r541={1d,1u} r542={1d,1u} r543={1d,1u} r544={1d,1u} r545={1d,1u} r546={1d,1u} r547={1d,1u} r548={1d,1u} r549={1d,1u} r550={1d,1u} r551={1d,2u,3e} r552={1d,1u} r553={1d,1u} r554={1d,1u} r555={1d,1u} r556={1d,1u} r557={1d,2u,3e} r558={1d,1u} r559={1d,1u} r560={1d,1u} r561={1d,1u} r562={1d,1u} r563={1d,1u} r564={1d,1u} r565={1d,1u} r566={1d,1u} r567={1d,1u} r568={1d,1u} r569={1d,1u} r570={1d,1u} r571={1d,1u} r572={1d,1u} r573={1d,1u} r574={1d,1u} r575={1d,1u} r576={1d,1u} r577={1d,1u} r578={1d,1u} r579={1d,1u} r580={1d,1u} r581={1d,1u} r582={1d,1u} r583={1d,1u} r584={1d,1u} r585={1d,1u} r586={1d,1u} r587={1d,1u} r588={1d,1u} r589={1d,1u} r590={1d,1u} r591={1d,1u} r592={1d,1u} r593={1d,1u} r594={1d,1u} r595={1d,1u} r596={1d,1u} r597={1d,1u} r598={1d,1u} r599={1d,1u} r600={1d,1u} r601={1d,1u} r602={1d,1u} r603={1d,1u} r604={1d,1u} r605={1d,1u} r606={1d,1u} r607={1d,1u} r608={1d,1u} r609={1d,1u} r610={1d,1u} r611={1d,1u} r612={1d,1u} r613={1d,1u} r614={1d,1u} r615={1d,1u} r616={1d,1u} r617={1d,1u} r618={1d,1u} r619={1d,1u} r620={1d,1u} r621={1d,1u} r622={1d,1u} r623={1d,1u} r624={1d,1u} r625={1d,1u} r626={1d,1u} r627={1d,1u} r628={1d,1u} r629={1d,1u} r630={1d,1u} r631={1d,1u} r632={1d,1u} r633={1d,1u} r634={1d,1u} r635={1d,1u} r636={1d,1u} r637={1d,1u} r638={1d,1u} r639={1d,1u} r640={1d,1u} r641={1d,1u} r642={1d,1u} r643={1d,1u} r644={1d,1u} r645={1d,1u} r646={1d,1u} r647={1d,1u} r648={1d,1u} r649={1d,1u} r650={1d,1u} r651={1d,1u} r652={1d,1u} r653={1d,1u} r654={1d,1u} r655={1d,1u} r656={1d,1u} r657={1d,1u} r658={1d,1u} r659={1d,1u} r660={1d,1u} r661={1d,1u} r662={1d,1u} r663={1d,1u} r664={1d,1u} r665={1d,1u} r666={1d,1u} r667={1d,1u} r668={1d,1u} r669={1d,1u} r670={1d,1u} r671={1d,1u} r672={1d,1u} r673={1d,1u} r674={1d,1u} r675={1d,1u} r676={1d,1u} r677={1d,1u} r678={1d,1u} r679={1d,1u} r680={1d,1u} r681={1d,1u} r682={1d,1u} r683={1d,1u} r684={1d,1u} r685={1d,1u} r686={1d,1u} r687={1d,1u} r688={1d,1u} r689={1d,1u} r690={1d,1u} r691={1d,1u} r692={1d,1u} r693={1d,1u} r694={1d,1u} r695={1d,1u} r696={1d,1u} r697={1d,1u} r698={1d,1u} r699={1d,1u} r700={1d,1u} r701={1d,1u} r702={1d,1u} r703={1d,1u} r704={1d,1u} r705={1d,1u} r706={1d,1u} r707={1d,1u} r708={1d,1u} r709={1d,1u} r710={1d,1u} r711={1d,1u} r712={1d,1u} r713={1d,1u} r714={1d,1u} r715={1d,1u} r716={1d,1u} r717={1d,1u} r718={1d,1u} r719={1d,1u} r720={1d,1u} r721={1d,1u} r722={1d,1u} r723={1d,1u} r724={1d,1u} r725={1d,1u} r726={1d,1u} r727={1d,1u} r728={1d,1u} r729={1d,1u} r730={1d,1u} r731={1d,1u} r732={1d,1u} r733={1d,1u} r734={1d,1u} r735={1d,1u} r736={1d,1u} r737={1d,1u} r738={1d,1u} r739={1d,1u} r740={1d,1u} r741={1d,1u} r742={1d,1u} r743={1d,1u} r744={1d,1u} r745={1d,1u} r746={1d,1u} r747={1d,1u} r748={1d,1u} r749={1d,1u} r750={1d,1u} r751={1d,1u} r752={1d,1u} r753={1d,1u} r754={1d,1u} r755={1d,1u} r756={1d,1u} r757={1d,1u} r758={1d,1u} r759={1d,1u} r760={1d,1u} r761={1d,1u} r762={1d,1u} r763={1d,1u} r764={1d,1u} r765={1d,1u} r766={1d,1u} r767={1d,1u} r768={1d,1u} r769={1d,1u} r770={1d,1u} r771={1d,1u} r772={1d,1u} r773={1d,1u} r774={1d,1u} r775={1d,1u} r776={1d,1u} r777={1d,1u} r778={1d,1u} r779={1d,2u,3e} r780={1d,1u} r781={1d,1u} r782={1d,1u} r783={1d,1u} r784={1d,1u} r785={1d,2u,3e} r786={1d,1u} r787={1d,1u} r788={1d,1u} r789={1d,1u} r790={1d,1u} r791={1d,2u,3e} r792={1d,1u} r793={1d,1u} r794={1d,1u} r795={1d,1u} r796={1d,1u} r797={1d,1u} r798={1d,1u} r799={1d,1u} r800={1d,1u} r801={1d,1u} r802={1d,1u} r803={1d,1u} r804={1d,1u} r805={1d,1u} r806={1d,1u} r807={1d,1u} r808={1d,1u} r809={1d,1u} r810={1d,1u} r811={1d,1u} r812={1d,1u} r813={1d,1u} r814={1d,1u} r815={1d,2u,3e} r816={1d,1u} r817={1d,1u} r818={1d,1u} r819={1d,1u} r820={1d,1u} r821={1d,1u} r822={1d,1u} r823={1d,1u} r824={1d,1u} r825={1d,1u} r826={1d,1u} r827={1d,1u} r828={1d,1u} r829={1d,1u} r830={1d,1u} r831={1d,1u} r832={1d,1u} r833={1d,1u} r834={1d,1u} r835={1d,1u} r836={1d,1u} r837={1d,1u} r838={1d,1u} r839={1d,2u,3e} r840={1d,1u} r841={1d,1u} r842={1d,1u} r843={1d,1u} r844={1d,1u} r845={1d,1u} r846={1d,1u} r847={1d,1u} r848={1d,1u} r849={1d,1u} r850={1d,1u} r851={1d,1u,1e} r852={1d,1u} r853={1d,1u} r854={1d,1u} r855={1d,1u} r856={1d,1u} r857={1d,1u} r858={1d,1u} r859={1d,1u} r860={1d,1u} r861={1d,1u} r862={1d,1u} r863={1d,1u} r864={1d,2u,3e} r865={1d,1u} r866={1d,1u} r867={1d,1u} r868={1d,1u} r869={1d,1u} r870={1d,1u} r871={1d,1u} r872={1d,1u} r873={1d,1u} r874={1d,1u} r875={1d,1u} r876={1d,1u,1e} r877={1d,1u} r878={1d,1u} r879={1d,1u} r880={1d,1u} r881={1d,1u} r882={1d,1u} r883={1d,1u} r884={1d,1u} r885={1d,1u} r886={1d,1u} r887={1d,1u} r888={1d,1u} r889={1d,2u,3e} r890={1d,1u} r891={1d,1u} r892={1d,1u} r893={1d,1u} r894={1d,1u} r895={1d,1u} r896={1d,1u} r897={1d,1u} r898={1d,1u} r899={1d,1u} r900={1d,1u} r901={1d,1u} r902={1d,1u} r903={1d,1u} r904={1d,1u} r905={1d,1u} r906={1d,1u} r907={1d,1u} r908={1d,1u} r909={1d,1u} r910={1d,1u} r911={1d,1u} r912={1d,1u} r913={1d,2u,3e} r914={1d,1u} r915={1d,1u} r916={1d,1u} r917={1d,1u} r918={1d,1u} r919={1d,1u} r920={1d,1u} r921={1d,1u} r922={1d,1u} r923={1d,1u} r924={1d,1u} r925={1d,1u} r926={1d,1u} r927={1d,1u} r928={1d,1u} r929={1d,1u} r930={1d,1u} r931={1d,1u} r932={1d,1u} r933={1d,1u} r934={1d,1u} r935={1d,1u} r936={1d,1u} r937={1d,2u,3e} r938={1d,1u} r939={1d,1u} r940={1d,1u} r941={1d,1u} r942={1d,1u} r943={1d,1u} r944={1d,1u} r945={1d,1u} r946={1d,1u} r947={1d,1u} r948={1d,1u} r949={1d,1u} r950={1d,1u} r951={1d,1u} r952={1d,1u} r953={1d,1u} r954={1d,1u} r955={1d,1u} r956={1d,1u} r957={1d,1u} r958={1d,1u} r959={1d,1u} r960={1d,1u} r961={1d,1u} r962={1d,1u} r963={1d,1u} r964={1d,1u} r965={1d,1u} r966={1d,1u} r967={1d,1u} r968={1d,1u} r969={1d,1u} r970={1d,1u} r971={1d,1u} r972={1d,1u} r973={1d,1u} r974={1d,1u} r975={1d,1u} r976={1d,1u} r977={1d,1u} r978={1d,1u} r979={1d,1u} r980={1d,2u,3e} r981={1d,1u} r982={1d,1u} r983={1d,1u} r984={1d,1u} r985={1d,1u} r986={1d,1u} r987={1d,1u} r988={1d,1u} r989={1d,1u} r990={1d,1u} r991={1d,1u} r992={1d,1u} r993={1d,1u} r994={1d,1u} r995={1d,1u} r996={1d,1u} r997={1d,1u} r998={1d,1u} r999={1d,1u} r1000={1d,1u} r1001={1d,1u} r1002={1d,1u} r1003={1d,1u} r1004={1d,1u} r1005={1d,1u} r1006={1d,1u} r1007={1d,1u} r1008={1d,1u} r1009={1d,1u} r1010={1d,1u} r1011={1d,1u} r1012={1d,1u} r1013={1d,1u} r1014={1d,1u} r1015={1d,1u} r1016={1d,1u} r1017={1d,1u} r1018={1d,1u} r1019={1d,1u} r1020={1d,1u} r1021={1d,1u} r1022={1d,1u} r1023={1d,1u} r1024={1d,1u} r1025={1d,1u} r1026={1d,1u} r1027={1d,1u} r1028={1d,1u} r1029={1d,1u} r1030={1d,1u} r1031={1d,1u} r1032={1d,1u} r1033={1d,1u} r1034={1d,2u,3e} r1035={1d,1u} r1036={1d,1u} r1037={1d,1u} r1038={1d,1u} r1039={1d,1u} r1040={1d,1u} r1041={1d,1u} r1042={1d,1u} r1043={1d,1u} r1044={1d,1u} r1045={1d,1u} r1046={1d,1u} r1047={1d,1u} r1048={1d,1u} r1049={1d,1u} r1050={1d,1u} r1051={1d,1u} r1052={1d,1u} r1053={1d,1u} r1054={1d,1u} r1055={1d,1u} r1056={1d,1u} r1057={1d,1u} r1058={1d,1u} r1059={1d,1u} r1060={1d,1u} r1061={1d,1u} r1062={1d,1u} r1063={1d,1u} r1064={1d,1u} r1065={1d,1u} r1066={1d,1u} r1067={1d,1u} r1068={1d,1u} r1069={1d,1u} r1070={1d,1u} r1071={1d,1u} r1072={1d,1u} r1073={1d,1u} r1074={1d,1u} r1075={1d,1u} r1076={1d,1u} r1077={1d,2u,3e} r1078={1d,1u} r1079={1d,1u} r1080={1d,1u} r1081={1d,1u} r1082={1d,1u} r1083={1d,2u,3e} r1084={1d,1u} r1085={1d,1u} r1086={2d,5u} r1087={2d,4u} r1088={1d,2u} r1089={1d,6u} r1090={1d,2u} r1091={1d,2u} r1095={1d,1u} r1096={1d,4u} r1097={1d,2u} r1098={1d,1u} r1099={1d,2u} r1100={1d,2u} r1104={1d,1u} r1106={1d,1u} r1107={1d,1u} r1108={1d,1u} r1109={1d,1u} r1110={1d,1u} r1111={1d,1u} r1112={1d,1u} r1113={1d,1u} r1114={1d,1u} r1115={1d,1u} r1116={1d,1u} r1117={1d,1u} r1118={1d,1u} r1119={1d,1u} r1120={1d,1u} r1121={1d,1u} r1122={1d,1u} r1123={1d,1u} r1124={1d,1u} r1125={1d,1u} r1126={1d,2u} r1127={1d,1u} r1128={1d,1u} r1129={1d,1u} r1130={1d,1u} r1131={1d,1u} r1132={1d,1u} r1133={1d,1u} r1134={1d,1u} r1135={1d,1u} r1136={1d,1u} r1137={1d,1u} r1138={1d,1u} r1139={1d,1u} r1140={1d,1u} r1141={1d,1u} r1142={1d,1u} r1143={1d,1u} r1144={1d,1u} r1145={1d,1u} r1146={1d,1u} r1147={1d,1u} r1148={1d,1u} r1149={1d,1u} r1150={1d,1u} r1151={1d,1u} r1152={1d,1u} r1153={1d,1u} r1154={1d,1u} r1155={1d,1u} r1156={1d,1u} r1157={1d,1u} r1158={1d,1u} r1159={1d,1u} r1160={1d,1u} r1161={1d,1u} r1162={1d,1u} r1163={1d,1u} r1164={1d,1u} r1165={1d,1u} r1166={1d,1u} r1167={1d,1u} r1168={1d,1u} r1169={1d,1u} r1170={1d,1u} r1171={1d,1u} r1172={1d,1u} r1173={1d,1u} r1174={1d,1u} r1175={1d,1u} r1176={1d,1u} r1177={1d,1u} r1178={1d,1u} r1179={1d,1u} r1180={1d,1u} r1181={1d,1u} r1182={1d,1u} r1183={1d,1u} r1184={1d,1u} r1185={1d,1u} r1186={1d,1u} r1187={1d,1u} r1188={1d,1u} r1189={1d,1u} r1190={1d,1u} r1191={1d,1u} r1192={1d,1u} r1193={1d,1u} r1194={1d,1u} r1195={1d,1u} r1196={1d,1u} r1197={1d,1u} r1198={1d,1u} r1199={1d,1u} r1200={1d,1u} r1201={1d,1u} r1202={1d,1u} r1203={1d,1u} r1204={1d,1u} r1205={1d,1u} r1206={1d,1u} r1207={1d,1u} r1208={1d,1u} r1209={1d,1u} r1210={1d,1u} r1211={1d,1u} r1212={1d,1u} r1213={1d,1u} r1214={1d,1u} r1215={1d,1u} r1216={1d,1u} r1217={1d,1u} r1218={1d,1u} r1219={1d,1u} r1220={1d,1u} r1221={1d,1u} r1222={1d,1u} r1223={1d,1u} r1224={1d,1u} r1225={1d,1u} r1226={1d,1u} r1227={3d,4u} r1228={1d,2u} r1229={2d,2u} r1230={4d,4u} r1231={1d,1u} r1232={1d,1u} r1233={1d,1u} r1234={1d,1u} r1235={1d,1u} r1236={1d,1u} r1237={1d,1u} r1238={4d,4u} r1239={1d,1u} r1240={1d,1u} r1241={1d,1u} r1242={4d,4u} r1243={1d,1u} r1244={1d,1u} r1245={1d,1u} r1246={1d,1u} r1247={1d,1u} r1248={1d,1u} r1249={1d,1u} r1250={1d,1u} r1251={1d,1u} r1252={3d,4u} r1253={1d,2u} r1254={2d,2u} r1255={4d,4u} r1256={1d,1u} r1257={1d,1u} r1258={1d,1u} r1259={1d,1u} r1260={1d,1u} r1261={1d,1u} r1262={1d,1u} r1263={1d,1u} r1264={1d,1u} r1265={1d,1u} r1266={1d,1u} r1267={1d,1u} r1268={1d,1u} r1269={1d,1u} r1270={1d,1u} r1271={1d,1u} r1272={1d,1u} r1273={1d,1u} r1274={1d,1u} r1275={1d,1u} r1276={1d,1u} r1277={1d,1u} r1278={1d,1u} r1279={1d,1u} r1280={1d,1u} r1281={1d,1u} r1282={1d,1u} r1283={1d,1u} r1284={1d,1u} r1285={1d,1u} r1286={1d,1u} r1287={3d,4u} r1288={1d,2u} r1289={2d,2u} r1290={4d,4u} r1291={1d,1u} r1292={1d,1u} r1293={1d,1u} r1294={1d,1u} r1295={1d,1u} r1296={1d,1u} r1297={1d,1u} r1298={1d,1u} r1299={1d,1u} r1300={3d,4u} r1301={1d,2u} r1302={2d,2u} r1303={4d,4u} r1304={1d,1u} r1305={1d,1u} r1306={1d,1u} r1307={1d,1u} r1308={1d,1u} r1309={1d,1u} r1310={1d,1u} r1311={1d,1u} r1312={1d,1u} r1313={3d,4u} r1314={1d,2u} r1315={2d,2u} r1316={1d,1u} r1317={1d,1u} r1318={1d,1u} r1319={4d,4u} r1320={1d,1u} r1321={1d,1u} r1322={1d,1u} r1323={1d,1u} r1324={1d,1u} r1325={1d,1u} r1326={1d,1u} r1327={1d,1u} r1328={1d,1u} r1329={3d,4u} r1330={1d,2u} r1331={2d,2u} r1332={1d,1u} r1333={1d,1u} r1334={1d,1u} r1335={4d,4u} r1336={1d,1u} r1337={1d,1u} r1338={1d,1u} r1339={1d,1u} r1340={1d,1u} r1341={1d,1u} r1342={1d,1u} r1343={1d,1u} r1344={1d,1u} r1345={3d,4u} r1346={1d,2u} r1347={2d,2u} r1348={1d,1u} r1349={1d,1u} r1350={1d,1u} r1351={4d,4u} r1352={1d,1u} r1353={1d,1u} r1354={1d,1u} r1355={1d,1u} r1356={1d,1u} r1357={1d,1u} r1358={1d,1u} r1359={1d,1u} r1360={1d,1u} r1361={1d,1u} r1362={1d,1u} r1363={1d,1u} r1364={1d,1u} r1365={1d,1u} r1366={1d,1u} r1367={1d,1u} r1368={1d,1u} r1369={1d,1u} r1370={1d,1u} r1371={1d,1u} r1372={1d,1u} r1373={1d,1u} r1374={1d,1u} r1375={1d,1u} r1376={1d,1u} r1377={1d,1u} r1378={1d,1u} r1379={1d,1u} r1380={1d,1u} r1381={1d,1u} r1382={3d,4u} r1383={1d,2u} r1384={2d,2u} r1385={1d,1u} r1386={1d,1u} r1387={1d,1u} r1388={4d,4u} r1389={1d,1u} r1390={1d,1u} r1391={1d,1u} r1392={1d,1u} r1393={1d,1u} r1394={1d,1u} r1395={1d,1u} r1396={1d,1u} r1397={1d,1u} r1398={1d,1u} r1399={1d,1u} r1400={1d,1u} r1401={1d,1u} r1402={1d,1u} r1403={1d,1u} r1404={1d,1u} r1405={1d,1u} r1406={1d,1u} r1407={1d,1u} r1408={1d,1u} r1409={1d,1u} r1410={1d,1u} r1411={1d,1u} r1412={1d,1u} r1413={1d,1u} r1414={1d,1u} r1415={1d,1u} r1416={1d,1u} r1417={1d,1u} r1418={1d,1u} r1419={1d,1u} r1420={1d,1u} r1421={1d,1u} r1422={1d,1u} r1423={1d,1u} r1424={3d,4u} r1425={1d,2u} r1426={2d,2u} r1427={1d,1u} r1428={1d,1u} r1429={1d,1u} r1431={1d,2u} r1432={1d,1u} r1433={1d} r1434={1d,1u} r1435={1d,1u} r1436={1d,1u} r1437={1d,1u} r1438={1d,1u} r1439={1d,1u} r1440={4d,4u} r1441={1d,1u} r1442={1d,1u} r1443={1d,1u} r1444={1d,1u} r1445={1d,1u} r1446={1d,1u} r1447={1d,1u} r1448={1d,1u} r1449={1d,1u} r1450={1d,1u} r1451={1d,1u} r1452={1d,1u} r1453={1d,1u} r1454={1d,1u} r1455={1d,1u} r1456={1d,1u} r1457={1d,1u} r1458={1d,1u} r1459={1d,1u} r1460={1d,1u} r1461={1d,1u} r1462={1d,1u} r1463={1d,1u} r1464={1d,1u} r1465={1d,1u} r1466={1d,1u} r1467={1d,1u} r1468={1d,1u} r1469={1d,1u} r1470={1d,1u} r1471={3d,4u} r1472={1d,2u} r1473={2d,2u} r1474={1d,1u} r1475={1d,1u} r1476={1d,1u} r1478={1d,2u} r1479={1d,1u} r1480={1d} r1481={1d,1u} r1482={1d,1u} r1483={1d,1u} r1484={1d,1u} r1485={1d,1u} r1486={1d,1u} r1487={4d,4u} r1488={1d,1u} r1489={1d,1u} r1490={1d,1u} r1491={1d,1u} r1492={1d,1u} r1493={1d,1u} r1494={1d,1u} r1495={1d,1u} r1496={1d,1u} r1497={1d,1u} r1498={1d,1u} r1499={1d,1u} r1500={1d,1u} r1501={1d,1u} r1502={1d,1u} r1503={1d,1u} r1504={1d,1u} r1505={1d,1u} r1506={1d,1u} r1507={1d,1u} r1508={1d,1u} r1509={1d,1u} r1510={1d,1u} r1511={1d,1u} r1512={1d,1u} r1513={1d,1u} r1514={1d,1u} r1515={1d,1u} r1516={1d,1u} r1517={1d,1u} r1518={3d,4u} r1519={1d,2u} r1520={2d,2u} r1521={1d,1u} r1522={1d,1u} r1523={1d,1u} r1525={1d,2u} r1526={1d,1u} r1527={1d} r1528={1d,1u} r1529={1d,1u} r1530={1d,1u} r1531={1d,1u} r1532={1d,1u} r1533={1d,1u} r1534={4d,4u} r1535={1d,1u} r1536={1d,1u} r1537={1d,1u} r1538={1d,1u} r1539={1d,1u} r1540={1d,1u} r1541={1d,1u} r1542={1d,1u} r1543={1d,1u} r1544={1d,1u} r1545={1d,1u} r1546={1d,1u} r1547={1d,1u} r1548={1d,1u} r1549={1d,1u} r1550={1d,1u} r1551={1d,1u} r1552={1d,1u} r1553={1d,1u} r1554={1d,1u} r1555={1d,1u} r1556={1d,1u} r1557={1d,1u} r1558={1d,1u} r1559={1d,1u} r1560={1d,1u} r1561={1d,1u} r1562={1d,1u} r1563={1d,1u} r1564={1d,1u} r1565={1d,1u} r1566={1d,1u} r1567={1d,1u} r1568={1d,1u} r1569={1d,1u} r1570={1d,1u} r1571={1d,1u} r1572={1d,1u} r1573={1d,1u} r1574={1d,1u} r1575={1d,1u} r1576={1d,1u} r1577={1d,1u} r1578={1d,1u} r1579={1d,1u} r1580={1d,1u} r1581={1d,1u} r1582={1d,1u} r1583={1d,1u} r1584={1d,1u} r1585={1d,1u} r1586={1d,1u} r1587={1d,1u} r1588={1d,1u} r1589={1d,1u} r1590={1d,1u} r1591={1d,1u} r1592={1d,1u} r1593={1d,1u} r1594={1d,1u} r1595={1d,1u} r1596={1d,1u} r1597={1d,1u} r1598={1d,1u} r1599={1d,1u} r1600={1d,1u} r1601={1d,1u} r1602={1d,1u} r1603={1d,1u} r1604={1d,1u} r1605={1d,1u} r1606={1d,1u} r1607={1d,1u} r1608={1d,1u} r1609={1d,1u} r1610={1d,1u} r1611={1d,1u} r1612={1d,1u} r1613={1d,1u} r1614={1d,1u} r1615={1d,1u} r1616={1d,1u} r1617={1d,1u} r1618={1d,1u} r1619={1d,1u} r1620={1d,1u} r1621={1d,1u} r1622={1d,1u} r1623={1d,1u} r1624={1d,1u} r1625={1d,1u} r1626={1d,1u} r1627={1d,1u} r1628={1d,1u} r1629={1d,1u} r1630={1d,1u} r1631={1d,1u} r1632={1d,1u} r1633={1d,1u} r1634={1d,1u} r1635={1d,1u} r1636={1d,1u} r1637={1d,1u} r1638={1d,1u} r1639={1d,1u} r1640={1d,1u} r1641={1d,1u} r1642={1d,1u} r1643={1d,1u} r1644={1d,1u} r1645={1d,1u} r1646={1d,1u} r1647={1d,1u} r1648={1d,1u} r1649={1d,1u} r1650={1d,1u} r1651={1d,1u} r1652={1d,1u} r1653={1d,1u} r1654={1d,1u} r1655={1d,1u} r1656={1d,1u} r1657={1d,1u} r1658={1d,1u} r1659={3d,4u} r1660={1d,2u} r1661={2d,2u} r1662={4d,4u} r1663={1d,1u} r1664={1d,1u} r1665={1d,1u} r1666={1d,1u} r1667={1d,1u} r1668={1d,1u} r1669={1d,1u} r1670={1d,1u} r1671={1d,1u} r1672={3d,4u} r1673={1d,2u} r1674={2d,2u} r1675={4d,4u} r1676={1d,1u} r1677={1d,1u} r1678={1d,1u} r1679={1d,1u} r1680={1d,1u} r1681={1d,1u} r1682={1d,1u} r1683={1d,1u} r1684={1d,1u} r1685={1d,1u} r1686={1d,1u} r1687={1d,1u} r1688={1d,1u} r1689={1d,1u} r1690={1d,1u} r1691={1d,1u} r1692={1d,1u} r1693={1d,1u} r1694={1d,1u} r1695={1d,1u} r1696={1d,1u} r1697={1d,1u} r1698={1d,1u} r1699={1d,1u} r1700={1d,1u} r1701={1d,1u} r1702={1d,1u} r1703={1d,1u} r1704={1d,1u} r1705={1d,1u} r1706={1d,1u} r1707={1d,1u} r1708={1d,1u} r1709={1d,1u} r1710={1d,1u} r1711={1d,1u} r1712={1d,1u} r1713={1d,1u} r1714={1d,1u} r1715={1d,1u} r1716={1d,1u} r1717={1d,1u} r1718={1d,1u} r1719={1d,1u} r1720={1d,1u} r1721={1d,1u} r1722={1d,1u} r1723={1d,1u} r1724={1d,1u} r1725={1d,1u} r1726={1d,1u} r1727={1d,1u} r1728={1d,1u} r1729={1d,1u} r1730={1d,1u} r1731={1d,1u} r1732={1d,1u} r1733={1d,1u} r1734={1d,1u} r1735={1d,1u} r1736={1d,1u} r1737={1d,1u} r1738={1d,1u} r1739={1d,1u} r1740={1d,1u} r1741={1d,1u} r1742={1d,1u} r1743={1d,1u} r1744={1d,1u} r1745={1d,1u} r1746={1d,1u} r1747={1d,1u} r1748={1d,1u} r1749={1d,1u} r1750={1d,1u} r1751={1d,1u} r1752={1d,1u} r1753={1d,1u} r1754={1d,1u} r1755={1d,1u} r1756={1d,1u} r1757={1d,1u} r1758={1d,1u} r1759={1d,1u} r1760={1d,1u} r1761={1d,1u} r1762={1d,1u} r1763={1d,1u} r1764={1d,1u} r1765={1d,1u} r1766={1d,1u} r1767={1d,1u} r1768={1d,1u} r1769={1d,1u} r1770={1d,1u} r1771={1d,1u} r1772={1d,1u} r1773={1d,1u} r1774={1d,1u} r1775={1d,1u} r1776={1d,1u} r1777={1d,1u} r1778={1d,1u} r1779={1d,1u} r1780={1d,1u} r1781={1d,1u} r1782={1d,1u} r1783={1d,1u} r1784={1d,1u} r1785={1d,1u} r1786={1d,1u} r1787={1d,1u} r1788={1d,1u} r1789={1d,1u} r1790={1d,1u} r1791={1d,1u} r1792={1d,1u} r1793={1d,1u} r1794={1d,1u} r1795={1d,1u} r1796={1d,1u} r1797={1d,1u} r1798={1d,1u} r1799={1d,1u} r1800={1d,1u} r1801={1d,1u} r1802={1d,1u} r1803={1d,1u} r1804={1d,1u} r1805={1d,1u} r1806={1d,1u} r1807={1d,1u} r1808={1d,1u} r1809={1d,1u} r1810={1d,1u} r1811={1d,1u} r1812={1d,1u} r1813={1d,1u} r1814={1d,1u} r1815={1d,1u} r1816={1d,1u} r1817={1d,1u} r1818={1d,1u} r1819={1d,1u} r1820={1d,1u} r1821={3d,4u} r1822={1d,2u} r1823={2d,2u} r1824={4d,4u} r1825={1d,1u} r1826={1d,1u} r1827={1d,1u} r1828={1d,1u} r1829={1d,1u} r1830={1d,1u} r1831={1d,1u} r1832={1d,1u} r1833={1d,1u} r1834={3d,4u} r1835={1d,2u} r1836={2d,2u} r1837={4d,4u} r1838={1d,1u} r1839={1d,1u} r1840={1d,1u} r1841={1d,1u} r1842={1d,1u} r1843={1d,1u} r1844={1d,1u} r1845={1d,1u} r1846={1d,1u} r1847={3d,4u} r1848={1d,2u} r1849={2d,2u} r1850={4d,4u} r1851={1d,1u} r1852={1d,1u} r1853={1d,1u} r1854={1d,1u} r1855={1d,1u} r1856={1d,1u} r1857={1d,1u} r1858={1d,1u} r1859={1d,1u} r1860={1d,1u} r1861={1d,1u} r1862={1d,1u} r1863={1d,1u} r1864={1d,1u} r1865={1d,1u} r1866={1d,1u} r1867={1d,1u} r1868={1d,1u} r1869={1d,1u} r1870={1d,1u} r1871={1d,1u} r1872={1d,1u} r1873={1d,1u} r1874={1d,1u} r1875={3d,4u} r1876={1d,2u} r1877={2d,2u} r1878={1d,1u} r1879={1d,1u} r1880={1d,1u} r1882={1d,2u} r1883={1d,1u} r1884={1d} r1885={1d,1u} r1886={1d,1u} r1887={1d,1u} r1888={4d,4u} r1889={1d,1u} r1890={1d,1u} r1891={1d,1u} r1892={1d,1u} r1893={1d,1u} r1894={1d,1u} r1895={1d,1u} r1896={1d,1u} r1897={1d,1u} r1898={1d,1u} r1899={1d,1u} r1900={1d,1u} r1901={1d,1u} r1902={1d,1u} r1903={1d,1u} r1904={1d,1u} r1905={1d,1u} r1906={1d,1u} r1907={1d,1u} r1908={1d,1u} r1909={1d,1u} r1910={1d,1u} r1911={1d,1u} r1912={1d,1u} r1913={3d,4u} r1914={1d,2u} r1915={2d,2u} r1916={1d,1u} r1917={1d,1u} r1918={1d,1u} r1920={1d,2u} r1921={1d,1u} r1922={1d} r1923={1d,1u} r1924={1d,1u} r1925={1d,1u} r1926={4d,4u} r1927={1d,1u} r1928={1d,1u} r1929={1d,1u} r1930={1d,1u} r1931={1d,1u} r1932={1d,1u} r1933={1d,1u} r1934={1d,1u} r1935={1d,1u} r1936={1d,1u} r1937={1d,1u} r1938={1d,1u} r1939={1d,1u} r1940={1d,1u} r1941={1d,1u} r1942={1d,1u} r1943={1d,1u} r1944={1d,1u} r1945={1d,1u} r1946={1d,1u} r1947={1d,1u} r1948={1d,1u} r1949={1d,1u} r1950={1d,1u} r1951={1d,1u} r1952={3d,4u} r1953={1d,2u} r1954={2d,2u} r1955={1d,1u} r1956={1d,1u} r1957={1d,1u} r1959={1d,2u} r1960={1d,1u} r1961={1d} r1962={1d,1u} r1963={1d,1u} r1964={1d,1u} r1965={4d,4u} r1966={1d,1u} r1967={1d,1u} r1968={1d,1u} r1969={1d,1u} r1970={1d,1u} r1971={1d,1u} r1972={1d,1u} r1973={1d,1u} r1974={1d,1u} r1975={1d,1u} r1976={1d,1u} r1977={1d,1u} r1978={1d,1u} r1979={1d,1u} r1980={1d,1u} r1981={1d,1u} r1982={1d,1u} r1983={1d,1u} r1984={1d,1u} r1985={1d,1u} r1986={1d,1u} r1987={1d,1u} r1988={1d,1u} r1989={1d,1u} r1990={1d,1u} r1991={3d,4u} r1992={1d,2u} r1993={2d,2u} r1994={1d,1u} r1995={1d,1u} r1996={1d,1u} r1998={1d,2u} r1999={1d,1u} r2000={1d} r2001={1d,1u} r2002={1d,1u} r2003={1d,1u} r2004={4d,4u} r2005={1d,1u} r2006={1d,1u} r2007={1d,1u} r2008={1d,1u} r2009={1d,1u} r2010={1d,1u} r2011={1d,1u} r2012={1d,1u} r2013={1d,1u} r2014={1d,1u} r2015={1d,1u} r2016={1d,1u} r2017={1d,1u} r2018={1d,1u} r2019={1d,1u} r2020={1d,1u} r2021={1d,1u} r2022={1d,1u} r2023={1d,1u} r2024={1d,1u} r2025={1d,1u} r2026={1d,1u} r2027={1d,1u} r2028={1d,1u} r2029={3d,4u} r2030={1d,2u} r2031={2d,2u} r2032={1d,1u} r2033={1d,1u} r2034={1d,1u} r2036={1d,2u} r2037={1d,1u} r2038={1d} r2039={1d,1u} r2040={1d,1u} r2041={1d,1u} r2042={4d,4u} r2043={1d,1u} r2044={1d,1u} r2045={1d,1u} r2046={1d,1u} r2047={1d,1u} r2048={1d,1u} r2049={1d,1u} r2050={1d,1u} r2051={1d,1u} r2052={1d,1u} r2053={1d,1u} r2054={1d,1u} r2055={1d,1u} r2056={1d,1u} r2057={1d,1u} r2058={1d,1u} r2059={1d,1u} r2060={1d,1u} r2061={1d,1u} r2062={1d,1u} r2063={1d,1u} r2064={1d,1u} r2065={1d,1u} r2066={1d,1u} r2067={3d,4u} r2068={1d,2u} r2069={2d,2u} r2070={1d,1u} r2071={1d,1u} r2072={1d,1u} r2074={1d,2u} r2075={1d,1u} r2076={1d} r2077={1d,1u} r2078={1d,1u} r2079={1d,1u} r2080={4d,4u} r2081={1d,1u} r2082={1d,1u} r2083={1d,1u} r2084={1d,1u} r2085={1d,1u} r2086={1d,1u} r2087={1d,1u} r2088={1d,1u} r2089={1d,1u} r2090={1d,1u} r2091={1d,1u} r2092={1d,1u} r2093={1d,1u} r2094={1d,1u} r2095={1d,1u} r2096={1d,1u} r2097={1d,1u} r2098={1d,1u} r2099={1d,1u} r2100={1d,1u} r2101={1d,1u} r2102={1d,1u} r2103={1d,1u} r2104={1d,1u} r2105={1d,1u} r2106={1d,1u} r2107={1d,1u} r2108={1d,1u} r2109={1d,1u} r2110={1d,1u} r2111={1d,1u} r2112={1d,1u} r2113={1d,1u} r2114={1d,1u} r2115={1d,1u} r2116={3d,4u} r2117={1d,2u} r2118={2d,2u} r2119={4d,4u} r2120={1d,1u} r2121={1d,1u} r2122={1d,1u} r2123={1d,1u} r2124={1d,1u} r2125={1d,1u} r2126={1d,1u} r2127={1d,1u} r2128={1d,1u} r2129={1d,1u} r2130={1d,1u} r2131={1d,1u} r2132={1d,1u} r2133={1d,1u} r2134={1d,1u} r2135={1d,1u} r2136={1d,1u} r2137={1d,1u} r2138={1d,1u} r2139={1d,1u} r2140={1d,1u} r2141={1d,1u} r2142={1d,1u} r2143={1d,1u} r2144={1d,1u} r2145={1d,1u} r2146={1d,1u} r2147={1d,1u} r2148={1d,1u} r2149={1d,1u} r2150={1d,1u} r2151={1d,1u} r2152={1d,1u} r2153={1d,1u} r2154={1d,1u} r2155={1d,1u} r2156={1d,1u} r2157={1d,1u} r2158={1d,1u} r2159={1d,1u} r2160={1d,1u} r2161={1d,1u} r2162={1d,1u} r2163={1d,1u} r2164={1d,1u} r2165={3d,4u} r2166={1d,2u} r2167={2d,2u} r2168={4d,4u} r2169={1d,1u} r2170={1d,1u} r2171={1d,1u} r2172={1d,1u} r2173={1d,1u} r2174={1d,1u} r2175={1d,1u} r2176={1d,1u} r2177={1d,1u} r2178={1d,1u} r2179={1d,1u} r2180={1d,1u} r2181={1d,1u} r2182={1d,1u} r2183={1d,1u} r2184={1d,1u} r2185={1d,1u} r2186={1d,1u} r2187={1d,1u} r2188={1d,1u} r2189={1d,1u} r2190={1d,1u} r2191={1d,1u} r2192={1d,1u} r2193={1d,1u} r2194={1d,1u} r2195={1d,1u} r2196={1d,1u} r2197={1d,1u} r2198={1d,1u} r2199={1d,1u} r2200={1d,1u} r2201={1d,1u} r2202={1d,1u} r2203={1d,1u} r2204={3d,4u} r2205={1d,2u} r2206={2d,2u} r2207={4d,4u} r2208={1d,1u} r2209={1d,1u} r2210={1d,1u} r2211={1d,1u} r2212={1d,1u} r2213={1d,1u} r2214={1d,1u} r2215={1d,1u} r2216={1d,1u} r2217={3d,4u} r2218={1d,2u} r2219={2d,2u} r2220={4d,4u} r2221={1d,1u} r2222={1d,1u} r2223={1d,1u} r2224={1d,1u} r2225={1d,1u} r2226={1d,1u} r2227={1d,1u} r2228={1d,1u} r2229={1d,1u} 
;;    total ref usage 14346{8799d,5413u,134e} in 3523{3453 regular + 70 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])
        (reg:DI 5 di [ imout ])) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])
        (reg:DI 4 si [ jmout ])) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (set (reg/f:DI 1195)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SI 87 [ _1 ])
        (mem:SI (reg/f:DI 1195) [2 *imout_1159(D)+0 S4 A32])) "CLDRAD.f":105 86 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 1196)
        (sign_extend:DI (reg:SI 87 [ _1 ]))) "CLDRAD.f":105 149 {*extendsidi2_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [3 ubound.0+0 S8 A64])
        (reg:DI 1196)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 13 12 15 2 (set (reg:DI 1088 [ stride.2_1161 ])
        (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [3 ubound.0+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 15 13 14 2 (set (reg:DI 1197)
        (const_int 0 [0])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 14 15 16 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 1088 [ stride.2_1161 ])
            (const_int 0 [0]))) "CLDRAD.f":105 8 {*cmpdi_ccno_1}
     (nil))
(insn 16 14 17 2 (set (reg:DI 1089 [ stride.2_1162 ])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 1088 [ stride.2_1161 ])
            (reg:DI 1197))) "CLDRAD.f":105 1003 {*movdicc_noc}
     (nil))
(insn 17 16 18 2 (set (reg/f:DI 1198)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SI 88 [ _2 ])
        (mem:SI (reg/f:DI 1198) [2 *jmout_1163(D)+0 S4 A32])) "CLDRAD.f":105 86 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 1199)
        (sign_extend:DI (reg:SI 88 [ _2 ]))) "CLDRAD.f":105 149 {*extendsidi2_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [3 ubound.1+0 S8 A64])
        (reg:DI 1199)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 21 20 23 2 (parallel [
            (set (reg:DI 1090 [ size.4_1165 ])
                (mult:DI (reg:DI 1089 [ stride.2_1162 ])
                    (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -48 [0xffffffffffffffd0])) [3 ubound.1+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":105 349 {*muldi3_1}
     (nil))
(insn 23 21 22 2 (set (reg:DI 1200)
        (const_int 0 [0])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 22 23 24 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 1090 [ size.4_1165 ])
            (const_int 0 [0]))) "CLDRAD.f":105 8 {*cmpdi_ccno_1}
     (nil))
(insn 24 22 26 2 (set (reg:DI 1091 [ size.4_1166 ])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 1090 [ size.4_1165 ])
            (reg:DI 1200))) "CLDRAD.f":105 1003 {*movdicc_noc}
     (nil))
(insn 26 24 27 2 (set (reg:DI 89 [ size.12_3 ])
        (reg:DI 1091 [ size.4_1166 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 27 26 28 2 (set (subreg:DI (reg:TI 90 [ _4 ]) 0)
        (reg:DI 89 [ size.12_3 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 28 27 32 2 (set (subreg:DI (reg:TI 90 [ _4 ]) 8)
        (const_int 0 [0])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 32 28 33 2 (parallel [
            (set (reg:DI 92 [ _6 ])
                (ashift:DI (reg:DI 1091 [ size.4_1166 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":105 551 {*ashldi3_1}
     (nil))
(insn 33 32 35 2 (set (reg:DI 93 [ _7 ])
        (reg:DI 92 [ _6 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 35 33 34 2 (set (reg:DI 1201)
        (const_int 1 [0x1])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 34 35 36 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 93 [ _7 ])
            (const_int 0 [0]))) "CLDRAD.f":105 8 {*cmpdi_ccno_1}
     (nil))
(insn 36 34 37 2 (set (reg:DI 94 [ _8 ])
        (if_then_else:DI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:DI 93 [ _7 ])
            (reg:DI 1201))) "CLDRAD.f":105 1003 {*movdicc_noc}
     (nil))
(insn 37 36 38 2 (set (reg:DI 5 di)
        (reg:DI 94 [ _8 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(call_insn 38 37 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f2039124f00 __builtin_malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) "CLDRAD.f":105 700 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 39 38 40 2 (set (reg/f:DI 1202)
        (reg:DI 0 ax)) "CLDRAD.f":105 85 {*movdi_internal}
     (expr_list:REG_NOALIAS (reg/f:DI 1202)
        (nil)))
(insn 40 39 41 2 (set (reg/f:DI 1095 [ _1171 ])
        (reg/f:DI 1202)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 41 40 42 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])
        (reg/f:DI 1095 [ _1171 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 42 41 43 2 (set (reg:DI 1096 [ offset.3_1173 ])
        (not:DI (reg:DI 1089 [ stride.2_1162 ]))) "CLDRAD.f":105 532 {*one_cmpldi2_1}
     (nil))
(insn 43 42 44 2 (set (reg/f:DI 1203)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 44 43 45 2 (set (reg:SI 95 [ _9 ])
        (mem:SI (reg/f:DI 1203) [2 *imout_1159(D)+0 S4 A32])) "CLDRAD.f":105 86 {*movsi_internal}
     (nil))
(insn 45 44 46 2 (set (reg:DI 1204)
        (sign_extend:DI (reg:SI 95 [ _9 ]))) "CLDRAD.f":105 149 {*extendsidi2_rex64}
     (nil))
(insn 46 45 47 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [3 ubound.5+0 S8 A64])
        (reg:DI 1204)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 47 46 49 2 (set (reg:DI 1097 [ stride.7_1175 ])
        (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [3 ubound.5+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 49 47 48 2 (set (reg:DI 1205)
        (const_int 0 [0])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 48 49 50 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 1097 [ stride.7_1175 ])
            (const_int 0 [0]))) "CLDRAD.f":105 8 {*cmpdi_ccno_1}
     (nil))
(insn 50 48 51 2 (set (reg:DI 1098 [ stride.7_1176 ])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 1097 [ stride.7_1175 ])
            (reg:DI 1205))) "CLDRAD.f":105 1003 {*movdicc_noc}
     (nil))
(insn 51 50 52 2 (set (reg/f:DI 1206)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 52 51 53 2 (set (reg:SI 96 [ _10 ])
        (mem:SI (reg/f:DI 1206) [2 *jmout_1163(D)+0 S4 A32])) "CLDRAD.f":105 86 {*movsi_internal}
     (nil))
(insn 53 52 54 2 (set (reg:DI 1207)
        (sign_extend:DI (reg:SI 96 [ _10 ]))) "CLDRAD.f":105 149 {*extendsidi2_rex64}
     (nil))
(insn 54 53 55 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [3 ubound.6+0 S8 A64])
        (reg:DI 1207)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 55 54 57 2 (parallel [
            (set (reg:DI 1099 [ size.9_1178 ])
                (mult:DI (reg:DI 1098 [ stride.7_1176 ])
                    (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -72 [0xffffffffffffffb8])) [3 ubound.6+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":105 349 {*muldi3_1}
     (nil))
(insn 57 55 56 2 (set (reg:DI 1208)
        (const_int 0 [0])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 56 57 58 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 1099 [ size.9_1178 ])
            (const_int 0 [0]))) "CLDRAD.f":105 8 {*cmpdi_ccno_1}
     (nil))
(insn 58 56 60 2 (set (reg:DI 1100 [ size.9_1179 ])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 1099 [ size.9_1178 ])
            (reg:DI 1208))) "CLDRAD.f":105 1003 {*movdicc_noc}
     (nil))
(insn 60 58 61 2 (set (reg:DI 97 [ size.14_11 ])
        (reg:DI 1100 [ size.9_1179 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 61 60 62 2 (set (subreg:DI (reg:TI 98 [ _12 ]) 0)
        (reg:DI 97 [ size.14_11 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 62 61 66 2 (set (subreg:DI (reg:TI 98 [ _12 ]) 8)
        (const_int 0 [0])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 66 62 67 2 (parallel [
            (set (reg:DI 100 [ _14 ])
                (ashift:DI (reg:DI 1100 [ size.9_1179 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":105 551 {*ashldi3_1}
     (nil))
(insn 67 66 69 2 (set (reg:DI 101 [ _15 ])
        (reg:DI 100 [ _14 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 69 67 68 2 (set (reg:DI 1209)
        (const_int 1 [0x1])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 68 69 70 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 101 [ _15 ])
            (const_int 0 [0]))) "CLDRAD.f":105 8 {*cmpdi_ccno_1}
     (nil))
(insn 70 68 71 2 (set (reg:DI 102 [ _16 ])
        (if_then_else:DI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:DI 101 [ _15 ])
            (reg:DI 1209))) "CLDRAD.f":105 1003 {*movdicc_noc}
     (nil))
(insn 71 70 72 2 (set (reg:DI 5 di)
        (reg:DI 102 [ _16 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(call_insn 72 71 73 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f2039124f00 __builtin_malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) "CLDRAD.f":105 700 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 73 72 74 2 (set (reg/f:DI 1210)
        (reg:DI 0 ax)) "CLDRAD.f":105 85 {*movdi_internal}
     (expr_list:REG_NOALIAS (reg/f:DI 1210)
        (nil)))
(insn 74 73 75 2 (set (reg/f:DI 1104 [ _1184 ])
        (reg/f:DI 1210)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 75 74 77 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])
        (reg/f:DI 1104 [ _1184 ])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 77 75 78 2 (set (reg:SI 103 [ _17 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 132 [0x84]))) [2 rqstfld.iget+116 S4 A32])) "CLDRAD.f":142 86 {*movsi_internal}
     (nil))
(insn 78 77 79 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 103 [ _17 ])
            (const_int 0 [0]))) "CLDRAD.f":142 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 79 78 80 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "CLDRAD.f":142 682 {*jcc}
     (nil)
 -> 224)
;;  succ:       3 (FALLTHRU)
;;              17

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 80 79 81 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 3 (set (reg:SI 104 [ _18 ])
        (mem/c:SI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>) [2 rqstfld.kgtype+0 S4 A128])) "CLDRAD.f":1 86 {*movsi_internal}
     (nil))
(insn 82 81 83 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 104 [ _18 ])
            (const_int 26 [0x1a]))) "CLDRAD.f":142 11 {*cmpsi_1}
     (nil))
(jump_insn 83 82 84 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "CLDRAD.f":142 682 {*jcc}
     (nil)
 -> 224)
;;  succ:       4 (FALLTHRU)
;;              17

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 84 83 85 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 4 (set (reg:SI 1106 [ _1187 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":143 86 {*movsi_internal}
     (nil))
(insn 86 85 87 4 (set (reg:SI 1107 [ _1188 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":143 86 {*movsi_internal}
     (nil))
(insn 87 86 120 4 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1106 [ _1187 ])) "CLDRAD.f":143 86 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              9 [always] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 120 87 88 5 6 (nil) [1 uses])
(note 88 120 89 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1107 [ _1188 ]))) "CLDRAD.f":143 11 {*cmpsi_1}
     (nil))
(insn 90 89 91 5 (set (reg:QI 1211)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":143 678 {*setcc_qi}
     (nil))
(insn 91 90 92 5 (set (reg:SI 1108 [ _1190 ])
        (zero_extend:SI (reg:QI 1211))) "CLDRAD.f":143 140 {*zero_extendqisi2}
     (nil))
(insn 92 91 93 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1108 [ _1190 ])
            (const_int 0 [0]))) "CLDRAD.f":143 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 93 92 94 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4307)
            (pc))) "CLDRAD.f":143 682 {*jcc}
     (nil)
 -> 4307)
;;  succ:       308
;;              6 (FALLTHRU)

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 94 93 95 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 114 6 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":144 86 {*movsi_internal}
     (nil))
;;  succ:       7 (FALLTHRU)

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              8 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 114 95 96 7 5 (nil) [1 uses])
(note 96 114 97 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":144 11 {*cmpsi_1}
     (nil))
(insn 98 97 99 7 (set (reg:QI 1212)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":144 678 {*setcc_qi}
     (nil))
(insn 99 98 100 7 (set (reg:SI 1109 [ _1192 ])
        (zero_extend:SI (reg:QI 1212))) "CLDRAD.f":144 140 {*zero_extendqisi2}
     (nil))
(insn 100 99 101 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1109 [ _1192 ])
            (const_int 0 [0]))) "CLDRAD.f":144 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 101 100 102 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4310)
            (pc))) "CLDRAD.f":144 682 {*jcc}
     (nil)
 -> 4310)
;;  succ:       309
;;              8 (FALLTHRU)

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 309, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 102 101 103 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 8 (set (reg:SI 1213)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":145 86 {*movsi_internal}
     (nil))
(insn 104 103 105 8 (set (reg:DI 105 [ _19 ])
        (sign_extend:DI (reg:SI 1213))) "CLDRAD.f":145 149 {*extendsidi2_rex64}
     (nil))
(insn 105 104 106 8 (parallel [
            (set (reg:DI 106 [ _20 ])
                (mult:DI (reg:DI 105 [ _19 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":145 349 {*muldi3_1}
     (nil))
(insn 106 105 107 8 (set (reg:SI 1214)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":145 86 {*movsi_internal}
     (nil))
(insn 107 106 108 8 (set (reg:DI 107 [ _21 ])
        (sign_extend:DI (reg:SI 1214))) "CLDRAD.f":145 149 {*extendsidi2_rex64}
     (nil))
(insn 108 107 109 8 (parallel [
            (set (reg:DI 108 [ _22 ])
                (plus:DI (reg:DI 106 [ _20 ])
                    (reg:DI 107 [ _21 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":145 222 {*adddi_1}
     (nil))
(insn 109 108 110 8 (parallel [
            (set (reg:DI 109 [ _23 ])
                (plus:DI (reg:DI 108 [ _22 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":145 222 {*adddi_1}
     (nil))
(insn 110 109 111 8 (set (reg:SF 110 [ _24 ])
        (mem/c:SF (symbol_ref:DI ("options_") [flags 0x2]  <var_decl 0x7f20392c1870 options>) [1 options.spval+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 111 110 112 8 (set (reg/f:DI 1215)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":145 85 {*movdi_internal}
     (nil))
(insn 112 111 113 8 (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ _23 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1215)) [1 egrid1 S4 A32])
        (reg:SF 110 [ _24 ])) "CLDRAD.f":145 131 {*movsf_internal}
     (nil))
(insn 113 112 4159 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":144 221 {*addsi_1}
     (nil))
(jump_insn 4159 113 4160 8 (set (pc)
        (label_ref 114)) "CLDRAD.f":144 -1
     (nil)
 -> 114)
;;  succ:       7 [always] 

(barrier 4160 4159 4310)
;; basic block 309, loop depth 0, maybe hot
;;  prev block 8, next block 9, flags: (NEW, RTL, MODIFIED)
;;  pred:       7
;; bb 309 artificial_defs: { }
;; bb 309 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4310 4160 4309 309 231 (nil) [1 uses])
(note 4309 4310 4311 309 [bb 309] NOTE_INSN_BASIC_BLOCK)
(insn 4311 4309 117 309 (const_int 0 [0]) "CLDRAD.f":145 -1
     (nil))
;;  succ:       9 [always]  (FALLTHRU)

;; basic block 9, loop depth 0, maybe hot
;;  prev block 309, next block 308, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       309 [always]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 117 4311 118 9 4 (nil) [0 uses])
(note 118 117 119 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 4161 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":143 221 {*addsi_1}
     (nil))
(jump_insn 4161 119 4162 9 (set (pc)
        (label_ref 120)) "CLDRAD.f":143 -1
     (nil)
 -> 120)
;;  succ:       5 [always] 

(barrier 4162 4161 4307)
;; basic block 308, loop depth 0, maybe hot
;;  prev block 9, next block 10, flags: (NEW, RTL, MODIFIED)
;;  pred:       5
;; bb 308 artificial_defs: { }
;; bb 308 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4307 4162 4306 308 230 (nil) [1 uses])
(note 4306 4307 4308 308 [bb 308] NOTE_INSN_BASIC_BLOCK)
(insn 4308 4306 123 308 (const_int 0 [0]) "CLDRAD.f":144 -1
     (nil))
;;  succ:       10 [always]  (FALLTHRU)

;; basic block 10, loop depth 0, maybe hot
;;  prev block 308, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       308 [always]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 123 4308 124 10 3 (nil) [0 uses])
(note 124 123 125 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 10 (set (reg:DI 4 si)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":149 85 {*movdi_internal}
     (nil))
(insn 126 125 127 10 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)
                (const_int 18471048 [0x119d888])))) "CLDRAD.f":149 85 {*movdi_internal}
     (nil))
(insn 127 126 128 10 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":149 88 {*movqi_internal}
     (nil))
(call_insn 128 127 129 10 (call (mem:QI (symbol_ref:DI ("otlift2_") [flags 0x41]  <function_decl 0x7f203929e600 otlift2>) [0 otlift2 S1 A8])
        (const_int 0 [0])) "CLDRAD.f":149 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 129 128 130 10 (set (reg:SI 1110 [ _1197 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":151 86 {*movsi_internal}
     (nil))
(insn 130 129 131 10 (set (reg:SI 1111 [ _1198 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":151 86 {*movsi_internal}
     (nil))
(insn 131 130 174 10 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1110 [ _1197 ])) "CLDRAD.f":151 86 {*movsi_internal}
     (nil))
;;  succ:       11 (FALLTHRU)

;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;;              15 [always] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 174 131 132 11 10 (nil) [1 uses])
(note 132 174 133 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1111 [ _1198 ]))) "CLDRAD.f":151 11 {*cmpsi_1}
     (nil))
(insn 134 133 135 11 (set (reg:QI 1216)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":151 678 {*setcc_qi}
     (nil))
(insn 135 134 136 11 (set (reg:SI 1112 [ _1200 ])
        (zero_extend:SI (reg:QI 1216))) "CLDRAD.f":151 140 {*zero_extendqisi2}
     (nil))
(insn 136 135 137 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1112 [ _1200 ])
            (const_int 0 [0]))) "CLDRAD.f":151 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 137 136 138 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4313)
            (pc))) "CLDRAD.f":151 682 {*jcc}
     (nil)
 -> 4313)
;;  succ:       310
;;              12 (FALLTHRU)

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 138 137 139 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 168 12 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":152 86 {*movsi_internal}
     (nil))
;;  succ:       13 (FALLTHRU)

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;;              14 [always] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 168 139 140 13 9 (nil) [1 uses])
(note 140 168 141 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 141 140 142 13 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":152 11 {*cmpsi_1}
     (nil))
(insn 142 141 143 13 (set (reg:QI 1217)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":152 678 {*setcc_qi}
     (nil))
(insn 143 142 144 13 (set (reg:SI 1113 [ _1202 ])
        (zero_extend:SI (reg:QI 1217))) "CLDRAD.f":152 140 {*zero_extendqisi2}
     (nil))
(insn 144 143 145 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1113 [ _1202 ])
            (const_int 0 [0]))) "CLDRAD.f":152 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 145 144 146 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4316)
            (pc))) "CLDRAD.f":152 682 {*jcc}
     (nil)
 -> 4316)
;;  succ:       311
;;              14 (FALLTHRU)

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 311, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 146 145 147 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 14 (set (reg:SI 1218)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":153 86 {*movsi_internal}
     (nil))
(insn 148 147 149 14 (set (reg:DI 111 [ _25 ])
        (sign_extend:DI (reg:SI 1218))) "CLDRAD.f":153 149 {*extendsidi2_rex64}
     (nil))
(insn 149 148 150 14 (parallel [
            (set (reg:DI 112 [ _26 ])
                (mult:DI (reg:DI 111 [ _25 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":153 349 {*muldi3_1}
     (nil))
(insn 150 149 151 14 (set (reg:SI 1219)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":153 86 {*movsi_internal}
     (nil))
(insn 151 150 152 14 (set (reg:DI 113 [ _27 ])
        (sign_extend:DI (reg:SI 1219))) "CLDRAD.f":153 149 {*extendsidi2_rex64}
     (nil))
(insn 152 151 153 14 (parallel [
            (set (reg:DI 114 [ _28 ])
                (plus:DI (reg:DI 112 [ _26 ])
                    (reg:DI 113 [ _27 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":153 222 {*adddi_1}
     (nil))
(insn 153 152 154 14 (parallel [
            (set (reg:DI 115 [ _29 ])
                (plus:DI (reg:DI 114 [ _28 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":153 222 {*adddi_1}
     (nil))
(insn 154 153 155 14 (set (reg/f:DI 1220)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":153 85 {*movdi_internal}
     (nil))
(insn 155 154 156 14 (set (reg:SF 116 [ _30 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 115 [ _29 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1220)) [1 egrid1 S4 A32])) "CLDRAD.f":153 131 {*movsf_internal}
     (nil))
(insn 156 155 157 14 (set (reg:SI 1221)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":153 86 {*movsi_internal}
     (nil))
(insn 157 156 158 14 (set (reg:DI 117 [ _31 ])
        (sign_extend:DI (reg:SI 1221))) "CLDRAD.f":153 149 {*extendsidi2_rex64}
     (nil))
(insn 158 157 159 14 (parallel [
            (set (reg:DI 118 [ _32 ])
                (mult:DI (reg:DI 117 [ _31 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":153 349 {*muldi3_1}
     (nil))
(insn 159 158 160 14 (set (reg:SI 1222)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":153 86 {*movsi_internal}
     (nil))
(insn 160 159 161 14 (set (reg:DI 119 [ _33 ])
        (sign_extend:DI (reg:SI 1222))) "CLDRAD.f":153 149 {*extendsidi2_rex64}
     (nil))
(insn 161 160 162 14 (parallel [
            (set (reg:DI 120 [ _34 ])
                (plus:DI (reg:DI 118 [ _32 ])
                    (reg:DI 119 [ _33 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":153 222 {*adddi_1}
     (nil))
(insn 162 161 163 14 (parallel [
            (set (reg:DI 121 [ _35 ])
                (plus:DI (reg:DI 120 [ _34 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":153 222 {*adddi_1}
     (nil))
(insn 163 162 164 14 (set (reg:SF 1223)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":153 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.73149993896484375e+2 [0x0.889333p+9])
        (nil)))
(insn 164 163 165 14 (set (reg:SF 122 [ _36 ])
        (plus:SF (reg:SF 116 [ _30 ])
            (reg:SF 1223))) "CLDRAD.f":153 838 {*fop_sf_comm}
     (nil))
(insn 165 164 166 14 (set (reg/f:DI 1224)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":153 85 {*movdi_internal}
     (nil))
(insn 166 165 167 14 (set (mem:SF (plus:DI (mult:DI (reg:DI 121 [ _35 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1224)) [1 egrid1 S4 A32])
        (reg:SF 122 [ _36 ])) "CLDRAD.f":153 131 {*movsf_internal}
     (nil))
(insn 167 166 4163 14 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":152 221 {*addsi_1}
     (nil))
(jump_insn 4163 167 4164 14 (set (pc)
        (label_ref 168)) "CLDRAD.f":152 -1
     (nil)
 -> 168)
;;  succ:       13 [always] 

(barrier 4164 4163 4316)
;; basic block 311, loop depth 0, maybe hot
;;  prev block 14, next block 15, flags: (NEW, RTL, MODIFIED)
;;  pred:       13
;; bb 311 artificial_defs: { }
;; bb 311 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4316 4164 4315 311 233 (nil) [1 uses])
(note 4315 4316 4317 311 [bb 311] NOTE_INSN_BASIC_BLOCK)
(insn 4317 4315 171 311 (const_int 0 [0]) "CLDRAD.f":153 -1
     (nil))
;;  succ:       15 [always]  (FALLTHRU)

;; basic block 15, loop depth 0, maybe hot
;;  prev block 311, next block 310, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       311 [always]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 171 4317 172 15 8 (nil) [0 uses])
(note 172 171 173 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 4165 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":151 221 {*addsi_1}
     (nil))
(jump_insn 4165 173 4166 15 (set (pc)
        (label_ref 174)) "CLDRAD.f":151 -1
     (nil)
 -> 174)
;;  succ:       11 [always] 

(barrier 4166 4165 4313)
;; basic block 310, loop depth 0, maybe hot
;;  prev block 15, next block 16, flags: (NEW, RTL, MODIFIED)
;;  pred:       11
;; bb 310 artificial_defs: { }
;; bb 310 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4313 4166 4312 310 232 (nil) [1 uses])
(note 4312 4313 4314 310 [bb 310] NOTE_INSN_BASIC_BLOCK)
(insn 4314 4312 177 310 (const_int 0 [0]) "CLDRAD.f":152 -1
     (nil))
;;  succ:       16 [always]  (FALLTHRU)

;; basic block 16, loop depth 0, maybe hot
;;  prev block 310, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       310 [always]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 177 4314 178 16 7 (nil) [0 uses])
(note 178 177 179 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 180 16 (set (reg:DI 1225)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 180 179 181 16 (set (reg:DI 1226)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 181 180 182 16 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":157 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 182 181 183 16 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":157 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 183 182 184 16 (set (reg:DI 38 r9)
        (reg:DI 1225)) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 184 183 185 16 (set (reg:DI 37 r8)
        (reg:DI 1226)) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 185 184 186 16 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 186 185 187 16 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 187 186 188 16 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 188 187 189 16 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f2038fb41b0 *.LC2>)) "CLDRAD.f":157 85 {*movdi_internal}
     (nil))
(insn 189 188 190 16 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":157 88 {*movqi_internal}
     (nil))
(call_insn 190 189 191 16 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":157 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 191 190 192 16 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":157 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 192 191 193 16 (set (reg/f:DI 1227)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":158 85 {*movdi_internal}
     (nil))
(insn 193 192 194 16 (set (reg:DI 1228)
        (const_int 0 [0])) "CLDRAD.f":158 85 {*movdi_internal}
     (nil))
(insn 194 193 195 16 (set (reg:DI 1229)
        (const_int 12 [0xc])) "CLDRAD.f":158 85 {*movdi_internal}
     (nil))
(insn 195 194 196 16 (parallel [
            (set (reg:DI 1229)
                (const_int 0 [0]))
            (set (reg/f:DI 1227)
                (plus:DI (ashift:DI (reg:DI 1229)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1227)))
            (set (mem/c:BLK (reg/f:DI 1227) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1228))
            (use (reg:DI 1229))
        ]) "CLDRAD.f":158 984 {*rep_stosdi_rex64}
     (nil))
(insn 196 195 197 16 (set (mem/c:SI (reg/f:DI 1227) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1228) 0)) "CLDRAD.f":158 86 {*movsi_internal}
     (nil))
(insn 197 196 198 16 (parallel [
            (set (reg/f:DI 1227)
                (plus:DI (reg/f:DI 1227)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":158 222 {*adddi_1}
     (nil))
(insn 198 197 199 16 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55252 [0xd7d4]))) [2 rqstfld.id+36 S4 A32])
        (const_int 50 [0x32])) "CLDRAD.f":159 86 {*movsi_internal}
     (nil))
(insn 199 198 200 16 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55256 [0xd7d8]))) [2 rqstfld.id+40 S4 A64])
        (const_int 100 [0x64])) "CLDRAD.f":160 86 {*movsi_internal}
     (nil))
(insn 200 199 201 16 (set (reg:SI 123 [ _37 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 132 [0x84]))) [2 rqstfld.iget+116 S4 A32])) "CLDRAD.f":162 86 {*movsi_internal}
     (nil))
(insn 201 200 202 16 (set (reg:DI 124 [ _38 ])
        (sign_extend:DI (reg:SI 123 [ _37 ]))) "CLDRAD.f":162 149 {*extendsidi2_rex64}
     (nil))
(insn 202 201 203 16 (parallel [
            (set (reg:DI 125 [ _39 ])
                (plus:DI (reg:DI 124 [ _38 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":162 222 {*adddi_1}
     (nil))
(insn 203 202 204 16 (set (reg:DI 1230)
        (reg:DI 125 [ _39 ])) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 204 203 205 16 (parallel [
            (set (reg:DI 1231)
                (ashift:DI (reg:DI 1230)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":162 551 {*ashldi3_1}
     (nil))
(insn 205 204 206 16 (set (reg:DI 1230)
        (reg:DI 1231)) "CLDRAD.f":162 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 125 [ _39 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 206 205 207 16 (parallel [
            (set (reg:DI 1230)
                (minus:DI (reg:DI 1230)
                    (reg:DI 125 [ _39 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":162 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 125 [ _39 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 207 206 208 16 (parallel [
            (set (reg:DI 1232)
                (ashift:DI (reg:DI 1230)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":162 551 {*ashldi3_1}
     (nil))
(insn 208 207 209 16 (set (reg:DI 1230)
        (reg:DI 1232)) "CLDRAD.f":162 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 125 [ _39 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 209 208 210 16 (set (reg:DI 126 [ _40 ])
        (reg:DI 1230)) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 210 209 211 16 (parallel [
            (set (reg:DI 1233)
                (plus:DI (reg:DI 126 [ _40 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":162 222 {*adddi_1}
     (nil))
(insn 211 210 212 16 (parallel [
            (set (reg:DI 1234)
                (ashift:DI (reg:DI 1233)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":162 551 {*ashldi3_1}
     (nil))
(insn 212 211 213 16 (parallel [
            (set (reg/f:DI 127 [ _41 ])
                (plus:DI (reg:DI 1234)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":162 222 {*adddi_1}
     (nil))
(insn 213 212 214 16 (set (reg:DI 1235)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 214 213 215 16 (set (reg:DI 1236)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 215 214 216 16 (set (reg:DI 1237)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 216 215 217 16 (set (reg:DI 38 r9)
        (reg:DI 1235)) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 217 216 218 16 (set (reg:DI 37 r8)
        (reg:DI 1236)) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 218 217 219 16 (set (reg:DI 2 cx)
        (reg:DI 1237)) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 219 218 220 16 (set (reg:DI 1 dx)
        (reg/f:DI 127 [ _41 ])) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 220 219 221 16 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 132 [0x84])))) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 221 220 222 16 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":162 85 {*movdi_internal}
     (nil))
(insn 222 221 223 16 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":162 88 {*movqi_internal}
     (nil))
(call_insn 223 222 224 16 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":162 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       17 (FALLTHRU)

;; basic block 17, loop depth 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3
;;              16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 224 223 225 17 2 (nil) [2 uses])
(note 225 224 226 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 226 225 227 17 (set (reg:SI 128 [ _42 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 140 [0x8c]))) [2 rqstfld.iget+124 S4 A32])) "CLDRAD.f":166 86 {*movsi_internal}
     (nil))
(insn 227 226 228 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 128 [ _42 ])
            (const_int 0 [0]))) "CLDRAD.f":166 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 228 227 229 17 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 233)
            (pc))) "CLDRAD.f":166 682 {*jcc}
     (nil)
 -> 233)
;;  succ:       19
;;              18 (FALLTHRU)

;; basic block 18, loop depth 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 229 228 230 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 230 229 231 18 (set (reg:SI 129 [ _43 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 440 [0x1b8]))) [2 rqstfld.iget+424 S4 A64])) "CLDRAD.f":166 86 {*movsi_internal}
     (nil))
(insn 231 230 232 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 129 [ _43 ])
            (const_int 0 [0]))) "CLDRAD.f":166 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 232 231 233 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 494)
            (pc))) "CLDRAD.f":166 682 {*jcc}
     (nil)
 -> 494)
;;  succ:       19 (FALLTHRU)
;;              39

;; basic block 19, loop depth 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;;              18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 233 232 234 19 11 (nil) [1 uses])
(note 234 233 235 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 235 234 236 19 (set (reg:SI 130 [ _44 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 140 [0x8c]))) [2 rqstfld.iget+124 S4 A32])) "CLDRAD.f":167 86 {*movsi_internal}
     (nil))
(insn 236 235 237 19 (set (reg:DI 131 [ _45 ])
        (sign_extend:DI (reg:SI 130 [ _44 ]))) "CLDRAD.f":167 149 {*extendsidi2_rex64}
     (nil))
(insn 237 236 238 19 (parallel [
            (set (reg:DI 132 [ _46 ])
                (plus:DI (reg:DI 131 [ _45 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 222 {*adddi_1}
     (nil))
(insn 238 237 239 19 (set (reg:DI 1238)
        (reg:DI 132 [ _46 ])) "CLDRAD.f":167 85 {*movdi_internal}
     (nil))
(insn 239 238 240 19 (parallel [
            (set (reg:DI 1239)
                (ashift:DI (reg:DI 1238)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 551 {*ashldi3_1}
     (nil))
(insn 240 239 241 19 (set (reg:DI 1238)
        (reg:DI 1239)) "CLDRAD.f":167 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 132 [ _46 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 241 240 242 19 (parallel [
            (set (reg:DI 1238)
                (minus:DI (reg:DI 1238)
                    (reg:DI 132 [ _46 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 132 [ _46 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 242 241 243 19 (parallel [
            (set (reg:DI 1240)
                (ashift:DI (reg:DI 1238)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 551 {*ashldi3_1}
     (nil))
(insn 243 242 244 19 (set (reg:DI 1238)
        (reg:DI 1240)) "CLDRAD.f":167 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 132 [ _46 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 244 243 245 19 (set (reg:DI 133 [ _47 ])
        (reg:DI 1238)) "CLDRAD.f":167 85 {*movdi_internal}
     (nil))
(insn 245 244 246 19 (parallel [
            (set (reg:DI 1241)
                (plus:DI (reg:DI 133 [ _47 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 222 {*adddi_1}
     (nil))
(insn 246 245 247 19 (set (reg:SI 134 [ _48 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1241)
                    (const_int 4 [0x4]))
                (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)) [2 rqstfld.lvls S4 A32])) "CLDRAD.f":167 86 {*movsi_internal}
     (nil))
(insn 247 246 248 19 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 134 [ _48 ])
            (const_int 0 [0]))) "CLDRAD.f":167 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 248 247 249 19 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) "CLDRAD.f":167 682 {*jcc}
     (nil)
 -> 264)
;;  succ:       21
;;              20 (FALLTHRU)

;; basic block 20, loop depth 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 249 248 250 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 250 249 251 20 (set (reg:SI 135 [ _49 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 440 [0x1b8]))) [2 rqstfld.iget+424 S4 A64])) "CLDRAD.f":167 86 {*movsi_internal}
     (nil))
(insn 251 250 252 20 (set (reg:DI 136 [ _50 ])
        (sign_extend:DI (reg:SI 135 [ _49 ]))) "CLDRAD.f":167 149 {*extendsidi2_rex64}
     (nil))
(insn 252 251 253 20 (parallel [
            (set (reg:DI 137 [ _51 ])
                (plus:DI (reg:DI 136 [ _50 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 222 {*adddi_1}
     (nil))
(insn 253 252 254 20 (set (reg:DI 1242)
        (reg:DI 137 [ _51 ])) "CLDRAD.f":167 85 {*movdi_internal}
     (nil))
(insn 254 253 255 20 (parallel [
            (set (reg:DI 1243)
                (ashift:DI (reg:DI 1242)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 551 {*ashldi3_1}
     (nil))
(insn 255 254 256 20 (set (reg:DI 1242)
        (reg:DI 1243)) "CLDRAD.f":167 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 137 [ _51 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 256 255 257 20 (parallel [
            (set (reg:DI 1242)
                (minus:DI (reg:DI 1242)
                    (reg:DI 137 [ _51 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 137 [ _51 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 257 256 258 20 (parallel [
            (set (reg:DI 1244)
                (ashift:DI (reg:DI 1242)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 551 {*ashldi3_1}
     (nil))
(insn 258 257 259 20 (set (reg:DI 1242)
        (reg:DI 1244)) "CLDRAD.f":167 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 137 [ _51 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 259 258 260 20 (set (reg:DI 138 [ _52 ])
        (reg:DI 1242)) "CLDRAD.f":167 85 {*movdi_internal}
     (nil))
(insn 260 259 261 20 (parallel [
            (set (reg:DI 1245)
                (plus:DI (reg:DI 138 [ _52 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":167 222 {*adddi_1}
     (nil))
(insn 261 260 262 20 (set (reg:SI 139 [ _53 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1245)
                    (const_int 4 [0x4]))
                (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)) [2 rqstfld.lvls S4 A32])) "CLDRAD.f":167 86 {*movsi_internal}
     (nil))
(insn 262 261 263 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 139 [ _53 ])
            (const_int 0 [0]))) "CLDRAD.f":167 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 263 262 264 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 494)
            (pc))) "CLDRAD.f":167 682 {*jcc}
     (nil)
 -> 494)
;;  succ:       21 (FALLTHRU)
;;              39

;; basic block 21, loop depth 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19
;;              20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 264 263 265 21 13 (nil) [1 uses])
(note 265 264 266 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 21 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [2 itype+0 S4 A128])
        (const_int 1 [0x1])) "CLDRAD.f":169 86 {*movsi_internal}
     (nil))
(insn 267 266 268 21 (parallel [
            (set (reg:DI 1246)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":170 222 {*adddi_1}
     (nil))
(insn 268 267 269 21 (parallel [
            (set (reg:DI 1247)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -140 [0xffffffffffffff74])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":170 222 {*adddi_1}
     (nil))
(insn 269 268 270 21 (parallel [
            (set (reg:DI 1248)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -132 [0xffffffffffffff7c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":170 222 {*adddi_1}
     (nil))
(insn 270 269 271 21 (parallel [
            (set (reg:DI 1249)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":170 222 {*adddi_1}
     (nil))
(insn 271 270 272 21 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":170 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 272 271 273 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [4  S8 A64])
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":170 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 273 272 274 21 (set (reg:DI 38 r9)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":170 85 {*movdi_internal}
     (nil))
(insn 274 273 275 21 (set (reg:DI 37 r8)
        (symbol_ref:DI ("l1d.4409") [flags 0x202]  <var_decl 0x7f2038edc990 l1d>)) "CLDRAD.f":170 85 {*movdi_internal}
     (nil))
(insn 275 274 276 21 (set (reg:DI 2 cx)
        (reg:DI 1246)) "CLDRAD.f":170 85 {*movdi_internal}
     (nil))
(insn 276 275 277 21 (set (reg:DI 1 dx)
        (reg:DI 1247)) "CLDRAD.f":170 85 {*movdi_internal}
     (nil))
(insn 277 276 278 21 (set (reg:DI 4 si)
        (reg:DI 1248)) "CLDRAD.f":170 85 {*movdi_internal}
     (nil))
(insn 278 277 279 21 (set (reg:DI 5 di)
        (reg:DI 1249)) "CLDRAD.f":170 85 {*movdi_internal}
     (nil))
(insn 279 278 280 21 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":170 88 {*movqi_internal}
     (nil))
(call_insn 280 279 281 21 (call (mem:QI (symbol_ref:DI ("calcape_") [flags 0x41]  <function_decl 0x7f203929e900 calcape>) [0 calcape S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":170 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 281 280 282 21 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":170 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 282 281 283 21 (set (reg:SI 140 [ _54 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 140 [0x8c]))) [2 rqstfld.iget+124 S4 A32])) "CLDRAD.f":173 86 {*movsi_internal}
     (nil))
(insn 283 282 284 21 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 140 [ _54 ])
            (const_int 0 [0]))) "CLDRAD.f":173 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 284 283 285 21 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 329)
            (pc))) "CLDRAD.f":173 682 {*jcc}
     (nil)
 -> 329)
;;  succ:       22 (FALLTHRU)
;;              23

;; basic block 22, loop depth 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 285 284 286 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 286 285 287 22 (set (reg:DI 1250)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 287 286 288 22 (set (reg:DI 1251)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 288 287 289 22 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":174 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 289 288 290 22 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":174 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 290 289 291 22 (set (reg:DI 38 r9)
        (reg:DI 1250)) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 291 290 292 22 (set (reg:DI 37 r8)
        (reg:DI 1251)) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 292 291 293 22 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 293 292 294 22 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 294 293 295 22 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 295 294 296 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f2038fb4240 *.LC3>)) "CLDRAD.f":174 85 {*movdi_internal}
     (nil))
(insn 296 295 297 22 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":174 88 {*movqi_internal}
     (nil))
(call_insn 297 296 298 22 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":174 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 298 297 299 22 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":174 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 299 298 300 22 (set (reg/f:DI 1252)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":176 85 {*movdi_internal}
     (nil))
(insn 300 299 301 22 (set (reg:DI 1253)
        (const_int 0 [0])) "CLDRAD.f":176 85 {*movdi_internal}
     (nil))
(insn 301 300 302 22 (set (reg:DI 1254)
        (const_int 12 [0xc])) "CLDRAD.f":176 85 {*movdi_internal}
     (nil))
(insn 302 301 303 22 (parallel [
            (set (reg:DI 1254)
                (const_int 0 [0]))
            (set (reg/f:DI 1252)
                (plus:DI (ashift:DI (reg:DI 1254)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1252)))
            (set (mem/c:BLK (reg/f:DI 1252) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1253))
            (use (reg:DI 1254))
        ]) "CLDRAD.f":176 984 {*rep_stosdi_rex64}
     (nil))
(insn 303 302 304 22 (set (mem/c:SI (reg/f:DI 1252) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1253) 0)) "CLDRAD.f":176 86 {*movsi_internal}
     (nil))
(insn 304 303 305 22 (parallel [
            (set (reg/f:DI 1252)
                (plus:DI (reg/f:DI 1252)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":176 222 {*adddi_1}
     (nil))
(insn 305 304 306 22 (set (reg:SI 141 [ _55 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 140 [0x8c]))) [2 rqstfld.iget+124 S4 A32])) "CLDRAD.f":178 86 {*movsi_internal}
     (nil))
(insn 306 305 307 22 (set (reg:DI 142 [ _56 ])
        (sign_extend:DI (reg:SI 141 [ _55 ]))) "CLDRAD.f":178 149 {*extendsidi2_rex64}
     (nil))
(insn 307 306 308 22 (parallel [
            (set (reg:DI 143 [ _57 ])
                (plus:DI (reg:DI 142 [ _56 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":178 222 {*adddi_1}
     (nil))
(insn 308 307 309 22 (set (reg:DI 1255)
        (reg:DI 143 [ _57 ])) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 309 308 310 22 (parallel [
            (set (reg:DI 1256)
                (ashift:DI (reg:DI 1255)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":178 551 {*ashldi3_1}
     (nil))
(insn 310 309 311 22 (set (reg:DI 1255)
        (reg:DI 1256)) "CLDRAD.f":178 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 143 [ _57 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 311 310 312 22 (parallel [
            (set (reg:DI 1255)
                (minus:DI (reg:DI 1255)
                    (reg:DI 143 [ _57 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":178 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 143 [ _57 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 312 311 313 22 (parallel [
            (set (reg:DI 1257)
                (ashift:DI (reg:DI 1255)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":178 551 {*ashldi3_1}
     (nil))
(insn 313 312 314 22 (set (reg:DI 1255)
        (reg:DI 1257)) "CLDRAD.f":178 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 143 [ _57 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 314 313 315 22 (set (reg:DI 144 [ _58 ])
        (reg:DI 1255)) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 315 314 316 22 (parallel [
            (set (reg:DI 1258)
                (plus:DI (reg:DI 144 [ _58 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":178 222 {*adddi_1}
     (nil))
(insn 316 315 317 22 (parallel [
            (set (reg:DI 1259)
                (ashift:DI (reg:DI 1258)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":178 551 {*ashldi3_1}
     (nil))
(insn 317 316 318 22 (parallel [
            (set (reg/f:DI 145 [ _59 ])
                (plus:DI (reg:DI 1259)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":178 222 {*adddi_1}
     (nil))
(insn 318 317 319 22 (set (reg:DI 1260)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 319 318 320 22 (set (reg:DI 1261)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 320 319 321 22 (set (reg:DI 1262)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 321 320 322 22 (set (reg:DI 38 r9)
        (reg:DI 1260)) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 322 321 323 22 (set (reg:DI 37 r8)
        (reg:DI 1261)) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 323 322 324 22 (set (reg:DI 2 cx)
        (reg:DI 1262)) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 324 323 325 22 (set (reg:DI 1 dx)
        (reg/f:DI 145 [ _59 ])) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 325 324 326 22 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 140 [0x8c])))) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 326 325 327 22 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":178 85 {*movdi_internal}
     (nil))
(insn 327 326 328 22 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":178 88 {*movqi_internal}
     (nil))
(call_insn 328 327 329 22 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":178 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       23 (FALLTHRU)

;; basic block 23, loop depth 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21
;;              22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 329 328 330 23 14 (nil) [1 uses])
(note 330 329 331 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 331 330 332 23 (set (reg:SI 146 [ _60 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 440 [0x1b8]))) [2 rqstfld.iget+424 S4 A64])) "CLDRAD.f":182 86 {*movsi_internal}
     (nil))
(insn 332 331 333 23 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 146 [ _60 ])
            (const_int 0 [0]))) "CLDRAD.f":182 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 333 332 334 23 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 494)
            (pc))) "CLDRAD.f":182 682 {*jcc}
     (nil)
 -> 494)
;;  succ:       24 (FALLTHRU)
;;              39

;; basic block 24, loop depth 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 334 333 335 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 335 334 336 24 (set (reg:DI 1263)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 336 335 337 24 (set (reg:DI 1264)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 337 336 338 24 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":183 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 338 337 339 24 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":183 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 339 338 340 24 (set (reg:DI 38 r9)
        (reg:DI 1263)) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 340 339 341 24 (set (reg:DI 37 r8)
        (reg:DI 1264)) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 341 340 342 24 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 342 341 343 24 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 343 342 344 24 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 344 343 345 24 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f2038fb42d0 *.LC4>)) "CLDRAD.f":183 85 {*movdi_internal}
     (nil))
(insn 345 344 346 24 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":183 88 {*movqi_internal}
     (nil))
(call_insn 346 345 347 24 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":183 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 347 346 348 24 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":183 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 348 347 349 24 (set (reg:SI 147 [ _61 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 4 [0x4]))) [2 parallel.me+0 S4 A32])) "CLDRAD.f":1 86 {*movsi_internal}
     (nil))
(insn 349 348 350 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 147 [ _61 ])
            (const_int 0 [0]))) "CLDRAD.f":184 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 350 349 351 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 404)
            (pc))) "CLDRAD.f":184 682 {*jcc}
     (nil)
 -> 404)
;;  succ:       25 (FALLTHRU)
;;              31

;; basic block 25, loop depth 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 351 350 352 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 352 351 353 25 (set (reg/f:DI 1265)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":185 85 {*movdi_internal}
     (nil))
(insn 353 352 354 25 (set (reg:SI 1114 [ _1217 ])
        (mem:SI (reg/f:DI 1265) [2 *jmout_1163(D)+0 S4 A32])) "CLDRAD.f":185 86 {*movsi_internal}
     (nil))
(insn 354 353 399 25 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":185 86 {*movsi_internal}
     (nil))
;;  succ:       26 (FALLTHRU)

;; basic block 26, loop depth 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 (FALLTHRU)
;;              30 [always] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 399 354 355 26 19 (nil) [1 uses])
(note 355 399 356 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 356 355 357 26 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1114 [ _1217 ]))) "CLDRAD.f":185 11 {*cmpsi_1}
     (nil))
(insn 357 356 358 26 (set (reg:QI 1266)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":185 678 {*setcc_qi}
     (nil))
(insn 358 357 359 26 (set (reg:SI 1115 [ _1219 ])
        (zero_extend:SI (reg:QI 1266))) "CLDRAD.f":185 140 {*zero_extendqisi2}
     (nil))
(insn 359 358 360 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1115 [ _1219 ])
            (const_int 0 [0]))) "CLDRAD.f":185 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 360 359 361 26 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4319)
            (pc))) "CLDRAD.f":185 682 {*jcc}
     (nil)
 -> 4319)
;;  succ:       312
;;              27 (FALLTHRU)

;; basic block 27, loop depth 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 361 360 362 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 362 361 363 27 (set (reg/f:DI 1267)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":186 85 {*movdi_internal}
     (nil))
(insn 363 362 364 27 (set (reg:SI 1116 [ _1220 ])
        (mem:SI (reg/f:DI 1267) [2 *imout_1159(D)+0 S4 A32])) "CLDRAD.f":186 86 {*movsi_internal}
     (nil))
(insn 364 363 393 27 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":186 86 {*movsi_internal}
     (nil))
;;  succ:       28 (FALLTHRU)

;; basic block 28, loop depth 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;;              29 [always] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 393 364 365 28 18 (nil) [1 uses])
(note 365 393 366 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 366 365 367 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (reg:SI 1116 [ _1220 ]))) "CLDRAD.f":186 11 {*cmpsi_1}
     (nil))
(insn 367 366 368 28 (set (reg:QI 1268)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":186 678 {*setcc_qi}
     (nil))
(insn 368 367 369 28 (set (reg:SI 1117 [ _1222 ])
        (zero_extend:SI (reg:QI 1268))) "CLDRAD.f":186 140 {*zero_extendqisi2}
     (nil))
(insn 369 368 370 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1117 [ _1222 ])
            (const_int 0 [0]))) "CLDRAD.f":186 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 370 369 371 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4322)
            (pc))) "CLDRAD.f":186 682 {*jcc}
     (nil)
 -> 4322)
;;  succ:       313
;;              29 (FALLTHRU)

;; basic block 29, loop depth 0, maybe hot
;;  prev block 28, next block 313, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 371 370 372 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 372 371 373 29 (set (reg:SI 1269)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":187 86 {*movsi_internal}
     (nil))
(insn 373 372 374 29 (set (reg:DI 148 [ _62 ])
        (sign_extend:DI (reg:SI 1269))) "CLDRAD.f":187 149 {*extendsidi2_rex64}
     (nil))
(insn 374 373 375 29 (parallel [
            (set (reg:DI 149 [ _63 ])
                (mult:DI (reg:DI 1089 [ stride.2_1162 ])
                    (reg:DI 148 [ _62 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":187 349 {*muldi3_1}
     (nil))
(insn 375 374 376 29 (parallel [
            (set (reg:DI 150 [ _64 ])
                (plus:DI (reg:DI 1096 [ offset.3_1173 ])
                    (reg:DI 149 [ _63 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":187 222 {*adddi_1}
     (nil))
(insn 376 375 377 29 (set (reg:SI 1270)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":187 86 {*movsi_internal}
     (nil))
(insn 377 376 378 29 (set (reg:DI 151 [ _65 ])
        (sign_extend:DI (reg:SI 1270))) "CLDRAD.f":187 149 {*extendsidi2_rex64}
     (nil))
(insn 378 377 379 29 (parallel [
            (set (reg:DI 152 [ _66 ])
                (plus:DI (reg:DI 150 [ _64 ])
                    (reg:DI 151 [ _65 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":187 222 {*adddi_1}
     (nil))
(insn 379 378 380 29 (set (reg/f:DI 1271)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":187 85 {*movdi_internal}
     (nil))
(insn 380 379 381 29 (set (reg:SF 153 [ _67 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 152 [ _66 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1271)) [1 *grid1_1172 S4 A32])) "CLDRAD.f":187 131 {*movsf_internal}
     (nil))
(insn 381 380 382 29 (set (reg:SI 1272)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":187 86 {*movsi_internal}
     (nil))
(insn 382 381 383 29 (set (reg:DI 154 [ _68 ])
        (sign_extend:DI (reg:SI 1272))) "CLDRAD.f":187 149 {*extendsidi2_rex64}
     (nil))
(insn 383 382 384 29 (parallel [
            (set (reg:DI 155 [ _69 ])
                (mult:DI (reg:DI 1089 [ stride.2_1162 ])
                    (reg:DI 154 [ _68 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":187 349 {*muldi3_1}
     (nil))
(insn 384 383 385 29 (parallel [
            (set (reg:DI 156 [ _70 ])
                (plus:DI (reg:DI 1096 [ offset.3_1173 ])
                    (reg:DI 155 [ _69 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":187 222 {*adddi_1}
     (nil))
(insn 385 384 386 29 (set (reg:SI 1273)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":187 86 {*movsi_internal}
     (nil))
(insn 386 385 387 29 (set (reg:DI 157 [ _71 ])
        (sign_extend:DI (reg:SI 1273))) "CLDRAD.f":187 149 {*extendsidi2_rex64}
     (nil))
(insn 387 386 388 29 (parallel [
            (set (reg:DI 158 [ _72 ])
                (plus:DI (reg:DI 156 [ _70 ])
                    (reg:DI 157 [ _71 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":187 222 {*adddi_1}
     (nil))
(insn 388 387 389 29 (set (reg:V4SF 1274)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S16 A128])) "CLDRAD.f":187 1282 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 389 388 390 29 (parallel [
            (set (reg:SF 159 [ _73 ])
                (neg:SF (reg:SF 153 [ _67 ])))
            (use (reg:V4SF 1274))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":187 507 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 153 [ _67 ]))
        (nil)))
(insn 390 389 391 29 (set (reg/f:DI 1275)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":187 85 {*movdi_internal}
     (nil))
(insn 391 390 392 29 (set (mem:SF (plus:DI (mult:DI (reg:DI 158 [ _72 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1275)) [1 *grid1_1172 S4 A32])
        (reg:SF 159 [ _73 ])) "CLDRAD.f":187 131 {*movsf_internal}
     (nil))
(insn 392 391 4167 29 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":186 221 {*addsi_1}
     (nil))
(jump_insn 4167 392 4168 29 (set (pc)
        (label_ref 393)) "CLDRAD.f":186 -1
     (nil)
 -> 393)
;;  succ:       28 [always] 

(barrier 4168 4167 4322)
;; basic block 313, loop depth 0, maybe hot
;;  prev block 29, next block 30, flags: (NEW, RTL, MODIFIED)
;;  pred:       28
;; bb 313 artificial_defs: { }
;; bb 313 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4322 4168 4321 313 235 (nil) [1 uses])
(note 4321 4322 4323 313 [bb 313] NOTE_INSN_BASIC_BLOCK)
(insn 4323 4321 396 313 (const_int 0 [0]) "CLDRAD.f":187 -1
     (nil))
;;  succ:       30 [always]  (FALLTHRU)

;; basic block 30, loop depth 0, maybe hot
;;  prev block 313, next block 312, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       313 [always]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 396 4323 397 30 17 (nil) [0 uses])
(note 397 396 398 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 398 397 4169 30 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":185 221 {*addsi_1}
     (nil))
(jump_insn 4169 398 4170 30 (set (pc)
        (label_ref 399)) "CLDRAD.f":185 -1
     (nil)
 -> 399)
;;  succ:       26 [always] 

(barrier 4170 4169 4319)
;; basic block 312, loop depth 0, maybe hot
;;  prev block 30, next block 31, flags: (NEW, RTL, MODIFIED)
;;  pred:       26
;; bb 312 artificial_defs: { }
;; bb 312 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4319 4170 4318 312 234 (nil) [1 uses])
(note 4318 4319 4320 312 [bb 312] NOTE_INSN_BASIC_BLOCK)
(insn 4320 4318 404 312 (const_int 0 [0]) "CLDRAD.f":186 -1
     (nil))
;;  succ:       31 [always]  (FALLTHRU)

;; basic block 31, loop depth 0, maybe hot
;;  prev block 312, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24
;;              312 [always]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 404 4320 405 31 15 (nil) [1 uses])
(note 405 404 406 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 406 405 407 31 (set (reg:SI 160 [ _74 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 4 [0x4]))) [2 parallel.me+0 S4 A32])) "CLDRAD.f":1 86 {*movsi_internal}
     (nil))
(insn 407 406 408 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 160 [ _74 ])
            (const_int 0 [0]))) "CLDRAD.f":192 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 408 407 409 31 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 462)
            (pc))) "CLDRAD.f":192 682 {*jcc}
     (nil)
 -> 462)
;;  succ:       32 (FALLTHRU)
;;              38

;; basic block 32, loop depth 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 409 408 410 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 410 409 411 32 (set (reg/f:DI 1276)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":193 85 {*movdi_internal}
     (nil))
(insn 411 410 412 32 (set (reg:SI 1118 [ _1226 ])
        (mem:SI (reg/f:DI 1276) [2 *jmout_1163(D)+0 S4 A32])) "CLDRAD.f":193 86 {*movsi_internal}
     (nil))
(insn 412 411 457 32 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":193 86 {*movsi_internal}
     (nil))
;;  succ:       33 (FALLTHRU)

;; basic block 33, loop depth 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;;              37 [always] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 457 412 413 33 24 (nil) [1 uses])
(note 413 457 414 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 414 413 415 33 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1118 [ _1226 ]))) "CLDRAD.f":193 11 {*cmpsi_1}
     (nil))
(insn 415 414 416 33 (set (reg:QI 1277)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":193 678 {*setcc_qi}
     (nil))
(insn 416 415 417 33 (set (reg:SI 1119 [ _1228 ])
        (zero_extend:SI (reg:QI 1277))) "CLDRAD.f":193 140 {*zero_extendqisi2}
     (nil))
(insn 417 416 418 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1119 [ _1228 ])
            (const_int 0 [0]))) "CLDRAD.f":193 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 418 417 419 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4325)
            (pc))) "CLDRAD.f":193 682 {*jcc}
     (nil)
 -> 4325)
;;  succ:       314
;;              34 (FALLTHRU)

;; basic block 34, loop depth 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 419 418 420 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 34 (set (reg/f:DI 1278)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":194 85 {*movdi_internal}
     (nil))
(insn 421 420 422 34 (set (reg:SI 1120 [ _1229 ])
        (mem:SI (reg/f:DI 1278) [2 *imout_1159(D)+0 S4 A32])) "CLDRAD.f":194 86 {*movsi_internal}
     (nil))
(insn 422 421 451 34 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":194 86 {*movsi_internal}
     (nil))
;;  succ:       35 (FALLTHRU)

;; basic block 35, loop depth 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;;              36 [always] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 451 422 423 35 23 (nil) [1 uses])
(note 423 451 424 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 424 423 425 35 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (reg:SI 1120 [ _1229 ]))) "CLDRAD.f":194 11 {*cmpsi_1}
     (nil))
(insn 425 424 426 35 (set (reg:QI 1279)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":194 678 {*setcc_qi}
     (nil))
(insn 426 425 427 35 (set (reg:SI 1121 [ _1231 ])
        (zero_extend:SI (reg:QI 1279))) "CLDRAD.f":194 140 {*zero_extendqisi2}
     (nil))
(insn 427 426 428 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1121 [ _1231 ])
            (const_int 0 [0]))) "CLDRAD.f":194 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 428 427 429 35 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4328)
            (pc))) "CLDRAD.f":194 682 {*jcc}
     (nil)
 -> 4328)
;;  succ:       315
;;              36 (FALLTHRU)

;; basic block 36, loop depth 0, maybe hot
;;  prev block 35, next block 315, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 429 428 430 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 430 429 431 36 (set (reg:SI 1280)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":195 86 {*movsi_internal}
     (nil))
(insn 431 430 432 36 (set (reg:DI 161 [ _75 ])
        (sign_extend:DI (reg:SI 1280))) "CLDRAD.f":195 149 {*extendsidi2_rex64}
     (nil))
(insn 432 431 433 36 (parallel [
            (set (reg:DI 162 [ _76 ])
                (mult:DI (reg:DI 1089 [ stride.2_1162 ])
                    (reg:DI 161 [ _75 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":195 349 {*muldi3_1}
     (nil))
(insn 433 432 434 36 (parallel [
            (set (reg:DI 163 [ _77 ])
                (plus:DI (reg:DI 1096 [ offset.3_1173 ])
                    (reg:DI 162 [ _76 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":195 222 {*adddi_1}
     (nil))
(insn 434 433 435 36 (set (reg:SI 1281)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":195 86 {*movsi_internal}
     (nil))
(insn 435 434 436 36 (set (reg:DI 164 [ _78 ])
        (sign_extend:DI (reg:SI 1281))) "CLDRAD.f":195 149 {*extendsidi2_rex64}
     (nil))
(insn 436 435 437 36 (parallel [
            (set (reg:DI 165 [ _79 ])
                (plus:DI (reg:DI 163 [ _77 ])
                    (reg:DI 164 [ _78 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":195 222 {*adddi_1}
     (nil))
(insn 437 436 438 36 (set (reg/f:DI 1282)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":195 85 {*movdi_internal}
     (nil))
(insn 438 437 439 36 (set (reg:SF 166 [ _80 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 165 [ _79 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1282)) [1 *grid1_1172 S4 A32])) "CLDRAD.f":195 131 {*movsf_internal}
     (nil))
(insn 439 438 440 36 (set (reg:SI 1283)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":195 86 {*movsi_internal}
     (nil))
(insn 440 439 441 36 (set (reg:DI 167 [ _81 ])
        (sign_extend:DI (reg:SI 1283))) "CLDRAD.f":195 149 {*extendsidi2_rex64}
     (nil))
(insn 441 440 442 36 (parallel [
            (set (reg:DI 168 [ _82 ])
                (mult:DI (reg:DI 1089 [ stride.2_1162 ])
                    (reg:DI 167 [ _81 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":195 349 {*muldi3_1}
     (nil))
(insn 442 441 443 36 (parallel [
            (set (reg:DI 169 [ _83 ])
                (plus:DI (reg:DI 1096 [ offset.3_1173 ])
                    (reg:DI 168 [ _82 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":195 222 {*adddi_1}
     (nil))
(insn 443 442 444 36 (set (reg:SI 1284)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":195 86 {*movsi_internal}
     (nil))
(insn 444 443 445 36 (set (reg:DI 170 [ _84 ])
        (sign_extend:DI (reg:SI 1284))) "CLDRAD.f":195 149 {*extendsidi2_rex64}
     (nil))
(insn 445 444 446 36 (parallel [
            (set (reg:DI 171 [ _85 ])
                (plus:DI (reg:DI 169 [ _83 ])
                    (reg:DI 170 [ _84 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":195 222 {*adddi_1}
     (nil))
(insn 446 445 447 36 (set (reg:V4SF 1285)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S16 A128])) "CLDRAD.f":195 1282 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 447 446 448 36 (parallel [
            (set (reg:SF 172 [ _86 ])
                (neg:SF (reg:SF 166 [ _80 ])))
            (use (reg:V4SF 1285))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":195 507 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 166 [ _80 ]))
        (nil)))
(insn 448 447 449 36 (set (reg/f:DI 1286)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":195 85 {*movdi_internal}
     (nil))
(insn 449 448 450 36 (set (mem:SF (plus:DI (mult:DI (reg:DI 171 [ _85 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1286)) [1 *grid1_1172 S4 A32])
        (reg:SF 172 [ _86 ])) "CLDRAD.f":195 131 {*movsf_internal}
     (nil))
(insn 450 449 4171 36 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":194 221 {*addsi_1}
     (nil))
(jump_insn 4171 450 4172 36 (set (pc)
        (label_ref 451)) "CLDRAD.f":194 -1
     (nil)
 -> 451)
;;  succ:       35 [always] 

(barrier 4172 4171 4328)
;; basic block 315, loop depth 0, maybe hot
;;  prev block 36, next block 37, flags: (NEW, RTL, MODIFIED)
;;  pred:       35
;; bb 315 artificial_defs: { }
;; bb 315 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4328 4172 4327 315 237 (nil) [1 uses])
(note 4327 4328 4329 315 [bb 315] NOTE_INSN_BASIC_BLOCK)
(insn 4329 4327 454 315 (const_int 0 [0]) "CLDRAD.f":195 -1
     (nil))
;;  succ:       37 [always]  (FALLTHRU)

;; basic block 37, loop depth 0, maybe hot
;;  prev block 315, next block 314, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       315 [always]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 454 4329 455 37 22 (nil) [0 uses])
(note 455 454 456 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 4173 37 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":193 221 {*addsi_1}
     (nil))
(jump_insn 4173 456 4174 37 (set (pc)
        (label_ref 457)) "CLDRAD.f":193 -1
     (nil)
 -> 457)
;;  succ:       33 [always] 

(barrier 4174 4173 4325)
;; basic block 314, loop depth 0, maybe hot
;;  prev block 37, next block 38, flags: (NEW, RTL, MODIFIED)
;;  pred:       33
;; bb 314 artificial_defs: { }
;; bb 314 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4325 4174 4324 314 236 (nil) [1 uses])
(note 4324 4325 4326 314 [bb 314] NOTE_INSN_BASIC_BLOCK)
(insn 4326 4324 462 314 (const_int 0 [0]) "CLDRAD.f":194 -1
     (nil))
;;  succ:       38 [always]  (FALLTHRU)

;; basic block 38, loop depth 0, maybe hot
;;  prev block 314, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31
;;              314 [always]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 462 4326 463 38 20 (nil) [1 uses])
(note 463 462 464 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 464 463 465 38 (set (reg/f:DI 1287)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":199 85 {*movdi_internal}
     (nil))
(insn 465 464 466 38 (set (reg:DI 1288)
        (const_int 0 [0])) "CLDRAD.f":199 85 {*movdi_internal}
     (nil))
(insn 466 465 467 38 (set (reg:DI 1289)
        (const_int 12 [0xc])) "CLDRAD.f":199 85 {*movdi_internal}
     (nil))
(insn 467 466 468 38 (parallel [
            (set (reg:DI 1289)
                (const_int 0 [0]))
            (set (reg/f:DI 1287)
                (plus:DI (ashift:DI (reg:DI 1289)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1287)))
            (set (mem/c:BLK (reg/f:DI 1287) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1288))
            (use (reg:DI 1289))
        ]) "CLDRAD.f":199 984 {*rep_stosdi_rex64}
     (nil))
(insn 468 467 469 38 (set (mem/c:SI (reg/f:DI 1287) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1288) 0)) "CLDRAD.f":199 86 {*movsi_internal}
     (nil))
(insn 469 468 470 38 (parallel [
            (set (reg/f:DI 1287)
                (plus:DI (reg/f:DI 1287)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":199 222 {*adddi_1}
     (nil))
(insn 470 469 471 38 (set (reg:SI 173 [ _87 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 440 [0x1b8]))) [2 rqstfld.iget+424 S4 A64])) "CLDRAD.f":201 86 {*movsi_internal}
     (nil))
(insn 471 470 472 38 (set (reg:DI 174 [ _88 ])
        (sign_extend:DI (reg:SI 173 [ _87 ]))) "CLDRAD.f":201 149 {*extendsidi2_rex64}
     (nil))
(insn 472 471 473 38 (parallel [
            (set (reg:DI 175 [ _89 ])
                (plus:DI (reg:DI 174 [ _88 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":201 222 {*adddi_1}
     (nil))
(insn 473 472 474 38 (set (reg:DI 1290)
        (reg:DI 175 [ _89 ])) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 474 473 475 38 (parallel [
            (set (reg:DI 1291)
                (ashift:DI (reg:DI 1290)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":201 551 {*ashldi3_1}
     (nil))
(insn 475 474 476 38 (set (reg:DI 1290)
        (reg:DI 1291)) "CLDRAD.f":201 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 175 [ _89 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 476 475 477 38 (parallel [
            (set (reg:DI 1290)
                (minus:DI (reg:DI 1290)
                    (reg:DI 175 [ _89 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":201 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 175 [ _89 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 477 476 478 38 (parallel [
            (set (reg:DI 1292)
                (ashift:DI (reg:DI 1290)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":201 551 {*ashldi3_1}
     (nil))
(insn 478 477 479 38 (set (reg:DI 1290)
        (reg:DI 1292)) "CLDRAD.f":201 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 175 [ _89 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 479 478 480 38 (set (reg:DI 176 [ _90 ])
        (reg:DI 1290)) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 480 479 481 38 (parallel [
            (set (reg:DI 1293)
                (plus:DI (reg:DI 176 [ _90 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":201 222 {*adddi_1}
     (nil))
(insn 481 480 482 38 (parallel [
            (set (reg:DI 1294)
                (ashift:DI (reg:DI 1293)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":201 551 {*ashldi3_1}
     (nil))
(insn 482 481 483 38 (parallel [
            (set (reg/f:DI 177 [ _91 ])
                (plus:DI (reg:DI 1294)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":201 222 {*adddi_1}
     (nil))
(insn 483 482 484 38 (set (reg:DI 1295)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 484 483 485 38 (set (reg:DI 1296)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 485 484 486 38 (set (reg:DI 1297)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 486 485 487 38 (set (reg:DI 38 r9)
        (reg:DI 1295)) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 487 486 488 38 (set (reg:DI 37 r8)
        (reg:DI 1296)) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 488 487 489 38 (set (reg:DI 2 cx)
        (reg:DI 1297)) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 489 488 490 38 (set (reg:DI 1 dx)
        (reg/f:DI 177 [ _91 ])) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 490 489 491 38 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 440 [0x1b8])))) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 491 490 492 38 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":201 85 {*movdi_internal}
     (nil))
(insn 492 491 493 38 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":201 88 {*movqi_internal}
     (nil))
(call_insn 493 492 494 38 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":201 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       39 (FALLTHRU)

;; basic block 39, loop depth 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;;              20
;;              23
;;              38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 494 493 495 39 12 (nil) [3 uses])
(note 495 494 496 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 496 495 497 39 (set (reg:SI 178 [ _92 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 332 [0x14c]))) [2 rqstfld.iget+316 S4 A32])) "CLDRAD.f":207 86 {*movsi_internal}
     (nil))
(insn 497 496 498 39 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 178 [ _92 ])
            (const_int 0 [0]))) "CLDRAD.f":207 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 498 497 499 39 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 546)
            (pc))) "CLDRAD.f":207 682 {*jcc}
     (nil)
 -> 546)
;;  succ:       40 (FALLTHRU)
;;              41

;; basic block 40, loop depth 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 499 498 500 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 500 499 501 40 (set (reg:DI 5 di)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":208 85 {*movdi_internal}
     (nil))
(insn 501 500 502 40 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":208 88 {*movqi_internal}
     (nil))
(call_insn 502 501 503 40 (call (mem:QI (symbol_ref:DI ("calpw_") [flags 0x41]  <function_decl 0x7f203929ea00 calpw>) [0 calpw S1 A8])
        (const_int 0 [0])) "CLDRAD.f":208 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (nil))))
(insn 503 502 504 40 (set (reg:DI 1298)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 504 503 505 40 (set (reg:DI 1299)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 505 504 506 40 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":209 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 506 505 507 40 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":209 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 507 506 508 40 (set (reg:DI 38 r9)
        (reg:DI 1298)) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 508 507 509 40 (set (reg:DI 37 r8)
        (reg:DI 1299)) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 509 508 510 40 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 510 509 511 40 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 511 510 512 40 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 512 511 513 40 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f2038fb4360 *.LC6>)) "CLDRAD.f":209 85 {*movdi_internal}
     (nil))
(insn 513 512 514 40 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":209 88 {*movqi_internal}
     (nil))
(call_insn 514 513 515 40 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":209 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 515 514 516 40 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":209 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 516 515 517 40 (set (reg/f:DI 1300)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":210 85 {*movdi_internal}
     (nil))
(insn 517 516 518 40 (set (reg:DI 1301)
        (const_int 0 [0])) "CLDRAD.f":210 85 {*movdi_internal}
     (nil))
(insn 518 517 519 40 (set (reg:DI 1302)
        (const_int 12 [0xc])) "CLDRAD.f":210 85 {*movdi_internal}
     (nil))
(insn 519 518 520 40 (parallel [
            (set (reg:DI 1302)
                (const_int 0 [0]))
            (set (reg/f:DI 1300)
                (plus:DI (ashift:DI (reg:DI 1302)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1300)))
            (set (mem/c:BLK (reg/f:DI 1300) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1301))
            (use (reg:DI 1302))
        ]) "CLDRAD.f":210 984 {*rep_stosdi_rex64}
     (nil))
(insn 520 519 521 40 (set (mem/c:SI (reg/f:DI 1300) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1301) 0)) "CLDRAD.f":210 86 {*movsi_internal}
     (nil))
(insn 521 520 522 40 (parallel [
            (set (reg/f:DI 1300)
                (plus:DI (reg/f:DI 1300)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":210 222 {*adddi_1}
     (nil))
(insn 522 521 523 40 (set (reg:SI 179 [ _93 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 332 [0x14c]))) [2 rqstfld.iget+316 S4 A32])) "CLDRAD.f":213 86 {*movsi_internal}
     (nil))
(insn 523 522 524 40 (set (reg:DI 180 [ _94 ])
        (sign_extend:DI (reg:SI 179 [ _93 ]))) "CLDRAD.f":213 149 {*extendsidi2_rex64}
     (nil))
(insn 524 523 525 40 (parallel [
            (set (reg:DI 181 [ _95 ])
                (plus:DI (reg:DI 180 [ _94 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":213 222 {*adddi_1}
     (nil))
(insn 525 524 526 40 (set (reg:DI 1303)
        (reg:DI 181 [ _95 ])) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 526 525 527 40 (parallel [
            (set (reg:DI 1304)
                (ashift:DI (reg:DI 1303)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":213 551 {*ashldi3_1}
     (nil))
(insn 527 526 528 40 (set (reg:DI 1303)
        (reg:DI 1304)) "CLDRAD.f":213 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 181 [ _95 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 528 527 529 40 (parallel [
            (set (reg:DI 1303)
                (minus:DI (reg:DI 1303)
                    (reg:DI 181 [ _95 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":213 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 181 [ _95 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 529 528 530 40 (parallel [
            (set (reg:DI 1305)
                (ashift:DI (reg:DI 1303)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":213 551 {*ashldi3_1}
     (nil))
(insn 530 529 531 40 (set (reg:DI 1303)
        (reg:DI 1305)) "CLDRAD.f":213 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 181 [ _95 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 531 530 532 40 (set (reg:DI 182 [ _96 ])
        (reg:DI 1303)) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 532 531 533 40 (parallel [
            (set (reg:DI 1306)
                (plus:DI (reg:DI 182 [ _96 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":213 222 {*adddi_1}
     (nil))
(insn 533 532 534 40 (parallel [
            (set (reg:DI 1307)
                (ashift:DI (reg:DI 1306)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":213 551 {*ashldi3_1}
     (nil))
(insn 534 533 535 40 (parallel [
            (set (reg/f:DI 183 [ _97 ])
                (plus:DI (reg:DI 1307)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":213 222 {*adddi_1}
     (nil))
(insn 535 534 536 40 (set (reg:DI 1308)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 536 535 537 40 (set (reg:DI 1309)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 537 536 538 40 (set (reg:DI 1310)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 538 537 539 40 (set (reg:DI 38 r9)
        (reg:DI 1308)) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 539 538 540 40 (set (reg:DI 37 r8)
        (reg:DI 1309)) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 540 539 541 40 (set (reg:DI 2 cx)
        (reg:DI 1310)) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 541 540 542 40 (set (reg:DI 1 dx)
        (reg/f:DI 183 [ _97 ])) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 542 541 543 40 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 332 [0x14c])))) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 543 542 544 40 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":213 85 {*movdi_internal}
     (nil))
(insn 544 543 545 40 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":213 88 {*movqi_internal}
     (nil))
(call_insn 545 544 546 40 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":213 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       41 (FALLTHRU)

;; basic block 41, loop depth 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39
;;              40 (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 546 545 547 41 25 (nil) [1 uses])
(note 547 546 548 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 548 547 549 41 (set (reg:SI 184 [ _98 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 160 [0xa0]))) [2 rqstfld.iget+144 S4 A128])) "CLDRAD.f":222 86 {*movsi_internal}
     (nil))
(insn 549 548 550 41 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 184 [ _98 ])
            (const_int 0 [0]))) "CLDRAD.f":222 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 550 549 551 41 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 604)
            (pc))) "CLDRAD.f":222 682 {*jcc}
     (nil)
 -> 604)
;;  succ:       42 (FALLTHRU)
;;              43

;; basic block 42, loop depth 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 551 550 552 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 552 551 553 42 (set (reg:DI 1311)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 553 552 554 42 (set (reg:DI 1312)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 554 553 555 42 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":223 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 555 554 556 42 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":223 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 556 555 557 42 (set (reg:DI 38 r9)
        (reg:DI 1311)) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 557 556 558 42 (set (reg:DI 37 r8)
        (reg:DI 1312)) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 558 557 559 42 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 559 558 560 42 (set (reg:DI 1 dx)
        (const:DI (plus:DI (symbol_ref:DI ("cnvcld_") [flags 0x202]  <var_decl 0x7f20392a8d80 cnvcld>)
                (const_int 118524 [0x1cefc])))) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 560 559 561 42 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 561 560 562 42 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7f2038fb43f0 *.LC7>)) "CLDRAD.f":223 85 {*movdi_internal}
     (nil))
(insn 562 561 563 42 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":223 88 {*movqi_internal}
     (nil))
(call_insn 563 562 564 42 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":223 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 564 563 565 42 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":223 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 565 564 566 42 (set (reg/f:DI 1313)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":224 85 {*movdi_internal}
     (nil))
(insn 566 565 567 42 (set (reg:DI 1314)
        (const_int 0 [0])) "CLDRAD.f":224 85 {*movdi_internal}
     (nil))
(insn 567 566 568 42 (set (reg:DI 1315)
        (const_int 12 [0xc])) "CLDRAD.f":224 85 {*movdi_internal}
     (nil))
(insn 568 567 569 42 (parallel [
            (set (reg:DI 1315)
                (const_int 0 [0]))
            (set (reg/f:DI 1313)
                (plus:DI (ashift:DI (reg:DI 1315)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1313)))
            (set (mem/c:BLK (reg/f:DI 1313) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1314))
            (use (reg:DI 1315))
        ]) "CLDRAD.f":224 984 {*rep_stosdi_rex64}
     (nil))
(insn 569 568 570 42 (set (mem/c:SI (reg/f:DI 1313) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1314) 0)) "CLDRAD.f":224 86 {*movsi_internal}
     (nil))
(insn 570 569 571 42 (parallel [
            (set (reg/f:DI 1313)
                (plus:DI (reg/f:DI 1313)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":224 222 {*adddi_1}
     (nil))
(insn 571 570 572 42 (set (reg:DI 1316)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":225 85 {*movdi_internal}
     (nil))
(insn 572 571 573 42 (set (reg:DI 1317)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":225 85 {*movdi_internal}
     (nil))
(insn 573 572 574 42 (set (reg:DI 1318)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":225 85 {*movdi_internal}
     (nil))
(insn 574 573 575 42 (set (reg:DI 2 cx)
        (reg:DI 1316)) "CLDRAD.f":225 85 {*movdi_internal}
     (nil))
(insn 575 574 576 42 (set (reg:DI 1 dx)
        (reg:DI 1317)) "CLDRAD.f":225 85 {*movdi_internal}
     (nil))
(insn 576 575 577 42 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2038fb4480 *.LC8>)) "CLDRAD.f":225 85 {*movdi_internal}
     (nil))
(insn 577 576 578 42 (set (reg:DI 5 di)
        (reg:DI 1318)) "CLDRAD.f":225 85 {*movdi_internal}
     (nil))
(insn 578 577 579 42 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":225 88 {*movqi_internal}
     (nil))
(call_insn 579 578 580 42 (call (mem:QI (symbol_ref:DI ("sclfld_") [flags 0x41]  <function_decl 0x7f203929eb00 sclfld>) [0 sclfld S1 A8])
        (const_int 0 [0])) "CLDRAD.f":225 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 580 579 581 42 (set (reg:SI 185 [ _99 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 160 [0xa0]))) [2 rqstfld.iget+144 S4 A128])) "CLDRAD.f":227 86 {*movsi_internal}
     (nil))
(insn 581 580 582 42 (set (reg:DI 186 [ _100 ])
        (sign_extend:DI (reg:SI 185 [ _99 ]))) "CLDRAD.f":227 149 {*extendsidi2_rex64}
     (nil))
(insn 582 581 583 42 (parallel [
            (set (reg:DI 187 [ _101 ])
                (plus:DI (reg:DI 186 [ _100 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":227 222 {*adddi_1}
     (nil))
(insn 583 582 584 42 (set (reg:DI 1319)
        (reg:DI 187 [ _101 ])) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 584 583 585 42 (parallel [
            (set (reg:DI 1320)
                (ashift:DI (reg:DI 1319)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":227 551 {*ashldi3_1}
     (nil))
(insn 585 584 586 42 (set (reg:DI 1319)
        (reg:DI 1320)) "CLDRAD.f":227 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 187 [ _101 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 586 585 587 42 (parallel [
            (set (reg:DI 1319)
                (minus:DI (reg:DI 1319)
                    (reg:DI 187 [ _101 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":227 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 187 [ _101 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 587 586 588 42 (parallel [
            (set (reg:DI 1321)
                (ashift:DI (reg:DI 1319)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":227 551 {*ashldi3_1}
     (nil))
(insn 588 587 589 42 (set (reg:DI 1319)
        (reg:DI 1321)) "CLDRAD.f":227 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 187 [ _101 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 589 588 590 42 (set (reg:DI 188 [ _102 ])
        (reg:DI 1319)) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 590 589 591 42 (parallel [
            (set (reg:DI 1322)
                (plus:DI (reg:DI 188 [ _102 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":227 222 {*adddi_1}
     (nil))
(insn 591 590 592 42 (parallel [
            (set (reg:DI 1323)
                (ashift:DI (reg:DI 1322)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":227 551 {*ashldi3_1}
     (nil))
(insn 592 591 593 42 (parallel [
            (set (reg/f:DI 189 [ _103 ])
                (plus:DI (reg:DI 1323)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":227 222 {*adddi_1}
     (nil))
(insn 593 592 594 42 (set (reg:DI 1324)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 594 593 595 42 (set (reg:DI 1325)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 595 594 596 42 (set (reg:DI 1326)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 596 595 597 42 (set (reg:DI 38 r9)
        (reg:DI 1324)) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 597 596 598 42 (set (reg:DI 37 r8)
        (reg:DI 1325)) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 598 597 599 42 (set (reg:DI 2 cx)
        (reg:DI 1326)) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 599 598 600 42 (set (reg:DI 1 dx)
        (reg/f:DI 189 [ _103 ])) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 600 599 601 42 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 160 [0xa0])))) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 601 600 602 42 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":227 85 {*movdi_internal}
     (nil))
(insn 602 601 603 42 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":227 88 {*movqi_internal}
     (nil))
(call_insn 603 602 604 42 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":227 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       43 (FALLTHRU)

;; basic block 43, loop depth 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41
;;              42 (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 604 603 605 43 26 (nil) [1 uses])
(note 605 604 606 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 606 605 607 43 (set (reg:SI 190 [ _104 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 164 [0xa4]))) [2 rqstfld.iget+148 S4 A32])) "CLDRAD.f":231 86 {*movsi_internal}
     (nil))
(insn 607 606 608 43 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 190 [ _104 ])
            (const_int 0 [0]))) "CLDRAD.f":231 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 608 607 609 43 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 662)
            (pc))) "CLDRAD.f":231 682 {*jcc}
     (nil)
 -> 662)
;;  succ:       44 (FALLTHRU)
;;              45

;; basic block 44, loop depth 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 609 608 610 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 610 609 611 44 (set (reg:DI 1327)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 611 610 612 44 (set (reg:DI 1328)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 612 611 613 44 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":232 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 613 612 614 44 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":232 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 614 613 615 44 (set (reg:DI 38 r9)
        (reg:DI 1327)) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 615 614 616 44 (set (reg:DI 37 r8)
        (reg:DI 1328)) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 616 615 617 44 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 617 616 618 44 (set (reg:DI 1 dx)
        (const:DI (plus:DI (symbol_ref:DI ("cnvcld_") [flags 0x202]  <var_decl 0x7f20392a8d80 cnvcld>)
                (const_int 237048 [0x39df8])))) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 618 617 619 44 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 619 618 620 44 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f2038fb4510 *.LC9>)) "CLDRAD.f":232 85 {*movdi_internal}
     (nil))
(insn 620 619 621 44 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":232 88 {*movqi_internal}
     (nil))
(call_insn 621 620 622 44 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":232 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 622 621 623 44 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":232 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 623 622 624 44 (set (reg/f:DI 1329)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":233 85 {*movdi_internal}
     (nil))
(insn 624 623 625 44 (set (reg:DI 1330)
        (const_int 0 [0])) "CLDRAD.f":233 85 {*movdi_internal}
     (nil))
(insn 625 624 626 44 (set (reg:DI 1331)
        (const_int 12 [0xc])) "CLDRAD.f":233 85 {*movdi_internal}
     (nil))
(insn 626 625 627 44 (parallel [
            (set (reg:DI 1331)
                (const_int 0 [0]))
            (set (reg/f:DI 1329)
                (plus:DI (ashift:DI (reg:DI 1331)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1329)))
            (set (mem/c:BLK (reg/f:DI 1329) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1330))
            (use (reg:DI 1331))
        ]) "CLDRAD.f":233 984 {*rep_stosdi_rex64}
     (nil))
(insn 627 626 628 44 (set (mem/c:SI (reg/f:DI 1329) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1330) 0)) "CLDRAD.f":233 86 {*movsi_internal}
     (nil))
(insn 628 627 629 44 (parallel [
            (set (reg/f:DI 1329)
                (plus:DI (reg/f:DI 1329)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":233 222 {*adddi_1}
     (nil))
(insn 629 628 630 44 (set (reg:DI 1332)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":234 85 {*movdi_internal}
     (nil))
(insn 630 629 631 44 (set (reg:DI 1333)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":234 85 {*movdi_internal}
     (nil))
(insn 631 630 632 44 (set (reg:DI 1334)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":234 85 {*movdi_internal}
     (nil))
(insn 632 631 633 44 (set (reg:DI 2 cx)
        (reg:DI 1332)) "CLDRAD.f":234 85 {*movdi_internal}
     (nil))
(insn 633 632 634 44 (set (reg:DI 1 dx)
        (reg:DI 1333)) "CLDRAD.f":234 85 {*movdi_internal}
     (nil))
(insn 634 633 635 44 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2038fb4480 *.LC8>)) "CLDRAD.f":234 85 {*movdi_internal}
     (nil))
(insn 635 634 636 44 (set (reg:DI 5 di)
        (reg:DI 1334)) "CLDRAD.f":234 85 {*movdi_internal}
     (nil))
(insn 636 635 637 44 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":234 88 {*movqi_internal}
     (nil))
(call_insn 637 636 638 44 (call (mem:QI (symbol_ref:DI ("sclfld_") [flags 0x41]  <function_decl 0x7f203929eb00 sclfld>) [0 sclfld S1 A8])
        (const_int 0 [0])) "CLDRAD.f":234 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 638 637 639 44 (set (reg:SI 191 [ _105 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 164 [0xa4]))) [2 rqstfld.iget+148 S4 A32])) "CLDRAD.f":236 86 {*movsi_internal}
     (nil))
(insn 639 638 640 44 (set (reg:DI 192 [ _106 ])
        (sign_extend:DI (reg:SI 191 [ _105 ]))) "CLDRAD.f":236 149 {*extendsidi2_rex64}
     (nil))
(insn 640 639 641 44 (parallel [
            (set (reg:DI 193 [ _107 ])
                (plus:DI (reg:DI 192 [ _106 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":236 222 {*adddi_1}
     (nil))
(insn 641 640 642 44 (set (reg:DI 1335)
        (reg:DI 193 [ _107 ])) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 642 641 643 44 (parallel [
            (set (reg:DI 1336)
                (ashift:DI (reg:DI 1335)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":236 551 {*ashldi3_1}
     (nil))
(insn 643 642 644 44 (set (reg:DI 1335)
        (reg:DI 1336)) "CLDRAD.f":236 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 193 [ _107 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 644 643 645 44 (parallel [
            (set (reg:DI 1335)
                (minus:DI (reg:DI 1335)
                    (reg:DI 193 [ _107 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":236 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 193 [ _107 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 645 644 646 44 (parallel [
            (set (reg:DI 1337)
                (ashift:DI (reg:DI 1335)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":236 551 {*ashldi3_1}
     (nil))
(insn 646 645 647 44 (set (reg:DI 1335)
        (reg:DI 1337)) "CLDRAD.f":236 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 193 [ _107 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 647 646 648 44 (set (reg:DI 194 [ _108 ])
        (reg:DI 1335)) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 648 647 649 44 (parallel [
            (set (reg:DI 1338)
                (plus:DI (reg:DI 194 [ _108 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":236 222 {*adddi_1}
     (nil))
(insn 649 648 650 44 (parallel [
            (set (reg:DI 1339)
                (ashift:DI (reg:DI 1338)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":236 551 {*ashldi3_1}
     (nil))
(insn 650 649 651 44 (parallel [
            (set (reg/f:DI 195 [ _109 ])
                (plus:DI (reg:DI 1339)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":236 222 {*adddi_1}
     (nil))
(insn 651 650 652 44 (set (reg:DI 1340)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 652 651 653 44 (set (reg:DI 1341)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 653 652 654 44 (set (reg:DI 1342)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 654 653 655 44 (set (reg:DI 38 r9)
        (reg:DI 1340)) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 655 654 656 44 (set (reg:DI 37 r8)
        (reg:DI 1341)) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 656 655 657 44 (set (reg:DI 2 cx)
        (reg:DI 1342)) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 657 656 658 44 (set (reg:DI 1 dx)
        (reg/f:DI 195 [ _109 ])) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 658 657 659 44 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 164 [0xa4])))) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 659 658 660 44 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":236 85 {*movdi_internal}
     (nil))
(insn 660 659 661 44 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":236 88 {*movqi_internal}
     (nil))
(call_insn 661 660 662 44 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":236 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       45 (FALLTHRU)

;; basic block 45, loop depth 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43
;;              44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 662 661 663 45 27 (nil) [1 uses])
(note 663 662 664 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 664 663 665 45 (set (reg:SI 196 [ _110 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 168 [0xa8]))) [2 rqstfld.iget+152 S4 A64])) "CLDRAD.f":240 86 {*movsi_internal}
     (nil))
(insn 665 664 666 45 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 196 [ _110 ])
            (const_int 0 [0]))) "CLDRAD.f":240 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 666 665 667 45 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 720)
            (pc))) "CLDRAD.f":240 682 {*jcc}
     (nil)
 -> 720)
;;  succ:       46 (FALLTHRU)
;;              47

;; basic block 46, loop depth 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 667 666 668 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 668 667 669 46 (set (reg:DI 1343)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 669 668 670 46 (set (reg:DI 1344)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 670 669 671 46 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":241 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 671 670 672 46 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":241 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 672 671 673 46 (set (reg:DI 38 r9)
        (reg:DI 1343)) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 673 672 674 46 (set (reg:DI 37 r8)
        (reg:DI 1344)) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 674 673 675 46 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 675 674 676 46 (set (reg:DI 1 dx)
        (const:DI (plus:DI (symbol_ref:DI ("cnvcld_") [flags 0x202]  <var_decl 0x7f20392a8d80 cnvcld>)
                (const_int 355572 [0x56cf4])))) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 676 675 677 46 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 677 676 678 46 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f2038fb45a0 *.LC10>)) "CLDRAD.f":241 85 {*movdi_internal}
     (nil))
(insn 678 677 679 46 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":241 88 {*movqi_internal}
     (nil))
(call_insn 679 678 680 46 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":241 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 680 679 681 46 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":241 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 681 680 682 46 (set (reg/f:DI 1345)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":242 85 {*movdi_internal}
     (nil))
(insn 682 681 683 46 (set (reg:DI 1346)
        (const_int 0 [0])) "CLDRAD.f":242 85 {*movdi_internal}
     (nil))
(insn 683 682 684 46 (set (reg:DI 1347)
        (const_int 12 [0xc])) "CLDRAD.f":242 85 {*movdi_internal}
     (nil))
(insn 684 683 685 46 (parallel [
            (set (reg:DI 1347)
                (const_int 0 [0]))
            (set (reg/f:DI 1345)
                (plus:DI (ashift:DI (reg:DI 1347)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1345)))
            (set (mem/c:BLK (reg/f:DI 1345) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1346))
            (use (reg:DI 1347))
        ]) "CLDRAD.f":242 984 {*rep_stosdi_rex64}
     (nil))
(insn 685 684 686 46 (set (mem/c:SI (reg/f:DI 1345) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1346) 0)) "CLDRAD.f":242 86 {*movsi_internal}
     (nil))
(insn 686 685 687 46 (parallel [
            (set (reg/f:DI 1345)
                (plus:DI (reg/f:DI 1345)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":242 222 {*adddi_1}
     (nil))
(insn 687 686 688 46 (set (reg:DI 1348)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":243 85 {*movdi_internal}
     (nil))
(insn 688 687 689 46 (set (reg:DI 1349)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":243 85 {*movdi_internal}
     (nil))
(insn 689 688 690 46 (set (reg:DI 1350)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":243 85 {*movdi_internal}
     (nil))
(insn 690 689 691 46 (set (reg:DI 2 cx)
        (reg:DI 1348)) "CLDRAD.f":243 85 {*movdi_internal}
     (nil))
(insn 691 690 692 46 (set (reg:DI 1 dx)
        (reg:DI 1349)) "CLDRAD.f":243 85 {*movdi_internal}
     (nil))
(insn 692 691 693 46 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2038fb4480 *.LC8>)) "CLDRAD.f":243 85 {*movdi_internal}
     (nil))
(insn 693 692 694 46 (set (reg:DI 5 di)
        (reg:DI 1350)) "CLDRAD.f":243 85 {*movdi_internal}
     (nil))
(insn 694 693 695 46 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":243 88 {*movqi_internal}
     (nil))
(call_insn 695 694 696 46 (call (mem:QI (symbol_ref:DI ("sclfld_") [flags 0x41]  <function_decl 0x7f203929eb00 sclfld>) [0 sclfld S1 A8])
        (const_int 0 [0])) "CLDRAD.f":243 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 696 695 697 46 (set (reg:SI 197 [ _111 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 168 [0xa8]))) [2 rqstfld.iget+152 S4 A64])) "CLDRAD.f":245 86 {*movsi_internal}
     (nil))
(insn 697 696 698 46 (set (reg:DI 198 [ _112 ])
        (sign_extend:DI (reg:SI 197 [ _111 ]))) "CLDRAD.f":245 149 {*extendsidi2_rex64}
     (nil))
(insn 698 697 699 46 (parallel [
            (set (reg:DI 199 [ _113 ])
                (plus:DI (reg:DI 198 [ _112 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":245 222 {*adddi_1}
     (nil))
(insn 699 698 700 46 (set (reg:DI 1351)
        (reg:DI 199 [ _113 ])) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 700 699 701 46 (parallel [
            (set (reg:DI 1352)
                (ashift:DI (reg:DI 1351)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":245 551 {*ashldi3_1}
     (nil))
(insn 701 700 702 46 (set (reg:DI 1351)
        (reg:DI 1352)) "CLDRAD.f":245 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 199 [ _113 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 702 701 703 46 (parallel [
            (set (reg:DI 1351)
                (minus:DI (reg:DI 1351)
                    (reg:DI 199 [ _113 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":245 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 199 [ _113 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 703 702 704 46 (parallel [
            (set (reg:DI 1353)
                (ashift:DI (reg:DI 1351)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":245 551 {*ashldi3_1}
     (nil))
(insn 704 703 705 46 (set (reg:DI 1351)
        (reg:DI 1353)) "CLDRAD.f":245 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 199 [ _113 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 705 704 706 46 (set (reg:DI 200 [ _114 ])
        (reg:DI 1351)) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 706 705 707 46 (parallel [
            (set (reg:DI 1354)
                (plus:DI (reg:DI 200 [ _114 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":245 222 {*adddi_1}
     (nil))
(insn 707 706 708 46 (parallel [
            (set (reg:DI 1355)
                (ashift:DI (reg:DI 1354)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":245 551 {*ashldi3_1}
     (nil))
(insn 708 707 709 46 (parallel [
            (set (reg/f:DI 201 [ _115 ])
                (plus:DI (reg:DI 1355)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":245 222 {*adddi_1}
     (nil))
(insn 709 708 710 46 (set (reg:DI 1356)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 710 709 711 46 (set (reg:DI 1357)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 711 710 712 46 (set (reg:DI 1358)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 712 711 713 46 (set (reg:DI 38 r9)
        (reg:DI 1356)) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 713 712 714 46 (set (reg:DI 37 r8)
        (reg:DI 1357)) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 714 713 715 46 (set (reg:DI 2 cx)
        (reg:DI 1358)) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 715 714 716 46 (set (reg:DI 1 dx)
        (reg/f:DI 201 [ _115 ])) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 716 715 717 46 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 168 [0xa8])))) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 717 716 718 46 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":245 85 {*movdi_internal}
     (nil))
(insn 718 717 719 46 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":245 88 {*movqi_internal}
     (nil))
(call_insn 719 718 720 46 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":245 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       47 (FALLTHRU)

;; basic block 47, loop depth 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45
;;              46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 720 719 721 47 28 (nil) [1 uses])
(note 721 720 722 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 722 721 723 47 (set (reg:SI 202 [ _116 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 656 [0x290]))) [2 rqstfld.iget+640 S4 A128])) "CLDRAD.f":249 86 {*movsi_internal}
     (nil))
(insn 723 722 724 47 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 202 [ _116 ])
            (const_int 0 [0]))) "CLDRAD.f":249 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 724 723 725 47 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 871)
            (pc))) "CLDRAD.f":249 682 {*jcc}
     (nil)
 -> 871)
;;  succ:       48 (FALLTHRU)
;;              59

;; basic block 48, loop depth 0, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 725 724 726 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 726 725 727 48 (set (reg:SI 1122 [ _1253 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":250 86 {*movsi_internal}
     (nil))
(insn 727 726 728 48 (set (reg:SI 1123 [ _1254 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":250 86 {*movsi_internal}
     (nil))
(insn 728 727 814 48 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1122 [ _1253 ])) "CLDRAD.f":250 86 {*movsi_internal}
     (nil))
;;  succ:       49 (FALLTHRU)

;; basic block 49, loop depth 0, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 (FALLTHRU)
;;              57 [always] 
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 814 728 729 49 35 (nil) [1 uses])
(note 729 814 730 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 730 729 731 49 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1123 [ _1254 ]))) "CLDRAD.f":250 11 {*cmpsi_1}
     (nil))
(insn 731 730 732 49 (set (reg:QI 1359)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":250 678 {*setcc_qi}
     (nil))
(insn 732 731 733 49 (set (reg:SI 1124 [ _1256 ])
        (zero_extend:SI (reg:QI 1359))) "CLDRAD.f":250 140 {*zero_extendqisi2}
     (nil))
(insn 733 732 734 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1124 [ _1256 ])
            (const_int 0 [0]))) "CLDRAD.f":250 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 734 733 735 49 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4331)
            (pc))) "CLDRAD.f":250 682 {*jcc}
     (nil)
 -> 4331)
;;  succ:       316
;;              50 (FALLTHRU)

;; basic block 50, loop depth 0, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 735 734 736 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 736 735 808 50 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":251 86 {*movsi_internal}
     (nil))
;;  succ:       51 (FALLTHRU)

;; basic block 51, loop depth 0, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 (FALLTHRU)
;;              56 [always] 
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 808 736 737 51 34 (nil) [1 uses])
(note 737 808 738 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 738 737 739 51 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":251 11 {*cmpsi_1}
     (nil))
(insn 739 738 740 51 (set (reg:QI 1360)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":251 678 {*setcc_qi}
     (nil))
(insn 740 739 741 51 (set (reg:SI 1125 [ _1258 ])
        (zero_extend:SI (reg:QI 1360))) "CLDRAD.f":251 140 {*zero_extendqisi2}
     (nil))
(insn 741 740 742 51 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1125 [ _1258 ])
            (const_int 0 [0]))) "CLDRAD.f":251 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 742 741 743 51 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4334)
            (pc))) "CLDRAD.f":251 682 {*jcc}
     (nil)
 -> 4334)
;;  succ:       317
;;              52 (FALLTHRU)

;; basic block 52, loop depth 0, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       51 (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 743 742 744 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 744 743 745 52 (set (reg:SI 1361)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 745 744 746 52 (set (reg:DI 203 [ _117 ])
        (sign_extend:DI (reg:SI 1361))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 746 745 747 52 (parallel [
            (set (reg:DI 204 [ _118 ])
                (mult:DI (reg:DI 203 [ _117 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 349 {*muldi3_1}
     (nil))
(insn 747 746 748 52 (set (reg:SI 1362)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 748 747 749 52 (set (reg:DI 205 [ _119 ])
        (sign_extend:DI (reg:SI 1362))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 749 748 750 52 (parallel [
            (set (reg:DI 206 [ _120 ])
                (plus:DI (reg:DI 204 [ _118 ])
                    (reg:DI 205 [ _119 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 750 749 751 52 (parallel [
            (set (reg:DI 207 [ _121 ])
                (plus:DI (reg:DI 206 [ _120 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 751 750 752 52 (set (reg/f:DI 1363)
        (symbol_ref:DI ("cnvcld_") [flags 0x202]  <var_decl 0x7f20392a8d80 cnvcld>)) "CLDRAD.f":253 85 {*movdi_internal}
     (nil))
(insn 752 751 753 52 (parallel [
            (set (reg:DI 1364)
                (plus:DI (reg:DI 207 [ _121 ])
                    (const_int 59262 [0xe77e])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 753 752 754 52 (set (reg:SF 1086 [ M.10_1059 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1364)
                    (const_int 4 [0x4]))
                (reg/f:DI 1363)) [1 cnvcld.cfracm S4 A32])) "CLDRAD.f":253 131 {*movsf_internal}
     (nil))
(insn 754 753 755 52 (set (reg:SI 1365)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 755 754 756 52 (set (reg:DI 208 [ _122 ])
        (sign_extend:DI (reg:SI 1365))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 756 755 757 52 (parallel [
            (set (reg:DI 209 [ _123 ])
                (mult:DI (reg:DI 208 [ _122 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 349 {*muldi3_1}
     (nil))
(insn 757 756 758 52 (set (reg:SI 1366)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 758 757 759 52 (set (reg:DI 210 [ _124 ])
        (sign_extend:DI (reg:SI 1366))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 759 758 760 52 (parallel [
            (set (reg:DI 211 [ _125 ])
                (plus:DI (reg:DI 209 [ _123 ])
                    (reg:DI 210 [ _124 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 760 759 761 52 (parallel [
            (set (reg:DI 212 [ _126 ])
                (plus:DI (reg:DI 211 [ _125 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 761 760 762 52 (set (reg/f:DI 1367)
        (symbol_ref:DI ("cnvcld_") [flags 0x202]  <var_decl 0x7f20392a8d80 cnvcld>)) "CLDRAD.f":253 85 {*movdi_internal}
     (nil))
(insn 762 761 763 52 (parallel [
            (set (reg:DI 1368)
                (plus:DI (reg:DI 212 [ _126 ])
                    (const_int 88893 [0x15b3d])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 763 762 764 52 (set (reg:SF 1126 [ _1261 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1368)
                    (const_int 4 [0x4]))
                (reg/f:DI 1367)) [1 cnvcld.cfrach S4 A32])) "CLDRAD.f":253 131 {*movsf_internal}
     (nil))
(insn 764 763 765 52 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 1126 [ _1261 ])
            (reg:SF 1086 [ M.10_1059 ]))) "CLDRAD.f":253 53 {*cmpisf}
     (nil))
(insn 765 764 766 52 (set (reg:QI 1369)
        (gt:QI (reg:CCFP 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":253 678 {*setcc_qi}
     (nil))
(insn 766 765 767 52 (set (reg:SI 213 [ _127 ])
        (zero_extend:SI (reg:QI 1369))) "CLDRAD.f":253 140 {*zero_extendqisi2}
     (nil))
(insn 767 766 768 52 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1086 [ M.10_1059 ])
                    (reg:SF 1086 [ M.10_1059 ]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":253 54 {*cmpiusf}
     (nil))
(insn 768 767 769 52 (set (reg:QI 1370)
        (unordered:QI (reg:CCFP 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":253 678 {*setcc_qi}
     (nil))
(insn 769 768 770 52 (set (reg:SI 214 [ _128 ])
        (zero_extend:SI (reg:QI 1370))) "CLDRAD.f":253 140 {*zero_extendqisi2}
     (nil))
(insn 770 769 771 52 (parallel [
            (set (reg:SI 215 [ _129 ])
                (ior:SI (reg:SI 213 [ _127 ])
                    (reg:SI 214 [ _128 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 450 {*iorsi_1}
     (nil))
(insn 771 770 772 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 215 [ _129 ])
            (const_int 0 [0]))) "CLDRAD.f":253 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 772 771 773 52 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 774)
            (pc))) "CLDRAD.f":253 682 {*jcc}
     (nil)
 -> 774)
;;  succ:       53 (FALLTHRU)
;;              54

;; basic block 53, loop depth 0, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52 (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 773 772 5 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 5 773 774 53 (set (reg:SF 1086 [ M.10_1059 ])
        (reg:SF 1126 [ _1261 ])) "CLDRAD.f":253 131 {*movsf_internal}
     (nil))
;;  succ:       54 (FALLTHRU)

;; basic block 54, loop depth 0, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52
;;              53 (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 774 5 775 54 32 (nil) [1 uses])
(note 775 774 776 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 776 775 777 54 (set (reg:SI 1371)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 777 776 778 54 (set (reg:DI 216 [ _130 ])
        (sign_extend:DI (reg:SI 1371))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 778 777 779 54 (parallel [
            (set (reg:DI 217 [ _131 ])
                (mult:DI (reg:DI 216 [ _130 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 349 {*muldi3_1}
     (nil))
(insn 779 778 780 54 (set (reg:SI 1372)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 780 779 781 54 (set (reg:DI 218 [ _132 ])
        (sign_extend:DI (reg:SI 1372))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 781 780 782 54 (parallel [
            (set (reg:DI 219 [ _133 ])
                (plus:DI (reg:DI 217 [ _131 ])
                    (reg:DI 218 [ _132 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 782 781 783 54 (parallel [
            (set (reg:DI 220 [ _134 ])
                (plus:DI (reg:DI 219 [ _133 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 783 782 784 54 (set (reg/f:DI 1373)
        (symbol_ref:DI ("cnvcld_") [flags 0x202]  <var_decl 0x7f20392a8d80 cnvcld>)) "CLDRAD.f":253 85 {*movdi_internal}
     (nil))
(insn 784 783 785 54 (parallel [
            (set (reg:DI 1374)
                (plus:DI (reg:DI 220 [ _134 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 785 784 786 54 (set (reg:SF 1087 [ M.11_1060 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1374)
                    (const_int 4 [0x4]))
                (reg/f:DI 1373)) [1 cnvcld.cfracl S4 A32])) "CLDRAD.f":253 131 {*movsf_internal}
     (nil))
(insn 786 785 787 54 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 1086 [ M.10_1059 ])
            (reg:SF 1087 [ M.11_1060 ]))) "CLDRAD.f":253 53 {*cmpisf}
     (nil))
(insn 787 786 788 54 (set (reg:QI 1375)
        (gt:QI (reg:CCFP 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":253 678 {*setcc_qi}
     (nil))
(insn 788 787 789 54 (set (reg:SI 221 [ _135 ])
        (zero_extend:SI (reg:QI 1375))) "CLDRAD.f":253 140 {*zero_extendqisi2}
     (nil))
(insn 789 788 790 54 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1087 [ M.11_1060 ])
                    (reg:SF 1087 [ M.11_1060 ]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":253 54 {*cmpiusf}
     (nil))
(insn 790 789 791 54 (set (reg:QI 1376)
        (unordered:QI (reg:CCFP 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":253 678 {*setcc_qi}
     (nil))
(insn 791 790 792 54 (set (reg:SI 222 [ _136 ])
        (zero_extend:SI (reg:QI 1376))) "CLDRAD.f":253 140 {*zero_extendqisi2}
     (nil))
(insn 792 791 793 54 (parallel [
            (set (reg:SI 223 [ _137 ])
                (ior:SI (reg:SI 221 [ _135 ])
                    (reg:SI 222 [ _136 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 450 {*iorsi_1}
     (nil))
(insn 793 792 794 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 223 [ _137 ])
            (const_int 0 [0]))) "CLDRAD.f":253 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 794 793 795 54 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 796)
            (pc))) "CLDRAD.f":253 682 {*jcc}
     (nil)
 -> 796)
;;  succ:       55 (FALLTHRU)
;;              56

;; basic block 55, loop depth 0, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 795 794 6 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 6 795 796 55 (set (reg:SF 1087 [ M.11_1060 ])
        (reg:SF 1086 [ M.10_1059 ])) "CLDRAD.f":253 131 {*movsf_internal}
     (nil))
;;  succ:       56 (FALLTHRU)

;; basic block 56, loop depth 0, maybe hot
;;  prev block 55, next block 317, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54
;;              55 (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 796 6 797 56 33 (nil) [1 uses])
(note 797 796 798 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 798 797 799 56 (set (reg:SI 1377)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 799 798 800 56 (set (reg:DI 224 [ _138 ])
        (sign_extend:DI (reg:SI 1377))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 800 799 801 56 (parallel [
            (set (reg:DI 225 [ _139 ])
                (mult:DI (reg:DI 224 [ _138 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 349 {*muldi3_1}
     (nil))
(insn 801 800 802 56 (set (reg:SI 1378)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":253 86 {*movsi_internal}
     (nil))
(insn 802 801 803 56 (set (reg:DI 226 [ _140 ])
        (sign_extend:DI (reg:SI 1378))) "CLDRAD.f":253 149 {*extendsidi2_rex64}
     (nil))
(insn 803 802 804 56 (parallel [
            (set (reg:DI 227 [ _141 ])
                (plus:DI (reg:DI 225 [ _139 ])
                    (reg:DI 226 [ _140 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 804 803 805 56 (parallel [
            (set (reg:DI 228 [ _142 ])
                (plus:DI (reg:DI 227 [ _141 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":253 222 {*adddi_1}
     (nil))
(insn 805 804 806 56 (set (reg/f:DI 1379)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":253 85 {*movdi_internal}
     (nil))
(insn 806 805 807 56 (set (mem:SF (plus:DI (mult:DI (reg:DI 228 [ _142 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1379)) [1 egrid1 S4 A32])
        (reg:SF 1087 [ M.11_1060 ])) "CLDRAD.f":253 131 {*movsf_internal}
     (nil))
(insn 807 806 4175 56 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":251 221 {*addsi_1}
     (nil))
(jump_insn 4175 807 4176 56 (set (pc)
        (label_ref 808)) "CLDRAD.f":251 -1
     (nil)
 -> 808)
;;  succ:       51 [always] 

(barrier 4176 4175 4334)
;; basic block 317, loop depth 0, maybe hot
;;  prev block 56, next block 57, flags: (NEW, RTL, MODIFIED)
;;  pred:       51
;; bb 317 artificial_defs: { }
;; bb 317 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4334 4176 4333 317 239 (nil) [1 uses])
(note 4333 4334 4335 317 [bb 317] NOTE_INSN_BASIC_BLOCK)
(insn 4335 4333 811 317 (const_int 0 [0]) "CLDRAD.f":253 -1
     (nil))
;;  succ:       57 [always]  (FALLTHRU)

;; basic block 57, loop depth 0, maybe hot
;;  prev block 317, next block 316, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       317 [always]  (FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 811 4335 812 57 31 (nil) [0 uses])
(note 812 811 813 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 813 812 4177 57 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":250 221 {*addsi_1}
     (nil))
(jump_insn 4177 813 4178 57 (set (pc)
        (label_ref 814)) "CLDRAD.f":250 -1
     (nil)
 -> 814)
;;  succ:       49 [always] 

(barrier 4178 4177 4331)
;; basic block 316, loop depth 0, maybe hot
;;  prev block 57, next block 58, flags: (NEW, RTL, MODIFIED)
;;  pred:       49
;; bb 316 artificial_defs: { }
;; bb 316 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4331 4178 4330 316 238 (nil) [1 uses])
(note 4330 4331 4332 316 [bb 316] NOTE_INSN_BASIC_BLOCK)
(insn 4332 4330 817 316 (const_int 0 [0]) "CLDRAD.f":251 -1
     (nil))
;;  succ:       58 [always]  (FALLTHRU)

;; basic block 58, loop depth 0, maybe hot
;;  prev block 316, next block 59, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       316 [always]  (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 817 4332 818 58 30 (nil) [0 uses])
(note 818 817 819 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 819 818 820 58 (set (reg:DI 1380)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 820 819 821 58 (set (reg:DI 1381)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 821 820 822 58 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":256 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 822 821 823 58 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":256 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 823 822 824 58 (set (reg:DI 38 r9)
        (reg:DI 1380)) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 824 823 825 58 (set (reg:DI 37 r8)
        (reg:DI 1381)) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 825 824 826 58 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 826 825 827 58 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 827 826 828 58 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 828 827 829 58 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f2038fb4630 *.LC11>)) "CLDRAD.f":256 85 {*movdi_internal}
     (nil))
(insn 829 828 830 58 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":256 88 {*movqi_internal}
     (nil))
(call_insn 830 829 831 58 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":256 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 831 830 832 58 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":256 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 832 831 833 58 (set (reg/f:DI 1382)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":257 85 {*movdi_internal}
     (nil))
(insn 833 832 834 58 (set (reg:DI 1383)
        (const_int 0 [0])) "CLDRAD.f":257 85 {*movdi_internal}
     (nil))
(insn 834 833 835 58 (set (reg:DI 1384)
        (const_int 12 [0xc])) "CLDRAD.f":257 85 {*movdi_internal}
     (nil))
(insn 835 834 836 58 (parallel [
            (set (reg:DI 1384)
                (const_int 0 [0]))
            (set (reg/f:DI 1382)
                (plus:DI (ashift:DI (reg:DI 1384)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1382)))
            (set (mem/c:BLK (reg/f:DI 1382) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1383))
            (use (reg:DI 1384))
        ]) "CLDRAD.f":257 984 {*rep_stosdi_rex64}
     (nil))
(insn 836 835 837 58 (set (mem/c:SI (reg/f:DI 1382) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1383) 0)) "CLDRAD.f":257 86 {*movsi_internal}
     (nil))
(insn 837 836 838 58 (parallel [
            (set (reg/f:DI 1382)
                (plus:DI (reg/f:DI 1382)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":257 222 {*adddi_1}
     (nil))
(insn 838 837 839 58 (set (reg:DI 1385)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":258 85 {*movdi_internal}
     (nil))
(insn 839 838 840 58 (set (reg:DI 1386)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":258 85 {*movdi_internal}
     (nil))
(insn 840 839 841 58 (set (reg:DI 1387)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":258 85 {*movdi_internal}
     (nil))
(insn 841 840 842 58 (set (reg:DI 2 cx)
        (reg:DI 1385)) "CLDRAD.f":258 85 {*movdi_internal}
     (nil))
(insn 842 841 843 58 (set (reg:DI 1 dx)
        (reg:DI 1386)) "CLDRAD.f":258 85 {*movdi_internal}
     (nil))
(insn 843 842 844 58 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2038fb4480 *.LC8>)) "CLDRAD.f":258 85 {*movdi_internal}
     (nil))
(insn 844 843 845 58 (set (reg:DI 5 di)
        (reg:DI 1387)) "CLDRAD.f":258 85 {*movdi_internal}
     (nil))
(insn 845 844 846 58 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":258 88 {*movqi_internal}
     (nil))
(call_insn 846 845 847 58 (call (mem:QI (symbol_ref:DI ("sclfld_") [flags 0x41]  <function_decl 0x7f203929eb00 sclfld>) [0 sclfld S1 A8])
        (const_int 0 [0])) "CLDRAD.f":258 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 847 846 848 58 (set (reg:SI 229 [ _143 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 656 [0x290]))) [2 rqstfld.iget+640 S4 A128])) "CLDRAD.f":260 86 {*movsi_internal}
     (nil))
(insn 848 847 849 58 (set (reg:DI 230 [ _144 ])
        (sign_extend:DI (reg:SI 229 [ _143 ]))) "CLDRAD.f":260 149 {*extendsidi2_rex64}
     (nil))
(insn 849 848 850 58 (parallel [
            (set (reg:DI 231 [ _145 ])
                (plus:DI (reg:DI 230 [ _144 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":260 222 {*adddi_1}
     (nil))
(insn 850 849 851 58 (set (reg:DI 1388)
        (reg:DI 231 [ _145 ])) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 851 850 852 58 (parallel [
            (set (reg:DI 1389)
                (ashift:DI (reg:DI 1388)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":260 551 {*ashldi3_1}
     (nil))
(insn 852 851 853 58 (set (reg:DI 1388)
        (reg:DI 1389)) "CLDRAD.f":260 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 231 [ _145 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 853 852 854 58 (parallel [
            (set (reg:DI 1388)
                (minus:DI (reg:DI 1388)
                    (reg:DI 231 [ _145 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":260 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 231 [ _145 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 854 853 855 58 (parallel [
            (set (reg:DI 1390)
                (ashift:DI (reg:DI 1388)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":260 551 {*ashldi3_1}
     (nil))
(insn 855 854 856 58 (set (reg:DI 1388)
        (reg:DI 1390)) "CLDRAD.f":260 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 231 [ _145 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 856 855 857 58 (set (reg:DI 232 [ _146 ])
        (reg:DI 1388)) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 857 856 858 58 (parallel [
            (set (reg:DI 1391)
                (plus:DI (reg:DI 232 [ _146 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":260 222 {*adddi_1}
     (nil))
(insn 858 857 859 58 (parallel [
            (set (reg:DI 1392)
                (ashift:DI (reg:DI 1391)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":260 551 {*ashldi3_1}
     (nil))
(insn 859 858 860 58 (parallel [
            (set (reg/f:DI 233 [ _147 ])
                (plus:DI (reg:DI 1392)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":260 222 {*adddi_1}
     (nil))
(insn 860 859 861 58 (set (reg:DI 1393)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 861 860 862 58 (set (reg:DI 1394)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 862 861 863 58 (set (reg:DI 1395)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 863 862 864 58 (set (reg:DI 38 r9)
        (reg:DI 1393)) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 864 863 865 58 (set (reg:DI 37 r8)
        (reg:DI 1394)) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 865 864 866 58 (set (reg:DI 2 cx)
        (reg:DI 1395)) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 866 865 867 58 (set (reg:DI 1 dx)
        (reg/f:DI 233 [ _147 ])) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 867 866 868 58 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 656 [0x290])))) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 868 867 869 58 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":260 85 {*movdi_internal}
     (nil))
(insn 869 868 870 58 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":260 88 {*movqi_internal}
     (nil))
(call_insn 870 869 871 58 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":260 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       59 (FALLTHRU)

;; basic block 59, loop depth 0, maybe hot
;;  prev block 58, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47
;;              58 (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 871 870 872 59 29 (nil) [1 uses])
(note 872 871 873 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 873 872 874 59 (set (reg:SI 234 [ _148 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 588 [0x24c]))) [2 rqstfld.iget+572 S4 A32])) "CLDRAD.f":264 86 {*movsi_internal}
     (nil))
(insn 874 873 875 59 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 234 [ _148 ])
            (const_int 0 [0]))) "CLDRAD.f":264 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 875 874 876 59 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1067)
            (pc))) "CLDRAD.f":264 682 {*jcc}
     (nil)
 -> 1067)
;;  succ:       60 (FALLTHRU)
;;              75

;; basic block 60, loop depth 0, maybe hot
;;  prev block 59, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59 (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 876 875 877 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 877 876 878 60 (set (reg:SI 1127 [ _1273 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":265 86 {*movsi_internal}
     (nil))
(insn 878 877 879 60 (set (reg:SI 1128 [ _1274 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":265 86 {*movsi_internal}
     (nil))
(insn 879 878 976 60 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1127 [ _1273 ])) "CLDRAD.f":265 86 {*movsi_internal}
     (nil))
;;  succ:       61 (FALLTHRU)

;; basic block 61, loop depth 0, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       60 (FALLTHRU)
;;              68 [always] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 976 879 880 61 42 (nil) [1 uses])
(note 880 976 881 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 881 880 882 61 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1128 [ _1274 ]))) "CLDRAD.f":265 11 {*cmpsi_1}
     (nil))
(insn 882 881 883 61 (set (reg:QI 1396)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":265 678 {*setcc_qi}
     (nil))
(insn 883 882 884 61 (set (reg:SI 1129 [ _1276 ])
        (zero_extend:SI (reg:QI 1396))) "CLDRAD.f":265 140 {*zero_extendqisi2}
     (nil))
(insn 884 883 885 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1129 [ _1276 ])
            (const_int 0 [0]))) "CLDRAD.f":265 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 885 884 886 61 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4337)
            (pc))) "CLDRAD.f":265 682 {*jcc}
     (nil)
 -> 4337)
;;  succ:       318
;;              62 (FALLTHRU)

;; basic block 62, loop depth 0, maybe hot
;;  prev block 61, next block 63, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       61 (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 886 885 887 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 887 886 970 62 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":266 86 {*movsi_internal}
     (nil))
;;  succ:       63 (FALLTHRU)

;; basic block 63, loop depth 0, maybe hot
;;  prev block 62, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       62 (FALLTHRU)
;;              67 [always] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 970 887 888 63 41 (nil) [1 uses])
(note 888 970 889 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 889 888 890 63 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":266 11 {*cmpsi_1}
     (nil))
(insn 890 889 891 63 (set (reg:QI 1397)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":266 678 {*setcc_qi}
     (nil))
(insn 891 890 892 63 (set (reg:SI 1130 [ _1278 ])
        (zero_extend:SI (reg:QI 1397))) "CLDRAD.f":266 140 {*zero_extendqisi2}
     (nil))
(insn 892 891 893 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1130 [ _1278 ])
            (const_int 0 [0]))) "CLDRAD.f":266 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 893 892 894 63 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4340)
            (pc))) "CLDRAD.f":266 682 {*jcc}
     (nil)
 -> 4340)
;;  succ:       319
;;              64 (FALLTHRU)

;; basic block 64, loop depth 0, maybe hot
;;  prev block 63, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63 (FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 894 893 895 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 895 894 896 64 (set (reg:SI 1398)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":267 86 {*movsi_internal}
     (nil))
(insn 896 895 897 64 (set (reg:DI 235 [ _149 ])
        (sign_extend:DI (reg:SI 1398))) "CLDRAD.f":267 149 {*extendsidi2_rex64}
     (nil))
(insn 897 896 898 64 (parallel [
            (set (reg:DI 236 [ _150 ])
                (mult:DI (reg:DI 235 [ _149 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 349 {*muldi3_1}
     (nil))
(insn 898 897 899 64 (set (reg:SI 1399)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":267 86 {*movsi_internal}
     (nil))
(insn 899 898 900 64 (set (reg:DI 237 [ _151 ])
        (sign_extend:DI (reg:SI 1399))) "CLDRAD.f":267 149 {*extendsidi2_rex64}
     (nil))
(insn 900 899 901 64 (parallel [
            (set (reg:DI 238 [ _152 ])
                (plus:DI (reg:DI 236 [ _150 ])
                    (reg:DI 237 [ _151 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 222 {*adddi_1}
     (nil))
(insn 901 900 902 64 (parallel [
            (set (reg:DI 239 [ _153 ])
                (plus:DI (reg:DI 238 [ _152 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 222 {*adddi_1}
     (nil))
(insn 902 901 903 64 (set (reg/f:DI 1400)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":267 85 {*movdi_internal}
     (nil))
(insn 903 902 904 64 (parallel [
            (set (reg:DI 1401)
                (plus:DI (reg:DI 239 [ _153 ])
                    (const_int 88895 [0x15b3f])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 222 {*adddi_1}
     (nil))
(insn 904 903 905 64 (set (reg:SI 240 [ _154 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1401)
                    (const_int 4 [0x4]))
                (reg/f:DI 1400)) [2 acmcld.ncfrst S4 A32])) "CLDRAD.f":267 86 {*movsi_internal}
     (nil))
(insn 905 904 906 64 (set (reg:SI 1402)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":267 86 {*movsi_internal}
     (nil))
(insn 906 905 907 64 (set (reg:DI 241 [ _155 ])
        (sign_extend:DI (reg:SI 1402))) "CLDRAD.f":267 149 {*extendsidi2_rex64}
     (nil))
(insn 907 906 908 64 (parallel [
            (set (reg:DI 242 [ _156 ])
                (mult:DI (reg:DI 241 [ _155 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 349 {*muldi3_1}
     (nil))
(insn 908 907 909 64 (set (reg:SI 1403)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":267 86 {*movsi_internal}
     (nil))
(insn 909 908 910 64 (set (reg:DI 243 [ _157 ])
        (sign_extend:DI (reg:SI 1403))) "CLDRAD.f":267 149 {*extendsidi2_rex64}
     (nil))
(insn 910 909 911 64 (parallel [
            (set (reg:DI 244 [ _158 ])
                (plus:DI (reg:DI 242 [ _156 ])
                    (reg:DI 243 [ _157 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 222 {*adddi_1}
     (nil))
(insn 911 910 912 64 (parallel [
            (set (reg:DI 245 [ _159 ])
                (plus:DI (reg:DI 244 [ _158 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 222 {*adddi_1}
     (nil))
(insn 912 911 913 64 (set (reg/f:DI 1404)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":267 85 {*movdi_internal}
     (nil))
(insn 913 912 914 64 (parallel [
            (set (reg:DI 1405)
                (plus:DI (reg:DI 245 [ _159 ])
                    (const_int 29633 [0x73c1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 222 {*adddi_1}
     (nil))
(insn 914 913 915 64 (set (reg:SI 246 [ _160 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1405)
                    (const_int 4 [0x4]))
                (reg/f:DI 1404)) [2 acmcld.ncfrcv S4 A32])) "CLDRAD.f":267 86 {*movsi_internal}
     (nil))
(insn 915 914 916 64 (parallel [
            (set (reg:SI 1406)
                (plus:SI (reg:SI 240 [ _154 ])
                    (reg:SI 246 [ _160 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":267 221 {*addsi_1}
     (nil))
(insn 916 915 917 64 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [2 isum+0 S4 A32])
        (reg:SI 1406)) "CLDRAD.f":267 86 {*movsi_internal}
     (nil))
(insn 917 916 918 64 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -84 [0xffffffffffffffac])) [2 isum+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":268 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 918 917 919 64 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 955)
            (pc))) "CLDRAD.f":268 682 {*jcc}
     (nil)
 -> 955)
;;  succ:       65 (FALLTHRU)
;;              66

;; basic block 65, loop depth 0, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       64 (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 919 918 920 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 920 919 921 65 (set (reg:SI 1407)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":269 86 {*movsi_internal}
     (nil))
(insn 921 920 922 65 (set (reg:DI 247 [ _161 ])
        (sign_extend:DI (reg:SI 1407))) "CLDRAD.f":269 149 {*extendsidi2_rex64}
     (nil))
(insn 922 921 923 65 (parallel [
            (set (reg:DI 248 [ _162 ])
                (mult:DI (reg:DI 247 [ _161 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 349 {*muldi3_1}
     (nil))
(insn 923 922 924 65 (set (reg:SI 1408)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":269 86 {*movsi_internal}
     (nil))
(insn 924 923 925 65 (set (reg:DI 249 [ _163 ])
        (sign_extend:DI (reg:SI 1408))) "CLDRAD.f":269 149 {*extendsidi2_rex64}
     (nil))
(insn 925 924 926 65 (parallel [
            (set (reg:DI 250 [ _164 ])
                (plus:DI (reg:DI 248 [ _162 ])
                    (reg:DI 249 [ _163 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 926 925 927 65 (parallel [
            (set (reg:DI 251 [ _165 ])
                (plus:DI (reg:DI 250 [ _164 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 927 926 928 65 (set (reg/f:DI 1409)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":269 85 {*movdi_internal}
     (nil))
(insn 928 927 929 65 (parallel [
            (set (reg:DI 1410)
                (plus:DI (reg:DI 251 [ _165 ])
                    (const_int 59264 [0xe780])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 929 928 930 65 (set (reg:SF 252 [ _166 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1410)
                    (const_int 4 [0x4]))
                (reg/f:DI 1409)) [1 acmcld.acfrst S4 A32])) "CLDRAD.f":269 131 {*movsf_internal}
     (nil))
(insn 930 929 931 65 (set (reg:SI 1411)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":269 86 {*movsi_internal}
     (nil))
(insn 931 930 932 65 (set (reg:DI 253 [ _167 ])
        (sign_extend:DI (reg:SI 1411))) "CLDRAD.f":269 149 {*extendsidi2_rex64}
     (nil))
(insn 932 931 933 65 (parallel [
            (set (reg:DI 254 [ _168 ])
                (mult:DI (reg:DI 253 [ _167 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 349 {*muldi3_1}
     (nil))
(insn 933 932 934 65 (set (reg:SI 1412)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":269 86 {*movsi_internal}
     (nil))
(insn 934 933 935 65 (set (reg:DI 255 [ _169 ])
        (sign_extend:DI (reg:SI 1412))) "CLDRAD.f":269 149 {*extendsidi2_rex64}
     (nil))
(insn 935 934 936 65 (parallel [
            (set (reg:DI 256 [ _170 ])
                (plus:DI (reg:DI 254 [ _168 ])
                    (reg:DI 255 [ _169 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 936 935 937 65 (parallel [
            (set (reg:DI 257 [ _171 ])
                (plus:DI (reg:DI 256 [ _170 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 937 936 938 65 (set (reg/f:DI 1413)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":269 85 {*movdi_internal}
     (nil))
(insn 938 937 939 65 (parallel [
            (set (reg:DI 1414)
                (plus:DI (reg:DI 257 [ _171 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 939 938 940 65 (set (reg:SF 258 [ _172 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1414)
                    (const_int 4 [0x4]))
                (reg/f:DI 1413)) [1 acmcld.acfrcv S4 A32])) "CLDRAD.f":269 131 {*movsf_internal}
     (nil))
(insn 940 939 941 65 (set (reg:SF 259 [ _173 ])
        (plus:SF (reg:SF 252 [ _166 ])
            (reg:SF 258 [ _172 ]))) "CLDRAD.f":269 838 {*fop_sf_comm}
     (nil))
(insn 941 940 942 65 (set (reg:SF 260 [ _174 ])
        (reg:SF 259 [ _173 ])) "CLDRAD.f":269 131 {*movsf_internal}
     (nil))
(insn 942 941 943 65 (set (reg:SF 261 [ _175 ])
        (float:SF (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -84 [0xffffffffffffffac])) [2 isum+0 S4 A32]))) "CLDRAD.f":269 203 {*floatsisf2_mixed}
     (nil))
(insn 943 942 944 65 (set (reg:SI 1415)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":269 86 {*movsi_internal}
     (nil))
(insn 944 943 945 65 (set (reg:DI 262 [ _176 ])
        (sign_extend:DI (reg:SI 1415))) "CLDRAD.f":269 149 {*extendsidi2_rex64}
     (nil))
(insn 945 944 946 65 (parallel [
            (set (reg:DI 263 [ _177 ])
                (mult:DI (reg:DI 262 [ _176 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 349 {*muldi3_1}
     (nil))
(insn 946 945 947 65 (set (reg:SI 1416)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":269 86 {*movsi_internal}
     (nil))
(insn 947 946 948 65 (set (reg:DI 264 [ _178 ])
        (sign_extend:DI (reg:SI 1416))) "CLDRAD.f":269 149 {*extendsidi2_rex64}
     (nil))
(insn 948 947 949 65 (parallel [
            (set (reg:DI 265 [ _179 ])
                (plus:DI (reg:DI 263 [ _177 ])
                    (reg:DI 264 [ _178 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 949 948 950 65 (parallel [
            (set (reg:DI 266 [ _180 ])
                (plus:DI (reg:DI 265 [ _179 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":269 222 {*adddi_1}
     (nil))
(insn 950 949 951 65 (set (reg:SF 267 [ _181 ])
        (div:SF (reg:SF 260 [ _174 ])
            (reg:SF 261 [ _175 ]))) "CLDRAD.f":269 841 {*fop_sf_1}
     (nil))
(insn 951 950 952 65 (set (reg/f:DI 1417)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":269 85 {*movdi_internal}
     (nil))
(insn 952 951 4179 65 (set (mem:SF (plus:DI (mult:DI (reg:DI 266 [ _180 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1417)) [1 egrid1 S4 A32])
        (reg:SF 267 [ _181 ])) "CLDRAD.f":269 131 {*movsf_internal}
     (nil))
(jump_insn 4179 952 4180 65 (set (pc)
        (label_ref 967)) -1
     (nil)
 -> 967)
;;  succ:       67 [always] 

(barrier 4180 4179 955)
;; basic block 66, loop depth 0, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       64
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 955 4180 956 66 39 (nil) [1 uses])
(note 956 955 957 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 957 956 958 66 (set (reg:SI 1418)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":271 86 {*movsi_internal}
     (nil))
(insn 958 957 959 66 (set (reg:DI 268 [ _182 ])
        (sign_extend:DI (reg:SI 1418))) "CLDRAD.f":271 149 {*extendsidi2_rex64}
     (nil))
(insn 959 958 960 66 (parallel [
            (set (reg:DI 269 [ _183 ])
                (mult:DI (reg:DI 268 [ _182 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":271 349 {*muldi3_1}
     (nil))
(insn 960 959 961 66 (set (reg:SI 1419)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":271 86 {*movsi_internal}
     (nil))
(insn 961 960 962 66 (set (reg:DI 270 [ _184 ])
        (sign_extend:DI (reg:SI 1419))) "CLDRAD.f":271 149 {*extendsidi2_rex64}
     (nil))
(insn 962 961 963 66 (parallel [
            (set (reg:DI 271 [ _185 ])
                (plus:DI (reg:DI 269 [ _183 ])
                    (reg:DI 270 [ _184 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":271 222 {*adddi_1}
     (nil))
(insn 963 962 964 66 (parallel [
            (set (reg:DI 272 [ _186 ])
                (plus:DI (reg:DI 271 [ _185 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":271 222 {*adddi_1}
     (nil))
(insn 964 963 965 66 (set (reg/f:DI 1420)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":271 85 {*movdi_internal}
     (nil))
(insn 965 964 966 66 (set (reg:SF 1421)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":271 131 {*movsf_internal}
     (nil))
(insn 966 965 967 66 (set (mem:SF (plus:DI (mult:DI (reg:DI 272 [ _186 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1420)) [1 egrid1 S4 A32])
        (reg:SF 1421)) "CLDRAD.f":271 131 {*movsf_internal}
     (nil))
;;  succ:       67 (FALLTHRU)

;; basic block 67, loop depth 0, maybe hot
;;  prev block 66, next block 319, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       66 (FALLTHRU)
;;              65 [always] 
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 967 966 968 67 40 (nil) [1 uses])
(note 968 967 969 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 969 968 4181 67 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":266 221 {*addsi_1}
     (nil))
(jump_insn 4181 969 4182 67 (set (pc)
        (label_ref 970)) "CLDRAD.f":266 -1
     (nil)
 -> 970)
;;  succ:       63 [always] 

(barrier 4182 4181 4340)
;; basic block 319, loop depth 0, maybe hot
;;  prev block 67, next block 68, flags: (NEW, RTL, MODIFIED)
;;  pred:       63
;; bb 319 artificial_defs: { }
;; bb 319 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4340 4182 4339 319 241 (nil) [1 uses])
(note 4339 4340 4341 319 [bb 319] NOTE_INSN_BASIC_BLOCK)
(insn 4341 4339 973 319 (const_int 0 [0]) "CLDRAD.f":268 -1
     (nil))
;;  succ:       68 [always]  (FALLTHRU)

;; basic block 68, loop depth 0, maybe hot
;;  prev block 319, next block 318, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       319 [always]  (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 973 4341 974 68 38 (nil) [0 uses])
(note 974 973 975 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 975 974 4183 68 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":265 221 {*addsi_1}
     (nil))
(jump_insn 4183 975 4184 68 (set (pc)
        (label_ref 976)) "CLDRAD.f":265 -1
     (nil)
 -> 976)
;;  succ:       61 [always] 

(barrier 4184 4183 4337)
;; basic block 318, loop depth 0, maybe hot
;;  prev block 68, next block 69, flags: (NEW, RTL, MODIFIED)
;;  pred:       61
;; bb 318 artificial_defs: { }
;; bb 318 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4337 4184 4336 318 240 (nil) [1 uses])
(note 4336 4337 4338 318 [bb 318] NOTE_INSN_BASIC_BLOCK)
(insn 4338 4336 979 318 (const_int 0 [0]) "CLDRAD.f":266 -1
     (nil))
;;  succ:       69 [always]  (FALLTHRU)

;; basic block 69, loop depth 0, maybe hot
;;  prev block 318, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       318 [always]  (FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 979 4338 980 69 37 (nil) [0 uses])
(note 980 979 981 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 981 980 982 69 (set (reg:DI 1422)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 982 981 983 69 (set (reg:DI 1423)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 983 982 984 69 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":276 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 984 983 985 69 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":276 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 985 984 986 69 (set (reg:DI 38 r9)
        (reg:DI 1422)) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 986 985 987 69 (set (reg:DI 37 r8)
        (reg:DI 1423)) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 987 986 988 69 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 988 987 989 69 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 989 988 990 69 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 990 989 991 69 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7f2038fb46c0 *.LC13>)) "CLDRAD.f":276 85 {*movdi_internal}
     (nil))
(insn 991 990 992 69 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":276 88 {*movqi_internal}
     (nil))
(call_insn 992 991 993 69 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":276 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 993 992 994 69 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":276 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 994 993 995 69 (set (reg/f:DI 1424)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":277 85 {*movdi_internal}
     (nil))
(insn 995 994 996 69 (set (reg:DI 1425)
        (const_int 0 [0])) "CLDRAD.f":277 85 {*movdi_internal}
     (nil))
(insn 996 995 997 69 (set (reg:DI 1426)
        (const_int 12 [0xc])) "CLDRAD.f":277 85 {*movdi_internal}
     (nil))
(insn 997 996 998 69 (parallel [
            (set (reg:DI 1426)
                (const_int 0 [0]))
            (set (reg/f:DI 1424)
                (plus:DI (ashift:DI (reg:DI 1426)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1424)))
            (set (mem/c:BLK (reg/f:DI 1424) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1425))
            (use (reg:DI 1426))
        ]) "CLDRAD.f":277 984 {*rep_stosdi_rex64}
     (nil))
(insn 998 997 999 69 (set (mem/c:SI (reg/f:DI 1424) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1425) 0)) "CLDRAD.f":277 86 {*movsi_internal}
     (nil))
(insn 999 998 1000 69 (parallel [
            (set (reg/f:DI 1424)
                (plus:DI (reg/f:DI 1424)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":277 222 {*adddi_1}
     (nil))
(insn 1000 999 1001 69 (set (reg:SI 1427)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":279 86 {*movsi_internal}
     (nil))
(insn 1001 1000 1002 69 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 1427)) "CLDRAD.f":279 86 {*movsi_internal}
     (nil))
(insn 1002 1001 1003 69 (set (reg/f:DI 1428)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 1003 1002 1004 69 (set (reg:SF 273 [ _187 ])
        (mem/c:SF (reg/f:DI 1428) [1 acmcld.tclod+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1004 1003 1005 69 (set (reg:SI 1429)
        (fix:SI (reg:SF 273 [ _187 ]))) "CLDRAD.f":280 174 {fix_truncsfsi_sse}
     (nil))
(insn 1005 1004 1006 69 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])
        (reg:SI 1429)) "CLDRAD.f":280 86 {*movsi_internal}
     (nil))
(insn 1006 1005 1007 69 (set (reg:SI 1431)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":281 86 {*movsi_internal}
     (nil))
(insn 1007 1006 1008 69 (parallel [
            (set (reg:SI 1433)
                (div:SI (reg:SI 1431)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (set (reg:SI 1432)
                (mod:SI (reg:SI 1431)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":281 382 {*divmodsi4}
     (nil))
(insn 1008 1007 1009 69 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 1432)) "CLDRAD.f":281 86 {*movsi_internal}
     (nil))
(insn 1009 1008 1010 69 (set (reg:SI 1434)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":282 86 {*movsi_internal}
     (nil))
(insn 1010 1009 1011 69 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 1434)) "CLDRAD.f":282 86 {*movsi_internal}
     (nil))
(insn 1011 1010 1012 69 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":283 86 {*movsi_internal}
     (nil))
(insn 1012 1011 1013 69 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":284 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1013 1012 1014 69 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1020)
            (pc))) "CLDRAD.f":284 682 {*jcc}
     (nil)
 -> 1020)
;;  succ:       70 (FALLTHRU)
;;              71

;; basic block 70, loop depth 0, maybe hot
;;  prev block 69, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69 (FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1014 1013 1015 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 1015 1014 1016 70 (set (reg:SI 1435)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":285 86 {*movsi_internal}
     (nil))
(insn 1016 1015 1017 70 (parallel [
            (set (reg:SI 274 [ _188 ])
                (minus:SI (reg:SI 1435)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":285 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32]))
        (nil)))
(insn 1017 1016 4185 70 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 274 [ _188 ])) "CLDRAD.f":285 86 {*movsi_internal}
     (nil))
(jump_insn 4185 1017 4186 70 (set (pc)
        (label_ref 1025)) -1
     (nil)
 -> 1025)
;;  succ:       72 [always] 

(barrier 4186 4185 1020)
;; basic block 71, loop depth 0, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1020 4186 1021 71 43 (nil) [1 uses])
(note 1021 1020 1022 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 1022 1021 1023 71 (set (reg:SI 1436)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":287 86 {*movsi_internal}
     (nil))
(insn 1023 1022 1024 71 (parallel [
            (set (reg:SI 275 [ _189 ])
                (minus:SI (reg:SI 1436)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":287 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 1024 1023 1025 71 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 275 [ _189 ])) "CLDRAD.f":287 86 {*movsi_internal}
     (nil))
;;  succ:       72 (FALLTHRU)

;; basic block 72, loop depth 0, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71 (FALLTHRU)
;;              70 [always] 
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1025 1024 1026 72 44 (nil) [1 uses])
(note 1026 1025 1027 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 1027 1026 1028 72 (set (reg:SI 276 [ _190 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":289 86 {*movsi_internal}
     (nil))
(insn 1028 1027 1029 72 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 276 [ _190 ])
            (const_int 0 [0]))) "CLDRAD.f":289 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1029 1028 1030 72 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 1032)
            (pc))) "CLDRAD.f":289 682 {*jcc}
     (nil)
 -> 1032)
;;  succ:       73 (FALLTHRU)
;;              74

;; basic block 73, loop depth 0, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       72 (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1030 1029 1031 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 1031 1030 1032 73 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":289 86 {*movsi_internal}
     (nil))
;;  succ:       74 (FALLTHRU)

;; basic block 74, loop depth 0, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       72
;;              73 (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1032 1031 1033 74 45 (nil) [1 uses])
(note 1033 1032 1034 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 1034 1033 1035 74 (set (reg:DI 1437)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":290 85 {*movdi_internal}
     (nil))
(insn 1035 1034 1036 74 (set (reg:DI 1438)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":290 85 {*movdi_internal}
     (nil))
(insn 1036 1035 1037 74 (set (reg:DI 1439)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":290 85 {*movdi_internal}
     (nil))
(insn 1037 1036 1038 74 (set (reg:DI 2 cx)
        (reg:DI 1437)) "CLDRAD.f":290 85 {*movdi_internal}
     (nil))
(insn 1038 1037 1039 74 (set (reg:DI 1 dx)
        (reg:DI 1438)) "CLDRAD.f":290 85 {*movdi_internal}
     (nil))
(insn 1039 1038 1040 74 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2038fb4480 *.LC8>)) "CLDRAD.f":290 85 {*movdi_internal}
     (nil))
(insn 1040 1039 1041 74 (set (reg:DI 5 di)
        (reg:DI 1439)) "CLDRAD.f":290 85 {*movdi_internal}
     (nil))
(insn 1041 1040 1042 74 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":290 88 {*movqi_internal}
     (nil))
(call_insn 1042 1041 1043 74 (call (mem:QI (symbol_ref:DI ("sclfld_") [flags 0x41]  <function_decl 0x7f203929eb00 sclfld>) [0 sclfld S1 A8])
        (const_int 0 [0])) "CLDRAD.f":290 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 1043 1042 1044 74 (set (reg:SI 277 [ _191 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 588 [0x24c]))) [2 rqstfld.iget+572 S4 A32])) "CLDRAD.f":292 86 {*movsi_internal}
     (nil))
(insn 1044 1043 1045 74 (set (reg:DI 278 [ _192 ])
        (sign_extend:DI (reg:SI 277 [ _191 ]))) "CLDRAD.f":292 149 {*extendsidi2_rex64}
     (nil))
(insn 1045 1044 1046 74 (parallel [
            (set (reg:DI 279 [ _193 ])
                (plus:DI (reg:DI 278 [ _192 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":292 222 {*adddi_1}
     (nil))
(insn 1046 1045 1047 74 (set (reg:DI 1440)
        (reg:DI 279 [ _193 ])) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1047 1046 1048 74 (parallel [
            (set (reg:DI 1441)
                (ashift:DI (reg:DI 1440)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":292 551 {*ashldi3_1}
     (nil))
(insn 1048 1047 1049 74 (set (reg:DI 1440)
        (reg:DI 1441)) "CLDRAD.f":292 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 279 [ _193 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 1049 1048 1050 74 (parallel [
            (set (reg:DI 1440)
                (minus:DI (reg:DI 1440)
                    (reg:DI 279 [ _193 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":292 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 279 [ _193 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 1050 1049 1051 74 (parallel [
            (set (reg:DI 1442)
                (ashift:DI (reg:DI 1440)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":292 551 {*ashldi3_1}
     (nil))
(insn 1051 1050 1052 74 (set (reg:DI 1440)
        (reg:DI 1442)) "CLDRAD.f":292 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 279 [ _193 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 1052 1051 1053 74 (set (reg:DI 280 [ _194 ])
        (reg:DI 1440)) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1053 1052 1054 74 (parallel [
            (set (reg:DI 1443)
                (plus:DI (reg:DI 280 [ _194 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":292 222 {*adddi_1}
     (nil))
(insn 1054 1053 1055 74 (parallel [
            (set (reg:DI 1444)
                (ashift:DI (reg:DI 1443)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":292 551 {*ashldi3_1}
     (nil))
(insn 1055 1054 1056 74 (parallel [
            (set (reg/f:DI 281 [ _195 ])
                (plus:DI (reg:DI 1444)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":292 222 {*adddi_1}
     (nil))
(insn 1056 1055 1057 74 (set (reg:DI 1445)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1057 1056 1058 74 (set (reg:DI 1446)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1058 1057 1059 74 (set (reg:DI 1447)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1059 1058 1060 74 (set (reg:DI 38 r9)
        (reg:DI 1445)) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1060 1059 1061 74 (set (reg:DI 37 r8)
        (reg:DI 1446)) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1061 1060 1062 74 (set (reg:DI 2 cx)
        (reg:DI 1447)) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1062 1061 1063 74 (set (reg:DI 1 dx)
        (reg/f:DI 281 [ _195 ])) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1063 1062 1064 74 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 588 [0x24c])))) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1064 1063 1065 74 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":292 85 {*movdi_internal}
     (nil))
(insn 1065 1064 1066 74 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":292 88 {*movqi_internal}
     (nil))
(call_insn 1066 1065 1067 74 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":292 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       75 (FALLTHRU)

;; basic block 75, loop depth 0, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59
;;              74 (FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1067 1066 1068 75 36 (nil) [1 uses])
(note 1068 1067 1069 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 1069 1068 1070 75 (set (reg:SI 282 [ _196 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 568 [0x238]))) [2 rqstfld.iget+552 S4 A64])) "CLDRAD.f":296 86 {*movsi_internal}
     (nil))
(insn 1070 1069 1071 75 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 282 [ _196 ])
            (const_int 0 [0]))) "CLDRAD.f":296 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1071 1070 1072 75 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1249)
            (pc))) "CLDRAD.f":296 682 {*jcc}
     (nil)
 -> 1249)
;;  succ:       76 (FALLTHRU)
;;              91

;; basic block 76, loop depth 0, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75 (FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1072 1071 1073 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 1073 1072 1074 76 (set (reg:SI 1131 [ _1296 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":297 86 {*movsi_internal}
     (nil))
(insn 1074 1073 1075 76 (set (reg:SI 1132 [ _1297 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":297 86 {*movsi_internal}
     (nil))
(insn 1075 1074 1158 76 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1131 [ _1296 ])) "CLDRAD.f":297 86 {*movsi_internal}
     (nil))
;;  succ:       77 (FALLTHRU)

;; basic block 77, loop depth 0, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 (FALLTHRU)
;;              84 [always] 
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1158 1075 1076 77 52 (nil) [1 uses])
(note 1076 1158 1077 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 1077 1076 1078 77 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1132 [ _1297 ]))) "CLDRAD.f":297 11 {*cmpsi_1}
     (nil))
(insn 1078 1077 1079 77 (set (reg:QI 1448)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":297 678 {*setcc_qi}
     (nil))
(insn 1079 1078 1080 77 (set (reg:SI 1133 [ _1299 ])
        (zero_extend:SI (reg:QI 1448))) "CLDRAD.f":297 140 {*zero_extendqisi2}
     (nil))
(insn 1080 1079 1081 77 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1133 [ _1299 ])
            (const_int 0 [0]))) "CLDRAD.f":297 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1081 1080 1082 77 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4343)
            (pc))) "CLDRAD.f":297 682 {*jcc}
     (nil)
 -> 4343)
;;  succ:       320
;;              78 (FALLTHRU)

;; basic block 78, loop depth 0, maybe hot
;;  prev block 77, next block 79, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       77 (FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1082 1081 1083 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 1083 1082 1152 78 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":298 86 {*movsi_internal}
     (nil))
;;  succ:       79 (FALLTHRU)

;; basic block 79, loop depth 0, maybe hot
;;  prev block 78, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       78 (FALLTHRU)
;;              83 [always] 
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1152 1083 1084 79 51 (nil) [1 uses])
(note 1084 1152 1085 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 1085 1084 1086 79 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":298 11 {*cmpsi_1}
     (nil))
(insn 1086 1085 1087 79 (set (reg:QI 1449)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":298 678 {*setcc_qi}
     (nil))
(insn 1087 1086 1088 79 (set (reg:SI 1134 [ _1301 ])
        (zero_extend:SI (reg:QI 1449))) "CLDRAD.f":298 140 {*zero_extendqisi2}
     (nil))
(insn 1088 1087 1089 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1134 [ _1301 ])
            (const_int 0 [0]))) "CLDRAD.f":298 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1089 1088 1090 79 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4346)
            (pc))) "CLDRAD.f":298 682 {*jcc}
     (nil)
 -> 4346)
;;  succ:       321
;;              80 (FALLTHRU)

;; basic block 80, loop depth 0, maybe hot
;;  prev block 79, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79 (FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1090 1089 1091 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 1091 1090 1092 80 (set (reg:SI 1450)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":299 86 {*movsi_internal}
     (nil))
(insn 1092 1091 1093 80 (set (reg:DI 283 [ _197 ])
        (sign_extend:DI (reg:SI 1450))) "CLDRAD.f":299 149 {*extendsidi2_rex64}
     (nil))
(insn 1093 1092 1094 80 (parallel [
            (set (reg:DI 284 [ _198 ])
                (mult:DI (reg:DI 283 [ _197 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":299 349 {*muldi3_1}
     (nil))
(insn 1094 1093 1095 80 (set (reg:SI 1451)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":299 86 {*movsi_internal}
     (nil))
(insn 1095 1094 1096 80 (set (reg:DI 285 [ _199 ])
        (sign_extend:DI (reg:SI 1451))) "CLDRAD.f":299 149 {*extendsidi2_rex64}
     (nil))
(insn 1096 1095 1097 80 (parallel [
            (set (reg:DI 286 [ _200 ])
                (plus:DI (reg:DI 284 [ _198 ])
                    (reg:DI 285 [ _199 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":299 222 {*adddi_1}
     (nil))
(insn 1097 1096 1098 80 (parallel [
            (set (reg:DI 287 [ _201 ])
                (plus:DI (reg:DI 286 [ _200 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":299 222 {*adddi_1}
     (nil))
(insn 1098 1097 1099 80 (set (reg/f:DI 1452)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":299 85 {*movdi_internal}
     (nil))
(insn 1099 1098 1100 80 (parallel [
            (set (reg:DI 1453)
                (plus:DI (reg:DI 287 [ _201 ])
                    (const_int 88895 [0x15b3f])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":299 222 {*adddi_1}
     (nil))
(insn 1100 1099 1101 80 (set (reg:SI 288 [ _202 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1453)
                    (const_int 4 [0x4]))
                (reg/f:DI 1452)) [2 acmcld.ncfrst S4 A32])) "CLDRAD.f":299 86 {*movsi_internal}
     (nil))
(insn 1101 1100 1102 80 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 288 [ _202 ])
            (const_int 0 [0]))) "CLDRAD.f":299 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1102 1101 1103 80 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1137)
            (pc))) "CLDRAD.f":299 682 {*jcc}
     (nil)
 -> 1137)
;;  succ:       81 (FALLTHRU)
;;              82

;; basic block 81, loop depth 0, maybe hot
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80 (FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1103 1102 1104 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 1104 1103 1105 81 (set (reg:SI 1454)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":300 86 {*movsi_internal}
     (nil))
(insn 1105 1104 1106 81 (set (reg:DI 289 [ _203 ])
        (sign_extend:DI (reg:SI 1454))) "CLDRAD.f":300 149 {*extendsidi2_rex64}
     (nil))
(insn 1106 1105 1107 81 (parallel [
            (set (reg:DI 290 [ _204 ])
                (mult:DI (reg:DI 289 [ _203 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 349 {*muldi3_1}
     (nil))
(insn 1107 1106 1108 81 (set (reg:SI 1455)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":300 86 {*movsi_internal}
     (nil))
(insn 1108 1107 1109 81 (set (reg:DI 291 [ _205 ])
        (sign_extend:DI (reg:SI 1455))) "CLDRAD.f":300 149 {*extendsidi2_rex64}
     (nil))
(insn 1109 1108 1110 81 (parallel [
            (set (reg:DI 292 [ _206 ])
                (plus:DI (reg:DI 290 [ _204 ])
                    (reg:DI 291 [ _205 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1110 1109 1111 81 (parallel [
            (set (reg:DI 293 [ _207 ])
                (plus:DI (reg:DI 292 [ _206 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1111 1110 1112 81 (set (reg/f:DI 1456)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":300 85 {*movdi_internal}
     (nil))
(insn 1112 1111 1113 81 (parallel [
            (set (reg:DI 1457)
                (plus:DI (reg:DI 293 [ _207 ])
                    (const_int 59264 [0xe780])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1113 1112 1114 81 (set (reg:SF 294 [ _208 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1457)
                    (const_int 4 [0x4]))
                (reg/f:DI 1456)) [1 acmcld.acfrst S4 A32])) "CLDRAD.f":300 131 {*movsf_internal}
     (nil))
(insn 1114 1113 1115 81 (set (reg:SI 1458)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":300 86 {*movsi_internal}
     (nil))
(insn 1115 1114 1116 81 (set (reg:DI 295 [ _209 ])
        (sign_extend:DI (reg:SI 1458))) "CLDRAD.f":300 149 {*extendsidi2_rex64}
     (nil))
(insn 1116 1115 1117 81 (parallel [
            (set (reg:DI 296 [ _210 ])
                (mult:DI (reg:DI 295 [ _209 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 349 {*muldi3_1}
     (nil))
(insn 1117 1116 1118 81 (set (reg:SI 1459)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":300 86 {*movsi_internal}
     (nil))
(insn 1118 1117 1119 81 (set (reg:DI 297 [ _211 ])
        (sign_extend:DI (reg:SI 1459))) "CLDRAD.f":300 149 {*extendsidi2_rex64}
     (nil))
(insn 1119 1118 1120 81 (parallel [
            (set (reg:DI 298 [ _212 ])
                (plus:DI (reg:DI 296 [ _210 ])
                    (reg:DI 297 [ _211 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1120 1119 1121 81 (parallel [
            (set (reg:DI 299 [ _213 ])
                (plus:DI (reg:DI 298 [ _212 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1121 1120 1122 81 (set (reg/f:DI 1460)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":300 85 {*movdi_internal}
     (nil))
(insn 1122 1121 1123 81 (parallel [
            (set (reg:DI 1461)
                (plus:DI (reg:DI 299 [ _213 ])
                    (const_int 88895 [0x15b3f])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1123 1122 1124 81 (set (reg:SI 300 [ _214 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1461)
                    (const_int 4 [0x4]))
                (reg/f:DI 1460)) [2 acmcld.ncfrst S4 A32])) "CLDRAD.f":300 86 {*movsi_internal}
     (nil))
(insn 1124 1123 1125 81 (set (reg:SF 301 [ _215 ])
        (float:SF (reg:SI 300 [ _214 ]))) "CLDRAD.f":300 203 {*floatsisf2_mixed}
     (nil))
(insn 1125 1124 1126 81 (set (reg:SI 1462)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":300 86 {*movsi_internal}
     (nil))
(insn 1126 1125 1127 81 (set (reg:DI 302 [ _216 ])
        (sign_extend:DI (reg:SI 1462))) "CLDRAD.f":300 149 {*extendsidi2_rex64}
     (nil))
(insn 1127 1126 1128 81 (parallel [
            (set (reg:DI 303 [ _217 ])
                (mult:DI (reg:DI 302 [ _216 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 349 {*muldi3_1}
     (nil))
(insn 1128 1127 1129 81 (set (reg:SI 1463)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":300 86 {*movsi_internal}
     (nil))
(insn 1129 1128 1130 81 (set (reg:DI 304 [ _218 ])
        (sign_extend:DI (reg:SI 1463))) "CLDRAD.f":300 149 {*extendsidi2_rex64}
     (nil))
(insn 1130 1129 1131 81 (parallel [
            (set (reg:DI 305 [ _219 ])
                (plus:DI (reg:DI 303 [ _217 ])
                    (reg:DI 304 [ _218 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1131 1130 1132 81 (parallel [
            (set (reg:DI 306 [ _220 ])
                (plus:DI (reg:DI 305 [ _219 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":300 222 {*adddi_1}
     (nil))
(insn 1132 1131 1133 81 (set (reg:SF 307 [ _221 ])
        (div:SF (reg:SF 294 [ _208 ])
            (reg:SF 301 [ _215 ]))) "CLDRAD.f":300 841 {*fop_sf_1}
     (nil))
(insn 1133 1132 1134 81 (set (reg/f:DI 1464)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":300 85 {*movdi_internal}
     (nil))
(insn 1134 1133 4187 81 (set (mem:SF (plus:DI (mult:DI (reg:DI 306 [ _220 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1464)) [1 egrid1 S4 A32])
        (reg:SF 307 [ _221 ])) "CLDRAD.f":300 131 {*movsf_internal}
     (nil))
(jump_insn 4187 1134 4188 81 (set (pc)
        (label_ref 1149)) -1
     (nil)
 -> 1149)
;;  succ:       83 [always] 

(barrier 4188 4187 1137)
;; basic block 82, loop depth 0, maybe hot
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1137 4188 1138 82 49 (nil) [1 uses])
(note 1138 1137 1139 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 1139 1138 1140 82 (set (reg:SI 1465)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":302 86 {*movsi_internal}
     (nil))
(insn 1140 1139 1141 82 (set (reg:DI 308 [ _222 ])
        (sign_extend:DI (reg:SI 1465))) "CLDRAD.f":302 149 {*extendsidi2_rex64}
     (nil))
(insn 1141 1140 1142 82 (parallel [
            (set (reg:DI 309 [ _223 ])
                (mult:DI (reg:DI 308 [ _222 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":302 349 {*muldi3_1}
     (nil))
(insn 1142 1141 1143 82 (set (reg:SI 1466)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":302 86 {*movsi_internal}
     (nil))
(insn 1143 1142 1144 82 (set (reg:DI 310 [ _224 ])
        (sign_extend:DI (reg:SI 1466))) "CLDRAD.f":302 149 {*extendsidi2_rex64}
     (nil))
(insn 1144 1143 1145 82 (parallel [
            (set (reg:DI 311 [ _225 ])
                (plus:DI (reg:DI 309 [ _223 ])
                    (reg:DI 310 [ _224 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":302 222 {*adddi_1}
     (nil))
(insn 1145 1144 1146 82 (parallel [
            (set (reg:DI 312 [ _226 ])
                (plus:DI (reg:DI 311 [ _225 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":302 222 {*adddi_1}
     (nil))
(insn 1146 1145 1147 82 (set (reg/f:DI 1467)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":302 85 {*movdi_internal}
     (nil))
(insn 1147 1146 1148 82 (set (reg:SF 1468)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":302 131 {*movsf_internal}
     (nil))
(insn 1148 1147 1149 82 (set (mem:SF (plus:DI (mult:DI (reg:DI 312 [ _226 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1467)) [1 egrid1 S4 A32])
        (reg:SF 1468)) "CLDRAD.f":302 131 {*movsf_internal}
     (nil))
;;  succ:       83 (FALLTHRU)

;; basic block 83, loop depth 0, maybe hot
;;  prev block 82, next block 321, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       82 (FALLTHRU)
;;              81 [always] 
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1149 1148 1150 83 50 (nil) [1 uses])
(note 1150 1149 1151 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 1151 1150 4189 83 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":298 221 {*addsi_1}
     (nil))
(jump_insn 4189 1151 4190 83 (set (pc)
        (label_ref 1152)) "CLDRAD.f":298 -1
     (nil)
 -> 1152)
;;  succ:       79 [always] 

(barrier 4190 4189 4346)
;; basic block 321, loop depth 0, maybe hot
;;  prev block 83, next block 84, flags: (NEW, RTL, MODIFIED)
;;  pred:       79
;; bb 321 artificial_defs: { }
;; bb 321 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4346 4190 4345 321 243 (nil) [1 uses])
(note 4345 4346 4347 321 [bb 321] NOTE_INSN_BASIC_BLOCK)
(insn 4347 4345 1155 321 (const_int 0 [0]) "CLDRAD.f":299 -1
     (nil))
;;  succ:       84 [always]  (FALLTHRU)

;; basic block 84, loop depth 0, maybe hot
;;  prev block 321, next block 320, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       321 [always]  (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1155 4347 1156 84 48 (nil) [0 uses])
(note 1156 1155 1157 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 1157 1156 4191 84 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":297 221 {*addsi_1}
     (nil))
(jump_insn 4191 1157 4192 84 (set (pc)
        (label_ref 1158)) "CLDRAD.f":297 -1
     (nil)
 -> 1158)
;;  succ:       77 [always] 

(barrier 4192 4191 4343)
;; basic block 320, loop depth 0, maybe hot
;;  prev block 84, next block 85, flags: (NEW, RTL, MODIFIED)
;;  pred:       77
;; bb 320 artificial_defs: { }
;; bb 320 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4343 4192 4342 320 242 (nil) [1 uses])
(note 4342 4343 4344 320 [bb 320] NOTE_INSN_BASIC_BLOCK)
(insn 4344 4342 1161 320 (const_int 0 [0]) "CLDRAD.f":298 -1
     (nil))
;;  succ:       85 [always]  (FALLTHRU)

;; basic block 85, loop depth 0, maybe hot
;;  prev block 320, next block 86, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       320 [always]  (FALLTHRU)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1161 4344 1162 85 47 (nil) [0 uses])
(note 1162 1161 1163 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 1163 1162 1164 85 (set (reg:DI 1469)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1164 1163 1165 85 (set (reg:DI 1470)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1165 1164 1166 85 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":307 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 1166 1165 1167 85 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":307 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 1167 1166 1168 85 (set (reg:DI 38 r9)
        (reg:DI 1469)) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1168 1167 1169 85 (set (reg:DI 37 r8)
        (reg:DI 1470)) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1169 1168 1170 85 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1170 1169 1171 85 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1171 1170 1172 85 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1172 1171 1173 85 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f2038fb4750 *.LC14>)) "CLDRAD.f":307 85 {*movdi_internal}
     (nil))
(insn 1173 1172 1174 85 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":307 88 {*movqi_internal}
     (nil))
(call_insn 1174 1173 1175 85 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":307 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 1175 1174 1176 85 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":307 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 1176 1175 1177 85 (set (reg/f:DI 1471)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":308 85 {*movdi_internal}
     (nil))
(insn 1177 1176 1178 85 (set (reg:DI 1472)
        (const_int 0 [0])) "CLDRAD.f":308 85 {*movdi_internal}
     (nil))
(insn 1178 1177 1179 85 (set (reg:DI 1473)
        (const_int 12 [0xc])) "CLDRAD.f":308 85 {*movdi_internal}
     (nil))
(insn 1179 1178 1180 85 (parallel [
            (set (reg:DI 1473)
                (const_int 0 [0]))
            (set (reg/f:DI 1471)
                (plus:DI (ashift:DI (reg:DI 1473)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1471)))
            (set (mem/c:BLK (reg/f:DI 1471) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1472))
            (use (reg:DI 1473))
        ]) "CLDRAD.f":308 984 {*rep_stosdi_rex64}
     (nil))
(insn 1180 1179 1181 85 (set (mem/c:SI (reg/f:DI 1471) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1472) 0)) "CLDRAD.f":308 86 {*movsi_internal}
     (nil))
(insn 1181 1180 1182 85 (parallel [
            (set (reg/f:DI 1471)
                (plus:DI (reg/f:DI 1471)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":308 222 {*adddi_1}
     (nil))
(insn 1182 1181 1183 85 (set (reg:SI 1474)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":310 86 {*movsi_internal}
     (nil))
(insn 1183 1182 1184 85 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 1474)) "CLDRAD.f":310 86 {*movsi_internal}
     (nil))
(insn 1184 1183 1185 85 (set (reg/f:DI 1475)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 1185 1184 1186 85 (set (reg:SF 313 [ _227 ])
        (mem/c:SF (reg/f:DI 1475) [1 acmcld.tclod+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1186 1185 1187 85 (set (reg:SI 1476)
        (fix:SI (reg:SF 313 [ _227 ]))) "CLDRAD.f":311 174 {fix_truncsfsi_sse}
     (nil))
(insn 1187 1186 1188 85 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])
        (reg:SI 1476)) "CLDRAD.f":311 86 {*movsi_internal}
     (nil))
(insn 1188 1187 1189 85 (set (reg:SI 1478)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":312 86 {*movsi_internal}
     (nil))
(insn 1189 1188 1190 85 (parallel [
            (set (reg:SI 1480)
                (div:SI (reg:SI 1478)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (set (reg:SI 1479)
                (mod:SI (reg:SI 1478)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":312 382 {*divmodsi4}
     (nil))
(insn 1190 1189 1191 85 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 1479)) "CLDRAD.f":312 86 {*movsi_internal}
     (nil))
(insn 1191 1190 1192 85 (set (reg:SI 1481)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":313 86 {*movsi_internal}
     (nil))
(insn 1192 1191 1193 85 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 1481)) "CLDRAD.f":313 86 {*movsi_internal}
     (nil))
(insn 1193 1192 1194 85 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":314 86 {*movsi_internal}
     (nil))
(insn 1194 1193 1195 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":315 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1195 1194 1196 85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1202)
            (pc))) "CLDRAD.f":315 682 {*jcc}
     (nil)
 -> 1202)
;;  succ:       86 (FALLTHRU)
;;              87

;; basic block 86, loop depth 0, maybe hot
;;  prev block 85, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       85 (FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1196 1195 1197 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 1197 1196 1198 86 (set (reg:SI 1482)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":316 86 {*movsi_internal}
     (nil))
(insn 1198 1197 1199 86 (parallel [
            (set (reg:SI 314 [ _228 ])
                (minus:SI (reg:SI 1482)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":316 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32]))
        (nil)))
(insn 1199 1198 4193 86 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 314 [ _228 ])) "CLDRAD.f":316 86 {*movsi_internal}
     (nil))
(jump_insn 4193 1199 4194 86 (set (pc)
        (label_ref 1207)) -1
     (nil)
 -> 1207)
;;  succ:       88 [always] 

(barrier 4194 4193 1202)
;; basic block 87, loop depth 0, maybe hot
;;  prev block 86, next block 88, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       85
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1202 4194 1203 87 53 (nil) [1 uses])
(note 1203 1202 1204 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 1204 1203 1205 87 (set (reg:SI 1483)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":318 86 {*movsi_internal}
     (nil))
(insn 1205 1204 1206 87 (parallel [
            (set (reg:SI 315 [ _229 ])
                (minus:SI (reg:SI 1483)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":318 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 1206 1205 1207 87 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 315 [ _229 ])) "CLDRAD.f":318 86 {*movsi_internal}
     (nil))
;;  succ:       88 (FALLTHRU)

;; basic block 88, loop depth 0, maybe hot
;;  prev block 87, next block 89, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       87 (FALLTHRU)
;;              86 [always] 
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1207 1206 1208 88 54 (nil) [1 uses])
(note 1208 1207 1209 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 1209 1208 1210 88 (set (reg:SI 316 [ _230 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":320 86 {*movsi_internal}
     (nil))
(insn 1210 1209 1211 88 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 316 [ _230 ])
            (const_int 0 [0]))) "CLDRAD.f":320 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1211 1210 1212 88 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 1214)
            (pc))) "CLDRAD.f":320 682 {*jcc}
     (nil)
 -> 1214)
;;  succ:       89 (FALLTHRU)
;;              90

;; basic block 89, loop depth 0, maybe hot
;;  prev block 88, next block 90, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       88 (FALLTHRU)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1212 1211 1213 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 1213 1212 1214 89 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":320 86 {*movsi_internal}
     (nil))
;;  succ:       90 (FALLTHRU)

;; basic block 90, loop depth 0, maybe hot
;;  prev block 89, next block 91, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       88
;;              89 (FALLTHRU)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1214 1213 1215 90 55 (nil) [1 uses])
(note 1215 1214 1216 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 1216 1215 1217 90 (set (reg:DI 1484)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":321 85 {*movdi_internal}
     (nil))
(insn 1217 1216 1218 90 (set (reg:DI 1485)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":321 85 {*movdi_internal}
     (nil))
(insn 1218 1217 1219 90 (set (reg:DI 1486)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":321 85 {*movdi_internal}
     (nil))
(insn 1219 1218 1220 90 (set (reg:DI 2 cx)
        (reg:DI 1484)) "CLDRAD.f":321 85 {*movdi_internal}
     (nil))
(insn 1220 1219 1221 90 (set (reg:DI 1 dx)
        (reg:DI 1485)) "CLDRAD.f":321 85 {*movdi_internal}
     (nil))
(insn 1221 1220 1222 90 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2038fb4480 *.LC8>)) "CLDRAD.f":321 85 {*movdi_internal}
     (nil))
(insn 1222 1221 1223 90 (set (reg:DI 5 di)
        (reg:DI 1486)) "CLDRAD.f":321 85 {*movdi_internal}
     (nil))
(insn 1223 1222 1224 90 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":321 88 {*movqi_internal}
     (nil))
(call_insn 1224 1223 1225 90 (call (mem:QI (symbol_ref:DI ("sclfld_") [flags 0x41]  <function_decl 0x7f203929eb00 sclfld>) [0 sclfld S1 A8])
        (const_int 0 [0])) "CLDRAD.f":321 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 1225 1224 1226 90 (set (reg:SI 317 [ _231 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 568 [0x238]))) [2 rqstfld.iget+552 S4 A64])) "CLDRAD.f":323 86 {*movsi_internal}
     (nil))
(insn 1226 1225 1227 90 (set (reg:DI 318 [ _232 ])
        (sign_extend:DI (reg:SI 317 [ _231 ]))) "CLDRAD.f":323 149 {*extendsidi2_rex64}
     (nil))
(insn 1227 1226 1228 90 (parallel [
            (set (reg:DI 319 [ _233 ])
                (plus:DI (reg:DI 318 [ _232 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":323 222 {*adddi_1}
     (nil))
(insn 1228 1227 1229 90 (set (reg:DI 1487)
        (reg:DI 319 [ _233 ])) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1229 1228 1230 90 (parallel [
            (set (reg:DI 1488)
                (ashift:DI (reg:DI 1487)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":323 551 {*ashldi3_1}
     (nil))
(insn 1230 1229 1231 90 (set (reg:DI 1487)
        (reg:DI 1488)) "CLDRAD.f":323 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 319 [ _233 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 1231 1230 1232 90 (parallel [
            (set (reg:DI 1487)
                (minus:DI (reg:DI 1487)
                    (reg:DI 319 [ _233 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":323 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 319 [ _233 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 1232 1231 1233 90 (parallel [
            (set (reg:DI 1489)
                (ashift:DI (reg:DI 1487)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":323 551 {*ashldi3_1}
     (nil))
(insn 1233 1232 1234 90 (set (reg:DI 1487)
        (reg:DI 1489)) "CLDRAD.f":323 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 319 [ _233 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 1234 1233 1235 90 (set (reg:DI 320 [ _234 ])
        (reg:DI 1487)) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1235 1234 1236 90 (parallel [
            (set (reg:DI 1490)
                (plus:DI (reg:DI 320 [ _234 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":323 222 {*adddi_1}
     (nil))
(insn 1236 1235 1237 90 (parallel [
            (set (reg:DI 1491)
                (ashift:DI (reg:DI 1490)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":323 551 {*ashldi3_1}
     (nil))
(insn 1237 1236 1238 90 (parallel [
            (set (reg/f:DI 321 [ _235 ])
                (plus:DI (reg:DI 1491)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":323 222 {*adddi_1}
     (nil))
(insn 1238 1237 1239 90 (set (reg:DI 1492)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1239 1238 1240 90 (set (reg:DI 1493)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1240 1239 1241 90 (set (reg:DI 1494)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1241 1240 1242 90 (set (reg:DI 38 r9)
        (reg:DI 1492)) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1242 1241 1243 90 (set (reg:DI 37 r8)
        (reg:DI 1493)) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1243 1242 1244 90 (set (reg:DI 2 cx)
        (reg:DI 1494)) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1244 1243 1245 90 (set (reg:DI 1 dx)
        (reg/f:DI 321 [ _235 ])) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1245 1244 1246 90 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 568 [0x238])))) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1246 1245 1247 90 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":323 85 {*movdi_internal}
     (nil))
(insn 1247 1246 1248 90 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":323 88 {*movqi_internal}
     (nil))
(call_insn 1248 1247 1249 90 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":323 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       91 (FALLTHRU)

;; basic block 91, loop depth 0, maybe hot
;;  prev block 90, next block 92, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75
;;              90 (FALLTHRU)
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1249 1248 1250 91 46 (nil) [1 uses])
(note 1250 1249 1251 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 1251 1250 1252 91 (set (reg:SI 322 [ _236 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 584 [0x248]))) [2 rqstfld.iget+568 S4 A64])) "CLDRAD.f":327 86 {*movsi_internal}
     (nil))
(insn 1252 1251 1253 91 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 322 [ _236 ])
            (const_int 0 [0]))) "CLDRAD.f":327 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1253 1252 1254 91 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1431)
            (pc))) "CLDRAD.f":327 682 {*jcc}
     (nil)
 -> 1431)
;;  succ:       92 (FALLTHRU)
;;              107

;; basic block 92, loop depth 0, maybe hot
;;  prev block 91, next block 93, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       91 (FALLTHRU)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1254 1253 1255 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 1255 1254 1256 92 (set (reg:SI 1135 [ _1318 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":328 86 {*movsi_internal}
     (nil))
(insn 1256 1255 1257 92 (set (reg:SI 1136 [ _1319 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":328 86 {*movsi_internal}
     (nil))
(insn 1257 1256 1340 92 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1135 [ _1318 ])) "CLDRAD.f":328 86 {*movsi_internal}
     (nil))
;;  succ:       93 (FALLTHRU)

;; basic block 93, loop depth 0, maybe hot
;;  prev block 92, next block 94, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92 (FALLTHRU)
;;              100 [always] 
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1340 1257 1258 93 62 (nil) [1 uses])
(note 1258 1340 1259 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 1259 1258 1260 93 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1136 [ _1319 ]))) "CLDRAD.f":328 11 {*cmpsi_1}
     (nil))
(insn 1260 1259 1261 93 (set (reg:QI 1495)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":328 678 {*setcc_qi}
     (nil))
(insn 1261 1260 1262 93 (set (reg:SI 1137 [ _1321 ])
        (zero_extend:SI (reg:QI 1495))) "CLDRAD.f":328 140 {*zero_extendqisi2}
     (nil))
(insn 1262 1261 1263 93 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1137 [ _1321 ])
            (const_int 0 [0]))) "CLDRAD.f":328 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1263 1262 1264 93 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4349)
            (pc))) "CLDRAD.f":328 682 {*jcc}
     (nil)
 -> 4349)
;;  succ:       322
;;              94 (FALLTHRU)

;; basic block 94, loop depth 0, maybe hot
;;  prev block 93, next block 95, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       93 (FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1264 1263 1265 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 1265 1264 1334 94 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":329 86 {*movsi_internal}
     (nil))
;;  succ:       95 (FALLTHRU)

;; basic block 95, loop depth 0, maybe hot
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94 (FALLTHRU)
;;              99 [always] 
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1334 1265 1266 95 61 (nil) [1 uses])
(note 1266 1334 1267 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 1267 1266 1268 95 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":329 11 {*cmpsi_1}
     (nil))
(insn 1268 1267 1269 95 (set (reg:QI 1496)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":329 678 {*setcc_qi}
     (nil))
(insn 1269 1268 1270 95 (set (reg:SI 1138 [ _1323 ])
        (zero_extend:SI (reg:QI 1496))) "CLDRAD.f":329 140 {*zero_extendqisi2}
     (nil))
(insn 1270 1269 1271 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1138 [ _1323 ])
            (const_int 0 [0]))) "CLDRAD.f":329 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1271 1270 1272 95 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4352)
            (pc))) "CLDRAD.f":329 682 {*jcc}
     (nil)
 -> 4352)
;;  succ:       323
;;              96 (FALLTHRU)

;; basic block 96, loop depth 0, maybe hot
;;  prev block 95, next block 97, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       95 (FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1272 1271 1273 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 1273 1272 1274 96 (set (reg:SI 1497)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":330 86 {*movsi_internal}
     (nil))
(insn 1274 1273 1275 96 (set (reg:DI 323 [ _237 ])
        (sign_extend:DI (reg:SI 1497))) "CLDRAD.f":330 149 {*extendsidi2_rex64}
     (nil))
(insn 1275 1274 1276 96 (parallel [
            (set (reg:DI 324 [ _238 ])
                (mult:DI (reg:DI 323 [ _237 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":330 349 {*muldi3_1}
     (nil))
(insn 1276 1275 1277 96 (set (reg:SI 1498)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":330 86 {*movsi_internal}
     (nil))
(insn 1277 1276 1278 96 (set (reg:DI 325 [ _239 ])
        (sign_extend:DI (reg:SI 1498))) "CLDRAD.f":330 149 {*extendsidi2_rex64}
     (nil))
(insn 1278 1277 1279 96 (parallel [
            (set (reg:DI 326 [ _240 ])
                (plus:DI (reg:DI 324 [ _238 ])
                    (reg:DI 325 [ _239 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":330 222 {*adddi_1}
     (nil))
(insn 1279 1278 1280 96 (parallel [
            (set (reg:DI 327 [ _241 ])
                (plus:DI (reg:DI 326 [ _240 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":330 222 {*adddi_1}
     (nil))
(insn 1280 1279 1281 96 (set (reg/f:DI 1499)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":330 85 {*movdi_internal}
     (nil))
(insn 1281 1280 1282 96 (parallel [
            (set (reg:DI 1500)
                (plus:DI (reg:DI 327 [ _241 ])
                    (const_int 29633 [0x73c1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":330 222 {*adddi_1}
     (nil))
(insn 1282 1281 1283 96 (set (reg:SI 328 [ _242 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1500)
                    (const_int 4 [0x4]))
                (reg/f:DI 1499)) [2 acmcld.ncfrcv S4 A32])) "CLDRAD.f":330 86 {*movsi_internal}
     (nil))
(insn 1283 1282 1284 96 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 328 [ _242 ])
            (const_int 0 [0]))) "CLDRAD.f":330 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1284 1283 1285 96 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1319)
            (pc))) "CLDRAD.f":330 682 {*jcc}
     (nil)
 -> 1319)
;;  succ:       97 (FALLTHRU)
;;              98

;; basic block 97, loop depth 0, maybe hot
;;  prev block 96, next block 98, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       96 (FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1285 1284 1286 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 1286 1285 1287 97 (set (reg:SI 1501)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":331 86 {*movsi_internal}
     (nil))
(insn 1287 1286 1288 97 (set (reg:DI 329 [ _243 ])
        (sign_extend:DI (reg:SI 1501))) "CLDRAD.f":331 149 {*extendsidi2_rex64}
     (nil))
(insn 1288 1287 1289 97 (parallel [
            (set (reg:DI 330 [ _244 ])
                (mult:DI (reg:DI 329 [ _243 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 349 {*muldi3_1}
     (nil))
(insn 1289 1288 1290 97 (set (reg:SI 1502)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":331 86 {*movsi_internal}
     (nil))
(insn 1290 1289 1291 97 (set (reg:DI 331 [ _245 ])
        (sign_extend:DI (reg:SI 1502))) "CLDRAD.f":331 149 {*extendsidi2_rex64}
     (nil))
(insn 1291 1290 1292 97 (parallel [
            (set (reg:DI 332 [ _246 ])
                (plus:DI (reg:DI 330 [ _244 ])
                    (reg:DI 331 [ _245 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1292 1291 1293 97 (parallel [
            (set (reg:DI 333 [ _247 ])
                (plus:DI (reg:DI 332 [ _246 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1293 1292 1294 97 (set (reg/f:DI 1503)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":331 85 {*movdi_internal}
     (nil))
(insn 1294 1293 1295 97 (parallel [
            (set (reg:DI 1504)
                (plus:DI (reg:DI 333 [ _247 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1295 1294 1296 97 (set (reg:SF 334 [ _248 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1504)
                    (const_int 4 [0x4]))
                (reg/f:DI 1503)) [1 acmcld.acfrcv S4 A32])) "CLDRAD.f":331 131 {*movsf_internal}
     (nil))
(insn 1296 1295 1297 97 (set (reg:SI 1505)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":331 86 {*movsi_internal}
     (nil))
(insn 1297 1296 1298 97 (set (reg:DI 335 [ _249 ])
        (sign_extend:DI (reg:SI 1505))) "CLDRAD.f":331 149 {*extendsidi2_rex64}
     (nil))
(insn 1298 1297 1299 97 (parallel [
            (set (reg:DI 336 [ _250 ])
                (mult:DI (reg:DI 335 [ _249 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 349 {*muldi3_1}
     (nil))
(insn 1299 1298 1300 97 (set (reg:SI 1506)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":331 86 {*movsi_internal}
     (nil))
(insn 1300 1299 1301 97 (set (reg:DI 337 [ _251 ])
        (sign_extend:DI (reg:SI 1506))) "CLDRAD.f":331 149 {*extendsidi2_rex64}
     (nil))
(insn 1301 1300 1302 97 (parallel [
            (set (reg:DI 338 [ _252 ])
                (plus:DI (reg:DI 336 [ _250 ])
                    (reg:DI 337 [ _251 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1302 1301 1303 97 (parallel [
            (set (reg:DI 339 [ _253 ])
                (plus:DI (reg:DI 338 [ _252 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1303 1302 1304 97 (set (reg/f:DI 1507)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":331 85 {*movdi_internal}
     (nil))
(insn 1304 1303 1305 97 (parallel [
            (set (reg:DI 1508)
                (plus:DI (reg:DI 339 [ _253 ])
                    (const_int 29633 [0x73c1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1305 1304 1306 97 (set (reg:SI 340 [ _254 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 1508)
                    (const_int 4 [0x4]))
                (reg/f:DI 1507)) [2 acmcld.ncfrcv S4 A32])) "CLDRAD.f":331 86 {*movsi_internal}
     (nil))
(insn 1306 1305 1307 97 (set (reg:SF 341 [ _255 ])
        (float:SF (reg:SI 340 [ _254 ]))) "CLDRAD.f":331 203 {*floatsisf2_mixed}
     (nil))
(insn 1307 1306 1308 97 (set (reg:SI 1509)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":331 86 {*movsi_internal}
     (nil))
(insn 1308 1307 1309 97 (set (reg:DI 342 [ _256 ])
        (sign_extend:DI (reg:SI 1509))) "CLDRAD.f":331 149 {*extendsidi2_rex64}
     (nil))
(insn 1309 1308 1310 97 (parallel [
            (set (reg:DI 343 [ _257 ])
                (mult:DI (reg:DI 342 [ _256 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 349 {*muldi3_1}
     (nil))
(insn 1310 1309 1311 97 (set (reg:SI 1510)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":331 86 {*movsi_internal}
     (nil))
(insn 1311 1310 1312 97 (set (reg:DI 344 [ _258 ])
        (sign_extend:DI (reg:SI 1510))) "CLDRAD.f":331 149 {*extendsidi2_rex64}
     (nil))
(insn 1312 1311 1313 97 (parallel [
            (set (reg:DI 345 [ _259 ])
                (plus:DI (reg:DI 343 [ _257 ])
                    (reg:DI 344 [ _258 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1313 1312 1314 97 (parallel [
            (set (reg:DI 346 [ _260 ])
                (plus:DI (reg:DI 345 [ _259 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":331 222 {*adddi_1}
     (nil))
(insn 1314 1313 1315 97 (set (reg:SF 347 [ _261 ])
        (div:SF (reg:SF 334 [ _248 ])
            (reg:SF 341 [ _255 ]))) "CLDRAD.f":331 841 {*fop_sf_1}
     (nil))
(insn 1315 1314 1316 97 (set (reg/f:DI 1511)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":331 85 {*movdi_internal}
     (nil))
(insn 1316 1315 4195 97 (set (mem:SF (plus:DI (mult:DI (reg:DI 346 [ _260 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1511)) [1 egrid1 S4 A32])
        (reg:SF 347 [ _261 ])) "CLDRAD.f":331 131 {*movsf_internal}
     (nil))
(jump_insn 4195 1316 4196 97 (set (pc)
        (label_ref 1331)) -1
     (nil)
 -> 1331)
;;  succ:       99 [always] 

(barrier 4196 4195 1319)
;; basic block 98, loop depth 0, maybe hot
;;  prev block 97, next block 99, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       96
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1319 4196 1320 98 59 (nil) [1 uses])
(note 1320 1319 1321 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 1321 1320 1322 98 (set (reg:SI 1512)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":333 86 {*movsi_internal}
     (nil))
(insn 1322 1321 1323 98 (set (reg:DI 348 [ _262 ])
        (sign_extend:DI (reg:SI 1512))) "CLDRAD.f":333 149 {*extendsidi2_rex64}
     (nil))
(insn 1323 1322 1324 98 (parallel [
            (set (reg:DI 349 [ _263 ])
                (mult:DI (reg:DI 348 [ _262 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":333 349 {*muldi3_1}
     (nil))
(insn 1324 1323 1325 98 (set (reg:SI 1513)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":333 86 {*movsi_internal}
     (nil))
(insn 1325 1324 1326 98 (set (reg:DI 350 [ _264 ])
        (sign_extend:DI (reg:SI 1513))) "CLDRAD.f":333 149 {*extendsidi2_rex64}
     (nil))
(insn 1326 1325 1327 98 (parallel [
            (set (reg:DI 351 [ _265 ])
                (plus:DI (reg:DI 349 [ _263 ])
                    (reg:DI 350 [ _264 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":333 222 {*adddi_1}
     (nil))
(insn 1327 1326 1328 98 (parallel [
            (set (reg:DI 352 [ _266 ])
                (plus:DI (reg:DI 351 [ _265 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":333 222 {*adddi_1}
     (nil))
(insn 1328 1327 1329 98 (set (reg/f:DI 1514)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":333 85 {*movdi_internal}
     (nil))
(insn 1329 1328 1330 98 (set (reg:SF 1515)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":333 131 {*movsf_internal}
     (nil))
(insn 1330 1329 1331 98 (set (mem:SF (plus:DI (mult:DI (reg:DI 352 [ _266 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1514)) [1 egrid1 S4 A32])
        (reg:SF 1515)) "CLDRAD.f":333 131 {*movsf_internal}
     (nil))
;;  succ:       99 (FALLTHRU)

;; basic block 99, loop depth 0, maybe hot
;;  prev block 98, next block 323, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       98 (FALLTHRU)
;;              97 [always] 
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1331 1330 1332 99 60 (nil) [1 uses])
(note 1332 1331 1333 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 1333 1332 4197 99 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":329 221 {*addsi_1}
     (nil))
(jump_insn 4197 1333 4198 99 (set (pc)
        (label_ref 1334)) "CLDRAD.f":329 -1
     (nil)
 -> 1334)
;;  succ:       95 [always] 

(barrier 4198 4197 4352)
;; basic block 323, loop depth 0, maybe hot
;;  prev block 99, next block 100, flags: (NEW, RTL, MODIFIED)
;;  pred:       95
;; bb 323 artificial_defs: { }
;; bb 323 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4352 4198 4351 323 245 (nil) [1 uses])
(note 4351 4352 4353 323 [bb 323] NOTE_INSN_BASIC_BLOCK)
(insn 4353 4351 1337 323 (const_int 0 [0]) "CLDRAD.f":330 -1
     (nil))
;;  succ:       100 [always]  (FALLTHRU)

;; basic block 100, loop depth 0, maybe hot
;;  prev block 323, next block 322, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       323 [always]  (FALLTHRU)
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1337 4353 1338 100 58 (nil) [0 uses])
(note 1338 1337 1339 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 1339 1338 4199 100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":328 221 {*addsi_1}
     (nil))
(jump_insn 4199 1339 4200 100 (set (pc)
        (label_ref 1340)) "CLDRAD.f":328 -1
     (nil)
 -> 1340)
;;  succ:       93 [always] 

(barrier 4200 4199 4349)
;; basic block 322, loop depth 0, maybe hot
;;  prev block 100, next block 101, flags: (NEW, RTL, MODIFIED)
;;  pred:       93
;; bb 322 artificial_defs: { }
;; bb 322 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4349 4200 4348 322 244 (nil) [1 uses])
(note 4348 4349 4350 322 [bb 322] NOTE_INSN_BASIC_BLOCK)
(insn 4350 4348 1343 322 (const_int 0 [0]) "CLDRAD.f":329 -1
     (nil))
;;  succ:       101 [always]  (FALLTHRU)

;; basic block 101, loop depth 0, maybe hot
;;  prev block 322, next block 102, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       322 [always]  (FALLTHRU)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1343 4350 1344 101 57 (nil) [0 uses])
(note 1344 1343 1345 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 1345 1344 1346 101 (set (reg:DI 1516)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1346 1345 1347 101 (set (reg:DI 1517)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1347 1346 1348 101 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":338 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 1348 1347 1349 101 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":338 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 1349 1348 1350 101 (set (reg:DI 38 r9)
        (reg:DI 1516)) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1350 1349 1351 101 (set (reg:DI 37 r8)
        (reg:DI 1517)) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1351 1350 1352 101 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1352 1351 1353 101 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1353 1352 1354 101 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1354 1353 1355 101 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7f2038fb47e0 *.LC15>)) "CLDRAD.f":338 85 {*movdi_internal}
     (nil))
(insn 1355 1354 1356 101 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":338 88 {*movqi_internal}
     (nil))
(call_insn 1356 1355 1357 101 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":338 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 1357 1356 1358 101 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":338 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 1358 1357 1359 101 (set (reg/f:DI 1518)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":339 85 {*movdi_internal}
     (nil))
(insn 1359 1358 1360 101 (set (reg:DI 1519)
        (const_int 0 [0])) "CLDRAD.f":339 85 {*movdi_internal}
     (nil))
(insn 1360 1359 1361 101 (set (reg:DI 1520)
        (const_int 12 [0xc])) "CLDRAD.f":339 85 {*movdi_internal}
     (nil))
(insn 1361 1360 1362 101 (parallel [
            (set (reg:DI 1520)
                (const_int 0 [0]))
            (set (reg/f:DI 1518)
                (plus:DI (ashift:DI (reg:DI 1520)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1518)))
            (set (mem/c:BLK (reg/f:DI 1518) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1519))
            (use (reg:DI 1520))
        ]) "CLDRAD.f":339 984 {*rep_stosdi_rex64}
     (nil))
(insn 1362 1361 1363 101 (set (mem/c:SI (reg/f:DI 1518) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1519) 0)) "CLDRAD.f":339 86 {*movsi_internal}
     (nil))
(insn 1363 1362 1364 101 (parallel [
            (set (reg/f:DI 1518)
                (plus:DI (reg/f:DI 1518)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":339 222 {*adddi_1}
     (nil))
(insn 1364 1363 1365 101 (set (reg:SI 1521)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":341 86 {*movsi_internal}
     (nil))
(insn 1365 1364 1366 101 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 1521)) "CLDRAD.f":341 86 {*movsi_internal}
     (nil))
(insn 1366 1365 1367 101 (set (reg/f:DI 1522)
        (symbol_ref:DI ("acmcld_") [flags 0x202]  <var_decl 0x7f2040311ab0 acmcld>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 1367 1366 1368 101 (set (reg:SF 353 [ _267 ])
        (mem/c:SF (reg/f:DI 1522) [1 acmcld.tclod+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1368 1367 1369 101 (set (reg:SI 1523)
        (fix:SI (reg:SF 353 [ _267 ]))) "CLDRAD.f":342 174 {fix_truncsfsi_sse}
     (nil))
(insn 1369 1368 1370 101 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])
        (reg:SI 1523)) "CLDRAD.f":342 86 {*movsi_internal}
     (nil))
(insn 1370 1369 1371 101 (set (reg:SI 1525)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":343 86 {*movsi_internal}
     (nil))
(insn 1371 1370 1372 101 (parallel [
            (set (reg:SI 1527)
                (div:SI (reg:SI 1525)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (set (reg:SI 1526)
                (mod:SI (reg:SI 1525)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":343 382 {*divmodsi4}
     (nil))
(insn 1372 1371 1373 101 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 1526)) "CLDRAD.f":343 86 {*movsi_internal}
     (nil))
(insn 1373 1372 1374 101 (set (reg:SI 1528)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":344 86 {*movsi_internal}
     (nil))
(insn 1374 1373 1375 101 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 1528)) "CLDRAD.f":344 86 {*movsi_internal}
     (nil))
(insn 1375 1374 1376 101 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":345 86 {*movsi_internal}
     (nil))
(insn 1376 1375 1377 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":346 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1377 1376 1378 101 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1384)
            (pc))) "CLDRAD.f":346 682 {*jcc}
     (nil)
 -> 1384)
;;  succ:       102 (FALLTHRU)
;;              103

;; basic block 102, loop depth 0, maybe hot
;;  prev block 101, next block 103, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       101 (FALLTHRU)
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1378 1377 1379 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 1379 1378 1380 102 (set (reg:SI 1529)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":347 86 {*movsi_internal}
     (nil))
(insn 1380 1379 1381 102 (parallel [
            (set (reg:SI 354 [ _268 ])
                (minus:SI (reg:SI 1529)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":347 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])) [2 itclod+0 S4 A32]))
        (nil)))
(insn 1381 1380 4201 102 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 354 [ _268 ])) "CLDRAD.f":347 86 {*movsi_internal}
     (nil))
(jump_insn 4201 1381 4202 102 (set (pc)
        (label_ref 1389)) -1
     (nil)
 -> 1389)
;;  succ:       104 [always] 

(barrier 4202 4201 1384)
;; basic block 103, loop depth 0, maybe hot
;;  prev block 102, next block 104, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       101
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1384 4202 1385 103 63 (nil) [1 uses])
(note 1385 1384 1386 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 1386 1385 1387 103 (set (reg:SI 1530)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":349 86 {*movsi_internal}
     (nil))
(insn 1387 1386 1388 103 (parallel [
            (set (reg:SI 355 [ _269 ])
                (minus:SI (reg:SI 1530)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":349 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 1388 1387 1389 103 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 355 [ _269 ])) "CLDRAD.f":349 86 {*movsi_internal}
     (nil))
;;  succ:       104 (FALLTHRU)

;; basic block 104, loop depth 0, maybe hot
;;  prev block 103, next block 105, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103 (FALLTHRU)
;;              102 [always] 
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1389 1388 1390 104 64 (nil) [1 uses])
(note 1390 1389 1391 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 1391 1390 1392 104 (set (reg:SI 356 [ _270 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":351 86 {*movsi_internal}
     (nil))
(insn 1392 1391 1393 104 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 356 [ _270 ])
            (const_int 0 [0]))) "CLDRAD.f":351 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1393 1392 1394 104 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 1396)
            (pc))) "CLDRAD.f":351 682 {*jcc}
     (nil)
 -> 1396)
;;  succ:       105 (FALLTHRU)
;;              106

;; basic block 105, loop depth 0, maybe hot
;;  prev block 104, next block 106, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       104 (FALLTHRU)
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1394 1393 1395 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 1395 1394 1396 105 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":351 86 {*movsi_internal}
     (nil))
;;  succ:       106 (FALLTHRU)

;; basic block 106, loop depth 0, maybe hot
;;  prev block 105, next block 107, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       104
;;              105 (FALLTHRU)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1396 1395 1397 106 65 (nil) [1 uses])
(note 1397 1396 1398 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 1398 1397 1399 106 (set (reg:DI 1531)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":352 85 {*movdi_internal}
     (nil))
(insn 1399 1398 1400 106 (set (reg:DI 1532)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":352 85 {*movdi_internal}
     (nil))
(insn 1400 1399 1401 106 (set (reg:DI 1533)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":352 85 {*movdi_internal}
     (nil))
(insn 1401 1400 1402 106 (set (reg:DI 2 cx)
        (reg:DI 1531)) "CLDRAD.f":352 85 {*movdi_internal}
     (nil))
(insn 1402 1401 1403 106 (set (reg:DI 1 dx)
        (reg:DI 1532)) "CLDRAD.f":352 85 {*movdi_internal}
     (nil))
(insn 1403 1402 1404 106 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2038fb4480 *.LC8>)) "CLDRAD.f":352 85 {*movdi_internal}
     (nil))
(insn 1404 1403 1405 106 (set (reg:DI 5 di)
        (reg:DI 1533)) "CLDRAD.f":352 85 {*movdi_internal}
     (nil))
(insn 1405 1404 1406 106 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":352 88 {*movqi_internal}
     (nil))
(call_insn 1406 1405 1407 106 (call (mem:QI (symbol_ref:DI ("sclfld_") [flags 0x41]  <function_decl 0x7f203929eb00 sclfld>) [0 sclfld S1 A8])
        (const_int 0 [0])) "CLDRAD.f":352 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 1407 1406 1408 106 (set (reg:SI 357 [ _271 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 584 [0x248]))) [2 rqstfld.iget+568 S4 A64])) "CLDRAD.f":354 86 {*movsi_internal}
     (nil))
(insn 1408 1407 1409 106 (set (reg:DI 358 [ _272 ])
        (sign_extend:DI (reg:SI 357 [ _271 ]))) "CLDRAD.f":354 149 {*extendsidi2_rex64}
     (nil))
(insn 1409 1408 1410 106 (parallel [
            (set (reg:DI 359 [ _273 ])
                (plus:DI (reg:DI 358 [ _272 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":354 222 {*adddi_1}
     (nil))
(insn 1410 1409 1411 106 (set (reg:DI 1534)
        (reg:DI 359 [ _273 ])) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1411 1410 1412 106 (parallel [
            (set (reg:DI 1535)
                (ashift:DI (reg:DI 1534)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":354 551 {*ashldi3_1}
     (nil))
(insn 1412 1411 1413 106 (set (reg:DI 1534)
        (reg:DI 1535)) "CLDRAD.f":354 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 359 [ _273 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 1413 1412 1414 106 (parallel [
            (set (reg:DI 1534)
                (minus:DI (reg:DI 1534)
                    (reg:DI 359 [ _273 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":354 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 359 [ _273 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 1414 1413 1415 106 (parallel [
            (set (reg:DI 1536)
                (ashift:DI (reg:DI 1534)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":354 551 {*ashldi3_1}
     (nil))
(insn 1415 1414 1416 106 (set (reg:DI 1534)
        (reg:DI 1536)) "CLDRAD.f":354 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 359 [ _273 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 1416 1415 1417 106 (set (reg:DI 360 [ _274 ])
        (reg:DI 1534)) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1417 1416 1418 106 (parallel [
            (set (reg:DI 1537)
                (plus:DI (reg:DI 360 [ _274 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":354 222 {*adddi_1}
     (nil))
(insn 1418 1417 1419 106 (parallel [
            (set (reg:DI 1538)
                (ashift:DI (reg:DI 1537)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":354 551 {*ashldi3_1}
     (nil))
(insn 1419 1418 1420 106 (parallel [
            (set (reg/f:DI 361 [ _275 ])
                (plus:DI (reg:DI 1538)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":354 222 {*adddi_1}
     (nil))
(insn 1420 1419 1421 106 (set (reg:DI 1539)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1421 1420 1422 106 (set (reg:DI 1540)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1422 1421 1423 106 (set (reg:DI 1541)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1423 1422 1424 106 (set (reg:DI 38 r9)
        (reg:DI 1539)) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1424 1423 1425 106 (set (reg:DI 37 r8)
        (reg:DI 1540)) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1425 1424 1426 106 (set (reg:DI 2 cx)
        (reg:DI 1541)) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1426 1425 1427 106 (set (reg:DI 1 dx)
        (reg/f:DI 361 [ _275 ])) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1427 1426 1428 106 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 584 [0x248])))) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1428 1427 1429 106 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":354 85 {*movdi_internal}
     (nil))
(insn 1429 1428 1430 106 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":354 88 {*movqi_internal}
     (nil))
(call_insn 1430 1429 1431 106 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":354 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       107 (FALLTHRU)

;; basic block 107, loop depth 0, maybe hot
;;  prev block 106, next block 108, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       91
;;              106 (FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1431 1430 1432 107 56 (nil) [1 uses])
(note 1432 1431 1433 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 1433 1432 1434 107 (set (reg:SI 362 [ _276 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 604 [0x25c]))) [2 rqstfld.iget+588 S4 A32])) "CLDRAD.f":358 86 {*movsi_internal}
     (nil))
(insn 1434 1433 1435 107 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 362 [ _276 ])
            (const_int 0 [0]))) "CLDRAD.f":358 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1435 1434 1436 107 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1440)
            (pc))) "CLDRAD.f":358 682 {*jcc}
     (nil)
 -> 1440)
;;  succ:       109
;;              108 (FALLTHRU)

;; basic block 108, loop depth 0, maybe hot
;;  prev block 107, next block 109, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107 (FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1436 1435 1437 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 1437 1436 1438 108 (set (reg:SI 363 [ _277 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 724 [0x2d4]))) [2 rqstfld.iget+708 S4 A32])) "CLDRAD.f":358 86 {*movsi_internal}
     (nil))
(insn 1438 1437 1439 108 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 363 [ _277 ])
            (const_int 0 [0]))) "CLDRAD.f":358 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1439 1438 1440 108 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1972)
            (pc))) "CLDRAD.f":358 682 {*jcc}
     (nil)
 -> 1972)
;;  succ:       109 (FALLTHRU)
;;              140

;; basic block 109, loop depth 0, maybe hot
;;  prev block 108, next block 110, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107
;;              108 (FALLTHRU)
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1440 1439 1441 109 66 (nil) [1 uses])
(note 1441 1440 1442 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 1442 1441 1443 109 (set (reg:SF 1542)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":359 131 {*movsf_internal}
     (nil))
(insn 1443 1442 1444 109 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [1 climit+0 S4 A32])
        (reg:SF 1542)) "CLDRAD.f":359 131 {*movsf_internal}
     (nil))
(insn 1444 1443 1445 109 (set (reg:SI 1139 [ _1341 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":360 86 {*movsi_internal}
     (nil))
(insn 1445 1444 1446 109 (set (reg:SI 1140 [ _1342 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":360 86 {*movsi_internal}
     (nil))
(insn 1446 1445 1498 109 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1139 [ _1341 ])) "CLDRAD.f":360 86 {*movsi_internal}
     (nil))
;;  succ:       110 (FALLTHRU)

;; basic block 110, loop depth 0, maybe hot
;;  prev block 109, next block 111, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109 (FALLTHRU)
;;              114 [always] 
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1498 1446 1447 110 71 (nil) [1 uses])
(note 1447 1498 1448 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 1448 1447 1449 110 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1140 [ _1342 ]))) "CLDRAD.f":360 11 {*cmpsi_1}
     (nil))
(insn 1449 1448 1450 110 (set (reg:QI 1543)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":360 678 {*setcc_qi}
     (nil))
(insn 1450 1449 1451 110 (set (reg:SI 1141 [ _1344 ])
        (zero_extend:SI (reg:QI 1543))) "CLDRAD.f":360 140 {*zero_extendqisi2}
     (nil))
(insn 1451 1450 1452 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1141 [ _1344 ])
            (const_int 0 [0]))) "CLDRAD.f":360 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1452 1451 1453 110 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4355)
            (pc))) "CLDRAD.f":360 682 {*jcc}
     (nil)
 -> 4355)
;;  succ:       324
;;              111 (FALLTHRU)

;; basic block 111, loop depth 0, maybe hot
;;  prev block 110, next block 112, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       110 (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1453 1452 1454 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 1454 1453 1492 111 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":361 86 {*movsi_internal}
     (nil))
;;  succ:       112 (FALLTHRU)

;; basic block 112, loop depth 0, maybe hot
;;  prev block 111, next block 113, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       111 (FALLTHRU)
;;              113 [always] 
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1492 1454 1455 112 70 (nil) [1 uses])
(note 1455 1492 1456 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 1456 1455 1457 112 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":361 11 {*cmpsi_1}
     (nil))
(insn 1457 1456 1458 112 (set (reg:QI 1544)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":361 678 {*setcc_qi}
     (nil))
(insn 1458 1457 1459 112 (set (reg:SI 1142 [ _1346 ])
        (zero_extend:SI (reg:QI 1544))) "CLDRAD.f":361 140 {*zero_extendqisi2}
     (nil))
(insn 1459 1458 1460 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1142 [ _1346 ])
            (const_int 0 [0]))) "CLDRAD.f":361 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1460 1459 1461 112 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4358)
            (pc))) "CLDRAD.f":361 682 {*jcc}
     (nil)
 -> 4358)
;;  succ:       325
;;              113 (FALLTHRU)

;; basic block 113, loop depth 0, maybe hot
;;  prev block 112, next block 325, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       112 (FALLTHRU)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1461 1460 1462 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 1462 1461 1463 113 (set (reg:SI 1545)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":362 86 {*movsi_internal}
     (nil))
(insn 1463 1462 1464 113 (set (reg:DI 364 [ _278 ])
        (sign_extend:DI (reg:SI 1545))) "CLDRAD.f":362 149 {*extendsidi2_rex64}
     (nil))
(insn 1464 1463 1465 113 (parallel [
            (set (reg:DI 365 [ _279 ])
                (mult:DI (reg:DI 364 [ _278 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":362 349 {*muldi3_1}
     (nil))
(insn 1465 1464 1466 113 (set (reg:SI 1546)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":362 86 {*movsi_internal}
     (nil))
(insn 1466 1465 1467 113 (set (reg:DI 366 [ _280 ])
        (sign_extend:DI (reg:SI 1546))) "CLDRAD.f":362 149 {*extendsidi2_rex64}
     (nil))
(insn 1467 1466 1468 113 (parallel [
            (set (reg:DI 367 [ _281 ])
                (plus:DI (reg:DI 365 [ _279 ])
                    (reg:DI 366 [ _280 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":362 222 {*adddi_1}
     (nil))
(insn 1468 1467 1469 113 (parallel [
            (set (reg:DI 368 [ _282 ])
                (plus:DI (reg:DI 367 [ _281 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":362 222 {*adddi_1}
     (nil))
(insn 1469 1468 1470 113 (set (reg/f:DI 1547)
        (symbol_ref:DI ("need.4414") [flags 0x202]  <var_decl 0x7f2038edcbd0 need>)) "CLDRAD.f":362 85 {*movdi_internal}
     (nil))
(insn 1470 1469 1471 113 (set (mem:SI (plus:DI (mult:DI (reg:DI 368 [ _282 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1547)) [7 need S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":362 86 {*movsi_internal}
     (nil))
(insn 1471 1470 1472 113 (set (reg:SI 1548)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":363 86 {*movsi_internal}
     (nil))
(insn 1472 1471 1473 113 (set (reg:DI 369 [ _283 ])
        (sign_extend:DI (reg:SI 1548))) "CLDRAD.f":363 149 {*extendsidi2_rex64}
     (nil))
(insn 1473 1472 1474 113 (parallel [
            (set (reg:DI 370 [ _284 ])
                (mult:DI (reg:DI 369 [ _283 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":363 349 {*muldi3_1}
     (nil))
(insn 1474 1473 1475 113 (set (reg:SI 1549)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":363 86 {*movsi_internal}
     (nil))
(insn 1475 1474 1476 113 (set (reg:DI 371 [ _285 ])
        (sign_extend:DI (reg:SI 1549))) "CLDRAD.f":363 149 {*extendsidi2_rex64}
     (nil))
(insn 1476 1475 1477 113 (parallel [
            (set (reg:DI 372 [ _286 ])
                (plus:DI (reg:DI 370 [ _284 ])
                    (reg:DI 371 [ _285 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":363 222 {*adddi_1}
     (nil))
(insn 1477 1476 1478 113 (parallel [
            (set (reg:DI 373 [ _287 ])
                (plus:DI (reg:DI 372 [ _286 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":363 222 {*adddi_1}
     (nil))
(insn 1478 1477 1479 113 (set (reg:SF 374 [ _288 ])
        (mem/c:SF (symbol_ref:DI ("options_") [flags 0x2]  <var_decl 0x7f20392c1870 options>) [1 options.spval+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1479 1478 1480 113 (set (reg/f:DI 1550)
        (symbol_ref:DI ("cldbp.4367") [flags 0x202]  <var_decl 0x7f20392d76c0 cldbp>)) "CLDRAD.f":363 85 {*movdi_internal}
     (nil))
(insn 1480 1479 1481 113 (set (mem:SF (plus:DI (mult:DI (reg:DI 373 [ _287 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1550)) [1 cldbp S4 A32])
        (reg:SF 374 [ _288 ])) "CLDRAD.f":363 131 {*movsf_internal}
     (nil))
(insn 1481 1480 1482 113 (set (reg:SI 1551)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":364 86 {*movsi_internal}
     (nil))
(insn 1482 1481 1483 113 (set (reg:DI 375 [ _289 ])
        (sign_extend:DI (reg:SI 1551))) "CLDRAD.f":364 149 {*extendsidi2_rex64}
     (nil))
(insn 1483 1482 1484 113 (parallel [
            (set (reg:DI 376 [ _290 ])
                (mult:DI (reg:DI 375 [ _289 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":364 349 {*muldi3_1}
     (nil))
(insn 1484 1483 1485 113 (set (reg:SI 1552)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":364 86 {*movsi_internal}
     (nil))
(insn 1485 1484 1486 113 (set (reg:DI 377 [ _291 ])
        (sign_extend:DI (reg:SI 1552))) "CLDRAD.f":364 149 {*extendsidi2_rex64}
     (nil))
(insn 1486 1485 1487 113 (parallel [
            (set (reg:DI 378 [ _292 ])
                (plus:DI (reg:DI 376 [ _290 ])
                    (reg:DI 377 [ _291 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":364 222 {*adddi_1}
     (nil))
(insn 1487 1486 1488 113 (parallel [
            (set (reg:DI 379 [ _293 ])
                (plus:DI (reg:DI 378 [ _292 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":364 222 {*adddi_1}
     (nil))
(insn 1488 1487 1489 113 (set (reg:SF 380 [ _294 ])
        (mem/c:SF (symbol_ref:DI ("options_") [flags 0x2]  <var_decl 0x7f20392c1870 options>) [1 options.spval+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1489 1488 1490 113 (set (reg/f:DI 1553)
        (symbol_ref:DI ("cldbz.4369") [flags 0x202]  <var_decl 0x7f20392d7750 cldbz>)) "CLDRAD.f":364 85 {*movdi_internal}
     (nil))
(insn 1490 1489 1491 113 (set (mem:SF (plus:DI (mult:DI (reg:DI 379 [ _293 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1553)) [1 cldbz S4 A32])
        (reg:SF 380 [ _294 ])) "CLDRAD.f":364 131 {*movsf_internal}
     (nil))
(insn 1491 1490 4203 113 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":361 221 {*addsi_1}
     (nil))
(jump_insn 4203 1491 4204 113 (set (pc)
        (label_ref 1492)) "CLDRAD.f":361 -1
     (nil)
 -> 1492)
;;  succ:       112 [always] 

(barrier 4204 4203 4358)
;; basic block 325, loop depth 0, maybe hot
;;  prev block 113, next block 114, flags: (NEW, RTL, MODIFIED)
;;  pred:       112
;; bb 325 artificial_defs: { }
;; bb 325 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4358 4204 4357 325 247 (nil) [1 uses])
(note 4357 4358 4359 325 [bb 325] NOTE_INSN_BASIC_BLOCK)
(insn 4359 4357 1495 325 (const_int 0 [0]) "CLDRAD.f":364 -1
     (nil))
;;  succ:       114 [always]  (FALLTHRU)

;; basic block 114, loop depth 0, maybe hot
;;  prev block 325, next block 324, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       325 [always]  (FALLTHRU)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1495 4359 1496 114 69 (nil) [0 uses])
(note 1496 1495 1497 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 1497 1496 4205 114 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":360 221 {*addsi_1}
     (nil))
(jump_insn 4205 1497 4206 114 (set (pc)
        (label_ref 1498)) "CLDRAD.f":360 -1
     (nil)
 -> 1498)
;;  succ:       110 [always] 

(barrier 4206 4205 4355)
;; basic block 324, loop depth 0, maybe hot
;;  prev block 114, next block 115, flags: (NEW, RTL, MODIFIED)
;;  pred:       110
;; bb 324 artificial_defs: { }
;; bb 324 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4355 4206 4354 324 246 (nil) [1 uses])
(note 4354 4355 4356 324 [bb 324] NOTE_INSN_BASIC_BLOCK)
(insn 4356 4354 1501 324 (const_int 0 [0]) "CLDRAD.f":361 -1
     (nil))
;;  succ:       115 [always]  (FALLTHRU)

;; basic block 115, loop depth 0, maybe hot
;;  prev block 324, next block 116, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       324 [always]  (FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1501 4356 1502 115 68 (nil) [0 uses])
(note 1502 1501 1503 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 1503 1502 1504 115 (set (reg:SI 1143 [ _1352 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":370 86 {*movsi_internal}
     (nil))
(insn 1504 1503 1505 115 (set (reg:SI 1144 [ _1353 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":370 86 {*movsi_internal}
     (nil))
(insn 1505 1504 1871 115 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1143 [ _1352 ])) "CLDRAD.f":370 86 {*movsi_internal}
     (nil))
;;  succ:       116 (FALLTHRU)

;; basic block 116, loop depth 0, maybe hot
;;  prev block 115, next block 117, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       115 (FALLTHRU)
;;              135 [always] 
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1871 1505 1506 116 86 (nil) [1 uses])
(note 1506 1871 1507 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 1507 1506 1508 116 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1144 [ _1353 ]))) "CLDRAD.f":370 11 {*cmpsi_1}
     (nil))
(insn 1508 1507 1509 116 (set (reg:QI 1554)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":370 678 {*setcc_qi}
     (nil))
(insn 1509 1508 1510 116 (set (reg:SI 1145 [ _1355 ])
        (zero_extend:SI (reg:QI 1554))) "CLDRAD.f":370 140 {*zero_extendqisi2}
     (nil))
(insn 1510 1509 1511 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1145 [ _1355 ])
            (const_int 0 [0]))) "CLDRAD.f":370 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1511 1510 1512 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4361)
            (pc))) "CLDRAD.f":370 682 {*jcc}
     (nil)
 -> 4361)
;;  succ:       326
;;              117 (FALLTHRU)

;; basic block 117, loop depth 0, maybe hot
;;  prev block 116, next block 118, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       116 (FALLTHRU)
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1512 1511 1513 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 1513 1512 1865 117 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":371 86 {*movsi_internal}
     (nil))
;;  succ:       118 (FALLTHRU)

;; basic block 118, loop depth 0, maybe hot
;;  prev block 117, next block 119, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       117 (FALLTHRU)
;;              134 [always] 
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1865 1513 1514 118 85 (nil) [1 uses])
(note 1514 1865 1515 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 1515 1514 1516 118 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":371 11 {*cmpsi_1}
     (nil))
(insn 1516 1515 1517 118 (set (reg:QI 1555)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":371 678 {*setcc_qi}
     (nil))
(insn 1517 1516 1518 118 (set (reg:SI 1146 [ _1357 ])
        (zero_extend:SI (reg:QI 1555))) "CLDRAD.f":371 140 {*zero_extendqisi2}
     (nil))
(insn 1518 1517 1519 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1146 [ _1357 ])
            (const_int 0 [0]))) "CLDRAD.f":371 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1519 1518 1520 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4364)
            (pc))) "CLDRAD.f":371 682 {*jcc}
     (nil)
 -> 4364)
;;  succ:       327
;;              119 (FALLTHRU)

;; basic block 119, loop depth 0, maybe hot
;;  prev block 118, next block 120, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       118 (FALLTHRU)
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1520 1519 1521 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 1521 1520 1522 119 (set (reg:SI 1556)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":372 86 {*movsi_internal}
     (nil))
(insn 1522 1521 1523 119 (set (reg:DI 381 [ _295 ])
        (sign_extend:DI (reg:SI 1556))) "CLDRAD.f":372 149 {*extendsidi2_rex64}
     (nil))
(insn 1523 1522 1524 119 (parallel [
            (set (reg:DI 382 [ _296 ])
                (mult:DI (reg:DI 381 [ _295 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":372 349 {*muldi3_1}
     (nil))
(insn 1524 1523 1525 119 (set (reg:SI 1557)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":372 86 {*movsi_internal}
     (nil))
(insn 1525 1524 1526 119 (set (reg:DI 383 [ _297 ])
        (sign_extend:DI (reg:SI 1557))) "CLDRAD.f":372 149 {*extendsidi2_rex64}
     (nil))
(insn 1526 1525 1527 119 (parallel [
            (set (reg:DI 384 [ _298 ])
                (plus:DI (reg:DI 382 [ _296 ])
                    (reg:DI 383 [ _297 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":372 222 {*adddi_1}
     (nil))
(insn 1527 1526 1528 119 (parallel [
            (set (reg:DI 385 [ _299 ])
                (plus:DI (reg:DI 384 [ _298 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":372 222 {*adddi_1}
     (nil))
(insn 1528 1527 1529 119 (set (reg/f:DI 1558)
        (symbol_ref:DI ("loops_") [flags 0x202]  <var_decl 0x7f20392b7bd0 loops>)) "CLDRAD.f":372 85 {*movdi_internal}
     (nil))
(insn 1529 1528 1530 119 (parallel [
            (set (reg:DI 1559)
                (plus:DI (reg:DI 385 [ _299 ])
                    (const_int 2420 [0x974])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":372 222 {*adddi_1}
     (nil))
(insn 1530 1529 1531 119 (set (reg:SI 1560)
        (mem:SI (plus:DI (mult:DI (reg:DI 1559)
                    (const_int 4 [0x4]))
                (reg/f:DI 1558)) [2 loops.lmh S4 A32])) "CLDRAD.f":372 86 {*movsi_internal}
     (nil))
(insn 1531 1530 1532 119 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [2 llmh+0 S4 A32])
        (reg:SI 1560)) "CLDRAD.f":372 86 {*movsi_internal}
     (nil))
(insn 1532 1531 1533 119 (set (reg:SF 1561)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":373 131 {*movsf_internal}
     (nil))
(insn 1533 1532 1534 119 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])
        (reg:SF 1561)) "CLDRAD.f":373 131 {*movsf_internal}
     (nil))
(insn 1534 1533 1535 119 (set (reg:SI 1147 [ _1360 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [2 llmh+0 S4 A32])) "CLDRAD.f":374 86 {*movsi_internal}
     (nil))
(insn 1535 1534 1617 119 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
        (reg:SI 1147 [ _1360 ])) "CLDRAD.f":374 86 {*movsi_internal}
     (nil))
;;  succ:       120 (FALLTHRU)

;; basic block 120, loop depth 0, maybe hot
;;  prev block 119, next block 121, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       119 (FALLTHRU)
;;              126 [always] 
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1617 1535 1536 120 79 (nil) [1 uses])
(note 1536 1617 1537 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 1537 1536 1538 120 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":374 7 {*cmpsi_ccno_1}
     (nil))
(insn 1538 1537 1539 120 (set (reg:QI 1562)
        (le:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":374 678 {*setcc_qi}
     (nil))
(insn 1539 1538 1540 120 (set (reg:SI 1148 [ _1362 ])
        (zero_extend:SI (reg:QI 1562))) "CLDRAD.f":374 140 {*zero_extendqisi2}
     (nil))
(insn 1540 1539 1541 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1148 [ _1362 ])
            (const_int 0 [0]))) "CLDRAD.f":374 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1541 1540 1542 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4367)
            (pc))) "CLDRAD.f":374 682 {*jcc}
     (nil)
 -> 4367)
;;  succ:       328
;;              121 (FALLTHRU)

;; basic block 121, loop depth 0, maybe hot
;;  prev block 120, next block 122, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       120 (FALLTHRU)
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1542 1541 1543 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 1543 1542 1544 121 (set (reg:SI 1563)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])) "CLDRAD.f":382 86 {*movsi_internal}
     (nil))
(insn 1544 1543 1545 121 (set (reg:DI 386 [ _300 ])
        (sign_extend:DI (reg:SI 1563))) "CLDRAD.f":382 149 {*extendsidi2_rex64}
     (nil))
(insn 1545 1544 1546 121 (parallel [
            (set (reg:DI 387 [ _301 ])
                (mult:DI (reg:DI 386 [ _300 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 349 {*muldi3_1}
     (nil))
(insn 1546 1545 1547 121 (set (reg:SI 1564)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":382 86 {*movsi_internal}
     (nil))
(insn 1547 1546 1548 121 (set (reg:DI 388 [ _302 ])
        (sign_extend:DI (reg:SI 1564))) "CLDRAD.f":382 149 {*extendsidi2_rex64}
     (nil))
(insn 1548 1547 1549 121 (parallel [
            (set (reg:DI 389 [ _303 ])
                (mult:DI (reg:DI 388 [ _302 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 349 {*muldi3_1}
     (nil))
(insn 1549 1548 1550 121 (parallel [
            (set (reg:DI 390 [ _304 ])
                (plus:DI (reg:DI 387 [ _301 ])
                    (reg:DI 389 [ _303 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 222 {*adddi_1}
     (nil))
(insn 1550 1549 1551 121 (set (reg:SI 1565)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":382 86 {*movsi_internal}
     (nil))
(insn 1551 1550 1552 121 (set (reg:DI 391 [ _305 ])
        (sign_extend:DI (reg:SI 1565))) "CLDRAD.f":382 149 {*extendsidi2_rex64}
     (nil))
(insn 1552 1551 1553 121 (parallel [
            (set (reg:DI 392 [ _306 ])
                (plus:DI (reg:DI 390 [ _304 ])
                    (reg:DI 391 [ _305 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 222 {*adddi_1}
     (nil))
(insn 1553 1552 1554 121 (parallel [
            (set (reg:DI 393 [ _307 ])
                (plus:DI (reg:DI 392 [ _306 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 222 {*adddi_1}
     (nil))
(insn 1554 1553 1555 121 (set (reg/f:DI 1566)
        (symbol_ref:DI ("cldwtr_") [flags 0x202]  <var_decl 0x7f20392a8a20 cldwtr>)) "CLDRAD.f":382 85 {*movdi_internal}
     (nil))
(insn 1555 1554 1556 121 (set (reg:SF 394 [ _308 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 393 [ _307 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1566)) [1 cldwtr.cwm S4 A32])) "CLDRAD.f":382 131 {*movsf_internal}
     (nil))
(insn 1556 1555 1557 121 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 394 [ _308 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])) [1 climit+0 S4 A32]))) "CLDRAD.f":382 53 {*cmpisf}
     (nil))
(jump_insn 1557 1556 1561 121 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1614)
            (pc))) "CLDRAD.f":382 682 {*jcc}
     (nil)
 -> 1614)
;;  succ:       122 (FALLTHRU)
;;              126

;; basic block 122, loop depth 0, maybe hot
;;  prev block 121, next block 123, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       121 (FALLTHRU)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1561 1557 1562 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 1562 1561 1563 122 (set (reg:SI 1567)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":382 86 {*movsi_internal}
     (nil))
(insn 1563 1562 1564 122 (set (reg:DI 395 [ _309 ])
        (sign_extend:DI (reg:SI 1567))) "CLDRAD.f":382 149 {*extendsidi2_rex64}
     (nil))
(insn 1564 1563 1565 122 (parallel [
            (set (reg:DI 396 [ _310 ])
                (mult:DI (reg:DI 395 [ _309 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 349 {*muldi3_1}
     (nil))
(insn 1565 1564 1566 122 (set (reg:SI 1568)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":382 86 {*movsi_internal}
     (nil))
(insn 1566 1565 1567 122 (set (reg:DI 397 [ _311 ])
        (sign_extend:DI (reg:SI 1568))) "CLDRAD.f":382 149 {*extendsidi2_rex64}
     (nil))
(insn 1567 1566 1568 122 (parallel [
            (set (reg:DI 398 [ _312 ])
                (plus:DI (reg:DI 396 [ _310 ])
                    (reg:DI 397 [ _311 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 222 {*adddi_1}
     (nil))
(insn 1568 1567 1569 122 (parallel [
            (set (reg:DI 399 [ _313 ])
                (plus:DI (reg:DI 398 [ _312 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":382 222 {*adddi_1}
     (nil))
(insn 1569 1568 1570 122 (set (reg/f:DI 1569)
        (symbol_ref:DI ("need.4414") [flags 0x202]  <var_decl 0x7f2038edcbd0 need>)) "CLDRAD.f":382 85 {*movdi_internal}
     (nil))
(insn 1570 1569 1571 122 (set (reg:SI 400 [ _314 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 399 [ _313 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1569)) [7 need S4 A32])) "CLDRAD.f":382 86 {*movsi_internal}
     (nil))
(insn 1571 1570 1572 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 400 [ _314 ])
            (const_int 0 [0]))) "CLDRAD.f":382 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1572 1571 1573 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1614)
            (pc))) "CLDRAD.f":382 682 {*jcc}
     (nil)
 -> 1614)
;;  succ:       123 (FALLTHRU)
;;              126

;; basic block 123, loop depth 0, maybe hot
;;  prev block 122, next block 124, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       122 (FALLTHRU)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1573 1572 1574 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 1574 1573 1575 123 (set (reg:SF 1570)
        (float:SF (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32]))) "CLDRAD.f":383 203 {*floatsisf2_mixed}
     (nil))
(insn 1575 1574 1576 123 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])
        (reg:SF 1570)) "CLDRAD.f":383 131 {*movsf_internal}
     (nil))
(insn 1576 1575 1577 123 (set (reg:SI 1571)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":384 86 {*movsi_internal}
     (nil))
(insn 1577 1576 1578 123 (set (reg:DI 401 [ _315 ])
        (sign_extend:DI (reg:SI 1571))) "CLDRAD.f":384 149 {*extendsidi2_rex64}
     (nil))
(insn 1578 1577 1579 123 (parallel [
            (set (reg:DI 402 [ _316 ])
                (mult:DI (reg:DI 401 [ _315 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":384 349 {*muldi3_1}
     (nil))
(insn 1579 1578 1580 123 (set (reg:SI 1572)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":384 86 {*movsi_internal}
     (nil))
(insn 1580 1579 1581 123 (set (reg:DI 403 [ _317 ])
        (sign_extend:DI (reg:SI 1572))) "CLDRAD.f":384 149 {*extendsidi2_rex64}
     (nil))
(insn 1581 1580 1582 123 (parallel [
            (set (reg:DI 404 [ _318 ])
                (plus:DI (reg:DI 402 [ _316 ])
                    (reg:DI 403 [ _317 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":384 222 {*adddi_1}
     (nil))
(insn 1582 1581 1583 123 (parallel [
            (set (reg:DI 405 [ _319 ])
                (plus:DI (reg:DI 404 [ _318 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":384 222 {*adddi_1}
     (nil))
(insn 1583 1582 1584 123 (set (reg/f:DI 1573)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":384 85 {*movdi_internal}
     (nil))
(insn 1584 1583 1585 123 (parallel [
            (set (reg:DI 1574)
                (plus:DI (reg:DI 405 [ _319 ])
                    (const_int 297170 [0x488d2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":384 222 {*adddi_1}
     (nil))
(insn 1585 1584 1586 123 (set (reg:SF 406 [ _320 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1574)
                    (const_int 4 [0x4]))
                (reg/f:DI 1573)) [1 phys.hbot S4 A32])) "CLDRAD.f":384 131 {*movsf_internal}
     (nil))
(insn 1586 1585 1587 123 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 406 [ _320 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32]))) "CLDRAD.f":384 53 {*cmpisf}
     (nil))
(jump_insn 1587 1586 1591 123 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1603)
            (pc))) "CLDRAD.f":384 682 {*jcc}
     (nil)
 -> 1603)
;;  succ:       124 (FALLTHRU)
;;              125

;; basic block 124, loop depth 0, maybe hot
;;  prev block 123, next block 125, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       123 (FALLTHRU)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1591 1587 1592 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 1592 1591 1593 124 (set (reg:SI 1575)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":385 86 {*movsi_internal}
     (nil))
(insn 1593 1592 1594 124 (set (reg:DI 407 [ _321 ])
        (sign_extend:DI (reg:SI 1575))) "CLDRAD.f":385 149 {*extendsidi2_rex64}
     (nil))
(insn 1594 1593 1595 124 (parallel [
            (set (reg:DI 408 [ _322 ])
                (mult:DI (reg:DI 407 [ _321 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":385 349 {*muldi3_1}
     (nil))
(insn 1595 1594 1596 124 (set (reg:SI 1576)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":385 86 {*movsi_internal}
     (nil))
(insn 1596 1595 1597 124 (set (reg:DI 409 [ _323 ])
        (sign_extend:DI (reg:SI 1576))) "CLDRAD.f":385 149 {*extendsidi2_rex64}
     (nil))
(insn 1597 1596 1598 124 (parallel [
            (set (reg:DI 410 [ _324 ])
                (plus:DI (reg:DI 408 [ _322 ])
                    (reg:DI 409 [ _323 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":385 222 {*adddi_1}
     (nil))
(insn 1598 1597 1599 124 (parallel [
            (set (reg:DI 411 [ _325 ])
                (plus:DI (reg:DI 410 [ _324 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":385 222 {*adddi_1}
     (nil))
(insn 1599 1598 1600 124 (set (reg/f:DI 1577)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":385 85 {*movdi_internal}
     (nil))
(insn 1600 1599 1601 124 (parallel [
            (set (reg:DI 1578)
                (plus:DI (reg:DI 411 [ _325 ])
                    (const_int 297170 [0x488d2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":385 222 {*adddi_1}
     (nil))
(insn 1601 1600 1602 124 (set (reg:SF 1579)
        (mem:SF (plus:DI (mult:DI (reg:DI 1578)
                    (const_int 4 [0x4]))
                (reg/f:DI 1577)) [1 phys.hbot S4 A32])) "CLDRAD.f":385 131 {*movsf_internal}
     (nil))
(insn 1602 1601 1603 124 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])
        (reg:SF 1579)) "CLDRAD.f":385 131 {*movsf_internal}
     (nil))
;;  succ:       125 (FALLTHRU)

;; basic block 125, loop depth 0, maybe hot
;;  prev block 124, next block 126, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       124 (FALLTHRU)
;;              123
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1603 1602 1604 125 77 (nil) [1 uses])
(note 1604 1603 1605 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 1605 1604 1606 125 (set (reg:SI 1580)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":387 86 {*movsi_internal}
     (nil))
(insn 1606 1605 1607 125 (set (reg:DI 412 [ _326 ])
        (sign_extend:DI (reg:SI 1580))) "CLDRAD.f":387 149 {*extendsidi2_rex64}
     (nil))
(insn 1607 1606 1608 125 (parallel [
            (set (reg:DI 413 [ _327 ])
                (mult:DI (reg:DI 412 [ _326 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":387 349 {*muldi3_1}
     (nil))
(insn 1608 1607 1609 125 (set (reg:SI 1581)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":387 86 {*movsi_internal}
     (nil))
(insn 1609 1608 1610 125 (set (reg:DI 414 [ _328 ])
        (sign_extend:DI (reg:SI 1581))) "CLDRAD.f":387 149 {*extendsidi2_rex64}
     (nil))
(insn 1610 1609 1611 125 (parallel [
            (set (reg:DI 415 [ _329 ])
                (plus:DI (reg:DI 413 [ _327 ])
                    (reg:DI 414 [ _328 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":387 222 {*adddi_1}
     (nil))
(insn 1611 1610 1612 125 (parallel [
            (set (reg:DI 416 [ _330 ])
                (plus:DI (reg:DI 415 [ _329 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":387 222 {*adddi_1}
     (nil))
(insn 1612 1611 1613 125 (set (reg/f:DI 1582)
        (symbol_ref:DI ("need.4414") [flags 0x202]  <var_decl 0x7f2038edcbd0 need>)) "CLDRAD.f":387 85 {*movdi_internal}
     (nil))
(insn 1613 1612 1614 125 (set (mem:SI (plus:DI (mult:DI (reg:DI 416 [ _330 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1582)) [7 need S4 A32])
        (const_int 0 [0])) "CLDRAD.f":387 86 {*movsi_internal}
     (nil))
;;  succ:       126 (FALLTHRU)

;; basic block 126, loop depth 0, maybe hot
;;  prev block 125, next block 328, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       125 (FALLTHRU)
;;              122
;;              121
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1614 1613 1615 126 75 (nil) [2 uses])
(note 1615 1614 1616 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 1616 1615 4207 126 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":374 221 {*addsi_1}
     (nil))
(jump_insn 4207 1616 4208 126 (set (pc)
        (label_ref 1617)) "CLDRAD.f":374 -1
     (nil)
 -> 1617)
;;  succ:       120 [always] 

(barrier 4208 4207 4367)
;; basic block 328, loop depth 0, maybe hot
;;  prev block 126, next block 127, flags: (NEW, RTL, MODIFIED)
;;  pred:       120
;; bb 328 artificial_defs: { }
;; bb 328 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4367 4208 4366 328 250 (nil) [1 uses])
(note 4366 4367 4368 328 [bb 328] NOTE_INSN_BASIC_BLOCK)
(insn 4368 4366 1620 328 (const_int 0 [0]) "CLDRAD.f":382 -1
     (nil))
;;  succ:       127 [always]  (FALLTHRU)

;; basic block 127, loop depth 0, maybe hot
;;  prev block 328, next block 128, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       328 [always]  (FALLTHRU)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1620 4368 1621 127 74 (nil) [0 uses])
(note 1621 1620 1622 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 1622 1621 1623 127 (set (reg:SF 1583)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])) "CLDRAD.f":391 131 {*movsf_internal}
     (nil))
(insn 1623 1622 1624 127 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1583)
                    (mem/u/c:SF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [0  S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":391 54 {*cmpiusf}
     (nil))
(jump_insn 1624 1623 4106 127 (set (pc)
        (if_then_else (unordered (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref 1654)
            (pc))) "CLDRAD.f":391 682 {*jcc}
     (nil)
 -> 1654)
;;  succ:       130
;;              128 (FALLTHRU)

;; basic block 128, loop depth 0, maybe hot
;;  prev block 127, next block 129, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       127 (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 4106 1624 1625 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 1625 4106 1626 128 (set (reg:SF 1584)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])) "CLDRAD.f":391 131 {*movsf_internal}
     (nil))
(insn 1626 1625 1627 128 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1584)
                    (mem/u/c:SF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [0  S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":391 54 {*cmpiusf}
     (nil))
(jump_insn 1627 1626 1631 128 (set (pc)
        (if_then_else (ltgt (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1654)
            (pc))) "CLDRAD.f":391 682 {*jcc}
     (nil)
 -> 1654)
;;  succ:       129 (FALLTHRU)
;;              130

;; basic block 129, loop depth 0, maybe hot
;;  prev block 128, next block 130, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       128 (FALLTHRU)
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1631 1627 1632 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 1632 1631 1633 129 (set (reg:SI 1585)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":392 86 {*movsi_internal}
     (nil))
(insn 1633 1632 1634 129 (set (reg:DI 417 [ _331 ])
        (sign_extend:DI (reg:SI 1585))) "CLDRAD.f":392 149 {*extendsidi2_rex64}
     (nil))
(insn 1634 1633 1635 129 (parallel [
            (set (reg:DI 418 [ _332 ])
                (mult:DI (reg:DI 417 [ _331 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":392 349 {*muldi3_1}
     (nil))
(insn 1635 1634 1636 129 (set (reg:SI 1586)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":392 86 {*movsi_internal}
     (nil))
(insn 1636 1635 1637 129 (set (reg:DI 419 [ _333 ])
        (sign_extend:DI (reg:SI 1586))) "CLDRAD.f":392 149 {*extendsidi2_rex64}
     (nil))
(insn 1637 1636 1638 129 (parallel [
            (set (reg:DI 420 [ _334 ])
                (plus:DI (reg:DI 418 [ _332 ])
                    (reg:DI 419 [ _333 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":392 222 {*adddi_1}
     (nil))
(insn 1638 1637 1639 129 (parallel [
            (set (reg:DI 421 [ _335 ])
                (plus:DI (reg:DI 420 [ _334 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":392 222 {*adddi_1}
     (nil))
(insn 1639 1638 1640 129 (set (reg:SF 422 [ _336 ])
        (mem/c:SF (symbol_ref:DI ("options_") [flags 0x2]  <var_decl 0x7f20392c1870 options>) [1 options.spval+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1640 1639 1641 129 (set (reg/f:DI 1587)
        (symbol_ref:DI ("cldbp.4367") [flags 0x202]  <var_decl 0x7f20392d76c0 cldbp>)) "CLDRAD.f":392 85 {*movdi_internal}
     (nil))
(insn 1641 1640 1642 129 (set (mem:SF (plus:DI (mult:DI (reg:DI 421 [ _335 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1587)) [1 cldbp S4 A32])
        (reg:SF 422 [ _336 ])) "CLDRAD.f":392 131 {*movsf_internal}
     (nil))
(insn 1642 1641 1643 129 (set (reg:SI 1588)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":393 86 {*movsi_internal}
     (nil))
(insn 1643 1642 1644 129 (set (reg:DI 423 [ _337 ])
        (sign_extend:DI (reg:SI 1588))) "CLDRAD.f":393 149 {*extendsidi2_rex64}
     (nil))
(insn 1644 1643 1645 129 (parallel [
            (set (reg:DI 424 [ _338 ])
                (mult:DI (reg:DI 423 [ _337 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":393 349 {*muldi3_1}
     (nil))
(insn 1645 1644 1646 129 (set (reg:SI 1589)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":393 86 {*movsi_internal}
     (nil))
(insn 1646 1645 1647 129 (set (reg:DI 425 [ _339 ])
        (sign_extend:DI (reg:SI 1589))) "CLDRAD.f":393 149 {*extendsidi2_rex64}
     (nil))
(insn 1647 1646 1648 129 (parallel [
            (set (reg:DI 426 [ _340 ])
                (plus:DI (reg:DI 424 [ _338 ])
                    (reg:DI 425 [ _339 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":393 222 {*adddi_1}
     (nil))
(insn 1648 1647 1649 129 (parallel [
            (set (reg:DI 427 [ _341 ])
                (plus:DI (reg:DI 426 [ _340 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":393 222 {*adddi_1}
     (nil))
(insn 1649 1648 1650 129 (set (reg:SF 428 [ _342 ])
        (mem/c:SF (symbol_ref:DI ("options_") [flags 0x2]  <var_decl 0x7f20392c1870 options>) [1 options.spval+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1650 1649 1651 129 (set (reg/f:DI 1590)
        (symbol_ref:DI ("cldbz.4369") [flags 0x202]  <var_decl 0x7f20392d7750 cldbz>)) "CLDRAD.f":393 85 {*movdi_internal}
     (nil))
(insn 1651 1650 4209 129 (set (mem:SF (plus:DI (mult:DI (reg:DI 427 [ _341 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1590)) [1 cldbz S4 A32])
        (reg:SF 428 [ _342 ])) "CLDRAD.f":393 131 {*movsf_internal}
     (nil))
(jump_insn 4209 1651 4210 129 (set (pc)
        (label_ref 1862)) -1
     (nil)
 -> 1862)
;;  succ:       134 [always] 

(barrier 4210 4209 1654)
;; basic block 130, loop depth 0, maybe hot
;;  prev block 129, next block 131, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       127
;;              128
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1654 4210 1655 130 80 (nil) [2 uses])
(note 1655 1654 1656 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(insn 1656 1655 1657 130 (set (reg:SF 1591)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])) "CLDRAD.f":394 131 {*movsf_internal}
     (nil))
(insn 1657 1656 1658 130 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1591)
                    (mem/u/c:SF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":394 54 {*cmpiusf}
     (nil))
(jump_insn 1658 1657 4109 130 (set (pc)
        (if_then_else (unordered (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref 1717)
            (pc))) "CLDRAD.f":394 682 {*jcc}
     (nil)
 -> 1717)
;;  succ:       133
;;              131 (FALLTHRU)

;; basic block 131, loop depth 0, maybe hot
;;  prev block 130, next block 132, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       130 (FALLTHRU)
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 4109 1658 1659 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 1659 4109 1660 131 (set (reg:SF 1592)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])) "CLDRAD.f":394 131 {*movsf_internal}
     (nil))
(insn 1660 1659 1661 131 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1592)
                    (mem/u/c:SF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":394 54 {*cmpiusf}
     (nil))
(jump_insn 1661 1660 1665 131 (set (pc)
        (if_then_else (ltgt (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1717)
            (pc))) "CLDRAD.f":394 682 {*jcc}
     (nil)
 -> 1717)
;;  succ:       132 (FALLTHRU)
;;              133

;; basic block 132, loop depth 0, maybe hot
;;  prev block 131, next block 133, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       131 (FALLTHRU)
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1665 1661 1666 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 1666 1665 1667 132 (set (reg:SF 1593)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])) "CLDRAD.f":395 131 {*movsf_internal}
     (nil))
(insn 1667 1666 1668 132 (set (reg:SI 429 [ _343 ])
        (fix:SI (reg:SF 1593))) "CLDRAD.f":395 174 {fix_truncsfsi_sse}
     (nil))
(insn 1668 1667 1669 132 (set (reg:DI 430 [ _344 ])
        (sign_extend:DI (reg:SI 429 [ _343 ]))) "CLDRAD.f":395 149 {*extendsidi2_rex64}
     (nil))
(insn 1669 1668 1670 132 (parallel [
            (set (reg:DI 431 [ _345 ])
                (plus:DI (reg:DI 430 [ _344 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 222 {*adddi_1}
     (nil))
(insn 1670 1669 1671 132 (set (reg/f:DI 1594)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":395 85 {*movdi_internal}
     (nil))
(insn 1671 1670 1672 132 (parallel [
            (set (reg:DI 1595)
                (plus:DI (reg:DI 431 [ _345 ])
                    (const_int 59 [0x3b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 222 {*adddi_1}
     (nil))
(insn 1672 1671 1673 132 (set (reg:SF 432 [ _346 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1595)
                    (const_int 4 [0x4]))
                (reg/f:DI 1594)) [1 phys.aeta1 S4 A32])) "CLDRAD.f":395 131 {*movsf_internal}
     (nil))
(insn 1673 1672 1674 132 (set (reg:SI 1596)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":395 86 {*movsi_internal}
     (nil))
(insn 1674 1673 1675 132 (set (reg:DI 433 [ _347 ])
        (sign_extend:DI (reg:SI 1596))) "CLDRAD.f":395 149 {*extendsidi2_rex64}
     (nil))
(insn 1675 1674 1676 132 (parallel [
            (set (reg:DI 434 [ _348 ])
                (mult:DI (reg:DI 433 [ _347 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 349 {*muldi3_1}
     (nil))
(insn 1676 1675 1677 132 (set (reg:SI 1597)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":395 86 {*movsi_internal}
     (nil))
(insn 1677 1676 1678 132 (set (reg:DI 435 [ _349 ])
        (sign_extend:DI (reg:SI 1597))) "CLDRAD.f":395 149 {*extendsidi2_rex64}
     (nil))
(insn 1678 1677 1679 132 (parallel [
            (set (reg:DI 436 [ _350 ])
                (plus:DI (reg:DI 434 [ _348 ])
                    (reg:DI 435 [ _349 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 222 {*adddi_1}
     (nil))
(insn 1679 1678 1680 132 (parallel [
            (set (reg:DI 437 [ _351 ])
                (plus:DI (reg:DI 436 [ _350 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 222 {*adddi_1}
     (nil))
(insn 1680 1679 1681 132 (set (reg/f:DI 1598)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":395 85 {*movdi_internal}
     (nil))
(insn 1681 1680 1682 132 (parallel [
            (set (reg:DI 1599)
                (plus:DI (reg:DI 437 [ _351 ])
                    (const_int 4647393 [0x46e9e1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 222 {*adddi_1}
     (nil))
(insn 1682 1681 1683 132 (set (reg:SF 438 [ _352 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1599)
                    (const_int 4 [0x4]))
                (reg/f:DI 1598)) [1 extra.pdsl S4 A32])) "CLDRAD.f":395 131 {*movsf_internal}
     (nil))
(insn 1683 1682 1684 132 (set (reg:SF 439 [ _353 ])
        (mult:SF (reg:SF 432 [ _346 ])
            (reg:SF 438 [ _352 ]))) "CLDRAD.f":395 838 {*fop_sf_comm}
     (nil))
(insn 1684 1683 1685 132 (set (reg/f:DI 1600)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 1685 1684 1686 132 (set (reg:SF 440 [ _354 ])
        (mem/c:SF (plus:DI (reg/f:DI 1600)
                (const_int 4 [0x4])) [1 phys.pt1+0 S4 A32])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1686 1685 1687 132 (set (reg:SI 1601)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":395 86 {*movsi_internal}
     (nil))
(insn 1687 1686 1688 132 (set (reg:DI 441 [ _355 ])
        (sign_extend:DI (reg:SI 1601))) "CLDRAD.f":395 149 {*extendsidi2_rex64}
     (nil))
(insn 1688 1687 1689 132 (parallel [
            (set (reg:DI 442 [ _356 ])
                (mult:DI (reg:DI 441 [ _355 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 349 {*muldi3_1}
     (nil))
(insn 1689 1688 1690 132 (set (reg:SI 1602)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":395 86 {*movsi_internal}
     (nil))
(insn 1690 1689 1691 132 (set (reg:DI 443 [ _357 ])
        (sign_extend:DI (reg:SI 1602))) "CLDRAD.f":395 149 {*extendsidi2_rex64}
     (nil))
(insn 1691 1690 1692 132 (parallel [
            (set (reg:DI 444 [ _358 ])
                (plus:DI (reg:DI 442 [ _356 ])
                    (reg:DI 443 [ _357 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 222 {*adddi_1}
     (nil))
(insn 1692 1691 1693 132 (parallel [
            (set (reg:DI 445 [ _359 ])
                (plus:DI (reg:DI 444 [ _358 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":395 222 {*adddi_1}
     (nil))
(insn 1693 1692 1694 132 (set (reg:SF 446 [ _360 ])
        (plus:SF (reg:SF 439 [ _353 ])
            (reg:SF 440 [ _354 ]))) "CLDRAD.f":395 838 {*fop_sf_comm}
     (nil))
(insn 1694 1693 1695 132 (set (reg/f:DI 1603)
        (symbol_ref:DI ("cldbp.4367") [flags 0x202]  <var_decl 0x7f20392d76c0 cldbp>)) "CLDRAD.f":395 85 {*movdi_internal}
     (nil))
(insn 1695 1694 1696 132 (set (mem:SF (plus:DI (mult:DI (reg:DI 445 [ _359 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1603)) [1 cldbp S4 A32])
        (reg:SF 446 [ _360 ])) "CLDRAD.f":395 131 {*movsf_internal}
     (nil))
(insn 1696 1695 1697 132 (set (reg:SI 1604)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":396 86 {*movsi_internal}
     (nil))
(insn 1697 1696 1698 132 (set (reg:DI 447 [ _361 ])
        (sign_extend:DI (reg:SI 1604))) "CLDRAD.f":396 149 {*extendsidi2_rex64}
     (nil))
(insn 1698 1697 1699 132 (parallel [
            (set (reg:DI 448 [ _362 ])
                (mult:DI (reg:DI 447 [ _361 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":396 349 {*muldi3_1}
     (nil))
(insn 1699 1698 1700 132 (set (reg:SI 1605)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":396 86 {*movsi_internal}
     (nil))
(insn 1700 1699 1701 132 (set (reg:DI 449 [ _363 ])
        (sign_extend:DI (reg:SI 1605))) "CLDRAD.f":396 149 {*extendsidi2_rex64}
     (nil))
(insn 1701 1700 1702 132 (parallel [
            (set (reg:DI 450 [ _364 ])
                (plus:DI (reg:DI 448 [ _362 ])
                    (reg:DI 449 [ _363 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":396 222 {*adddi_1}
     (nil))
(insn 1702 1701 1703 132 (parallel [
            (set (reg:DI 451 [ _365 ])
                (plus:DI (reg:DI 450 [ _364 ])
                    (const_int 1096227 [0x10ba23])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":396 222 {*adddi_1}
     (nil))
(insn 1703 1702 1704 132 (set (reg:SI 1606)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":396 86 {*movsi_internal}
     (nil))
(insn 1704 1703 1705 132 (set (reg:DI 452 [ _366 ])
        (sign_extend:DI (reg:SI 1606))) "CLDRAD.f":396 149 {*extendsidi2_rex64}
     (nil))
(insn 1705 1704 1706 132 (parallel [
            (set (reg:DI 453 [ _367 ])
                (mult:DI (reg:DI 452 [ _366 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":396 349 {*muldi3_1}
     (nil))
(insn 1706 1705 1707 132 (set (reg:SI 1607)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":396 86 {*movsi_internal}
     (nil))
(insn 1707 1706 1708 132 (set (reg:DI 454 [ _368 ])
        (sign_extend:DI (reg:SI 1607))) "CLDRAD.f":396 149 {*extendsidi2_rex64}
     (nil))
(insn 1708 1707 1709 132 (parallel [
            (set (reg:DI 455 [ _369 ])
                (plus:DI (reg:DI 453 [ _367 ])
                    (reg:DI 454 [ _368 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":396 222 {*adddi_1}
     (nil))
(insn 1709 1708 1710 132 (parallel [
            (set (reg:DI 456 [ _370 ])
                (plus:DI (reg:DI 455 [ _369 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":396 222 {*adddi_1}
     (nil))
(insn 1710 1709 1711 132 (set (reg/f:DI 1608)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":396 85 {*movdi_internal}
     (nil))
(insn 1711 1710 1712 132 (parallel [
            (set (reg:DI 1609)
                (plus:DI (reg:DI 451 [ _365 ])
                    (const_int 2311218 [0x234432])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":396 222 {*adddi_1}
     (nil))
(insn 1712 1711 1713 132 (set (reg:SF 457 [ _371 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1609)
                    (const_int 4 [0x4]))
                (reg/f:DI 1608)) [1 extra.zint S4 A32])) "CLDRAD.f":396 131 {*movsf_internal}
     (nil))
(insn 1713 1712 1714 132 (set (reg/f:DI 1610)
        (symbol_ref:DI ("cldbz.4369") [flags 0x202]  <var_decl 0x7f20392d7750 cldbz>)) "CLDRAD.f":396 85 {*movdi_internal}
     (nil))
(insn 1714 1713 4211 132 (set (mem:SF (plus:DI (mult:DI (reg:DI 456 [ _370 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1610)) [1 cldbz S4 A32])
        (reg:SF 457 [ _371 ])) "CLDRAD.f":396 131 {*movsf_internal}
     (nil))
(jump_insn 4211 1714 4212 132 (set (pc)
        (label_ref 1862)) -1
     (nil)
 -> 1862)
;;  succ:       134 [always] 

(barrier 4212 4211 1717)
;; basic block 133, loop depth 0, maybe hot
;;  prev block 132, next block 134, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       130
;;              131
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1717 4212 1718 133 83 (nil) [2 uses])
(note 1718 1717 1719 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 1719 1718 1720 133 (set (reg:SF 1611)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 cbot+0 S4 A32])) "CLDRAD.f":398 131 {*movsf_internal}
     (nil))
(insn 1720 1719 1721 133 (set (reg:SI 1612)
        (fix:SI (reg:SF 1611))) "CLDRAD.f":398 174 {fix_truncsfsi_sse}
     (nil))
(insn 1721 1720 1722 133 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
        (reg:SI 1612)) "CLDRAD.f":398 86 {*movsi_internal}
     (nil))
(insn 1722 1721 1723 133 (set (reg:SI 1613)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":399 86 {*movsi_internal}
     (nil))
(insn 1723 1722 1724 133 (set (reg:DI 458 [ _372 ])
        (sign_extend:DI (reg:SI 1613))) "CLDRAD.f":399 149 {*extendsidi2_rex64}
     (nil))
(insn 1724 1723 1725 133 (parallel [
            (set (reg:DI 459 [ _373 ])
                (plus:DI (reg:DI 458 [ _372 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 222 {*adddi_1}
     (nil))
(insn 1725 1724 1726 133 (set (reg/f:DI 1614)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":399 85 {*movdi_internal}
     (nil))
(insn 1726 1725 1727 133 (parallel [
            (set (reg:DI 1615)
                (plus:DI (reg:DI 459 [ _373 ])
                    (const_int 59 [0x3b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 222 {*adddi_1}
     (nil))
(insn 1727 1726 1728 133 (set (reg:SF 460 [ _374 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1615)
                    (const_int 4 [0x4]))
                (reg/f:DI 1614)) [1 phys.aeta1 S4 A32])) "CLDRAD.f":399 131 {*movsf_internal}
     (nil))
(insn 1728 1727 1729 133 (set (reg:SI 1616)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":399 86 {*movsi_internal}
     (nil))
(insn 1729 1728 1730 133 (set (reg:DI 461 [ _375 ])
        (sign_extend:DI (reg:SI 1616))) "CLDRAD.f":399 149 {*extendsidi2_rex64}
     (nil))
(insn 1730 1729 1731 133 (parallel [
            (set (reg:DI 462 [ _376 ])
                (mult:DI (reg:DI 461 [ _375 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 349 {*muldi3_1}
     (nil))
(insn 1731 1730 1732 133 (set (reg:SI 1617)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":399 86 {*movsi_internal}
     (nil))
(insn 1732 1731 1733 133 (set (reg:DI 463 [ _377 ])
        (sign_extend:DI (reg:SI 1617))) "CLDRAD.f":399 149 {*extendsidi2_rex64}
     (nil))
(insn 1733 1732 1734 133 (parallel [
            (set (reg:DI 464 [ _378 ])
                (plus:DI (reg:DI 462 [ _376 ])
                    (reg:DI 463 [ _377 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 222 {*adddi_1}
     (nil))
(insn 1734 1733 1735 133 (parallel [
            (set (reg:DI 465 [ _379 ])
                (plus:DI (reg:DI 464 [ _378 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 222 {*adddi_1}
     (nil))
(insn 1735 1734 1736 133 (set (reg/f:DI 1618)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":399 85 {*movdi_internal}
     (nil))
(insn 1736 1735 1737 133 (parallel [
            (set (reg:DI 1619)
                (plus:DI (reg:DI 465 [ _379 ])
                    (const_int 4647393 [0x46e9e1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 222 {*adddi_1}
     (nil))
(insn 1737 1736 1738 133 (set (reg:SF 466 [ _380 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1619)
                    (const_int 4 [0x4]))
                (reg/f:DI 1618)) [1 extra.pdsl S4 A32])) "CLDRAD.f":399 131 {*movsf_internal}
     (nil))
(insn 1738 1737 1739 133 (set (reg:SF 467 [ _381 ])
        (mult:SF (reg:SF 460 [ _374 ])
            (reg:SF 466 [ _380 ]))) "CLDRAD.f":399 838 {*fop_sf_comm}
     (nil))
(insn 1739 1738 1740 133 (set (reg/f:DI 1620)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 1740 1739 1741 133 (set (reg:SF 468 [ _382 ])
        (mem/c:SF (plus:DI (reg/f:DI 1620)
                (const_int 4 [0x4])) [1 phys.pt1+0 S4 A32])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 1741 1740 1742 133 (set (reg:SI 1621)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":399 86 {*movsi_internal}
     (nil))
(insn 1742 1741 1743 133 (set (reg:DI 469 [ _383 ])
        (sign_extend:DI (reg:SI 1621))) "CLDRAD.f":399 149 {*extendsidi2_rex64}
     (nil))
(insn 1743 1742 1744 133 (parallel [
            (set (reg:DI 470 [ _384 ])
                (mult:DI (reg:DI 469 [ _383 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 349 {*muldi3_1}
     (nil))
(insn 1744 1743 1745 133 (set (reg:SI 1622)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":399 86 {*movsi_internal}
     (nil))
(insn 1745 1744 1746 133 (set (reg:DI 471 [ _385 ])
        (sign_extend:DI (reg:SI 1622))) "CLDRAD.f":399 149 {*extendsidi2_rex64}
     (nil))
(insn 1746 1745 1747 133 (parallel [
            (set (reg:DI 472 [ _386 ])
                (plus:DI (reg:DI 470 [ _384 ])
                    (reg:DI 471 [ _385 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 222 {*adddi_1}
     (nil))
(insn 1747 1746 1748 133 (parallel [
            (set (reg:DI 473 [ _387 ])
                (plus:DI (reg:DI 472 [ _386 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":399 222 {*adddi_1}
     (nil))
(insn 1748 1747 1749 133 (set (reg:SF 474 [ _388 ])
        (plus:SF (reg:SF 467 [ _381 ])
            (reg:SF 468 [ _382 ]))) "CLDRAD.f":399 838 {*fop_sf_comm}
     (nil))
(insn 1749 1748 1750 133 (set (reg/f:DI 1623)
        (symbol_ref:DI ("cldbp.4367") [flags 0x202]  <var_decl 0x7f20392d76c0 cldbp>)) "CLDRAD.f":399 85 {*movdi_internal}
     (nil))
(insn 1750 1749 1751 133 (set (mem:SF (plus:DI (mult:DI (reg:DI 473 [ _387 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1623)) [1 cldbp S4 A32])
        (reg:SF 474 [ _388 ])) "CLDRAD.f":399 131 {*movsf_internal}
     (nil))
(insn 1751 1750 1752 133 (set (reg:SI 1624)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1752 1751 1753 133 (parallel [
            (set (reg:SI 475 [ _389 ])
                (plus:SI (reg:SI 1624)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 1753 1752 1754 133 (set (reg:DI 476 [ _390 ])
        (sign_extend:DI (reg:SI 475 [ _389 ]))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1754 1753 1755 133 (parallel [
            (set (reg:DI 477 [ _391 ])
                (mult:DI (reg:DI 476 [ _390 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1755 1754 1756 133 (set (reg:SI 1625)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1756 1755 1757 133 (set (reg:DI 478 [ _392 ])
        (sign_extend:DI (reg:SI 1625))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1757 1756 1758 133 (parallel [
            (set (reg:DI 479 [ _393 ])
                (mult:DI (reg:DI 478 [ _392 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1758 1757 1759 133 (parallel [
            (set (reg:DI 480 [ _394 ])
                (plus:DI (reg:DI 477 [ _391 ])
                    (reg:DI 479 [ _393 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1759 1758 1760 133 (set (reg:SI 1626)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1760 1759 1761 133 (set (reg:DI 481 [ _395 ])
        (sign_extend:DI (reg:SI 1626))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1761 1760 1762 133 (parallel [
            (set (reg:DI 482 [ _396 ])
                (plus:DI (reg:DI 480 [ _394 ])
                    (reg:DI 481 [ _395 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1762 1761 1763 133 (parallel [
            (set (reg:DI 483 [ _397 ])
                (plus:DI (reg:DI 482 [ _396 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1763 1762 1764 133 (set (reg/f:DI 1627)
        (symbol_ref:DI ("masks_") [flags 0x202]  <var_decl 0x7f20392c13f0 masks>)) "CLDRAD.f":403 85 {*movdi_internal}
     (nil))
(insn 1764 1763 1765 133 (parallel [
            (set (reg:DI 1628)
                (plus:DI (reg:DI 483 [ _397 ])
                    (const_int 148155 [0x242bb])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1765 1764 1766 133 (set (reg:SF 484 [ _398 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1628)
                    (const_int 4 [0x4]))
                (reg/f:DI 1627)) [1 masks.htm S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1766 1765 1767 133 (set (reg:SI 1629)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1767 1766 1768 133 (parallel [
            (set (reg:SI 485 [ _399 ])
                (plus:SI (reg:SI 1629)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 1768 1767 1769 133 (set (reg:DI 486 [ _400 ])
        (sign_extend:DI (reg:SI 485 [ _399 ]))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1769 1768 1770 133 (parallel [
            (set (reg:DI 487 [ _401 ])
                (mult:DI (reg:DI 486 [ _400 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1770 1769 1771 133 (set (reg:SI 1630)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1771 1770 1772 133 (set (reg:DI 488 [ _402 ])
        (sign_extend:DI (reg:SI 1630))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1772 1771 1773 133 (parallel [
            (set (reg:DI 489 [ _403 ])
                (mult:DI (reg:DI 488 [ _402 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1773 1772 1774 133 (parallel [
            (set (reg:DI 490 [ _404 ])
                (plus:DI (reg:DI 487 [ _401 ])
                    (reg:DI 489 [ _403 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1774 1773 1775 133 (set (reg:SI 1631)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1775 1774 1776 133 (set (reg:DI 491 [ _405 ])
        (sign_extend:DI (reg:SI 1631))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1776 1775 1777 133 (parallel [
            (set (reg:DI 492 [ _406 ])
                (plus:DI (reg:DI 490 [ _404 ])
                    (reg:DI 491 [ _405 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1777 1776 1778 133 (parallel [
            (set (reg:DI 493 [ _407 ])
                (plus:DI (reg:DI 492 [ _406 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1778 1777 1779 133 (set (reg/f:DI 1632)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":403 85 {*movdi_internal}
     (nil))
(insn 1779 1778 1780 133 (parallel [
            (set (reg:DI 1633)
                (plus:DI (reg:DI 493 [ _407 ])
                    (const_int 2340849 [0x23b7f1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1780 1779 1781 133 (set (reg:SF 494 [ _408 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1633)
                    (const_int 4 [0x4]))
                (reg/f:DI 1632)) [1 vrbls.t S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1781 1780 1782 133 (set (reg:SF 495 [ _409 ])
        (mult:SF (reg:SF 484 [ _398 ])
            (reg:SF 494 [ _408 ]))) "CLDRAD.f":403 838 {*fop_sf_comm}
     (nil))
(insn 1782 1781 1783 133 (set (reg:SI 1634)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1783 1782 1784 133 (parallel [
            (set (reg:SI 496 [ _410 ])
                (plus:SI (reg:SI 1634)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 1784 1783 1785 133 (set (reg:DI 497 [ _411 ])
        (sign_extend:DI (reg:SI 496 [ _410 ]))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1785 1784 1786 133 (parallel [
            (set (reg:DI 498 [ _412 ])
                (mult:DI (reg:DI 497 [ _411 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1786 1785 1787 133 (set (reg:SI 1635)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1787 1786 1788 133 (set (reg:DI 499 [ _413 ])
        (sign_extend:DI (reg:SI 1635))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1788 1787 1789 133 (parallel [
            (set (reg:DI 500 [ _414 ])
                (mult:DI (reg:DI 499 [ _413 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1789 1788 1790 133 (parallel [
            (set (reg:DI 501 [ _415 ])
                (plus:DI (reg:DI 498 [ _412 ])
                    (reg:DI 500 [ _414 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1790 1789 1791 133 (set (reg:SI 1636)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1791 1790 1792 133 (set (reg:DI 502 [ _416 ])
        (sign_extend:DI (reg:SI 1636))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1792 1791 1793 133 (parallel [
            (set (reg:DI 503 [ _417 ])
                (plus:DI (reg:DI 501 [ _415 ])
                    (reg:DI 502 [ _416 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1793 1792 1794 133 (parallel [
            (set (reg:DI 504 [ _418 ])
                (plus:DI (reg:DI 503 [ _417 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1794 1793 1795 133 (set (reg/f:DI 1637)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":403 85 {*movdi_internal}
     (nil))
(insn 1795 1794 1796 133 (parallel [
            (set (reg:DI 1638)
                (plus:DI (reg:DI 504 [ _418 ])
                    (const_int 3466827 [0x34e64b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1796 1795 1797 133 (set (reg:SF 505 [ _419 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1638)
                    (const_int 4 [0x4]))
                (reg/f:DI 1637)) [1 vrbls.q S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1797 1796 1798 133 (set (reg:SF 1639)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC19") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 6.07999980449676513671875e-1 [0x0.9ba5e3p+0])
        (nil)))
(insn 1798 1797 1799 133 (set (reg:SF 506 [ _420 ])
        (mult:SF (reg:SF 505 [ _419 ])
            (reg:SF 1639))) "CLDRAD.f":403 838 {*fop_sf_comm}
     (nil))
(insn 1799 1798 1800 133 (set (reg:SF 1640)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 1800 1799 1801 133 (set (reg:SF 507 [ _421 ])
        (plus:SF (reg:SF 506 [ _420 ])
            (reg:SF 1640))) "CLDRAD.f":403 838 {*fop_sf_comm}
     (nil))
(insn 1801 1800 1802 133 (set (reg:SF 508 [ _422 ])
        (reg:SF 507 [ _421 ])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1802 1801 1803 133 (set (reg:SF 509 [ _423 ])
        (mult:SF (reg:SF 495 [ _409 ])
            (reg:SF 508 [ _422 ]))) "CLDRAD.f":403 838 {*fop_sf_comm}
     (nil))
(insn 1803 1802 1804 133 (set (reg:SF 1641)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC21") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.92897968292236328125e+1 [0x0.ea5181p+5])
        (nil)))
(insn 1804 1803 1805 133 (set (reg:SF 510 [ _424 ])
        (mult:SF (reg:SF 509 [ _423 ])
            (reg:SF 1641))) "CLDRAD.f":403 838 {*fop_sf_comm}
     (nil))
(insn 1805 1804 1806 133 (set (reg:SI 1642)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1806 1805 1807 133 (parallel [
            (set (reg:SI 511 [ _425 ])
                (plus:SI (reg:SI 1642)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 1807 1806 1808 133 (set (reg:DI 512 [ _426 ])
        (sign_extend:DI (reg:SI 511 [ _425 ]))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1808 1807 1809 133 (parallel [
            (set (reg:DI 513 [ _427 ])
                (mult:DI (reg:DI 512 [ _426 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1809 1808 1810 133 (set (reg:SI 1643)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1810 1809 1811 133 (set (reg:DI 514 [ _428 ])
        (sign_extend:DI (reg:SI 1643))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1811 1810 1812 133 (parallel [
            (set (reg:DI 515 [ _429 ])
                (mult:DI (reg:DI 514 [ _428 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1812 1811 1813 133 (parallel [
            (set (reg:DI 516 [ _430 ])
                (plus:DI (reg:DI 513 [ _427 ])
                    (reg:DI 515 [ _429 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1813 1812 1814 133 (set (reg:SI 1644)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1814 1813 1815 133 (set (reg:DI 517 [ _431 ])
        (sign_extend:DI (reg:SI 1644))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1815 1814 1816 133 (parallel [
            (set (reg:DI 518 [ _432 ])
                (plus:DI (reg:DI 516 [ _430 ])
                    (reg:DI 517 [ _431 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1816 1815 1817 133 (parallel [
            (set (reg:DI 519 [ _433 ])
                (plus:DI (reg:DI 518 [ _432 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1817 1816 1818 133 (set (reg/f:DI 1645)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":403 85 {*movdi_internal}
     (nil))
(insn 1818 1817 1819 133 (set (reg:SF 520 [ _434 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 519 [ _433 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1645)) [1 extra.pint S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1819 1818 1820 133 (set (reg:SF 21 xmm0)
        (reg:SF 520 [ _434 ])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(call_insn/u 1820 1819 1821 133 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("logf") [flags 0x41]  <function_decl 0x7f2039116900 __builtin_logf>) [0 __builtin_logf S1 A8])
            (const_int 0 [0]))) "CLDRAD.f":403 700 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 1821 1820 1822 133 (set (reg:SF 521 [ _435 ])
        (reg:SF 21 xmm0)) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1822 1821 1823 133 (set (reg:SI 1646)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1823 1822 1824 133 (set (reg:DI 522 [ _436 ])
        (sign_extend:DI (reg:SI 1646))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1824 1823 1825 133 (parallel [
            (set (reg:DI 523 [ _437 ])
                (mult:DI (reg:DI 522 [ _436 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1825 1824 1826 133 (set (reg:SI 1647)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1826 1825 1827 133 (set (reg:DI 524 [ _438 ])
        (sign_extend:DI (reg:SI 1647))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1827 1826 1828 133 (parallel [
            (set (reg:DI 525 [ _439 ])
                (plus:DI (reg:DI 523 [ _437 ])
                    (reg:DI 524 [ _438 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1828 1827 1829 133 (parallel [
            (set (reg:DI 526 [ _440 ])
                (plus:DI (reg:DI 525 [ _439 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1829 1828 1830 133 (set (reg/f:DI 1648)
        (symbol_ref:DI ("cldbp.4367") [flags 0x202]  <var_decl 0x7f20392d76c0 cldbp>)) "CLDRAD.f":403 85 {*movdi_internal}
     (nil))
(insn 1830 1829 1831 133 (set (reg:SF 527 [ _441 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 526 [ _440 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1648)) [1 cldbp S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1831 1830 1832 133 (set (reg:SF 21 xmm0)
        (reg:SF 527 [ _441 ])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(call_insn/u 1832 1831 1833 133 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("logf") [flags 0x41]  <function_decl 0x7f2039116900 __builtin_logf>) [0 __builtin_logf S1 A8])
            (const_int 0 [0]))) "CLDRAD.f":403 700 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 1833 1832 1834 133 (set (reg:SF 528 [ _442 ])
        (reg:SF 21 xmm0)) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1834 1833 1835 133 (set (reg:SF 529 [ _443 ])
        (minus:SF (reg:SF 521 [ _435 ])
            (reg:SF 528 [ _442 ]))) "CLDRAD.f":403 841 {*fop_sf_1}
     (nil))
(insn 1835 1834 1836 133 (set (reg:SF 530 [ _444 ])
        (reg:SF 529 [ _443 ])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1836 1835 1837 133 (set (reg:SF 531 [ _445 ])
        (mult:SF (reg:SF 510 [ _424 ])
            (reg:SF 530 [ _444 ]))) "CLDRAD.f":403 838 {*fop_sf_comm}
     (nil))
(insn 1837 1836 1838 133 (set (reg:SI 1649)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1838 1837 1839 133 (parallel [
            (set (reg:SI 532 [ _446 ])
                (plus:SI (reg:SI 1649)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 1839 1838 1840 133 (set (reg:DI 533 [ _447 ])
        (sign_extend:DI (reg:SI 532 [ _446 ]))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1840 1839 1841 133 (parallel [
            (set (reg:DI 534 [ _448 ])
                (mult:DI (reg:DI 533 [ _447 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1841 1840 1842 133 (set (reg:SI 1650)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1842 1841 1843 133 (set (reg:DI 535 [ _449 ])
        (sign_extend:DI (reg:SI 1650))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1843 1842 1844 133 (parallel [
            (set (reg:DI 536 [ _450 ])
                (mult:DI (reg:DI 535 [ _449 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1844 1843 1845 133 (parallel [
            (set (reg:DI 537 [ _451 ])
                (plus:DI (reg:DI 534 [ _448 ])
                    (reg:DI 536 [ _450 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1845 1844 1846 133 (set (reg:SI 1651)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1846 1845 1847 133 (set (reg:DI 538 [ _452 ])
        (sign_extend:DI (reg:SI 1651))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1847 1846 1848 133 (parallel [
            (set (reg:DI 539 [ _453 ])
                (plus:DI (reg:DI 537 [ _451 ])
                    (reg:DI 538 [ _452 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1848 1847 1849 133 (parallel [
            (set (reg:DI 540 [ _454 ])
                (plus:DI (reg:DI 539 [ _453 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1849 1848 1850 133 (set (reg/f:DI 1652)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":403 85 {*movdi_internal}
     (nil))
(insn 1850 1849 1851 133 (parallel [
            (set (reg:DI 1653)
                (plus:DI (reg:DI 540 [ _454 ])
                    (const_int 2311218 [0x234432])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1851 1850 1852 133 (set (reg:SF 541 [ _455 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1653)
                    (const_int 4 [0x4]))
                (reg/f:DI 1652)) [1 extra.zint S4 A32])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
(insn 1852 1851 1853 133 (set (reg:SI 1654)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1853 1852 1854 133 (set (reg:DI 542 [ _456 ])
        (sign_extend:DI (reg:SI 1654))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1854 1853 1855 133 (parallel [
            (set (reg:DI 543 [ _457 ])
                (mult:DI (reg:DI 542 [ _456 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 349 {*muldi3_1}
     (nil))
(insn 1855 1854 1856 133 (set (reg:SI 1655)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":403 86 {*movsi_internal}
     (nil))
(insn 1856 1855 1857 133 (set (reg:DI 544 [ _458 ])
        (sign_extend:DI (reg:SI 1655))) "CLDRAD.f":403 149 {*extendsidi2_rex64}
     (nil))
(insn 1857 1856 1858 133 (parallel [
            (set (reg:DI 545 [ _459 ])
                (plus:DI (reg:DI 543 [ _457 ])
                    (reg:DI 544 [ _458 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1858 1857 1859 133 (parallel [
            (set (reg:DI 546 [ _460 ])
                (plus:DI (reg:DI 545 [ _459 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":403 222 {*adddi_1}
     (nil))
(insn 1859 1858 1860 133 (set (reg:SF 547 [ _461 ])
        (plus:SF (reg:SF 531 [ _445 ])
            (reg:SF 541 [ _455 ]))) "CLDRAD.f":403 838 {*fop_sf_comm}
     (nil))
(insn 1860 1859 1861 133 (set (reg/f:DI 1656)
        (symbol_ref:DI ("cldbz.4369") [flags 0x202]  <var_decl 0x7f20392d7750 cldbz>)) "CLDRAD.f":403 85 {*movdi_internal}
     (nil))
(insn 1861 1860 1862 133 (set (mem:SF (plus:DI (mult:DI (reg:DI 546 [ _460 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1656)) [1 cldbz S4 A32])
        (reg:SF 547 [ _461 ])) "CLDRAD.f":403 131 {*movsf_internal}
     (nil))
;;  succ:       134 (FALLTHRU)

;; basic block 134, loop depth 0, maybe hot
;;  prev block 133, next block 327, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       133 (FALLTHRU)
;;              129 [always] 
;;              132 [always] 
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1862 1861 1863 134 82 (nil) [2 uses])
(note 1863 1862 1864 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 1864 1863 4213 134 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":371 221 {*addsi_1}
     (nil))
(jump_insn 4213 1864 4214 134 (set (pc)
        (label_ref 1865)) "CLDRAD.f":371 -1
     (nil)
 -> 1865)
;;  succ:       118 [always] 

(barrier 4214 4213 4364)
;; basic block 327, loop depth 0, maybe hot
;;  prev block 134, next block 135, flags: (NEW, RTL, MODIFIED)
;;  pred:       118
;; bb 327 artificial_defs: { }
;; bb 327 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4364 4214 4363 327 249 (nil) [1 uses])
(note 4363 4364 4365 327 [bb 327] NOTE_INSN_BASIC_BLOCK)
(insn 4365 4363 1868 327 (const_int 0 [0]) "CLDRAD.f":391 -1
     (nil))
;;  succ:       135 [always]  (FALLTHRU)

;; basic block 135, loop depth 0, maybe hot
;;  prev block 327, next block 326, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       327 [always]  (FALLTHRU)
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1868 4365 1869 135 73 (nil) [0 uses])
(note 1869 1868 1870 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 1870 1869 4215 135 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":370 221 {*addsi_1}
     (nil))
(jump_insn 4215 1870 4216 135 (set (pc)
        (label_ref 1871)) "CLDRAD.f":370 -1
     (nil)
 -> 1871)
;;  succ:       116 [always] 

(barrier 4216 4215 4361)
;; basic block 326, loop depth 0, maybe hot
;;  prev block 135, next block 136, flags: (NEW, RTL, MODIFIED)
;;  pred:       116
;; bb 326 artificial_defs: { }
;; bb 326 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4361 4216 4360 326 248 (nil) [1 uses])
(note 4360 4361 4362 326 [bb 326] NOTE_INSN_BASIC_BLOCK)
(insn 4362 4360 1874 326 (const_int 0 [0]) "CLDRAD.f":371 -1
     (nil))
;;  succ:       136 [always]  (FALLTHRU)

;; basic block 136, loop depth 0, maybe hot
;;  prev block 326, next block 137, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       326 [always]  (FALLTHRU)
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1874 4362 1875 136 72 (nil) [0 uses])
(note 1875 1874 1876 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 1876 1875 1877 136 (set (reg:SI 548 [ _462 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 604 [0x25c]))) [2 rqstfld.iget+588 S4 A32])) "CLDRAD.f":408 86 {*movsi_internal}
     (nil))
(insn 1877 1876 1878 136 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 548 [ _462 ])
            (const_int 0 [0]))) "CLDRAD.f":408 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1878 1877 1879 136 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1923)
            (pc))) "CLDRAD.f":408 682 {*jcc}
     (nil)
 -> 1923)
;;  succ:       137 (FALLTHRU)
;;              138

;; basic block 137, loop depth 0, maybe hot
;;  prev block 136, next block 138, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       136 (FALLTHRU)
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1879 1878 1880 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 1880 1879 1881 137 (set (reg:DI 1657)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1881 1880 1882 137 (set (reg:DI 1658)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1882 1881 1883 137 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":409 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 1883 1882 1884 137 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":409 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 1884 1883 1885 137 (set (reg:DI 38 r9)
        (reg:DI 1657)) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1885 1884 1886 137 (set (reg:DI 37 r8)
        (reg:DI 1658)) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1886 1885 1887 137 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1887 1886 1888 137 (set (reg:DI 1 dx)
        (symbol_ref:DI ("cldbp.4367") [flags 0x202]  <var_decl 0x7f20392d76c0 cldbp>)) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1888 1887 1889 137 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1889 1888 1890 137 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f2038fb4870 *.LC22>)) "CLDRAD.f":409 85 {*movdi_internal}
     (nil))
(insn 1890 1889 1891 137 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":409 88 {*movqi_internal}
     (nil))
(call_insn 1891 1890 1892 137 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":409 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 1892 1891 1893 137 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":409 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 1893 1892 1894 137 (set (reg/f:DI 1659)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":410 85 {*movdi_internal}
     (nil))
(insn 1894 1893 1895 137 (set (reg:DI 1660)
        (const_int 0 [0])) "CLDRAD.f":410 85 {*movdi_internal}
     (nil))
(insn 1895 1894 1896 137 (set (reg:DI 1661)
        (const_int 12 [0xc])) "CLDRAD.f":410 85 {*movdi_internal}
     (nil))
(insn 1896 1895 1897 137 (parallel [
            (set (reg:DI 1661)
                (const_int 0 [0]))
            (set (reg/f:DI 1659)
                (plus:DI (ashift:DI (reg:DI 1661)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1659)))
            (set (mem/c:BLK (reg/f:DI 1659) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1660))
            (use (reg:DI 1661))
        ]) "CLDRAD.f":410 984 {*rep_stosdi_rex64}
     (nil))
(insn 1897 1896 1898 137 (set (mem/c:SI (reg/f:DI 1659) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1660) 0)) "CLDRAD.f":410 86 {*movsi_internal}
     (nil))
(insn 1898 1897 1899 137 (parallel [
            (set (reg/f:DI 1659)
                (plus:DI (reg/f:DI 1659)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":410 222 {*adddi_1}
     (nil))
(insn 1899 1898 1900 137 (set (reg:SI 549 [ _463 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 604 [0x25c]))) [2 rqstfld.iget+588 S4 A32])) "CLDRAD.f":412 86 {*movsi_internal}
     (nil))
(insn 1900 1899 1901 137 (set (reg:DI 550 [ _464 ])
        (sign_extend:DI (reg:SI 549 [ _463 ]))) "CLDRAD.f":412 149 {*extendsidi2_rex64}
     (nil))
(insn 1901 1900 1902 137 (parallel [
            (set (reg:DI 551 [ _465 ])
                (plus:DI (reg:DI 550 [ _464 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":412 222 {*adddi_1}
     (nil))
(insn 1902 1901 1903 137 (set (reg:DI 1662)
        (reg:DI 551 [ _465 ])) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1903 1902 1904 137 (parallel [
            (set (reg:DI 1663)
                (ashift:DI (reg:DI 1662)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":412 551 {*ashldi3_1}
     (nil))
(insn 1904 1903 1905 137 (set (reg:DI 1662)
        (reg:DI 1663)) "CLDRAD.f":412 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 551 [ _465 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 1905 1904 1906 137 (parallel [
            (set (reg:DI 1662)
                (minus:DI (reg:DI 1662)
                    (reg:DI 551 [ _465 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":412 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 551 [ _465 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 1906 1905 1907 137 (parallel [
            (set (reg:DI 1664)
                (ashift:DI (reg:DI 1662)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":412 551 {*ashldi3_1}
     (nil))
(insn 1907 1906 1908 137 (set (reg:DI 1662)
        (reg:DI 1664)) "CLDRAD.f":412 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 551 [ _465 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 1908 1907 1909 137 (set (reg:DI 552 [ _466 ])
        (reg:DI 1662)) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1909 1908 1910 137 (parallel [
            (set (reg:DI 1665)
                (plus:DI (reg:DI 552 [ _466 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":412 222 {*adddi_1}
     (nil))
(insn 1910 1909 1911 137 (parallel [
            (set (reg:DI 1666)
                (ashift:DI (reg:DI 1665)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":412 551 {*ashldi3_1}
     (nil))
(insn 1911 1910 1912 137 (parallel [
            (set (reg/f:DI 553 [ _467 ])
                (plus:DI (reg:DI 1666)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":412 222 {*adddi_1}
     (nil))
(insn 1912 1911 1913 137 (set (reg:DI 1667)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1913 1912 1914 137 (set (reg:DI 1668)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1914 1913 1915 137 (set (reg:DI 1669)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1915 1914 1916 137 (set (reg:DI 38 r9)
        (reg:DI 1667)) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1916 1915 1917 137 (set (reg:DI 37 r8)
        (reg:DI 1668)) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1917 1916 1918 137 (set (reg:DI 2 cx)
        (reg:DI 1669)) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1918 1917 1919 137 (set (reg:DI 1 dx)
        (reg/f:DI 553 [ _467 ])) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1919 1918 1920 137 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 604 [0x25c])))) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1920 1919 1921 137 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":412 85 {*movdi_internal}
     (nil))
(insn 1921 1920 1922 137 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":412 88 {*movqi_internal}
     (nil))
(call_insn 1922 1921 1923 137 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":412 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       138 (FALLTHRU)

;; basic block 138, loop depth 0, maybe hot
;;  prev block 137, next block 139, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       136
;;              137 (FALLTHRU)
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1923 1922 1924 138 87 (nil) [1 uses])
(note 1924 1923 1925 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(insn 1925 1924 1926 138 (set (reg:SI 554 [ _468 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 724 [0x2d4]))) [2 rqstfld.iget+708 S4 A32])) "CLDRAD.f":416 86 {*movsi_internal}
     (nil))
(insn 1926 1925 1927 138 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 554 [ _468 ])
            (const_int 0 [0]))) "CLDRAD.f":416 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1927 1926 1928 138 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1972)
            (pc))) "CLDRAD.f":416 682 {*jcc}
     (nil)
 -> 1972)
;;  succ:       139 (FALLTHRU)
;;              140

;; basic block 139, loop depth 0, maybe hot
;;  prev block 138, next block 140, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       138 (FALLTHRU)
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1928 1927 1929 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(insn 1929 1928 1930 139 (set (reg:DI 1670)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1930 1929 1931 139 (set (reg:DI 1671)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1931 1930 1932 139 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":417 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 1932 1931 1933 139 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":417 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 1933 1932 1934 139 (set (reg:DI 38 r9)
        (reg:DI 1670)) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1934 1933 1935 139 (set (reg:DI 37 r8)
        (reg:DI 1671)) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1935 1934 1936 139 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1936 1935 1937 139 (set (reg:DI 1 dx)
        (symbol_ref:DI ("cldbz.4369") [flags 0x202]  <var_decl 0x7f20392d7750 cldbz>)) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1937 1936 1938 139 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1938 1937 1939 139 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f2038fb4870 *.LC22>)) "CLDRAD.f":417 85 {*movdi_internal}
     (nil))
(insn 1939 1938 1940 139 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":417 88 {*movqi_internal}
     (nil))
(call_insn 1940 1939 1941 139 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":417 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 1941 1940 1942 139 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":417 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 1942 1941 1943 139 (set (reg/f:DI 1672)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":418 85 {*movdi_internal}
     (nil))
(insn 1943 1942 1944 139 (set (reg:DI 1673)
        (const_int 0 [0])) "CLDRAD.f":418 85 {*movdi_internal}
     (nil))
(insn 1944 1943 1945 139 (set (reg:DI 1674)
        (const_int 12 [0xc])) "CLDRAD.f":418 85 {*movdi_internal}
     (nil))
(insn 1945 1944 1946 139 (parallel [
            (set (reg:DI 1674)
                (const_int 0 [0]))
            (set (reg/f:DI 1672)
                (plus:DI (ashift:DI (reg:DI 1674)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1672)))
            (set (mem/c:BLK (reg/f:DI 1672) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1673))
            (use (reg:DI 1674))
        ]) "CLDRAD.f":418 984 {*rep_stosdi_rex64}
     (nil))
(insn 1946 1945 1947 139 (set (mem/c:SI (reg/f:DI 1672) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1673) 0)) "CLDRAD.f":418 86 {*movsi_internal}
     (nil))
(insn 1947 1946 1948 139 (parallel [
            (set (reg/f:DI 1672)
                (plus:DI (reg/f:DI 1672)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":418 222 {*adddi_1}
     (nil))
(insn 1948 1947 1949 139 (set (reg:SI 555 [ _469 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 724 [0x2d4]))) [2 rqstfld.iget+708 S4 A32])) "CLDRAD.f":420 86 {*movsi_internal}
     (nil))
(insn 1949 1948 1950 139 (set (reg:DI 556 [ _470 ])
        (sign_extend:DI (reg:SI 555 [ _469 ]))) "CLDRAD.f":420 149 {*extendsidi2_rex64}
     (nil))
(insn 1950 1949 1951 139 (parallel [
            (set (reg:DI 557 [ _471 ])
                (plus:DI (reg:DI 556 [ _470 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":420 222 {*adddi_1}
     (nil))
(insn 1951 1950 1952 139 (set (reg:DI 1675)
        (reg:DI 557 [ _471 ])) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1952 1951 1953 139 (parallel [
            (set (reg:DI 1676)
                (ashift:DI (reg:DI 1675)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":420 551 {*ashldi3_1}
     (nil))
(insn 1953 1952 1954 139 (set (reg:DI 1675)
        (reg:DI 1676)) "CLDRAD.f":420 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 557 [ _471 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 1954 1953 1955 139 (parallel [
            (set (reg:DI 1675)
                (minus:DI (reg:DI 1675)
                    (reg:DI 557 [ _471 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":420 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 557 [ _471 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 1955 1954 1956 139 (parallel [
            (set (reg:DI 1677)
                (ashift:DI (reg:DI 1675)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":420 551 {*ashldi3_1}
     (nil))
(insn 1956 1955 1957 139 (set (reg:DI 1675)
        (reg:DI 1677)) "CLDRAD.f":420 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 557 [ _471 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 1957 1956 1958 139 (set (reg:DI 558 [ _472 ])
        (reg:DI 1675)) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1958 1957 1959 139 (parallel [
            (set (reg:DI 1678)
                (plus:DI (reg:DI 558 [ _472 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":420 222 {*adddi_1}
     (nil))
(insn 1959 1958 1960 139 (parallel [
            (set (reg:DI 1679)
                (ashift:DI (reg:DI 1678)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":420 551 {*ashldi3_1}
     (nil))
(insn 1960 1959 1961 139 (parallel [
            (set (reg/f:DI 559 [ _473 ])
                (plus:DI (reg:DI 1679)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":420 222 {*adddi_1}
     (nil))
(insn 1961 1960 1962 139 (set (reg:DI 1680)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1962 1961 1963 139 (set (reg:DI 1681)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1963 1962 1964 139 (set (reg:DI 1682)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1964 1963 1965 139 (set (reg:DI 38 r9)
        (reg:DI 1680)) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1965 1964 1966 139 (set (reg:DI 37 r8)
        (reg:DI 1681)) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1966 1965 1967 139 (set (reg:DI 2 cx)
        (reg:DI 1682)) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1967 1966 1968 139 (set (reg:DI 1 dx)
        (reg/f:DI 559 [ _473 ])) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1968 1967 1969 139 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 724 [0x2d4])))) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1969 1968 1970 139 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":420 85 {*movdi_internal}
     (nil))
(insn 1970 1969 1971 139 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":420 88 {*movqi_internal}
     (nil))
(call_insn 1971 1970 1972 139 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":420 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       140 (FALLTHRU)

;; basic block 140, loop depth 0, maybe hot
;;  prev block 139, next block 141, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       108
;;              138
;;              139 (FALLTHRU)
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1972 1971 1973 140 67 (nil) [2 uses])
(note 1973 1972 1974 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 1974 1973 1975 140 (set (reg:SI 560 [ _474 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 608 [0x260]))) [2 rqstfld.iget+592 S4 A128])) "CLDRAD.f":425 86 {*movsi_internal}
     (nil))
(insn 1975 1974 1976 140 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 560 [ _474 ])
            (const_int 0 [0]))) "CLDRAD.f":425 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1976 1975 1977 140 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1985)
            (pc))) "CLDRAD.f":425 682 {*jcc}
     (nil)
 -> 1985)
;;  succ:       143
;;              141 (FALLTHRU)

;; basic block 141, loop depth 0, maybe hot
;;  prev block 140, next block 142, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       140 (FALLTHRU)
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1977 1976 1978 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 1978 1977 1979 141 (set (reg:SI 561 [ _475 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 728 [0x2d8]))) [2 rqstfld.iget+712 S4 A64])) "CLDRAD.f":425 86 {*movsi_internal}
     (nil))
(insn 1979 1978 1980 141 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 561 [ _475 ])
            (const_int 0 [0]))) "CLDRAD.f":425 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1980 1979 1981 141 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1985)
            (pc))) "CLDRAD.f":425 682 {*jcc}
     (nil)
 -> 1985)
;;  succ:       143
;;              142 (FALLTHRU)

;; basic block 142, loop depth 0, maybe hot
;;  prev block 141, next block 143, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       141 (FALLTHRU)
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1981 1980 1982 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 1982 1981 1983 142 (set (reg:SI 562 [ _476 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 684 [0x2ac]))) [2 rqstfld.iget+668 S4 A32])) "CLDRAD.f":425 86 {*movsi_internal}
     (nil))
(insn 1983 1982 1984 142 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 562 [ _476 ])
            (const_int 0 [0]))) "CLDRAD.f":425 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1984 1983 1985 142 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 2618)
            (pc))) "CLDRAD.f":425 682 {*jcc}
     (nil)
 -> 2618)
;;  succ:       143 (FALLTHRU)
;;              176

;; basic block 143, loop depth 0, maybe hot
;;  prev block 142, next block 144, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       140
;;              141
;;              142 (FALLTHRU)
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 1985 1984 1986 143 88 (nil) [2 uses])
(note 1986 1985 1987 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 1987 1986 1988 143 (set (reg:SF 1683)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":427 131 {*movsf_internal}
     (nil))
(insn 1988 1987 1989 143 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [1 climit+0 S4 A32])
        (reg:SF 1683)) "CLDRAD.f":427 131 {*movsf_internal}
     (nil))
(insn 1989 1988 1990 143 (set (reg:SI 1149 [ _1383 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":428 86 {*movsi_internal}
     (nil))
(insn 1990 1989 1991 143 (set (reg:SI 1150 [ _1384 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":428 86 {*movsi_internal}
     (nil))
(insn 1991 1990 2023 143 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1149 [ _1383 ])) "CLDRAD.f":428 86 {*movsi_internal}
     (nil))
;;  succ:       144 (FALLTHRU)

;; basic block 144, loop depth 0, maybe hot
;;  prev block 143, next block 145, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       143 (FALLTHRU)
;;              148 [always] 
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2023 1991 1992 144 93 (nil) [1 uses])
(note 1992 2023 1993 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(insn 1993 1992 1994 144 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1150 [ _1384 ]))) "CLDRAD.f":428 11 {*cmpsi_1}
     (nil))
(insn 1994 1993 1995 144 (set (reg:QI 1684)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":428 678 {*setcc_qi}
     (nil))
(insn 1995 1994 1996 144 (set (reg:SI 1151 [ _1386 ])
        (zero_extend:SI (reg:QI 1684))) "CLDRAD.f":428 140 {*zero_extendqisi2}
     (nil))
(insn 1996 1995 1997 144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1151 [ _1386 ])
            (const_int 0 [0]))) "CLDRAD.f":428 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1997 1996 1998 144 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4370)
            (pc))) "CLDRAD.f":428 682 {*jcc}
     (nil)
 -> 4370)
;;  succ:       329
;;              145 (FALLTHRU)

;; basic block 145, loop depth 0, maybe hot
;;  prev block 144, next block 146, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       144 (FALLTHRU)
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 1998 1997 1999 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 1999 1998 2017 145 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":429 86 {*movsi_internal}
     (nil))
;;  succ:       146 (FALLTHRU)

;; basic block 146, loop depth 0, maybe hot
;;  prev block 145, next block 147, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       145 (FALLTHRU)
;;              147 [always] 
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2017 1999 2000 146 92 (nil) [1 uses])
(note 2000 2017 2001 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 2001 2000 2002 146 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":429 11 {*cmpsi_1}
     (nil))
(insn 2002 2001 2003 146 (set (reg:QI 1685)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":429 678 {*setcc_qi}
     (nil))
(insn 2003 2002 2004 146 (set (reg:SI 1152 [ _1388 ])
        (zero_extend:SI (reg:QI 1685))) "CLDRAD.f":429 140 {*zero_extendqisi2}
     (nil))
(insn 2004 2003 2005 146 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1152 [ _1388 ])
            (const_int 0 [0]))) "CLDRAD.f":429 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2005 2004 2006 146 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4373)
            (pc))) "CLDRAD.f":429 682 {*jcc}
     (nil)
 -> 4373)
;;  succ:       330
;;              147 (FALLTHRU)

;; basic block 147, loop depth 0, maybe hot
;;  prev block 146, next block 330, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       146 (FALLTHRU)
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2006 2005 2007 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 2007 2006 2008 147 (set (reg:SI 1686)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":430 86 {*movsi_internal}
     (nil))
(insn 2008 2007 2009 147 (set (reg:DI 563 [ _477 ])
        (sign_extend:DI (reg:SI 1686))) "CLDRAD.f":430 149 {*extendsidi2_rex64}
     (nil))
(insn 2009 2008 2010 147 (parallel [
            (set (reg:DI 564 [ _478 ])
                (mult:DI (reg:DI 563 [ _477 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":430 349 {*muldi3_1}
     (nil))
(insn 2010 2009 2011 147 (set (reg:SI 1687)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":430 86 {*movsi_internal}
     (nil))
(insn 2011 2010 2012 147 (set (reg:DI 565 [ _479 ])
        (sign_extend:DI (reg:SI 1687))) "CLDRAD.f":430 149 {*extendsidi2_rex64}
     (nil))
(insn 2012 2011 2013 147 (parallel [
            (set (reg:DI 566 [ _480 ])
                (plus:DI (reg:DI 564 [ _478 ])
                    (reg:DI 565 [ _479 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":430 222 {*adddi_1}
     (nil))
(insn 2013 2012 2014 147 (parallel [
            (set (reg:DI 567 [ _481 ])
                (plus:DI (reg:DI 566 [ _480 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":430 222 {*adddi_1}
     (nil))
(insn 2014 2013 2015 147 (set (reg/f:DI 1688)
        (symbol_ref:DI ("need.4414") [flags 0x202]  <var_decl 0x7f2038edcbd0 need>)) "CLDRAD.f":430 85 {*movdi_internal}
     (nil))
(insn 2015 2014 2016 147 (set (mem:SI (plus:DI (mult:DI (reg:DI 567 [ _481 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1688)) [7 need S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":430 86 {*movsi_internal}
     (nil))
(insn 2016 2015 4217 147 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":429 221 {*addsi_1}
     (nil))
(jump_insn 4217 2016 4218 147 (set (pc)
        (label_ref 2017)) "CLDRAD.f":429 -1
     (nil)
 -> 2017)
;;  succ:       146 [always] 

(barrier 4218 4217 4373)
;; basic block 330, loop depth 0, maybe hot
;;  prev block 147, next block 148, flags: (NEW, RTL, MODIFIED)
;;  pred:       146
;; bb 330 artificial_defs: { }
;; bb 330 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4373 4218 4372 330 252 (nil) [1 uses])
(note 4372 4373 4374 330 [bb 330] NOTE_INSN_BASIC_BLOCK)
(insn 4374 4372 2020 330 (const_int 0 [0]) "CLDRAD.f":430 -1
     (nil))
;;  succ:       148 [always]  (FALLTHRU)

;; basic block 148, loop depth 0, maybe hot
;;  prev block 330, next block 329, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       330 [always]  (FALLTHRU)
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2020 4374 2021 148 91 (nil) [0 uses])
(note 2021 2020 2022 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 2022 2021 4219 148 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":428 221 {*addsi_1}
     (nil))
(jump_insn 4219 2022 4220 148 (set (pc)
        (label_ref 2023)) "CLDRAD.f":428 -1
     (nil)
 -> 2023)
;;  succ:       144 [always] 

(barrier 4220 4219 4370)
;; basic block 329, loop depth 0, maybe hot
;;  prev block 148, next block 149, flags: (NEW, RTL, MODIFIED)
;;  pred:       144
;; bb 329 artificial_defs: { }
;; bb 329 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4370 4220 4369 329 251 (nil) [1 uses])
(note 4369 4370 4371 329 [bb 329] NOTE_INSN_BASIC_BLOCK)
(insn 4371 4369 2026 329 (const_int 0 [0]) "CLDRAD.f":429 -1
     (nil))
;;  succ:       149 [always]  (FALLTHRU)

;; basic block 149, loop depth 0, maybe hot
;;  prev block 329, next block 150, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       329 [always]  (FALLTHRU)
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2026 4371 2027 149 90 (nil) [0 uses])
(note 2027 2026 2028 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 2028 2027 2029 149 (set (reg:SI 1153 [ _1392 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":443 86 {*movsi_internal}
     (nil))
(insn 2029 2028 2030 149 (set (reg:SI 1154 [ _1393 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":443 86 {*movsi_internal}
     (nil))
(insn 2030 2029 2468 149 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1153 [ _1392 ])) "CLDRAD.f":443 86 {*movsi_internal}
     (nil))
;;  succ:       150 (FALLTHRU)

;; basic block 150, loop depth 0, maybe hot
;;  prev block 149, next block 151, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       149 (FALLTHRU)
;;              169 [always] 
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2468 2030 2031 150 108 (nil) [1 uses])
(note 2031 2468 2032 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 2032 2031 2033 150 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1154 [ _1393 ]))) "CLDRAD.f":443 11 {*cmpsi_1}
     (nil))
(insn 2033 2032 2034 150 (set (reg:QI 1689)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":443 678 {*setcc_qi}
     (nil))
(insn 2034 2033 2035 150 (set (reg:SI 1155 [ _1395 ])
        (zero_extend:SI (reg:QI 1689))) "CLDRAD.f":443 140 {*zero_extendqisi2}
     (nil))
(insn 2035 2034 2036 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1155 [ _1395 ])
            (const_int 0 [0]))) "CLDRAD.f":443 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2036 2035 2037 150 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4376)
            (pc))) "CLDRAD.f":443 682 {*jcc}
     (nil)
 -> 4376)
;;  succ:       331
;;              151 (FALLTHRU)

;; basic block 151, loop depth 0, maybe hot
;;  prev block 150, next block 152, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       150 (FALLTHRU)
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2037 2036 2038 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 2038 2037 2462 151 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":444 86 {*movsi_internal}
     (nil))
;;  succ:       152 (FALLTHRU)

;; basic block 152, loop depth 0, maybe hot
;;  prev block 151, next block 153, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       151 (FALLTHRU)
;;              168 [always] 
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2462 2038 2039 152 107 (nil) [1 uses])
(note 2039 2462 2040 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(insn 2040 2039 2041 152 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":444 11 {*cmpsi_1}
     (nil))
(insn 2041 2040 2042 152 (set (reg:QI 1690)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":444 678 {*setcc_qi}
     (nil))
(insn 2042 2041 2043 152 (set (reg:SI 1156 [ _1397 ])
        (zero_extend:SI (reg:QI 1690))) "CLDRAD.f":444 140 {*zero_extendqisi2}
     (nil))
(insn 2043 2042 2044 152 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1156 [ _1397 ])
            (const_int 0 [0]))) "CLDRAD.f":444 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2044 2043 2045 152 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4379)
            (pc))) "CLDRAD.f":444 682 {*jcc}
     (nil)
 -> 4379)
;;  succ:       332
;;              153 (FALLTHRU)

;; basic block 153, loop depth 0, maybe hot
;;  prev block 152, next block 154, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       152 (FALLTHRU)
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2045 2044 2046 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 2046 2045 2047 153 (set (reg:SF 1691)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":445 131 {*movsf_internal}
     (nil))
(insn 2047 2046 2048 153 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32])
        (reg:SF 1691)) "CLDRAD.f":445 131 {*movsf_internal}
     (nil))
(insn 2048 2047 2049 153 (set (reg:SI 1692)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":446 86 {*movsi_internal}
     (nil))
(insn 2049 2048 2050 153 (set (reg:DI 568 [ _482 ])
        (sign_extend:DI (reg:SI 1692))) "CLDRAD.f":446 149 {*extendsidi2_rex64}
     (nil))
(insn 2050 2049 2051 153 (parallel [
            (set (reg:DI 569 [ _483 ])
                (mult:DI (reg:DI 568 [ _482 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":446 349 {*muldi3_1}
     (nil))
(insn 2051 2050 2052 153 (set (reg:SI 1693)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":446 86 {*movsi_internal}
     (nil))
(insn 2052 2051 2053 153 (set (reg:DI 570 [ _484 ])
        (sign_extend:DI (reg:SI 1693))) "CLDRAD.f":446 149 {*extendsidi2_rex64}
     (nil))
(insn 2053 2052 2054 153 (parallel [
            (set (reg:DI 571 [ _485 ])
                (plus:DI (reg:DI 569 [ _483 ])
                    (reg:DI 570 [ _484 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":446 222 {*adddi_1}
     (nil))
(insn 2054 2053 2055 153 (parallel [
            (set (reg:DI 572 [ _486 ])
                (plus:DI (reg:DI 571 [ _485 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":446 222 {*adddi_1}
     (nil))
(insn 2055 2054 2056 153 (set (reg/f:DI 1694)
        (symbol_ref:DI ("loops_") [flags 0x202]  <var_decl 0x7f20392b7bd0 loops>)) "CLDRAD.f":446 85 {*movdi_internal}
     (nil))
(insn 2056 2055 2057 153 (parallel [
            (set (reg:DI 1695)
                (plus:DI (reg:DI 572 [ _486 ])
                    (const_int 2420 [0x974])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":446 222 {*adddi_1}
     (nil))
(insn 2057 2056 2058 153 (set (reg:SI 1696)
        (mem:SI (plus:DI (mult:DI (reg:DI 1695)
                    (const_int 4 [0x4]))
                (reg/f:DI 1694)) [2 loops.lmh S4 A32])) "CLDRAD.f":446 86 {*movsi_internal}
     (nil))
(insn 2058 2057 2059 153 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [2 lmhk+0 S4 A32])
        (reg:SI 1696)) "CLDRAD.f":446 86 {*movsi_internal}
     (nil))
(insn 2059 2058 2060 153 (set (reg:SI 1157 [ _1400 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [2 lmhk+0 S4 A32])) "CLDRAD.f":447 86 {*movsi_internal}
     (nil))
(insn 2060 2059 2143 153 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":447 86 {*movsi_internal}
     (nil))
;;  succ:       154 (FALLTHRU)

;; basic block 154, loop depth 0, maybe hot
;;  prev block 153, next block 155, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       153 (FALLTHRU)
;;              160 [always] 
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2143 2060 2061 154 101 (nil) [1 uses])
(note 2061 2143 2062 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(insn 2062 2061 2063 154 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
            (reg:SI 1157 [ _1400 ]))) "CLDRAD.f":447 11 {*cmpsi_1}
     (nil))
(insn 2063 2062 2064 154 (set (reg:QI 1697)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":447 678 {*setcc_qi}
     (nil))
(insn 2064 2063 2065 154 (set (reg:SI 1158 [ _1402 ])
        (zero_extend:SI (reg:QI 1697))) "CLDRAD.f":447 140 {*zero_extendqisi2}
     (nil))
(insn 2065 2064 2066 154 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1158 [ _1402 ])
            (const_int 0 [0]))) "CLDRAD.f":447 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2066 2065 2067 154 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4382)
            (pc))) "CLDRAD.f":447 682 {*jcc}
     (nil)
 -> 4382)
;;  succ:       333
;;              155 (FALLTHRU)

;; basic block 155, loop depth 0, maybe hot
;;  prev block 154, next block 156, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       154 (FALLTHRU)
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2067 2066 2068 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 2068 2067 2069 155 (set (reg:SI 1698)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])) "CLDRAD.f":448 86 {*movsi_internal}
     (nil))
(insn 2069 2068 2070 155 (set (reg:DI 573 [ _487 ])
        (sign_extend:DI (reg:SI 1698))) "CLDRAD.f":448 149 {*extendsidi2_rex64}
     (nil))
(insn 2070 2069 2071 155 (parallel [
            (set (reg:DI 574 [ _488 ])
                (mult:DI (reg:DI 573 [ _487 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 349 {*muldi3_1}
     (nil))
(insn 2071 2070 2072 155 (set (reg:SI 1699)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":448 86 {*movsi_internal}
     (nil))
(insn 2072 2071 2073 155 (set (reg:DI 575 [ _489 ])
        (sign_extend:DI (reg:SI 1699))) "CLDRAD.f":448 149 {*extendsidi2_rex64}
     (nil))
(insn 2073 2072 2074 155 (parallel [
            (set (reg:DI 576 [ _490 ])
                (mult:DI (reg:DI 575 [ _489 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 349 {*muldi3_1}
     (nil))
(insn 2074 2073 2075 155 (parallel [
            (set (reg:DI 577 [ _491 ])
                (plus:DI (reg:DI 574 [ _488 ])
                    (reg:DI 576 [ _490 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 222 {*adddi_1}
     (nil))
(insn 2075 2074 2076 155 (set (reg:SI 1700)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":448 86 {*movsi_internal}
     (nil))
(insn 2076 2075 2077 155 (set (reg:DI 578 [ _492 ])
        (sign_extend:DI (reg:SI 1700))) "CLDRAD.f":448 149 {*extendsidi2_rex64}
     (nil))
(insn 2077 2076 2078 155 (parallel [
            (set (reg:DI 579 [ _493 ])
                (plus:DI (reg:DI 577 [ _491 ])
                    (reg:DI 578 [ _492 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 222 {*adddi_1}
     (nil))
(insn 2078 2077 2079 155 (parallel [
            (set (reg:DI 580 [ _494 ])
                (plus:DI (reg:DI 579 [ _493 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 222 {*adddi_1}
     (nil))
(insn 2079 2078 2080 155 (set (reg/f:DI 1701)
        (symbol_ref:DI ("cldwtr_") [flags 0x202]  <var_decl 0x7f20392a8a20 cldwtr>)) "CLDRAD.f":448 85 {*movdi_internal}
     (nil))
(insn 2080 2079 2081 155 (set (reg:SF 581 [ _495 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 580 [ _494 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1701)) [1 cldwtr.cwm S4 A32])) "CLDRAD.f":448 131 {*movsf_internal}
     (nil))
(insn 2081 2080 2082 155 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 581 [ _495 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])) [1 climit+0 S4 A32]))) "CLDRAD.f":448 53 {*cmpisf}
     (nil))
(jump_insn 2082 2081 2086 155 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 2140)
            (pc))) "CLDRAD.f":448 682 {*jcc}
     (nil)
 -> 2140)
;;  succ:       156 (FALLTHRU)
;;              160

;; basic block 156, loop depth 0, maybe hot
;;  prev block 155, next block 157, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       155 (FALLTHRU)
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2086 2082 2087 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(insn 2087 2086 2088 156 (set (reg:SI 1702)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":448 86 {*movsi_internal}
     (nil))
(insn 2088 2087 2089 156 (set (reg:DI 582 [ _496 ])
        (sign_extend:DI (reg:SI 1702))) "CLDRAD.f":448 149 {*extendsidi2_rex64}
     (nil))
(insn 2089 2088 2090 156 (parallel [
            (set (reg:DI 583 [ _497 ])
                (mult:DI (reg:DI 582 [ _496 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 349 {*muldi3_1}
     (nil))
(insn 2090 2089 2091 156 (set (reg:SI 1703)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":448 86 {*movsi_internal}
     (nil))
(insn 2091 2090 2092 156 (set (reg:DI 584 [ _498 ])
        (sign_extend:DI (reg:SI 1703))) "CLDRAD.f":448 149 {*extendsidi2_rex64}
     (nil))
(insn 2092 2091 2093 156 (parallel [
            (set (reg:DI 585 [ _499 ])
                (plus:DI (reg:DI 583 [ _497 ])
                    (reg:DI 584 [ _498 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 222 {*adddi_1}
     (nil))
(insn 2093 2092 2094 156 (parallel [
            (set (reg:DI 586 [ _500 ])
                (plus:DI (reg:DI 585 [ _499 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":448 222 {*adddi_1}
     (nil))
(insn 2094 2093 2095 156 (set (reg/f:DI 1704)
        (symbol_ref:DI ("need.4414") [flags 0x202]  <var_decl 0x7f2038edcbd0 need>)) "CLDRAD.f":448 85 {*movdi_internal}
     (nil))
(insn 2095 2094 2096 156 (set (reg:SI 587 [ _501 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 586 [ _500 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1704)) [7 need S4 A32])) "CLDRAD.f":448 86 {*movsi_internal}
     (nil))
(insn 2096 2095 2097 156 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 587 [ _501 ])
            (const_int 0 [0]))) "CLDRAD.f":448 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2097 2096 2098 156 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2140)
            (pc))) "CLDRAD.f":448 682 {*jcc}
     (nil)
 -> 2140)
;;  succ:       157 (FALLTHRU)
;;              160

;; basic block 157, loop depth 0, maybe hot
;;  prev block 156, next block 158, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       156 (FALLTHRU)
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2098 2097 2099 157 [bb 157] NOTE_INSN_BASIC_BLOCK)
(insn 2099 2098 2100 157 (set (reg:SF 1705)
        (float:SF (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32]))) "CLDRAD.f":449 203 {*floatsisf2_mixed}
     (nil))
(insn 2100 2099 2101 157 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32])
        (reg:SF 1705)) "CLDRAD.f":449 131 {*movsf_internal}
     (nil))
(insn 2101 2100 2102 157 (set (reg:SI 1706)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":450 86 {*movsi_internal}
     (nil))
(insn 2102 2101 2103 157 (set (reg:DI 588 [ _502 ])
        (sign_extend:DI (reg:SI 1706))) "CLDRAD.f":450 149 {*extendsidi2_rex64}
     (nil))
(insn 2103 2102 2104 157 (parallel [
            (set (reg:DI 589 [ _503 ])
                (mult:DI (reg:DI 588 [ _502 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":450 349 {*muldi3_1}
     (nil))
(insn 2104 2103 2105 157 (set (reg:SI 1707)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":450 86 {*movsi_internal}
     (nil))
(insn 2105 2104 2106 157 (set (reg:DI 590 [ _504 ])
        (sign_extend:DI (reg:SI 1707))) "CLDRAD.f":450 149 {*extendsidi2_rex64}
     (nil))
(insn 2106 2105 2107 157 (parallel [
            (set (reg:DI 591 [ _505 ])
                (plus:DI (reg:DI 589 [ _503 ])
                    (reg:DI 590 [ _504 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":450 222 {*adddi_1}
     (nil))
(insn 2107 2106 2108 157 (parallel [
            (set (reg:DI 592 [ _506 ])
                (plus:DI (reg:DI 591 [ _505 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":450 222 {*adddi_1}
     (nil))
(insn 2108 2107 2109 157 (set (reg/f:DI 1708)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":450 85 {*movdi_internal}
     (nil))
(insn 2109 2108 2110 157 (parallel [
            (set (reg:DI 1709)
                (plus:DI (reg:DI 592 [ _506 ])
                    (const_int 267539 [0x41513])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":450 222 {*adddi_1}
     (nil))
(insn 2110 2109 2111 157 (set (reg:SF 593 [ _507 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1709)
                    (const_int 4 [0x4]))
                (reg/f:DI 1708)) [1 phys.htop S4 A32])) "CLDRAD.f":450 131 {*movsf_internal}
     (nil))
(insn 2111 2110 2112 157 (set (reg:SF 1710)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32])) "CLDRAD.f":450 131 {*movsf_internal}
     (nil))
(insn 2112 2111 2113 157 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 1710)
            (reg:SF 593 [ _507 ]))) "CLDRAD.f":450 53 {*cmpisf}
     (nil))
(jump_insn 2113 2112 2117 157 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 2129)
            (pc))) "CLDRAD.f":450 682 {*jcc}
     (nil)
 -> 2129)
;;  succ:       158 (FALLTHRU)
;;              159

;; basic block 158, loop depth 0, maybe hot
;;  prev block 157, next block 159, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       157 (FALLTHRU)
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2117 2113 2118 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(insn 2118 2117 2119 158 (set (reg:SI 1711)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":451 86 {*movsi_internal}
     (nil))
(insn 2119 2118 2120 158 (set (reg:DI 594 [ _508 ])
        (sign_extend:DI (reg:SI 1711))) "CLDRAD.f":451 149 {*extendsidi2_rex64}
     (nil))
(insn 2120 2119 2121 158 (parallel [
            (set (reg:DI 595 [ _509 ])
                (mult:DI (reg:DI 594 [ _508 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":451 349 {*muldi3_1}
     (nil))
(insn 2121 2120 2122 158 (set (reg:SI 1712)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":451 86 {*movsi_internal}
     (nil))
(insn 2122 2121 2123 158 (set (reg:DI 596 [ _510 ])
        (sign_extend:DI (reg:SI 1712))) "CLDRAD.f":451 149 {*extendsidi2_rex64}
     (nil))
(insn 2123 2122 2124 158 (parallel [
            (set (reg:DI 597 [ _511 ])
                (plus:DI (reg:DI 595 [ _509 ])
                    (reg:DI 596 [ _510 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":451 222 {*adddi_1}
     (nil))
(insn 2124 2123 2125 158 (parallel [
            (set (reg:DI 598 [ _512 ])
                (plus:DI (reg:DI 597 [ _511 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":451 222 {*adddi_1}
     (nil))
(insn 2125 2124 2126 158 (set (reg/f:DI 1713)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":451 85 {*movdi_internal}
     (nil))
(insn 2126 2125 2127 158 (parallel [
            (set (reg:DI 1714)
                (plus:DI (reg:DI 598 [ _512 ])
                    (const_int 267539 [0x41513])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":451 222 {*adddi_1}
     (nil))
(insn 2127 2126 2128 158 (set (reg:SF 1715)
        (mem:SF (plus:DI (mult:DI (reg:DI 1714)
                    (const_int 4 [0x4]))
                (reg/f:DI 1713)) [1 phys.htop S4 A32])) "CLDRAD.f":451 131 {*movsf_internal}
     (nil))
(insn 2128 2127 2129 158 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32])
        (reg:SF 1715)) "CLDRAD.f":451 131 {*movsf_internal}
     (nil))
;;  succ:       159 (FALLTHRU)

;; basic block 159, loop depth 0, maybe hot
;;  prev block 158, next block 160, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       158 (FALLTHRU)
;;              157
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2129 2128 2130 159 99 (nil) [1 uses])
(note 2130 2129 2131 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(insn 2131 2130 2132 159 (set (reg:SI 1716)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":453 86 {*movsi_internal}
     (nil))
(insn 2132 2131 2133 159 (set (reg:DI 599 [ _513 ])
        (sign_extend:DI (reg:SI 1716))) "CLDRAD.f":453 149 {*extendsidi2_rex64}
     (nil))
(insn 2133 2132 2134 159 (parallel [
            (set (reg:DI 600 [ _514 ])
                (mult:DI (reg:DI 599 [ _513 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":453 349 {*muldi3_1}
     (nil))
(insn 2134 2133 2135 159 (set (reg:SI 1717)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":453 86 {*movsi_internal}
     (nil))
(insn 2135 2134 2136 159 (set (reg:DI 601 [ _515 ])
        (sign_extend:DI (reg:SI 1717))) "CLDRAD.f":453 149 {*extendsidi2_rex64}
     (nil))
(insn 2136 2135 2137 159 (parallel [
            (set (reg:DI 602 [ _516 ])
                (plus:DI (reg:DI 600 [ _514 ])
                    (reg:DI 601 [ _515 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":453 222 {*adddi_1}
     (nil))
(insn 2137 2136 2138 159 (parallel [
            (set (reg:DI 603 [ _517 ])
                (plus:DI (reg:DI 602 [ _516 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":453 222 {*adddi_1}
     (nil))
(insn 2138 2137 2139 159 (set (reg/f:DI 1718)
        (symbol_ref:DI ("need.4414") [flags 0x202]  <var_decl 0x7f2038edcbd0 need>)) "CLDRAD.f":453 85 {*movdi_internal}
     (nil))
(insn 2139 2138 2140 159 (set (mem:SI (plus:DI (mult:DI (reg:DI 603 [ _517 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1718)) [7 need S4 A32])
        (const_int 0 [0])) "CLDRAD.f":453 86 {*movsi_internal}
     (nil))
;;  succ:       160 (FALLTHRU)

;; basic block 160, loop depth 0, maybe hot
;;  prev block 159, next block 333, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       159 (FALLTHRU)
;;              156
;;              155
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2140 2139 2141 160 97 (nil) [2 uses])
(note 2141 2140 2142 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(insn 2142 2141 4221 160 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -28 [0xffffffffffffffe4])) [2 l+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":447 221 {*addsi_1}
     (nil))
(jump_insn 4221 2142 4222 160 (set (pc)
        (label_ref 2143)) "CLDRAD.f":447 -1
     (nil)
 -> 2143)
;;  succ:       154 [always] 

(barrier 4222 4221 4382)
;; basic block 333, loop depth 0, maybe hot
;;  prev block 160, next block 161, flags: (NEW, RTL, MODIFIED)
;;  pred:       154
;; bb 333 artificial_defs: { }
;; bb 333 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4382 4222 4381 333 255 (nil) [1 uses])
(note 4381 4382 4383 333 [bb 333] NOTE_INSN_BASIC_BLOCK)
(insn 4383 4381 2146 333 (const_int 0 [0]) "CLDRAD.f":448 -1
     (nil))
;;  succ:       161 [always]  (FALLTHRU)

;; basic block 161, loop depth 0, maybe hot
;;  prev block 333, next block 162, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       333 [always]  (FALLTHRU)
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2146 4383 2147 161 96 (nil) [0 uses])
(note 2147 2146 2148 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(insn 2148 2147 2149 161 (set (reg:SF 1719)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":457 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 2149 2148 2150 161 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1719)
                    (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":457 54 {*cmpiusf}
     (nil))
(jump_insn 2150 2149 4116 161 (set (pc)
        (if_then_else (unordered (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref 2214)
            (pc))) "CLDRAD.f":457 682 {*jcc}
     (nil)
 -> 2214)
;;  succ:       164
;;              162 (FALLTHRU)

;; basic block 162, loop depth 0, maybe hot
;;  prev block 161, next block 163, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       161 (FALLTHRU)
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 4116 2150 2151 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(insn 2151 4116 2152 162 (set (reg:SF 1720)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":457 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 2152 2151 2153 162 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1720)
                    (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":457 54 {*cmpiusf}
     (nil))
(jump_insn 2153 2152 2157 162 (set (pc)
        (if_then_else (ltgt (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 2214)
            (pc))) "CLDRAD.f":457 682 {*jcc}
     (nil)
 -> 2214)
;;  succ:       163 (FALLTHRU)
;;              164

;; basic block 163, loop depth 0, maybe hot
;;  prev block 162, next block 164, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       162 (FALLTHRU)
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2157 2153 2158 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(insn 2158 2157 2159 163 (set (reg:SI 1721)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":458 86 {*movsi_internal}
     (nil))
(insn 2159 2158 2160 163 (set (reg:DI 604 [ _518 ])
        (sign_extend:DI (reg:SI 1721))) "CLDRAD.f":458 149 {*extendsidi2_rex64}
     (nil))
(insn 2160 2159 2161 163 (parallel [
            (set (reg:DI 605 [ _519 ])
                (mult:DI (reg:DI 604 [ _518 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":458 349 {*muldi3_1}
     (nil))
(insn 2161 2160 2162 163 (set (reg:SI 1722)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":458 86 {*movsi_internal}
     (nil))
(insn 2162 2161 2163 163 (set (reg:DI 606 [ _520 ])
        (sign_extend:DI (reg:SI 1722))) "CLDRAD.f":458 149 {*extendsidi2_rex64}
     (nil))
(insn 2163 2162 2164 163 (parallel [
            (set (reg:DI 607 [ _521 ])
                (plus:DI (reg:DI 605 [ _519 ])
                    (reg:DI 606 [ _520 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":458 222 {*adddi_1}
     (nil))
(insn 2164 2163 2165 163 (parallel [
            (set (reg:DI 608 [ _522 ])
                (plus:DI (reg:DI 607 [ _521 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":458 222 {*adddi_1}
     (nil))
(insn 2165 2164 2166 163 (set (reg:SF 609 [ _523 ])
        (mem/c:SF (symbol_ref:DI ("options_") [flags 0x2]  <var_decl 0x7f20392c1870 options>) [1 options.spval+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2166 2165 2167 163 (set (reg/f:DI 1723)
        (symbol_ref:DI ("cldtp.4371") [flags 0x202]  <var_decl 0x7f20392d77e0 cldtp>)) "CLDRAD.f":458 85 {*movdi_internal}
     (nil))
(insn 2167 2166 2168 163 (set (mem:SF (plus:DI (mult:DI (reg:DI 608 [ _522 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1723)) [1 cldtp S4 A32])
        (reg:SF 609 [ _523 ])) "CLDRAD.f":458 131 {*movsf_internal}
     (nil))
(insn 2168 2167 2169 163 (set (reg:SI 1724)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":459 86 {*movsi_internal}
     (nil))
(insn 2169 2168 2170 163 (set (reg:DI 610 [ _524 ])
        (sign_extend:DI (reg:SI 1724))) "CLDRAD.f":459 149 {*extendsidi2_rex64}
     (nil))
(insn 2170 2169 2171 163 (parallel [
            (set (reg:DI 611 [ _525 ])
                (mult:DI (reg:DI 610 [ _524 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":459 349 {*muldi3_1}
     (nil))
(insn 2171 2170 2172 163 (set (reg:SI 1725)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":459 86 {*movsi_internal}
     (nil))
(insn 2172 2171 2173 163 (set (reg:DI 612 [ _526 ])
        (sign_extend:DI (reg:SI 1725))) "CLDRAD.f":459 149 {*extendsidi2_rex64}
     (nil))
(insn 2173 2172 2174 163 (parallel [
            (set (reg:DI 613 [ _527 ])
                (plus:DI (reg:DI 611 [ _525 ])
                    (reg:DI 612 [ _526 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":459 222 {*adddi_1}
     (nil))
(insn 2174 2173 2175 163 (parallel [
            (set (reg:DI 614 [ _528 ])
                (plus:DI (reg:DI 613 [ _527 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":459 222 {*adddi_1}
     (nil))
(insn 2175 2174 2176 163 (set (reg:SF 615 [ _529 ])
        (mem/c:SF (symbol_ref:DI ("options_") [flags 0x2]  <var_decl 0x7f20392c1870 options>) [1 options.spval+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2176 2175 2177 163 (set (reg/f:DI 1726)
        (symbol_ref:DI ("cldtz.4375") [flags 0x202]  <var_decl 0x7f20392d7900 cldtz>)) "CLDRAD.f":459 85 {*movdi_internal}
     (nil))
(insn 2177 2176 2178 163 (set (mem:SF (plus:DI (mult:DI (reg:DI 614 [ _528 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1726)) [1 cldtz S4 A32])
        (reg:SF 615 [ _529 ])) "CLDRAD.f":459 131 {*movsf_internal}
     (nil))
(insn 2178 2177 2179 163 (set (reg:SI 1727)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":460 86 {*movsi_internal}
     (nil))
(insn 2179 2178 2180 163 (set (reg:DI 616 [ _530 ])
        (sign_extend:DI (reg:SI 1727))) "CLDRAD.f":460 149 {*extendsidi2_rex64}
     (nil))
(insn 2180 2179 2181 163 (parallel [
            (set (reg:DI 617 [ _531 ])
                (mult:DI (reg:DI 616 [ _530 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":460 349 {*muldi3_1}
     (nil))
(insn 2181 2180 2182 163 (set (reg:SI 1728)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":460 86 {*movsi_internal}
     (nil))
(insn 2182 2181 2183 163 (set (reg:DI 618 [ _532 ])
        (sign_extend:DI (reg:SI 1728))) "CLDRAD.f":460 149 {*extendsidi2_rex64}
     (nil))
(insn 2183 2182 2184 163 (parallel [
            (set (reg:DI 619 [ _533 ])
                (plus:DI (reg:DI 617 [ _531 ])
                    (reg:DI 618 [ _532 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":460 222 {*adddi_1}
     (nil))
(insn 2184 2183 2185 163 (parallel [
            (set (reg:DI 620 [ _534 ])
                (plus:DI (reg:DI 619 [ _533 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":460 222 {*adddi_1}
     (nil))
(insn 2185 2184 2186 163 (set (reg/f:DI 1729)
        (symbol_ref:DI ("loops_") [flags 0x202]  <var_decl 0x7f20392b7bd0 loops>)) "CLDRAD.f":460 85 {*movdi_internal}
     (nil))
(insn 2186 2185 2187 163 (parallel [
            (set (reg:DI 1730)
                (plus:DI (reg:DI 620 [ _534 ])
                    (const_int 2420 [0x974])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":460 222 {*adddi_1}
     (nil))
(insn 2187 2186 2188 163 (set (reg:SI 1731)
        (mem:SI (plus:DI (mult:DI (reg:DI 1730)
                    (const_int 4 [0x4]))
                (reg/f:DI 1729)) [2 loops.lmh S4 A32])) "CLDRAD.f":460 86 {*movsi_internal}
     (nil))
(insn 2188 2187 2189 163 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [2 lmhk+0 S4 A32])
        (reg:SI 1731)) "CLDRAD.f":460 86 {*movsi_internal}
     (nil))
(insn 2189 2188 2190 163 (set (reg:SI 1732)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [2 lmhk+0 S4 A32])) "CLDRAD.f":461 86 {*movsi_internal}
     (nil))
(insn 2190 2189 2191 163 (set (reg:DI 621 [ _535 ])
        (sign_extend:DI (reg:SI 1732))) "CLDRAD.f":461 149 {*extendsidi2_rex64}
     (nil))
(insn 2191 2190 2192 163 (parallel [
            (set (reg:DI 622 [ _536 ])
                (mult:DI (reg:DI 621 [ _535 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 349 {*muldi3_1}
     (nil))
(insn 2192 2191 2193 163 (set (reg:SI 1733)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":461 86 {*movsi_internal}
     (nil))
(insn 2193 2192 2194 163 (set (reg:DI 623 [ _537 ])
        (sign_extend:DI (reg:SI 1733))) "CLDRAD.f":461 149 {*extendsidi2_rex64}
     (nil))
(insn 2194 2193 2195 163 (parallel [
            (set (reg:DI 624 [ _538 ])
                (mult:DI (reg:DI 623 [ _537 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 349 {*muldi3_1}
     (nil))
(insn 2195 2194 2196 163 (parallel [
            (set (reg:DI 625 [ _539 ])
                (plus:DI (reg:DI 622 [ _536 ])
                    (reg:DI 624 [ _538 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 222 {*adddi_1}
     (nil))
(insn 2196 2195 2197 163 (set (reg:SI 1734)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":461 86 {*movsi_internal}
     (nil))
(insn 2197 2196 2198 163 (set (reg:DI 626 [ _540 ])
        (sign_extend:DI (reg:SI 1734))) "CLDRAD.f":461 149 {*extendsidi2_rex64}
     (nil))
(insn 2198 2197 2199 163 (parallel [
            (set (reg:DI 627 [ _541 ])
                (plus:DI (reg:DI 625 [ _539 ])
                    (reg:DI 626 [ _540 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 222 {*adddi_1}
     (nil))
(insn 2199 2198 2200 163 (parallel [
            (set (reg:DI 628 [ _542 ])
                (plus:DI (reg:DI 627 [ _541 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 222 {*adddi_1}
     (nil))
(insn 2200 2199 2201 163 (set (reg:SI 1735)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":461 86 {*movsi_internal}
     (nil))
(insn 2201 2200 2202 163 (set (reg:DI 629 [ _543 ])
        (sign_extend:DI (reg:SI 1735))) "CLDRAD.f":461 149 {*extendsidi2_rex64}
     (nil))
(insn 2202 2201 2203 163 (parallel [
            (set (reg:DI 630 [ _544 ])
                (mult:DI (reg:DI 629 [ _543 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 349 {*muldi3_1}
     (nil))
(insn 2203 2202 2204 163 (set (reg:SI 1736)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":461 86 {*movsi_internal}
     (nil))
(insn 2204 2203 2205 163 (set (reg:DI 631 [ _545 ])
        (sign_extend:DI (reg:SI 1736))) "CLDRAD.f":461 149 {*extendsidi2_rex64}
     (nil))
(insn 2205 2204 2206 163 (parallel [
            (set (reg:DI 632 [ _546 ])
                (plus:DI (reg:DI 630 [ _544 ])
                    (reg:DI 631 [ _545 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 222 {*adddi_1}
     (nil))
(insn 2206 2205 2207 163 (parallel [
            (set (reg:DI 633 [ _547 ])
                (plus:DI (reg:DI 632 [ _546 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 222 {*adddi_1}
     (nil))
(insn 2207 2206 2208 163 (set (reg/f:DI 1737)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":461 85 {*movdi_internal}
     (nil))
(insn 2208 2207 2209 163 (parallel [
            (set (reg:DI 1738)
                (plus:DI (reg:DI 628 [ _542 ])
                    (const_int 2340849 [0x23b7f1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":461 222 {*adddi_1}
     (nil))
(insn 2209 2208 2210 163 (set (reg:SF 634 [ _548 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1738)
                    (const_int 4 [0x4]))
                (reg/f:DI 1737)) [1 vrbls.t S4 A32])) "CLDRAD.f":461 131 {*movsf_internal}
     (nil))
(insn 2210 2209 2211 163 (set (reg/f:DI 1739)
        (symbol_ref:DI ("cldtt.4373") [flags 0x202]  <var_decl 0x7f20392d7870 cldtt>)) "CLDRAD.f":461 85 {*movdi_internal}
     (nil))
(insn 2211 2210 4223 163 (set (mem:SF (plus:DI (mult:DI (reg:DI 633 [ _547 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1739)) [1 cldtt S4 A32])
        (reg:SF 634 [ _548 ])) "CLDRAD.f":461 131 {*movsf_internal}
     (nil))
(jump_insn 4223 2211 4224 163 (set (pc)
        (label_ref 2459)) -1
     (nil)
 -> 2459)
;;  succ:       168 [always] 

(barrier 4224 4223 2214)
;; basic block 164, loop depth 0, maybe hot
;;  prev block 163, next block 165, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       161
;;              162
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2214 4224 2215 164 102 (nil) [2 uses])
(note 2215 2214 2216 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(insn 2216 2215 2217 164 (set (reg:SF 1740)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32])) "CLDRAD.f":462 131 {*movsf_internal}
     (nil))
(insn 2217 2216 2218 164 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1740)
                    (mem/u/c:SF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":462 54 {*cmpiusf}
     (nil))
(jump_insn 2218 2217 4119 164 (set (pc)
        (if_then_else (unordered (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref 2291)
            (pc))) "CLDRAD.f":462 682 {*jcc}
     (nil)
 -> 2291)
;;  succ:       167
;;              165 (FALLTHRU)

;; basic block 165, loop depth 0, maybe hot
;;  prev block 164, next block 166, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       164 (FALLTHRU)
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 4119 2218 2219 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
(insn 2219 4119 2220 165 (set (reg:SF 1741)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32])) "CLDRAD.f":462 131 {*movsf_internal}
     (nil))
(insn 2220 2219 2221 165 (set (reg:CCFP 17 flags)
        (unspec:CCFP [
                (compare:CCFP (reg:SF 1741)
                    (mem/u/c:SF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [0  S4 A32]))
            ] UNSPEC_NOTRAP)) "CLDRAD.f":462 54 {*cmpiusf}
     (nil))
(jump_insn 2221 2220 2225 165 (set (pc)
        (if_then_else (ltgt (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 2291)
            (pc))) "CLDRAD.f":462 682 {*jcc}
     (nil)
 -> 2291)
;;  succ:       166 (FALLTHRU)
;;              167

;; basic block 166, loop depth 0, maybe hot
;;  prev block 165, next block 167, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       165 (FALLTHRU)
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2225 2221 2226 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
(insn 2226 2225 2227 166 (set (reg/f:DI 1742)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":463 85 {*movdi_internal}
     (nil))
(insn 2227 2226 2228 166 (set (reg:SF 635 [ _549 ])
        (mem/c:SF (plus:DI (reg/f:DI 1742)
                (const_int 384 [0x180])) [1 phys.aeta1+148 S4 A128])) "CLDRAD.f":463 131 {*movsf_internal}
     (nil))
(insn 2228 2227 2229 166 (set (reg:SI 1743)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":463 86 {*movsi_internal}
     (nil))
(insn 2229 2228 2230 166 (set (reg:DI 636 [ _550 ])
        (sign_extend:DI (reg:SI 1743))) "CLDRAD.f":463 149 {*extendsidi2_rex64}
     (nil))
(insn 2230 2229 2231 166 (parallel [
            (set (reg:DI 637 [ _551 ])
                (mult:DI (reg:DI 636 [ _550 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":463 349 {*muldi3_1}
     (nil))
(insn 2231 2230 2232 166 (set (reg:SI 1744)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":463 86 {*movsi_internal}
     (nil))
(insn 2232 2231 2233 166 (set (reg:DI 638 [ _552 ])
        (sign_extend:DI (reg:SI 1744))) "CLDRAD.f":463 149 {*extendsidi2_rex64}
     (nil))
(insn 2233 2232 2234 166 (parallel [
            (set (reg:DI 639 [ _553 ])
                (plus:DI (reg:DI 637 [ _551 ])
                    (reg:DI 638 [ _552 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":463 222 {*adddi_1}
     (nil))
(insn 2234 2233 2235 166 (parallel [
            (set (reg:DI 640 [ _554 ])
                (plus:DI (reg:DI 639 [ _553 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":463 222 {*adddi_1}
     (nil))
(insn 2235 2234 2236 166 (set (reg/f:DI 1745)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":463 85 {*movdi_internal}
     (nil))
(insn 2236 2235 2237 166 (parallel [
            (set (reg:DI 1746)
                (plus:DI (reg:DI 640 [ _554 ])
                    (const_int 4647393 [0x46e9e1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":463 222 {*adddi_1}
     (nil))
(insn 2237 2236 2238 166 (set (reg:SF 641 [ _555 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1746)
                    (const_int 4 [0x4]))
                (reg/f:DI 1745)) [1 extra.pdsl S4 A32])) "CLDRAD.f":463 131 {*movsf_internal}
     (nil))
(insn 2238 2237 2239 166 (set (reg:SF 642 [ _556 ])
        (mult:SF (reg:SF 635 [ _549 ])
            (reg:SF 641 [ _555 ]))) "CLDRAD.f":463 838 {*fop_sf_comm}
     (nil))
(insn 2239 2238 2240 166 (set (reg/f:DI 1747)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2240 2239 2241 166 (set (reg:SF 643 [ _557 ])
        (mem/c:SF (plus:DI (reg/f:DI 1747)
                (const_int 4 [0x4])) [1 phys.pt1+0 S4 A32])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2241 2240 2242 166 (set (reg:SI 1748)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":463 86 {*movsi_internal}
     (nil))
(insn 2242 2241 2243 166 (set (reg:DI 644 [ _558 ])
        (sign_extend:DI (reg:SI 1748))) "CLDRAD.f":463 149 {*extendsidi2_rex64}
     (nil))
(insn 2243 2242 2244 166 (parallel [
            (set (reg:DI 645 [ _559 ])
                (mult:DI (reg:DI 644 [ _558 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":463 349 {*muldi3_1}
     (nil))
(insn 2244 2243 2245 166 (set (reg:SI 1749)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":463 86 {*movsi_internal}
     (nil))
(insn 2245 2244 2246 166 (set (reg:DI 646 [ _560 ])
        (sign_extend:DI (reg:SI 1749))) "CLDRAD.f":463 149 {*extendsidi2_rex64}
     (nil))
(insn 2246 2245 2247 166 (parallel [
            (set (reg:DI 647 [ _561 ])
                (plus:DI (reg:DI 645 [ _559 ])
                    (reg:DI 646 [ _560 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":463 222 {*adddi_1}
     (nil))
(insn 2247 2246 2248 166 (parallel [
            (set (reg:DI 648 [ _562 ])
                (plus:DI (reg:DI 647 [ _561 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":463 222 {*adddi_1}
     (nil))
(insn 2248 2247 2249 166 (set (reg:SF 649 [ _563 ])
        (plus:SF (reg:SF 642 [ _556 ])
            (reg:SF 643 [ _557 ]))) "CLDRAD.f":463 838 {*fop_sf_comm}
     (nil))
(insn 2249 2248 2250 166 (set (reg/f:DI 1750)
        (symbol_ref:DI ("cldtp.4371") [flags 0x202]  <var_decl 0x7f20392d77e0 cldtp>)) "CLDRAD.f":463 85 {*movdi_internal}
     (nil))
(insn 2250 2249 2251 166 (set (mem:SF (plus:DI (mult:DI (reg:DI 648 [ _562 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1750)) [1 cldtp S4 A32])
        (reg:SF 649 [ _563 ])) "CLDRAD.f":463 131 {*movsf_internal}
     (nil))
(insn 2251 2250 2252 166 (set (reg:SI 1751)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":464 86 {*movsi_internal}
     (nil))
(insn 2252 2251 2253 166 (set (reg:DI 650 [ _564 ])
        (sign_extend:DI (reg:SI 1751))) "CLDRAD.f":464 149 {*extendsidi2_rex64}
     (nil))
(insn 2253 2252 2254 166 (parallel [
            (set (reg:DI 651 [ _565 ])
                (mult:DI (reg:DI 650 [ _564 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":464 349 {*muldi3_1}
     (nil))
(insn 2254 2253 2255 166 (set (reg:SI 1752)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":464 86 {*movsi_internal}
     (nil))
(insn 2255 2254 2256 166 (set (reg:DI 652 [ _566 ])
        (sign_extend:DI (reg:SI 1752))) "CLDRAD.f":464 149 {*extendsidi2_rex64}
     (nil))
(insn 2256 2255 2257 166 (parallel [
            (set (reg:DI 653 [ _567 ])
                (plus:DI (reg:DI 651 [ _565 ])
                    (reg:DI 652 [ _566 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":464 222 {*adddi_1}
     (nil))
(insn 2257 2256 2258 166 (parallel [
            (set (reg:DI 654 [ _568 ])
                (plus:DI (reg:DI 653 [ _567 ])
                    (const_int 1096227 [0x10ba23])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":464 222 {*adddi_1}
     (nil))
(insn 2258 2257 2259 166 (set (reg:SI 1753)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":464 86 {*movsi_internal}
     (nil))
(insn 2259 2258 2260 166 (set (reg:DI 655 [ _569 ])
        (sign_extend:DI (reg:SI 1753))) "CLDRAD.f":464 149 {*extendsidi2_rex64}
     (nil))
(insn 2260 2259 2261 166 (parallel [
            (set (reg:DI 656 [ _570 ])
                (mult:DI (reg:DI 655 [ _569 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":464 349 {*muldi3_1}
     (nil))
(insn 2261 2260 2262 166 (set (reg:SI 1754)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":464 86 {*movsi_internal}
     (nil))
(insn 2262 2261 2263 166 (set (reg:DI 657 [ _571 ])
        (sign_extend:DI (reg:SI 1754))) "CLDRAD.f":464 149 {*extendsidi2_rex64}
     (nil))
(insn 2263 2262 2264 166 (parallel [
            (set (reg:DI 658 [ _572 ])
                (plus:DI (reg:DI 656 [ _570 ])
                    (reg:DI 657 [ _571 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":464 222 {*adddi_1}
     (nil))
(insn 2264 2263 2265 166 (parallel [
            (set (reg:DI 659 [ _573 ])
                (plus:DI (reg:DI 658 [ _572 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":464 222 {*adddi_1}
     (nil))
(insn 2265 2264 2266 166 (set (reg/f:DI 1755)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":464 85 {*movdi_internal}
     (nil))
(insn 2266 2265 2267 166 (parallel [
            (set (reg:DI 1756)
                (plus:DI (reg:DI 654 [ _568 ])
                    (const_int 2311218 [0x234432])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":464 222 {*adddi_1}
     (nil))
(insn 2267 2266 2268 166 (set (reg:SF 660 [ _574 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1756)
                    (const_int 4 [0x4]))
                (reg/f:DI 1755)) [1 extra.zint S4 A32])) "CLDRAD.f":464 131 {*movsf_internal}
     (nil))
(insn 2268 2267 2269 166 (set (reg/f:DI 1757)
        (symbol_ref:DI ("cldtz.4375") [flags 0x202]  <var_decl 0x7f20392d7900 cldtz>)) "CLDRAD.f":464 85 {*movdi_internal}
     (nil))
(insn 2269 2268 2270 166 (set (mem:SF (plus:DI (mult:DI (reg:DI 659 [ _573 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1757)) [1 cldtz S4 A32])
        (reg:SF 660 [ _574 ])) "CLDRAD.f":464 131 {*movsf_internal}
     (nil))
(insn 2270 2269 2271 166 (set (reg:SI 1758)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":465 86 {*movsi_internal}
     (nil))
(insn 2271 2270 2272 166 (set (reg:DI 661 [ _575 ])
        (sign_extend:DI (reg:SI 1758))) "CLDRAD.f":465 149 {*extendsidi2_rex64}
     (nil))
(insn 2272 2271 2273 166 (parallel [
            (set (reg:DI 662 [ _576 ])
                (mult:DI (reg:DI 661 [ _575 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":465 349 {*muldi3_1}
     (nil))
(insn 2273 2272 2274 166 (set (reg:SI 1759)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":465 86 {*movsi_internal}
     (nil))
(insn 2274 2273 2275 166 (set (reg:DI 663 [ _577 ])
        (sign_extend:DI (reg:SI 1759))) "CLDRAD.f":465 149 {*extendsidi2_rex64}
     (nil))
(insn 2275 2274 2276 166 (parallel [
            (set (reg:DI 664 [ _578 ])
                (plus:DI (reg:DI 662 [ _576 ])
                    (reg:DI 663 [ _577 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":465 222 {*adddi_1}
     (nil))
(insn 2276 2275 2277 166 (parallel [
            (set (reg:DI 665 [ _579 ])
                (plus:DI (reg:DI 664 [ _578 ])
                    (const_int 1096227 [0x10ba23])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":465 222 {*adddi_1}
     (nil))
(insn 2277 2276 2278 166 (set (reg:SI 1760)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":465 86 {*movsi_internal}
     (nil))
(insn 2278 2277 2279 166 (set (reg:DI 666 [ _580 ])
        (sign_extend:DI (reg:SI 1760))) "CLDRAD.f":465 149 {*extendsidi2_rex64}
     (nil))
(insn 2279 2278 2280 166 (parallel [
            (set (reg:DI 667 [ _581 ])
                (mult:DI (reg:DI 666 [ _580 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":465 349 {*muldi3_1}
     (nil))
(insn 2280 2279 2281 166 (set (reg:SI 1761)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":465 86 {*movsi_internal}
     (nil))
(insn 2281 2280 2282 166 (set (reg:DI 668 [ _582 ])
        (sign_extend:DI (reg:SI 1761))) "CLDRAD.f":465 149 {*extendsidi2_rex64}
     (nil))
(insn 2282 2281 2283 166 (parallel [
            (set (reg:DI 669 [ _583 ])
                (plus:DI (reg:DI 667 [ _581 ])
                    (reg:DI 668 [ _582 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":465 222 {*adddi_1}
     (nil))
(insn 2283 2282 2284 166 (parallel [
            (set (reg:DI 670 [ _584 ])
                (plus:DI (reg:DI 669 [ _583 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":465 222 {*adddi_1}
     (nil))
(insn 2284 2283 2285 166 (set (reg/f:DI 1762)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":465 85 {*movdi_internal}
     (nil))
(insn 2285 2284 2286 166 (parallel [
            (set (reg:DI 1763)
                (plus:DI (reg:DI 665 [ _579 ])
                    (const_int 2340849 [0x23b7f1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":465 222 {*adddi_1}
     (nil))
(insn 2286 2285 2287 166 (set (reg:SF 671 [ _585 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1763)
                    (const_int 4 [0x4]))
                (reg/f:DI 1762)) [1 vrbls.t S4 A32])) "CLDRAD.f":465 131 {*movsf_internal}
     (nil))
(insn 2287 2286 2288 166 (set (reg/f:DI 1764)
        (symbol_ref:DI ("cldtt.4373") [flags 0x202]  <var_decl 0x7f20392d7870 cldtt>)) "CLDRAD.f":465 85 {*movdi_internal}
     (nil))
(insn 2288 2287 4225 166 (set (mem:SF (plus:DI (mult:DI (reg:DI 670 [ _584 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1764)) [1 cldtt S4 A32])
        (reg:SF 671 [ _585 ])) "CLDRAD.f":465 131 {*movsf_internal}
     (nil))
(jump_insn 4225 2288 4226 166 (set (pc)
        (label_ref 2459)) -1
     (nil)
 -> 2459)
;;  succ:       168 [always] 

(barrier 4226 4225 2291)
;; basic block 167, loop depth 0, maybe hot
;;  prev block 166, next block 168, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       164
;;              165
;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2291 4226 2292 167 105 (nil) [2 uses])
(note 2292 2291 2293 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
(insn 2293 2292 2294 167 (set (reg:SF 1765)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 ctop+0 S4 A32])) "CLDRAD.f":467 131 {*movsf_internal}
     (nil))
(insn 2294 2293 2295 167 (set (reg:SI 1766)
        (fix:SI (reg:SF 1765))) "CLDRAD.f":467 174 {fix_truncsfsi_sse}
     (nil))
(insn 2295 2294 2296 167 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
        (reg:SI 1766)) "CLDRAD.f":467 86 {*movsi_internal}
     (nil))
(insn 2296 2295 2297 167 (set (reg:SI 1767)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":468 86 {*movsi_internal}
     (nil))
(insn 2297 2296 2298 167 (set (reg:DI 672 [ _586 ])
        (sign_extend:DI (reg:SI 1767))) "CLDRAD.f":468 149 {*extendsidi2_rex64}
     (nil))
(insn 2298 2297 2299 167 (parallel [
            (set (reg:DI 673 [ _587 ])
                (plus:DI (reg:DI 672 [ _586 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 222 {*adddi_1}
     (nil))
(insn 2299 2298 2300 167 (set (reg/f:DI 1768)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":468 85 {*movdi_internal}
     (nil))
(insn 2300 2299 2301 167 (parallel [
            (set (reg:DI 1769)
                (plus:DI (reg:DI 673 [ _587 ])
                    (const_int 59 [0x3b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 222 {*adddi_1}
     (nil))
(insn 2301 2300 2302 167 (set (reg:SF 674 [ _588 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1769)
                    (const_int 4 [0x4]))
                (reg/f:DI 1768)) [1 phys.aeta1 S4 A32])) "CLDRAD.f":468 131 {*movsf_internal}
     (nil))
(insn 2302 2301 2303 167 (set (reg:SI 1770)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":468 86 {*movsi_internal}
     (nil))
(insn 2303 2302 2304 167 (set (reg:DI 675 [ _589 ])
        (sign_extend:DI (reg:SI 1770))) "CLDRAD.f":468 149 {*extendsidi2_rex64}
     (nil))
(insn 2304 2303 2305 167 (parallel [
            (set (reg:DI 676 [ _590 ])
                (mult:DI (reg:DI 675 [ _589 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 349 {*muldi3_1}
     (nil))
(insn 2305 2304 2306 167 (set (reg:SI 1771)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":468 86 {*movsi_internal}
     (nil))
(insn 2306 2305 2307 167 (set (reg:DI 677 [ _591 ])
        (sign_extend:DI (reg:SI 1771))) "CLDRAD.f":468 149 {*extendsidi2_rex64}
     (nil))
(insn 2307 2306 2308 167 (parallel [
            (set (reg:DI 678 [ _592 ])
                (plus:DI (reg:DI 676 [ _590 ])
                    (reg:DI 677 [ _591 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 222 {*adddi_1}
     (nil))
(insn 2308 2307 2309 167 (parallel [
            (set (reg:DI 679 [ _593 ])
                (plus:DI (reg:DI 678 [ _592 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 222 {*adddi_1}
     (nil))
(insn 2309 2308 2310 167 (set (reg/f:DI 1772)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":468 85 {*movdi_internal}
     (nil))
(insn 2310 2309 2311 167 (parallel [
            (set (reg:DI 1773)
                (plus:DI (reg:DI 679 [ _593 ])
                    (const_int 4647393 [0x46e9e1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 222 {*adddi_1}
     (nil))
(insn 2311 2310 2312 167 (set (reg:SF 680 [ _594 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1773)
                    (const_int 4 [0x4]))
                (reg/f:DI 1772)) [1 extra.pdsl S4 A32])) "CLDRAD.f":468 131 {*movsf_internal}
     (nil))
(insn 2312 2311 2313 167 (set (reg:SF 681 [ _595 ])
        (mult:SF (reg:SF 674 [ _588 ])
            (reg:SF 680 [ _594 ]))) "CLDRAD.f":468 838 {*fop_sf_comm}
     (nil))
(insn 2313 2312 2314 167 (set (reg/f:DI 1774)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2314 2313 2315 167 (set (reg:SF 682 [ _596 ])
        (mem/c:SF (plus:DI (reg/f:DI 1774)
                (const_int 4 [0x4])) [1 phys.pt1+0 S4 A32])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2315 2314 2316 167 (set (reg:SI 1775)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":468 86 {*movsi_internal}
     (nil))
(insn 2316 2315 2317 167 (set (reg:DI 683 [ _597 ])
        (sign_extend:DI (reg:SI 1775))) "CLDRAD.f":468 149 {*extendsidi2_rex64}
     (nil))
(insn 2317 2316 2318 167 (parallel [
            (set (reg:DI 684 [ _598 ])
                (mult:DI (reg:DI 683 [ _597 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 349 {*muldi3_1}
     (nil))
(insn 2318 2317 2319 167 (set (reg:SI 1776)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":468 86 {*movsi_internal}
     (nil))
(insn 2319 2318 2320 167 (set (reg:DI 685 [ _599 ])
        (sign_extend:DI (reg:SI 1776))) "CLDRAD.f":468 149 {*extendsidi2_rex64}
     (nil))
(insn 2320 2319 2321 167 (parallel [
            (set (reg:DI 686 [ _600 ])
                (plus:DI (reg:DI 684 [ _598 ])
                    (reg:DI 685 [ _599 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 222 {*adddi_1}
     (nil))
(insn 2321 2320 2322 167 (parallel [
            (set (reg:DI 687 [ _601 ])
                (plus:DI (reg:DI 686 [ _600 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":468 222 {*adddi_1}
     (nil))
(insn 2322 2321 2323 167 (set (reg:SF 688 [ _602 ])
        (plus:SF (reg:SF 681 [ _595 ])
            (reg:SF 682 [ _596 ]))) "CLDRAD.f":468 838 {*fop_sf_comm}
     (nil))
(insn 2323 2322 2324 167 (set (reg/f:DI 1777)
        (symbol_ref:DI ("cldtp.4371") [flags 0x202]  <var_decl 0x7f20392d77e0 cldtp>)) "CLDRAD.f":468 85 {*movdi_internal}
     (nil))
(insn 2324 2323 2325 167 (set (mem:SF (plus:DI (mult:DI (reg:DI 687 [ _601 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1777)) [1 cldtp S4 A32])
        (reg:SF 688 [ _602 ])) "CLDRAD.f":468 131 {*movsf_internal}
     (nil))
(insn 2325 2324 2326 167 (set (reg:SI 1778)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2326 2325 2327 167 (parallel [
            (set (reg:SI 689 [ _603 ])
                (plus:SI (reg:SI 1778)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 2327 2326 2328 167 (set (reg:DI 690 [ _604 ])
        (sign_extend:DI (reg:SI 689 [ _603 ]))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2328 2327 2329 167 (parallel [
            (set (reg:DI 691 [ _605 ])
                (mult:DI (reg:DI 690 [ _604 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2329 2328 2330 167 (set (reg:SI 1779)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2330 2329 2331 167 (set (reg:DI 692 [ _606 ])
        (sign_extend:DI (reg:SI 1779))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2331 2330 2332 167 (parallel [
            (set (reg:DI 693 [ _607 ])
                (mult:DI (reg:DI 692 [ _606 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2332 2331 2333 167 (parallel [
            (set (reg:DI 694 [ _608 ])
                (plus:DI (reg:DI 691 [ _605 ])
                    (reg:DI 693 [ _607 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2333 2332 2334 167 (set (reg:SI 1780)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2334 2333 2335 167 (set (reg:DI 695 [ _609 ])
        (sign_extend:DI (reg:SI 1780))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2335 2334 2336 167 (parallel [
            (set (reg:DI 696 [ _610 ])
                (plus:DI (reg:DI 694 [ _608 ])
                    (reg:DI 695 [ _609 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2336 2335 2337 167 (parallel [
            (set (reg:DI 697 [ _611 ])
                (plus:DI (reg:DI 696 [ _610 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2337 2336 2338 167 (set (reg/f:DI 1781)
        (symbol_ref:DI ("masks_") [flags 0x202]  <var_decl 0x7f20392c13f0 masks>)) "CLDRAD.f":472 85 {*movdi_internal}
     (nil))
(insn 2338 2337 2339 167 (parallel [
            (set (reg:DI 1782)
                (plus:DI (reg:DI 697 [ _611 ])
                    (const_int 148155 [0x242bb])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2339 2338 2340 167 (set (reg:SF 698 [ _612 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1782)
                    (const_int 4 [0x4]))
                (reg/f:DI 1781)) [1 masks.htm S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2340 2339 2341 167 (set (reg:SI 1783)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2341 2340 2342 167 (parallel [
            (set (reg:SI 699 [ _613 ])
                (plus:SI (reg:SI 1783)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 2342 2341 2343 167 (set (reg:DI 700 [ _614 ])
        (sign_extend:DI (reg:SI 699 [ _613 ]))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2343 2342 2344 167 (parallel [
            (set (reg:DI 701 [ _615 ])
                (mult:DI (reg:DI 700 [ _614 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2344 2343 2345 167 (set (reg:SI 1784)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2345 2344 2346 167 (set (reg:DI 702 [ _616 ])
        (sign_extend:DI (reg:SI 1784))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2346 2345 2347 167 (parallel [
            (set (reg:DI 703 [ _617 ])
                (mult:DI (reg:DI 702 [ _616 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2347 2346 2348 167 (parallel [
            (set (reg:DI 704 [ _618 ])
                (plus:DI (reg:DI 701 [ _615 ])
                    (reg:DI 703 [ _617 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2348 2347 2349 167 (set (reg:SI 1785)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2349 2348 2350 167 (set (reg:DI 705 [ _619 ])
        (sign_extend:DI (reg:SI 1785))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2350 2349 2351 167 (parallel [
            (set (reg:DI 706 [ _620 ])
                (plus:DI (reg:DI 704 [ _618 ])
                    (reg:DI 705 [ _619 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2351 2350 2352 167 (parallel [
            (set (reg:DI 707 [ _621 ])
                (plus:DI (reg:DI 706 [ _620 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2352 2351 2353 167 (set (reg/f:DI 1786)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":472 85 {*movdi_internal}
     (nil))
(insn 2353 2352 2354 167 (parallel [
            (set (reg:DI 1787)
                (plus:DI (reg:DI 707 [ _621 ])
                    (const_int 2340849 [0x23b7f1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2354 2353 2355 167 (set (reg:SF 708 [ _622 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1787)
                    (const_int 4 [0x4]))
                (reg/f:DI 1786)) [1 vrbls.t S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2355 2354 2356 167 (set (reg:SF 709 [ _623 ])
        (mult:SF (reg:SF 698 [ _612 ])
            (reg:SF 708 [ _622 ]))) "CLDRAD.f":472 838 {*fop_sf_comm}
     (nil))
(insn 2356 2355 2357 167 (set (reg:SI 1788)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2357 2356 2358 167 (parallel [
            (set (reg:SI 710 [ _624 ])
                (plus:SI (reg:SI 1788)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 2358 2357 2359 167 (set (reg:DI 711 [ _625 ])
        (sign_extend:DI (reg:SI 710 [ _624 ]))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2359 2358 2360 167 (parallel [
            (set (reg:DI 712 [ _626 ])
                (mult:DI (reg:DI 711 [ _625 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2360 2359 2361 167 (set (reg:SI 1789)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2361 2360 2362 167 (set (reg:DI 713 [ _627 ])
        (sign_extend:DI (reg:SI 1789))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2362 2361 2363 167 (parallel [
            (set (reg:DI 714 [ _628 ])
                (mult:DI (reg:DI 713 [ _627 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2363 2362 2364 167 (parallel [
            (set (reg:DI 715 [ _629 ])
                (plus:DI (reg:DI 712 [ _626 ])
                    (reg:DI 714 [ _628 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2364 2363 2365 167 (set (reg:SI 1790)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2365 2364 2366 167 (set (reg:DI 716 [ _630 ])
        (sign_extend:DI (reg:SI 1790))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2366 2365 2367 167 (parallel [
            (set (reg:DI 717 [ _631 ])
                (plus:DI (reg:DI 715 [ _629 ])
                    (reg:DI 716 [ _630 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2367 2366 2368 167 (parallel [
            (set (reg:DI 718 [ _632 ])
                (plus:DI (reg:DI 717 [ _631 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2368 2367 2369 167 (set (reg/f:DI 1791)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":472 85 {*movdi_internal}
     (nil))
(insn 2369 2368 2370 167 (parallel [
            (set (reg:DI 1792)
                (plus:DI (reg:DI 718 [ _632 ])
                    (const_int 3466827 [0x34e64b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2370 2369 2371 167 (set (reg:SF 719 [ _633 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1792)
                    (const_int 4 [0x4]))
                (reg/f:DI 1791)) [1 vrbls.q S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2371 2370 2372 167 (set (reg:SF 1793)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC19") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 6.07999980449676513671875e-1 [0x0.9ba5e3p+0])
        (nil)))
(insn 2372 2371 2373 167 (set (reg:SF 720 [ _634 ])
        (mult:SF (reg:SF 719 [ _633 ])
            (reg:SF 1793))) "CLDRAD.f":472 838 {*fop_sf_comm}
     (nil))
(insn 2373 2372 2374 167 (set (reg:SF 1794)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 2374 2373 2375 167 (set (reg:SF 721 [ _635 ])
        (plus:SF (reg:SF 720 [ _634 ])
            (reg:SF 1794))) "CLDRAD.f":472 838 {*fop_sf_comm}
     (nil))
(insn 2375 2374 2376 167 (set (reg:SF 722 [ _636 ])
        (reg:SF 721 [ _635 ])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2376 2375 2377 167 (set (reg:SF 723 [ _637 ])
        (mult:SF (reg:SF 709 [ _623 ])
            (reg:SF 722 [ _636 ]))) "CLDRAD.f":472 838 {*fop_sf_comm}
     (nil))
(insn 2377 2376 2378 167 (set (reg:SF 1795)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC21") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.92897968292236328125e+1 [0x0.ea5181p+5])
        (nil)))
(insn 2378 2377 2379 167 (set (reg:SF 724 [ _638 ])
        (mult:SF (reg:SF 723 [ _637 ])
            (reg:SF 1795))) "CLDRAD.f":472 838 {*fop_sf_comm}
     (nil))
(insn 2379 2378 2380 167 (set (reg:SI 1796)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2380 2379 2381 167 (parallel [
            (set (reg:SI 725 [ _639 ])
                (plus:SI (reg:SI 1796)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 2381 2380 2382 167 (set (reg:DI 726 [ _640 ])
        (sign_extend:DI (reg:SI 725 [ _639 ]))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2382 2381 2383 167 (parallel [
            (set (reg:DI 727 [ _641 ])
                (mult:DI (reg:DI 726 [ _640 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2383 2382 2384 167 (set (reg:SI 1797)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2384 2383 2385 167 (set (reg:DI 728 [ _642 ])
        (sign_extend:DI (reg:SI 1797))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2385 2384 2386 167 (parallel [
            (set (reg:DI 729 [ _643 ])
                (mult:DI (reg:DI 728 [ _642 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2386 2385 2387 167 (parallel [
            (set (reg:DI 730 [ _644 ])
                (plus:DI (reg:DI 727 [ _641 ])
                    (reg:DI 729 [ _643 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2387 2386 2388 167 (set (reg:SI 1798)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2388 2387 2389 167 (set (reg:DI 731 [ _645 ])
        (sign_extend:DI (reg:SI 1798))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2389 2388 2390 167 (parallel [
            (set (reg:DI 732 [ _646 ])
                (plus:DI (reg:DI 730 [ _644 ])
                    (reg:DI 731 [ _645 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2390 2389 2391 167 (parallel [
            (set (reg:DI 733 [ _647 ])
                (plus:DI (reg:DI 732 [ _646 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2391 2390 2392 167 (set (reg/f:DI 1799)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":472 85 {*movdi_internal}
     (nil))
(insn 2392 2391 2393 167 (set (reg:SF 734 [ _648 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 733 [ _647 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1799)) [1 extra.pint S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2393 2392 2394 167 (set (reg:SF 21 xmm0)
        (reg:SF 734 [ _648 ])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(call_insn/u 2394 2393 2395 167 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("logf") [flags 0x41]  <function_decl 0x7f2039116900 __builtin_logf>) [0 __builtin_logf S1 A8])
            (const_int 0 [0]))) "CLDRAD.f":472 700 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 2395 2394 2396 167 (set (reg:SF 735 [ _649 ])
        (reg:SF 21 xmm0)) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2396 2395 2397 167 (set (reg:SI 1800)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2397 2396 2398 167 (set (reg:DI 736 [ _650 ])
        (sign_extend:DI (reg:SI 1800))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2398 2397 2399 167 (parallel [
            (set (reg:DI 737 [ _651 ])
                (mult:DI (reg:DI 736 [ _650 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2399 2398 2400 167 (set (reg:SI 1801)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2400 2399 2401 167 (set (reg:DI 738 [ _652 ])
        (sign_extend:DI (reg:SI 1801))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2401 2400 2402 167 (parallel [
            (set (reg:DI 739 [ _653 ])
                (plus:DI (reg:DI 737 [ _651 ])
                    (reg:DI 738 [ _652 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2402 2401 2403 167 (parallel [
            (set (reg:DI 740 [ _654 ])
                (plus:DI (reg:DI 739 [ _653 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2403 2402 2404 167 (set (reg/f:DI 1802)
        (symbol_ref:DI ("cldtp.4371") [flags 0x202]  <var_decl 0x7f20392d77e0 cldtp>)) "CLDRAD.f":472 85 {*movdi_internal}
     (nil))
(insn 2404 2403 2405 167 (set (reg:SF 741 [ _655 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 740 [ _654 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1802)) [1 cldtp S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2405 2404 2406 167 (set (reg:SF 21 xmm0)
        (reg:SF 741 [ _655 ])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(call_insn/u 2406 2405 2407 167 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("logf") [flags 0x41]  <function_decl 0x7f2039116900 __builtin_logf>) [0 __builtin_logf S1 A8])
            (const_int 0 [0]))) "CLDRAD.f":472 700 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 2407 2406 2408 167 (set (reg:SF 742 [ _656 ])
        (reg:SF 21 xmm0)) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2408 2407 2409 167 (set (reg:SF 743 [ _657 ])
        (minus:SF (reg:SF 735 [ _649 ])
            (reg:SF 742 [ _656 ]))) "CLDRAD.f":472 841 {*fop_sf_1}
     (nil))
(insn 2409 2408 2410 167 (set (reg:SF 744 [ _658 ])
        (reg:SF 743 [ _657 ])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2410 2409 2411 167 (set (reg:SF 745 [ _659 ])
        (mult:SF (reg:SF 724 [ _638 ])
            (reg:SF 744 [ _658 ]))) "CLDRAD.f":472 838 {*fop_sf_comm}
     (nil))
(insn 2411 2410 2412 167 (set (reg:SI 1803)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2412 2411 2413 167 (parallel [
            (set (reg:SI 746 [ _660 ])
                (plus:SI (reg:SI 1803)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 221 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 2413 2412 2414 167 (set (reg:DI 747 [ _661 ])
        (sign_extend:DI (reg:SI 746 [ _660 ]))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2414 2413 2415 167 (parallel [
            (set (reg:DI 748 [ _662 ])
                (mult:DI (reg:DI 747 [ _661 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2415 2414 2416 167 (set (reg:SI 1804)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2416 2415 2417 167 (set (reg:DI 749 [ _663 ])
        (sign_extend:DI (reg:SI 1804))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2417 2416 2418 167 (parallel [
            (set (reg:DI 750 [ _664 ])
                (mult:DI (reg:DI 749 [ _663 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2418 2417 2419 167 (parallel [
            (set (reg:DI 751 [ _665 ])
                (plus:DI (reg:DI 748 [ _662 ])
                    (reg:DI 750 [ _664 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2419 2418 2420 167 (set (reg:SI 1805)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2420 2419 2421 167 (set (reg:DI 752 [ _666 ])
        (sign_extend:DI (reg:SI 1805))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2421 2420 2422 167 (parallel [
            (set (reg:DI 753 [ _667 ])
                (plus:DI (reg:DI 751 [ _665 ])
                    (reg:DI 752 [ _666 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2422 2421 2423 167 (parallel [
            (set (reg:DI 754 [ _668 ])
                (plus:DI (reg:DI 753 [ _667 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2423 2422 2424 167 (set (reg/f:DI 1806)
        (symbol_ref:DI ("extra_") [flags 0x202]  <var_decl 0x7f20392afe10 extra>)) "CLDRAD.f":472 85 {*movdi_internal}
     (nil))
(insn 2424 2423 2425 167 (parallel [
            (set (reg:DI 1807)
                (plus:DI (reg:DI 754 [ _668 ])
                    (const_int 2311218 [0x234432])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2425 2424 2426 167 (set (reg:SF 755 [ _669 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1807)
                    (const_int 4 [0x4]))
                (reg/f:DI 1806)) [1 extra.zint S4 A32])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2426 2425 2427 167 (set (reg:SI 1808)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2427 2426 2428 167 (set (reg:DI 756 [ _670 ])
        (sign_extend:DI (reg:SI 1808))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2428 2427 2429 167 (parallel [
            (set (reg:DI 757 [ _671 ])
                (mult:DI (reg:DI 756 [ _670 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 349 {*muldi3_1}
     (nil))
(insn 2429 2428 2430 167 (set (reg:SI 1809)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":472 86 {*movsi_internal}
     (nil))
(insn 2430 2429 2431 167 (set (reg:DI 758 [ _672 ])
        (sign_extend:DI (reg:SI 1809))) "CLDRAD.f":472 149 {*extendsidi2_rex64}
     (nil))
(insn 2431 2430 2432 167 (parallel [
            (set (reg:DI 759 [ _673 ])
                (plus:DI (reg:DI 757 [ _671 ])
                    (reg:DI 758 [ _672 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2432 2431 2433 167 (parallel [
            (set (reg:DI 760 [ _674 ])
                (plus:DI (reg:DI 759 [ _673 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":472 222 {*adddi_1}
     (nil))
(insn 2433 2432 2434 167 (set (reg:SF 761 [ _675 ])
        (plus:SF (reg:SF 745 [ _659 ])
            (reg:SF 755 [ _669 ]))) "CLDRAD.f":472 838 {*fop_sf_comm}
     (nil))
(insn 2434 2433 2435 167 (set (reg/f:DI 1810)
        (symbol_ref:DI ("cldtz.4375") [flags 0x202]  <var_decl 0x7f20392d7900 cldtz>)) "CLDRAD.f":472 85 {*movdi_internal}
     (nil))
(insn 2435 2434 2436 167 (set (mem:SF (plus:DI (mult:DI (reg:DI 760 [ _674 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1810)) [1 cldtz S4 A32])
        (reg:SF 761 [ _675 ])) "CLDRAD.f":472 131 {*movsf_internal}
     (nil))
(insn 2436 2435 2437 167 (set (reg:SI 1811)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [2 lev+0 S4 A32])) "CLDRAD.f":473 86 {*movsi_internal}
     (nil))
(insn 2437 2436 2438 167 (set (reg:DI 762 [ _676 ])
        (sign_extend:DI (reg:SI 1811))) "CLDRAD.f":473 149 {*extendsidi2_rex64}
     (nil))
(insn 2438 2437 2439 167 (parallel [
            (set (reg:DI 763 [ _677 ])
                (mult:DI (reg:DI 762 [ _676 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 349 {*muldi3_1}
     (nil))
(insn 2439 2438 2440 167 (set (reg:SI 1812)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":473 86 {*movsi_internal}
     (nil))
(insn 2440 2439 2441 167 (set (reg:DI 764 [ _678 ])
        (sign_extend:DI (reg:SI 1812))) "CLDRAD.f":473 149 {*extendsidi2_rex64}
     (nil))
(insn 2441 2440 2442 167 (parallel [
            (set (reg:DI 765 [ _679 ])
                (mult:DI (reg:DI 764 [ _678 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 349 {*muldi3_1}
     (nil))
(insn 2442 2441 2443 167 (parallel [
            (set (reg:DI 766 [ _680 ])
                (plus:DI (reg:DI 763 [ _677 ])
                    (reg:DI 765 [ _679 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 222 {*adddi_1}
     (nil))
(insn 2443 2442 2444 167 (set (reg:SI 1813)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":473 86 {*movsi_internal}
     (nil))
(insn 2444 2443 2445 167 (set (reg:DI 767 [ _681 ])
        (sign_extend:DI (reg:SI 1813))) "CLDRAD.f":473 149 {*extendsidi2_rex64}
     (nil))
(insn 2445 2444 2446 167 (parallel [
            (set (reg:DI 768 [ _682 ])
                (plus:DI (reg:DI 766 [ _680 ])
                    (reg:DI 767 [ _681 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 222 {*adddi_1}
     (nil))
(insn 2446 2445 2447 167 (parallel [
            (set (reg:DI 769 [ _683 ])
                (plus:DI (reg:DI 768 [ _682 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 222 {*adddi_1}
     (nil))
(insn 2447 2446 2448 167 (set (reg:SI 1814)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":473 86 {*movsi_internal}
     (nil))
(insn 2448 2447 2449 167 (set (reg:DI 770 [ _684 ])
        (sign_extend:DI (reg:SI 1814))) "CLDRAD.f":473 149 {*extendsidi2_rex64}
     (nil))
(insn 2449 2448 2450 167 (parallel [
            (set (reg:DI 771 [ _685 ])
                (mult:DI (reg:DI 770 [ _684 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 349 {*muldi3_1}
     (nil))
(insn 2450 2449 2451 167 (set (reg:SI 1815)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":473 86 {*movsi_internal}
     (nil))
(insn 2451 2450 2452 167 (set (reg:DI 772 [ _686 ])
        (sign_extend:DI (reg:SI 1815))) "CLDRAD.f":473 149 {*extendsidi2_rex64}
     (nil))
(insn 2452 2451 2453 167 (parallel [
            (set (reg:DI 773 [ _687 ])
                (plus:DI (reg:DI 771 [ _685 ])
                    (reg:DI 772 [ _686 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 222 {*adddi_1}
     (nil))
(insn 2453 2452 2454 167 (parallel [
            (set (reg:DI 774 [ _688 ])
                (plus:DI (reg:DI 773 [ _687 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 222 {*adddi_1}
     (nil))
(insn 2454 2453 2455 167 (set (reg/f:DI 1816)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":473 85 {*movdi_internal}
     (nil))
(insn 2455 2454 2456 167 (parallel [
            (set (reg:DI 1817)
                (plus:DI (reg:DI 769 [ _683 ])
                    (const_int 2340849 [0x23b7f1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":473 222 {*adddi_1}
     (nil))
(insn 2456 2455 2457 167 (set (reg:SF 775 [ _689 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1817)
                    (const_int 4 [0x4]))
                (reg/f:DI 1816)) [1 vrbls.t S4 A32])) "CLDRAD.f":473 131 {*movsf_internal}
     (nil))
(insn 2457 2456 2458 167 (set (reg/f:DI 1818)
        (symbol_ref:DI ("cldtt.4373") [flags 0x202]  <var_decl 0x7f20392d7870 cldtt>)) "CLDRAD.f":473 85 {*movdi_internal}
     (nil))
(insn 2458 2457 2459 167 (set (mem:SF (plus:DI (mult:DI (reg:DI 774 [ _688 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1818)) [1 cldtt S4 A32])
        (reg:SF 775 [ _689 ])) "CLDRAD.f":473 131 {*movsf_internal}
     (nil))
;;  succ:       168 (FALLTHRU)

;; basic block 168, loop depth 0, maybe hot
;;  prev block 167, next block 332, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       167 (FALLTHRU)
;;              163 [always] 
;;              166 [always] 
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2459 2458 2460 168 104 (nil) [2 uses])
(note 2460 2459 2461 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
(insn 2461 2460 4227 168 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":444 221 {*addsi_1}
     (nil))
(jump_insn 4227 2461 4228 168 (set (pc)
        (label_ref 2462)) "CLDRAD.f":444 -1
     (nil)
 -> 2462)
;;  succ:       152 [always] 

(barrier 4228 4227 4379)
;; basic block 332, loop depth 0, maybe hot
;;  prev block 168, next block 169, flags: (NEW, RTL, MODIFIED)
;;  pred:       152
;; bb 332 artificial_defs: { }
;; bb 332 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4379 4228 4378 332 254 (nil) [1 uses])
(note 4378 4379 4380 332 [bb 332] NOTE_INSN_BASIC_BLOCK)
(insn 4380 4378 2465 332 (const_int 0 [0]) "CLDRAD.f":457 -1
     (nil))
;;  succ:       169 [always]  (FALLTHRU)

;; basic block 169, loop depth 0, maybe hot
;;  prev block 332, next block 331, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       332 [always]  (FALLTHRU)
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2465 4380 2466 169 95 (nil) [0 uses])
(note 2466 2465 2467 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
(insn 2467 2466 4229 169 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":443 221 {*addsi_1}
     (nil))
(jump_insn 4229 2467 4230 169 (set (pc)
        (label_ref 2468)) "CLDRAD.f":443 -1
     (nil)
 -> 2468)
;;  succ:       150 [always] 

(barrier 4230 4229 4376)
;; basic block 331, loop depth 0, maybe hot
;;  prev block 169, next block 170, flags: (NEW, RTL, MODIFIED)
;;  pred:       150
;; bb 331 artificial_defs: { }
;; bb 331 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4376 4230 4375 331 253 (nil) [1 uses])
(note 4375 4376 4377 331 [bb 331] NOTE_INSN_BASIC_BLOCK)
(insn 4377 4375 2471 331 (const_int 0 [0]) "CLDRAD.f":444 -1
     (nil))
;;  succ:       170 [always]  (FALLTHRU)

;; basic block 170, loop depth 0, maybe hot
;;  prev block 331, next block 171, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       331 [always]  (FALLTHRU)
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2471 4377 2472 170 94 (nil) [0 uses])
(note 2472 2471 2473 170 [bb 170] NOTE_INSN_BASIC_BLOCK)
(insn 2473 2472 2474 170 (set (reg:SI 776 [ _690 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 608 [0x260]))) [2 rqstfld.iget+592 S4 A128])) "CLDRAD.f":478 86 {*movsi_internal}
     (nil))
(insn 2474 2473 2475 170 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 776 [ _690 ])
            (const_int 0 [0]))) "CLDRAD.f":478 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2475 2474 2476 170 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 2520)
            (pc))) "CLDRAD.f":478 682 {*jcc}
     (nil)
 -> 2520)
;;  succ:       171 (FALLTHRU)
;;              172

;; basic block 171, loop depth 0, maybe hot
;;  prev block 170, next block 172, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       170 (FALLTHRU)
;; bb 171 artificial_defs: { }
;; bb 171 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2476 2475 2477 171 [bb 171] NOTE_INSN_BASIC_BLOCK)
(insn 2477 2476 2478 171 (set (reg:DI 1819)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2478 2477 2479 171 (set (reg:DI 1820)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2479 2478 2480 171 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":479 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 2480 2479 2481 171 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":479 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 2481 2480 2482 171 (set (reg:DI 38 r9)
        (reg:DI 1819)) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2482 2481 2483 171 (set (reg:DI 37 r8)
        (reg:DI 1820)) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2483 2482 2484 171 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2484 2483 2485 171 (set (reg:DI 1 dx)
        (symbol_ref:DI ("cldtp.4371") [flags 0x202]  <var_decl 0x7f20392d77e0 cldtp>)) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2485 2484 2486 171 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2486 2485 2487 171 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7f2038fb4900 *.LC23>)) "CLDRAD.f":479 85 {*movdi_internal}
     (nil))
(insn 2487 2486 2488 171 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":479 88 {*movqi_internal}
     (nil))
(call_insn 2488 2487 2489 171 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":479 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 2489 2488 2490 171 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":479 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 2490 2489 2491 171 (set (reg/f:DI 1821)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":480 85 {*movdi_internal}
     (nil))
(insn 2491 2490 2492 171 (set (reg:DI 1822)
        (const_int 0 [0])) "CLDRAD.f":480 85 {*movdi_internal}
     (nil))
(insn 2492 2491 2493 171 (set (reg:DI 1823)
        (const_int 12 [0xc])) "CLDRAD.f":480 85 {*movdi_internal}
     (nil))
(insn 2493 2492 2494 171 (parallel [
            (set (reg:DI 1823)
                (const_int 0 [0]))
            (set (reg/f:DI 1821)
                (plus:DI (ashift:DI (reg:DI 1823)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1821)))
            (set (mem/c:BLK (reg/f:DI 1821) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1822))
            (use (reg:DI 1823))
        ]) "CLDRAD.f":480 984 {*rep_stosdi_rex64}
     (nil))
(insn 2494 2493 2495 171 (set (mem/c:SI (reg/f:DI 1821) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1822) 0)) "CLDRAD.f":480 86 {*movsi_internal}
     (nil))
(insn 2495 2494 2496 171 (parallel [
            (set (reg/f:DI 1821)
                (plus:DI (reg/f:DI 1821)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":480 222 {*adddi_1}
     (nil))
(insn 2496 2495 2497 171 (set (reg:SI 777 [ _691 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 608 [0x260]))) [2 rqstfld.iget+592 S4 A128])) "CLDRAD.f":482 86 {*movsi_internal}
     (nil))
(insn 2497 2496 2498 171 (set (reg:DI 778 [ _692 ])
        (sign_extend:DI (reg:SI 777 [ _691 ]))) "CLDRAD.f":482 149 {*extendsidi2_rex64}
     (nil))
(insn 2498 2497 2499 171 (parallel [
            (set (reg:DI 779 [ _693 ])
                (plus:DI (reg:DI 778 [ _692 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":482 222 {*adddi_1}
     (nil))
(insn 2499 2498 2500 171 (set (reg:DI 1824)
        (reg:DI 779 [ _693 ])) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2500 2499 2501 171 (parallel [
            (set (reg:DI 1825)
                (ashift:DI (reg:DI 1824)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":482 551 {*ashldi3_1}
     (nil))
(insn 2501 2500 2502 171 (set (reg:DI 1824)
        (reg:DI 1825)) "CLDRAD.f":482 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 779 [ _693 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 2502 2501 2503 171 (parallel [
            (set (reg:DI 1824)
                (minus:DI (reg:DI 1824)
                    (reg:DI 779 [ _693 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":482 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 779 [ _693 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 2503 2502 2504 171 (parallel [
            (set (reg:DI 1826)
                (ashift:DI (reg:DI 1824)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":482 551 {*ashldi3_1}
     (nil))
(insn 2504 2503 2505 171 (set (reg:DI 1824)
        (reg:DI 1826)) "CLDRAD.f":482 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 779 [ _693 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 2505 2504 2506 171 (set (reg:DI 780 [ _694 ])
        (reg:DI 1824)) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2506 2505 2507 171 (parallel [
            (set (reg:DI 1827)
                (plus:DI (reg:DI 780 [ _694 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":482 222 {*adddi_1}
     (nil))
(insn 2507 2506 2508 171 (parallel [
            (set (reg:DI 1828)
                (ashift:DI (reg:DI 1827)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":482 551 {*ashldi3_1}
     (nil))
(insn 2508 2507 2509 171 (parallel [
            (set (reg/f:DI 781 [ _695 ])
                (plus:DI (reg:DI 1828)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":482 222 {*adddi_1}
     (nil))
(insn 2509 2508 2510 171 (set (reg:DI 1829)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2510 2509 2511 171 (set (reg:DI 1830)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2511 2510 2512 171 (set (reg:DI 1831)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2512 2511 2513 171 (set (reg:DI 38 r9)
        (reg:DI 1829)) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2513 2512 2514 171 (set (reg:DI 37 r8)
        (reg:DI 1830)) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2514 2513 2515 171 (set (reg:DI 2 cx)
        (reg:DI 1831)) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2515 2514 2516 171 (set (reg:DI 1 dx)
        (reg/f:DI 781 [ _695 ])) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2516 2515 2517 171 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 608 [0x260])))) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2517 2516 2518 171 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":482 85 {*movdi_internal}
     (nil))
(insn 2518 2517 2519 171 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":482 88 {*movqi_internal}
     (nil))
(call_insn 2519 2518 2520 171 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":482 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       172 (FALLTHRU)

;; basic block 172, loop depth 0, maybe hot
;;  prev block 171, next block 173, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       170
;;              171 (FALLTHRU)
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2520 2519 2521 172 109 (nil) [1 uses])
(note 2521 2520 2522 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
(insn 2522 2521 2523 172 (set (reg:SI 782 [ _696 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 728 [0x2d8]))) [2 rqstfld.iget+712 S4 A64])) "CLDRAD.f":486 86 {*movsi_internal}
     (nil))
(insn 2523 2522 2524 172 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 782 [ _696 ])
            (const_int 0 [0]))) "CLDRAD.f":486 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2524 2523 2525 172 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 2569)
            (pc))) "CLDRAD.f":486 682 {*jcc}
     (nil)
 -> 2569)
;;  succ:       173 (FALLTHRU)
;;              174

;; basic block 173, loop depth 0, maybe hot
;;  prev block 172, next block 174, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       172 (FALLTHRU)
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2525 2524 2526 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
(insn 2526 2525 2527 173 (set (reg:DI 1832)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2527 2526 2528 173 (set (reg:DI 1833)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2528 2527 2529 173 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":487 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 2529 2528 2530 173 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":487 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 2530 2529 2531 173 (set (reg:DI 38 r9)
        (reg:DI 1832)) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2531 2530 2532 173 (set (reg:DI 37 r8)
        (reg:DI 1833)) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2532 2531 2533 173 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2533 2532 2534 173 (set (reg:DI 1 dx)
        (symbol_ref:DI ("cldtz.4375") [flags 0x202]  <var_decl 0x7f20392d7900 cldtz>)) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2534 2533 2535 173 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2535 2534 2536 173 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7f2038fb4990 *.LC24>)) "CLDRAD.f":487 85 {*movdi_internal}
     (nil))
(insn 2536 2535 2537 173 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":487 88 {*movqi_internal}
     (nil))
(call_insn 2537 2536 2538 173 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":487 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 2538 2537 2539 173 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":487 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 2539 2538 2540 173 (set (reg/f:DI 1834)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":488 85 {*movdi_internal}
     (nil))
(insn 2540 2539 2541 173 (set (reg:DI 1835)
        (const_int 0 [0])) "CLDRAD.f":488 85 {*movdi_internal}
     (nil))
(insn 2541 2540 2542 173 (set (reg:DI 1836)
        (const_int 12 [0xc])) "CLDRAD.f":488 85 {*movdi_internal}
     (nil))
(insn 2542 2541 2543 173 (parallel [
            (set (reg:DI 1836)
                (const_int 0 [0]))
            (set (reg/f:DI 1834)
                (plus:DI (ashift:DI (reg:DI 1836)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1834)))
            (set (mem/c:BLK (reg/f:DI 1834) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1835))
            (use (reg:DI 1836))
        ]) "CLDRAD.f":488 984 {*rep_stosdi_rex64}
     (nil))
(insn 2543 2542 2544 173 (set (mem/c:SI (reg/f:DI 1834) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1835) 0)) "CLDRAD.f":488 86 {*movsi_internal}
     (nil))
(insn 2544 2543 2545 173 (parallel [
            (set (reg/f:DI 1834)
                (plus:DI (reg/f:DI 1834)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":488 222 {*adddi_1}
     (nil))
(insn 2545 2544 2546 173 (set (reg:SI 783 [ _697 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 728 [0x2d8]))) [2 rqstfld.iget+712 S4 A64])) "CLDRAD.f":490 86 {*movsi_internal}
     (nil))
(insn 2546 2545 2547 173 (set (reg:DI 784 [ _698 ])
        (sign_extend:DI (reg:SI 783 [ _697 ]))) "CLDRAD.f":490 149 {*extendsidi2_rex64}
     (nil))
(insn 2547 2546 2548 173 (parallel [
            (set (reg:DI 785 [ _699 ])
                (plus:DI (reg:DI 784 [ _698 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":490 222 {*adddi_1}
     (nil))
(insn 2548 2547 2549 173 (set (reg:DI 1837)
        (reg:DI 785 [ _699 ])) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2549 2548 2550 173 (parallel [
            (set (reg:DI 1838)
                (ashift:DI (reg:DI 1837)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":490 551 {*ashldi3_1}
     (nil))
(insn 2550 2549 2551 173 (set (reg:DI 1837)
        (reg:DI 1838)) "CLDRAD.f":490 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 785 [ _699 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 2551 2550 2552 173 (parallel [
            (set (reg:DI 1837)
                (minus:DI (reg:DI 1837)
                    (reg:DI 785 [ _699 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":490 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 785 [ _699 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 2552 2551 2553 173 (parallel [
            (set (reg:DI 1839)
                (ashift:DI (reg:DI 1837)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":490 551 {*ashldi3_1}
     (nil))
(insn 2553 2552 2554 173 (set (reg:DI 1837)
        (reg:DI 1839)) "CLDRAD.f":490 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 785 [ _699 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 2554 2553 2555 173 (set (reg:DI 786 [ _700 ])
        (reg:DI 1837)) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2555 2554 2556 173 (parallel [
            (set (reg:DI 1840)
                (plus:DI (reg:DI 786 [ _700 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":490 222 {*adddi_1}
     (nil))
(insn 2556 2555 2557 173 (parallel [
            (set (reg:DI 1841)
                (ashift:DI (reg:DI 1840)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":490 551 {*ashldi3_1}
     (nil))
(insn 2557 2556 2558 173 (parallel [
            (set (reg/f:DI 787 [ _701 ])
                (plus:DI (reg:DI 1841)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":490 222 {*adddi_1}
     (nil))
(insn 2558 2557 2559 173 (set (reg:DI 1842)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2559 2558 2560 173 (set (reg:DI 1843)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2560 2559 2561 173 (set (reg:DI 1844)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2561 2560 2562 173 (set (reg:DI 38 r9)
        (reg:DI 1842)) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2562 2561 2563 173 (set (reg:DI 37 r8)
        (reg:DI 1843)) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2563 2562 2564 173 (set (reg:DI 2 cx)
        (reg:DI 1844)) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2564 2563 2565 173 (set (reg:DI 1 dx)
        (reg/f:DI 787 [ _701 ])) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2565 2564 2566 173 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 728 [0x2d8])))) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2566 2565 2567 173 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":490 85 {*movdi_internal}
     (nil))
(insn 2567 2566 2568 173 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":490 88 {*movqi_internal}
     (nil))
(call_insn 2568 2567 2569 173 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":490 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       174 (FALLTHRU)

;; basic block 174, loop depth 0, maybe hot
;;  prev block 173, next block 175, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       172
;;              173 (FALLTHRU)
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2569 2568 2570 174 110 (nil) [1 uses])
(note 2570 2569 2571 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
(insn 2571 2570 2572 174 (set (reg:SI 788 [ _702 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 684 [0x2ac]))) [2 rqstfld.iget+668 S4 A32])) "CLDRAD.f":494 86 {*movsi_internal}
     (nil))
(insn 2572 2571 2573 174 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 788 [ _702 ])
            (const_int 0 [0]))) "CLDRAD.f":494 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2573 2572 2574 174 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 2618)
            (pc))) "CLDRAD.f":494 682 {*jcc}
     (nil)
 -> 2618)
;;  succ:       175 (FALLTHRU)
;;              176

;; basic block 175, loop depth 0, maybe hot
;;  prev block 174, next block 176, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       174 (FALLTHRU)
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2574 2573 2575 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
(insn 2575 2574 2576 175 (set (reg:DI 1845)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2576 2575 2577 175 (set (reg:DI 1846)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2577 2576 2578 175 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":496 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 2578 2577 2579 175 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":496 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 2579 2578 2580 175 (set (reg:DI 38 r9)
        (reg:DI 1845)) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2580 2579 2581 175 (set (reg:DI 37 r8)
        (reg:DI 1846)) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2581 2580 2582 175 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2582 2581 2583 175 (set (reg:DI 1 dx)
        (symbol_ref:DI ("cldtt.4373") [flags 0x202]  <var_decl 0x7f20392d7870 cldtt>)) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2583 2582 2584 175 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2584 2583 2585 175 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7f2038fb4a20 *.LC25>)) "CLDRAD.f":496 85 {*movdi_internal}
     (nil))
(insn 2585 2584 2586 175 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":496 88 {*movqi_internal}
     (nil))
(call_insn 2586 2585 2587 175 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":496 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 2587 2586 2588 175 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":496 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 2588 2587 2589 175 (set (reg/f:DI 1847)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":497 85 {*movdi_internal}
     (nil))
(insn 2589 2588 2590 175 (set (reg:DI 1848)
        (const_int 0 [0])) "CLDRAD.f":497 85 {*movdi_internal}
     (nil))
(insn 2590 2589 2591 175 (set (reg:DI 1849)
        (const_int 12 [0xc])) "CLDRAD.f":497 85 {*movdi_internal}
     (nil))
(insn 2591 2590 2592 175 (parallel [
            (set (reg:DI 1849)
                (const_int 0 [0]))
            (set (reg/f:DI 1847)
                (plus:DI (ashift:DI (reg:DI 1849)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1847)))
            (set (mem/c:BLK (reg/f:DI 1847) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1848))
            (use (reg:DI 1849))
        ]) "CLDRAD.f":497 984 {*rep_stosdi_rex64}
     (nil))
(insn 2592 2591 2593 175 (set (mem/c:SI (reg/f:DI 1847) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1848) 0)) "CLDRAD.f":497 86 {*movsi_internal}
     (nil))
(insn 2593 2592 2594 175 (parallel [
            (set (reg/f:DI 1847)
                (plus:DI (reg/f:DI 1847)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":497 222 {*adddi_1}
     (nil))
(insn 2594 2593 2595 175 (set (reg:SI 789 [ _703 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 684 [0x2ac]))) [2 rqstfld.iget+668 S4 A32])) "CLDRAD.f":499 86 {*movsi_internal}
     (nil))
(insn 2595 2594 2596 175 (set (reg:DI 790 [ _704 ])
        (sign_extend:DI (reg:SI 789 [ _703 ]))) "CLDRAD.f":499 149 {*extendsidi2_rex64}
     (nil))
(insn 2596 2595 2597 175 (parallel [
            (set (reg:DI 791 [ _705 ])
                (plus:DI (reg:DI 790 [ _704 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":499 222 {*adddi_1}
     (nil))
(insn 2597 2596 2598 175 (set (reg:DI 1850)
        (reg:DI 791 [ _705 ])) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2598 2597 2599 175 (parallel [
            (set (reg:DI 1851)
                (ashift:DI (reg:DI 1850)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":499 551 {*ashldi3_1}
     (nil))
(insn 2599 2598 2600 175 (set (reg:DI 1850)
        (reg:DI 1851)) "CLDRAD.f":499 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 791 [ _705 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 2600 2599 2601 175 (parallel [
            (set (reg:DI 1850)
                (minus:DI (reg:DI 1850)
                    (reg:DI 791 [ _705 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":499 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 791 [ _705 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 2601 2600 2602 175 (parallel [
            (set (reg:DI 1852)
                (ashift:DI (reg:DI 1850)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":499 551 {*ashldi3_1}
     (nil))
(insn 2602 2601 2603 175 (set (reg:DI 1850)
        (reg:DI 1852)) "CLDRAD.f":499 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 791 [ _705 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 2603 2602 2604 175 (set (reg:DI 792 [ _706 ])
        (reg:DI 1850)) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2604 2603 2605 175 (parallel [
            (set (reg:DI 1853)
                (plus:DI (reg:DI 792 [ _706 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":499 222 {*adddi_1}
     (nil))
(insn 2605 2604 2606 175 (parallel [
            (set (reg:DI 1854)
                (ashift:DI (reg:DI 1853)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":499 551 {*ashldi3_1}
     (nil))
(insn 2606 2605 2607 175 (parallel [
            (set (reg/f:DI 793 [ _707 ])
                (plus:DI (reg:DI 1854)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":499 222 {*adddi_1}
     (nil))
(insn 2607 2606 2608 175 (set (reg:DI 1855)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2608 2607 2609 175 (set (reg:DI 1856)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2609 2608 2610 175 (set (reg:DI 1857)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2610 2609 2611 175 (set (reg:DI 38 r9)
        (reg:DI 1855)) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2611 2610 2612 175 (set (reg:DI 37 r8)
        (reg:DI 1856)) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2612 2611 2613 175 (set (reg:DI 2 cx)
        (reg:DI 1857)) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2613 2612 2614 175 (set (reg:DI 1 dx)
        (reg/f:DI 793 [ _707 ])) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2614 2613 2615 175 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 684 [0x2ac])))) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2615 2614 2616 175 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":499 85 {*movdi_internal}
     (nil))
(insn 2616 2615 2617 175 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":499 88 {*movqi_internal}
     (nil))
(call_insn 2617 2616 2618 175 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":499 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       176 (FALLTHRU)

;; basic block 176, loop depth 0, maybe hot
;;  prev block 175, next block 177, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       142
;;              174
;;              175 (FALLTHRU)
;; bb 176 artificial_defs: { }
;; bb 176 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2618 2617 2619 176 89 (nil) [2 uses])
(note 2619 2618 2620 176 [bb 176] NOTE_INSN_BASIC_BLOCK)
(insn 2620 2619 2621 176 (set (reg:SI 794 [ _708 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 516 [0x204]))) [2 rqstfld.iget+500 S4 A32])) "CLDRAD.f":507 86 {*movsi_internal}
     (nil))
(insn 2621 2620 2622 176 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 794 [ _708 ])
            (const_int 0 [0]))) "CLDRAD.f":507 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2622 2621 2623 176 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 2773)
            (pc))) "CLDRAD.f":507 682 {*jcc}
     (nil)
 -> 2773)
;;  succ:       177 (FALLTHRU)
;;              192

;; basic block 177, loop depth 0, maybe hot
;;  prev block 176, next block 178, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       176 (FALLTHRU)
;; bb 177 artificial_defs: { }
;; bb 177 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2623 2622 2624 177 [bb 177] NOTE_INSN_BASIC_BLOCK)
(insn 2624 2623 2625 177 (set (reg/f:DI 1858)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2625 2624 2626 177 (set (reg:SF 795 [ _709 ])
        (mem/c:SF (plus:DI (reg/f:DI 1858)
                (const_int 8 [0x8])) [1 acmrds.ardsw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2626 2625 2627 177 (set (reg:SF 1859)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":508 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 2627 2626 2628 177 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 795 [ _709 ])
            (reg:SF 1859))) "CLDRAD.f":508 53 {*cmpisf}
     (nil))
(jump_insn 2628 2627 2632 177 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4231)
            (pc))) "CLDRAD.f":508 682 {*jcc}
     (nil)
 -> 4231)
;;  succ:       178 (FALLTHRU)
;;              179

;; basic block 178, loop depth 0, maybe hot
;;  prev block 177, next block 179, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       177 (FALLTHRU)
;; bb 178 artificial_defs: { }
;; bb 178 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2632 2628 2633 178 [bb 178] NOTE_INSN_BASIC_BLOCK)
(insn 2633 2632 2634 178 (set (reg/f:DI 1860)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2634 2633 2635 178 (set (reg:SF 796 [ _710 ])
        (mem/c:SF (plus:DI (reg/f:DI 1860)
                (const_int 8 [0x8])) [1 acmrds.ardsw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2635 2634 2636 178 (set (reg:SF 1862)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":509 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 2636 2635 2637 178 (set (reg:SF 1861)
        (div:SF (reg:SF 1862)
            (reg:SF 796 [ _710 ]))) "CLDRAD.f":509 841 {*fop_sf_1}
     (nil))
(insn 2637 2636 4232 178 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1861)) "CLDRAD.f":509 131 {*movsf_internal}
     (nil))
(jump_insn 4232 2637 4233 178 (set (pc)
        (label_ref 2644)) -1
     (nil)
 -> 2644)
;;  succ:       180 [always] 

(barrier 4233 4232 4231)
;; basic block 179, loop depth 0, maybe hot
;;  prev block 178, next block 180, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       177
;; bb 179 artificial_defs: { }
;; bb 179 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4231 4233 2641 179 221 (nil) [1 uses])
(note 2641 4231 2642 179 [bb 179] NOTE_INSN_BASIC_BLOCK)
(insn 2642 2641 2643 179 (set (reg:SF 1863)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":511 131 {*movsf_internal}
     (nil))
(insn 2643 2642 2644 179 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1863)) "CLDRAD.f":511 131 {*movsf_internal}
     (nil))
;;  succ:       180 (FALLTHRU)

;; basic block 180, loop depth 0, maybe hot
;;  prev block 179, next block 181, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       179 (FALLTHRU)
;;              178 [always] 
;; bb 180 artificial_defs: { }
;; bb 180 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2644 2643 2645 180 114 (nil) [1 uses])
(note 2645 2644 2646 180 [bb 180] NOTE_INSN_BASIC_BLOCK)
(insn 2646 2645 2647 180 (set (reg:SI 1159 [ _1431 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":513 86 {*movsi_internal}
     (nil))
(insn 2647 2646 2648 180 (set (reg:SI 1160 [ _1432 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":513 86 {*movsi_internal}
     (nil))
(insn 2648 2647 2691 180 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1159 [ _1431 ])) "CLDRAD.f":513 86 {*movsi_internal}
     (nil))
;;  succ:       181 (FALLTHRU)

;; basic block 181, loop depth 0, maybe hot
;;  prev block 180, next block 182, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       180 (FALLTHRU)
;;              185 [always] 
;; bb 181 artificial_defs: { }
;; bb 181 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2691 2648 2649 181 118 (nil) [1 uses])
(note 2649 2691 2650 181 [bb 181] NOTE_INSN_BASIC_BLOCK)
(insn 2650 2649 2651 181 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1160 [ _1432 ]))) "CLDRAD.f":513 11 {*cmpsi_1}
     (nil))
(insn 2651 2650 2652 181 (set (reg:QI 1864)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":513 678 {*setcc_qi}
     (nil))
(insn 2652 2651 2653 181 (set (reg:SI 1161 [ _1434 ])
        (zero_extend:SI (reg:QI 1864))) "CLDRAD.f":513 140 {*zero_extendqisi2}
     (nil))
(insn 2653 2652 2654 181 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1161 [ _1434 ])
            (const_int 0 [0]))) "CLDRAD.f":513 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2654 2653 2655 181 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4385)
            (pc))) "CLDRAD.f":513 682 {*jcc}
     (nil)
 -> 4385)
;;  succ:       334
;;              182 (FALLTHRU)

;; basic block 182, loop depth 0, maybe hot
;;  prev block 181, next block 183, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       181 (FALLTHRU)
;; bb 182 artificial_defs: { }
;; bb 182 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2655 2654 2656 182 [bb 182] NOTE_INSN_BASIC_BLOCK)
(insn 2656 2655 2685 182 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":514 86 {*movsi_internal}
     (nil))
;;  succ:       183 (FALLTHRU)

;; basic block 183, loop depth 0, maybe hot
;;  prev block 182, next block 184, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       182 (FALLTHRU)
;;              184 [always] 
;; bb 183 artificial_defs: { }
;; bb 183 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2685 2656 2657 183 117 (nil) [1 uses])
(note 2657 2685 2658 183 [bb 183] NOTE_INSN_BASIC_BLOCK)
(insn 2658 2657 2659 183 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":514 11 {*cmpsi_1}
     (nil))
(insn 2659 2658 2660 183 (set (reg:QI 1865)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":514 678 {*setcc_qi}
     (nil))
(insn 2660 2659 2661 183 (set (reg:SI 1162 [ _1436 ])
        (zero_extend:SI (reg:QI 1865))) "CLDRAD.f":514 140 {*zero_extendqisi2}
     (nil))
(insn 2661 2660 2662 183 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1162 [ _1436 ])
            (const_int 0 [0]))) "CLDRAD.f":514 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2662 2661 2663 183 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4388)
            (pc))) "CLDRAD.f":514 682 {*jcc}
     (nil)
 -> 4388)
;;  succ:       335
;;              184 (FALLTHRU)

;; basic block 184, loop depth 0, maybe hot
;;  prev block 183, next block 335, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       183 (FALLTHRU)
;; bb 184 artificial_defs: { }
;; bb 184 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2663 2662 2664 184 [bb 184] NOTE_INSN_BASIC_BLOCK)
(insn 2664 2663 2665 184 (set (reg:SI 1866)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":515 86 {*movsi_internal}
     (nil))
(insn 2665 2664 2666 184 (set (reg:DI 797 [ _711 ])
        (sign_extend:DI (reg:SI 1866))) "CLDRAD.f":515 149 {*extendsidi2_rex64}
     (nil))
(insn 2666 2665 2667 184 (parallel [
            (set (reg:DI 798 [ _712 ])
                (mult:DI (reg:DI 797 [ _711 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":515 349 {*muldi3_1}
     (nil))
(insn 2667 2666 2668 184 (set (reg:SI 1867)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":515 86 {*movsi_internal}
     (nil))
(insn 2668 2667 2669 184 (set (reg:DI 799 [ _713 ])
        (sign_extend:DI (reg:SI 1867))) "CLDRAD.f":515 149 {*extendsidi2_rex64}
     (nil))
(insn 2669 2668 2670 184 (parallel [
            (set (reg:DI 800 [ _714 ])
                (plus:DI (reg:DI 798 [ _712 ])
                    (reg:DI 799 [ _713 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":515 222 {*adddi_1}
     (nil))
(insn 2670 2669 2671 184 (parallel [
            (set (reg:DI 801 [ _715 ])
                (plus:DI (reg:DI 800 [ _714 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":515 222 {*adddi_1}
     (nil))
(insn 2671 2670 2672 184 (set (reg/f:DI 1868)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":515 85 {*movdi_internal}
     (nil))
(insn 2672 2671 2673 184 (parallel [
            (set (reg:DI 1869)
                (plus:DI (reg:DI 801 [ _715 ])
                    (const_int 88896 [0x15b40])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":515 222 {*adddi_1}
     (nil))
(insn 2673 2672 2674 184 (set (reg:SF 802 [ _716 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1869)
                    (const_int 4 [0x4]))
                (reg/f:DI 1868)) [1 acmrds.aswin S4 A32])) "CLDRAD.f":515 131 {*movsf_internal}
     (nil))
(insn 2674 2673 2675 184 (set (reg:SI 1870)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":515 86 {*movsi_internal}
     (nil))
(insn 2675 2674 2676 184 (set (reg:DI 803 [ _717 ])
        (sign_extend:DI (reg:SI 1870))) "CLDRAD.f":515 149 {*extendsidi2_rex64}
     (nil))
(insn 2676 2675 2677 184 (parallel [
            (set (reg:DI 804 [ _718 ])
                (mult:DI (reg:DI 803 [ _717 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":515 349 {*muldi3_1}
     (nil))
(insn 2677 2676 2678 184 (set (reg:SI 1871)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":515 86 {*movsi_internal}
     (nil))
(insn 2678 2677 2679 184 (set (reg:DI 805 [ _719 ])
        (sign_extend:DI (reg:SI 1871))) "CLDRAD.f":515 149 {*extendsidi2_rex64}
     (nil))
(insn 2679 2678 2680 184 (parallel [
            (set (reg:DI 806 [ _720 ])
                (plus:DI (reg:DI 804 [ _718 ])
                    (reg:DI 805 [ _719 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":515 222 {*adddi_1}
     (nil))
(insn 2680 2679 2681 184 (parallel [
            (set (reg:DI 807 [ _721 ])
                (plus:DI (reg:DI 806 [ _720 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":515 222 {*adddi_1}
     (nil))
(insn 2681 2680 2682 184 (set (reg:SF 808 [ _722 ])
        (mult:SF (reg:SF 802 [ _716 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32]))) "CLDRAD.f":515 838 {*fop_sf_comm}
     (nil))
(insn 2682 2681 2683 184 (set (reg/f:DI 1872)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":515 85 {*movdi_internal}
     (nil))
(insn 2683 2682 2684 184 (set (mem:SF (plus:DI (mult:DI (reg:DI 807 [ _721 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1872)) [1 egrid1 S4 A32])
        (reg:SF 808 [ _722 ])) "CLDRAD.f":515 131 {*movsf_internal}
     (nil))
(insn 2684 2683 4234 184 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":514 221 {*addsi_1}
     (nil))
(jump_insn 4234 2684 4235 184 (set (pc)
        (label_ref 2685)) "CLDRAD.f":514 -1
     (nil)
 -> 2685)
;;  succ:       183 [always] 

(barrier 4235 4234 4388)
;; basic block 335, loop depth 0, maybe hot
;;  prev block 184, next block 185, flags: (NEW, RTL, MODIFIED)
;;  pred:       183
;; bb 335 artificial_defs: { }
;; bb 335 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4388 4235 4387 335 257 (nil) [1 uses])
(note 4387 4388 4389 335 [bb 335] NOTE_INSN_BASIC_BLOCK)
(insn 4389 4387 2688 335 (const_int 0 [0]) "CLDRAD.f":515 -1
     (nil))
;;  succ:       185 [always]  (FALLTHRU)

;; basic block 185, loop depth 0, maybe hot
;;  prev block 335, next block 334, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       335 [always]  (FALLTHRU)
;; bb 185 artificial_defs: { }
;; bb 185 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2688 4389 2689 185 116 (nil) [0 uses])
(note 2689 2688 2690 185 [bb 185] NOTE_INSN_BASIC_BLOCK)
(insn 2690 2689 4236 185 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":513 221 {*addsi_1}
     (nil))
(jump_insn 4236 2690 4237 185 (set (pc)
        (label_ref 2691)) "CLDRAD.f":513 -1
     (nil)
 -> 2691)
;;  succ:       181 [always] 

(barrier 4237 4236 4385)
;; basic block 334, loop depth 0, maybe hot
;;  prev block 185, next block 186, flags: (NEW, RTL, MODIFIED)
;;  pred:       181
;; bb 334 artificial_defs: { }
;; bb 334 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4385 4237 4384 334 256 (nil) [1 uses])
(note 4384 4385 4386 334 [bb 334] NOTE_INSN_BASIC_BLOCK)
(insn 4386 4384 2694 334 (const_int 0 [0]) "CLDRAD.f":514 -1
     (nil))
;;  succ:       186 [always]  (FALLTHRU)

;; basic block 186, loop depth 0, maybe hot
;;  prev block 334, next block 187, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       334 [always]  (FALLTHRU)
;; bb 186 artificial_defs: { }
;; bb 186 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2694 4386 2695 186 115 (nil) [0 uses])
(note 2695 2694 2696 186 [bb 186] NOTE_INSN_BASIC_BLOCK)
(insn 2696 2695 2697 186 (set (reg:DI 1873)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2697 2696 2698 186 (set (reg:DI 1874)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2698 2697 2699 186 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":518 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 2699 2698 2700 186 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":518 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 2700 2699 2701 186 (set (reg:DI 38 r9)
        (reg:DI 1873)) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2701 2700 2702 186 (set (reg:DI 37 r8)
        (reg:DI 1874)) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2702 2701 2703 186 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2703 2702 2704 186 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2704 2703 2705 186 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2705 2704 2706 186 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC26") [flags 0x2]  <var_decl 0x7f2038fb4ab0 *.LC26>)) "CLDRAD.f":518 85 {*movdi_internal}
     (nil))
(insn 2706 2705 2707 186 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":518 88 {*movqi_internal}
     (nil))
(call_insn 2707 2706 2708 186 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":518 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 2708 2707 2709 186 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":518 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 2709 2708 2710 186 (set (reg/f:DI 1875)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":519 85 {*movdi_internal}
     (nil))
(insn 2710 2709 2711 186 (set (reg:DI 1876)
        (const_int 0 [0])) "CLDRAD.f":519 85 {*movdi_internal}
     (nil))
(insn 2711 2710 2712 186 (set (reg:DI 1877)
        (const_int 12 [0xc])) "CLDRAD.f":519 85 {*movdi_internal}
     (nil))
(insn 2712 2711 2713 186 (parallel [
            (set (reg:DI 1877)
                (const_int 0 [0]))
            (set (reg/f:DI 1875)
                (plus:DI (ashift:DI (reg:DI 1877)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1875)))
            (set (mem/c:BLK (reg/f:DI 1875) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1876))
            (use (reg:DI 1877))
        ]) "CLDRAD.f":519 984 {*rep_stosdi_rex64}
     (nil))
(insn 2713 2712 2714 186 (set (mem/c:SI (reg/f:DI 1875) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1876) 0)) "CLDRAD.f":519 86 {*movsi_internal}
     (nil))
(insn 2714 2713 2715 186 (parallel [
            (set (reg/f:DI 1875)
                (plus:DI (reg/f:DI 1875)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":519 222 {*adddi_1}
     (nil))
(insn 2715 2714 2716 186 (set (reg:SI 1878)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":521 86 {*movsi_internal}
     (nil))
(insn 2716 2715 2717 186 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 1878)) "CLDRAD.f":521 86 {*movsi_internal}
     (nil))
(insn 2717 2716 2718 186 (set (reg/f:DI 1879)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2718 2717 2719 186 (set (reg:SF 809 [ _723 ])
        (mem/c:SF (reg/f:DI 1879) [1 acmrds.trdsw+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2719 2718 2720 186 (set (reg:SI 1880)
        (fix:SI (reg:SF 809 [ _723 ]))) "CLDRAD.f":522 174 {fix_truncsfsi_sse}
     (nil))
(insn 2720 2719 2721 186 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])
        (reg:SI 1880)) "CLDRAD.f":522 86 {*movsi_internal}
     (nil))
(insn 2721 2720 2722 186 (set (reg:SI 1882)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":523 86 {*movsi_internal}
     (nil))
(insn 2722 2721 2723 186 (parallel [
            (set (reg:SI 1884)
                (div:SI (reg:SI 1882)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (set (reg:SI 1883)
                (mod:SI (reg:SI 1882)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":523 382 {*divmodsi4}
     (nil))
(insn 2723 2722 2724 186 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 1883)) "CLDRAD.f":523 86 {*movsi_internal}
     (nil))
(insn 2724 2723 2725 186 (set (reg:SI 1885)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":524 86 {*movsi_internal}
     (nil))
(insn 2725 2724 2726 186 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 1885)) "CLDRAD.f":524 86 {*movsi_internal}
     (nil))
(insn 2726 2725 2727 186 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":525 86 {*movsi_internal}
     (nil))
(insn 2727 2726 2728 186 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":526 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2728 2727 2729 186 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2735)
            (pc))) "CLDRAD.f":526 682 {*jcc}
     (nil)
 -> 2735)
;;  succ:       187 (FALLTHRU)
;;              188

;; basic block 187, loop depth 0, maybe hot
;;  prev block 186, next block 188, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       186 (FALLTHRU)
;; bb 187 artificial_defs: { }
;; bb 187 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2729 2728 2730 187 [bb 187] NOTE_INSN_BASIC_BLOCK)
(insn 2730 2729 2731 187 (set (reg:SI 1886)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":527 86 {*movsi_internal}
     (nil))
(insn 2731 2730 2732 187 (parallel [
            (set (reg:SI 810 [ _724 ])
                (minus:SI (reg:SI 1886)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":527 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32]))
        (nil)))
(insn 2732 2731 4238 187 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 810 [ _724 ])) "CLDRAD.f":527 86 {*movsi_internal}
     (nil))
(jump_insn 4238 2732 4239 187 (set (pc)
        (label_ref 2740)) -1
     (nil)
 -> 2740)
;;  succ:       189 [always] 

(barrier 4239 4238 2735)
;; basic block 188, loop depth 0, maybe hot
;;  prev block 187, next block 189, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       186
;; bb 188 artificial_defs: { }
;; bb 188 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2735 4239 2736 188 119 (nil) [1 uses])
(note 2736 2735 2737 188 [bb 188] NOTE_INSN_BASIC_BLOCK)
(insn 2737 2736 2738 188 (set (reg:SI 1887)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":529 86 {*movsi_internal}
     (nil))
(insn 2738 2737 2739 188 (parallel [
            (set (reg:SI 811 [ _725 ])
                (minus:SI (reg:SI 1887)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":529 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 2739 2738 2740 188 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 811 [ _725 ])) "CLDRAD.f":529 86 {*movsi_internal}
     (nil))
;;  succ:       189 (FALLTHRU)

;; basic block 189, loop depth 0, maybe hot
;;  prev block 188, next block 190, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       188 (FALLTHRU)
;;              187 [always] 
;; bb 189 artificial_defs: { }
;; bb 189 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2740 2739 2741 189 120 (nil) [1 uses])
(note 2741 2740 2742 189 [bb 189] NOTE_INSN_BASIC_BLOCK)
(insn 2742 2741 2743 189 (set (reg:SI 812 [ _726 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":531 86 {*movsi_internal}
     (nil))
(insn 2743 2742 2744 189 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 812 [ _726 ])
            (const_int 0 [0]))) "CLDRAD.f":531 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2744 2743 2745 189 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 2747)
            (pc))) "CLDRAD.f":531 682 {*jcc}
     (nil)
 -> 2747)
;;  succ:       190 (FALLTHRU)
;;              191

;; basic block 190, loop depth 0, maybe hot
;;  prev block 189, next block 191, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       189 (FALLTHRU)
;; bb 190 artificial_defs: { }
;; bb 190 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2745 2744 2746 190 [bb 190] NOTE_INSN_BASIC_BLOCK)
(insn 2746 2745 2747 190 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":531 86 {*movsi_internal}
     (nil))
;;  succ:       191 (FALLTHRU)

;; basic block 191, loop depth 0, maybe hot
;;  prev block 190, next block 192, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       189
;;              190 (FALLTHRU)
;; bb 191 artificial_defs: { }
;; bb 191 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2747 2746 2748 191 121 (nil) [1 uses])
(note 2748 2747 2749 191 [bb 191] NOTE_INSN_BASIC_BLOCK)
(insn 2749 2748 2750 191 (set (reg:SI 813 [ _727 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 516 [0x204]))) [2 rqstfld.iget+500 S4 A32])) "CLDRAD.f":533 86 {*movsi_internal}
     (nil))
(insn 2750 2749 2751 191 (set (reg:DI 814 [ _728 ])
        (sign_extend:DI (reg:SI 813 [ _727 ]))) "CLDRAD.f":533 149 {*extendsidi2_rex64}
     (nil))
(insn 2751 2750 2752 191 (parallel [
            (set (reg:DI 815 [ _729 ])
                (plus:DI (reg:DI 814 [ _728 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":533 222 {*adddi_1}
     (nil))
(insn 2752 2751 2753 191 (set (reg:DI 1888)
        (reg:DI 815 [ _729 ])) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2753 2752 2754 191 (parallel [
            (set (reg:DI 1889)
                (ashift:DI (reg:DI 1888)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":533 551 {*ashldi3_1}
     (nil))
(insn 2754 2753 2755 191 (set (reg:DI 1888)
        (reg:DI 1889)) "CLDRAD.f":533 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 815 [ _729 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 2755 2754 2756 191 (parallel [
            (set (reg:DI 1888)
                (minus:DI (reg:DI 1888)
                    (reg:DI 815 [ _729 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":533 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 815 [ _729 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 2756 2755 2757 191 (parallel [
            (set (reg:DI 1890)
                (ashift:DI (reg:DI 1888)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":533 551 {*ashldi3_1}
     (nil))
(insn 2757 2756 2758 191 (set (reg:DI 1888)
        (reg:DI 1890)) "CLDRAD.f":533 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 815 [ _729 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 2758 2757 2759 191 (set (reg:DI 816 [ _730 ])
        (reg:DI 1888)) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2759 2758 2760 191 (parallel [
            (set (reg:DI 1891)
                (plus:DI (reg:DI 816 [ _730 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":533 222 {*adddi_1}
     (nil))
(insn 2760 2759 2761 191 (parallel [
            (set (reg:DI 1892)
                (ashift:DI (reg:DI 1891)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":533 551 {*ashldi3_1}
     (nil))
(insn 2761 2760 2762 191 (parallel [
            (set (reg/f:DI 817 [ _731 ])
                (plus:DI (reg:DI 1892)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":533 222 {*adddi_1}
     (nil))
(insn 2762 2761 2763 191 (set (reg:DI 1893)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2763 2762 2764 191 (set (reg:DI 1894)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2764 2763 2765 191 (set (reg:DI 1895)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2765 2764 2766 191 (set (reg:DI 38 r9)
        (reg:DI 1893)) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2766 2765 2767 191 (set (reg:DI 37 r8)
        (reg:DI 1894)) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2767 2766 2768 191 (set (reg:DI 2 cx)
        (reg:DI 1895)) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2768 2767 2769 191 (set (reg:DI 1 dx)
        (reg/f:DI 817 [ _731 ])) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2769 2768 2770 191 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 516 [0x204])))) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2770 2769 2771 191 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":533 85 {*movdi_internal}
     (nil))
(insn 2771 2770 2772 191 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":533 88 {*movqi_internal}
     (nil))
(call_insn 2772 2771 2773 191 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":533 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       192 (FALLTHRU)

;; basic block 192, loop depth 0, maybe hot
;;  prev block 191, next block 193, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       176
;;              191 (FALLTHRU)
;; bb 192 artificial_defs: { }
;; bb 192 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2773 2772 2774 192 111 (nil) [1 uses])
(note 2774 2773 2775 192 [bb 192] NOTE_INSN_BASIC_BLOCK)
(insn 2775 2774 2776 192 (set (reg:SI 818 [ _732 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 520 [0x208]))) [2 rqstfld.iget+504 S4 A64])) "CLDRAD.f":537 86 {*movsi_internal}
     (nil))
(insn 2776 2775 2777 192 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 818 [ _732 ])
            (const_int 0 [0]))) "CLDRAD.f":537 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2777 2776 2778 192 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 2928)
            (pc))) "CLDRAD.f":537 682 {*jcc}
     (nil)
 -> 2928)
;;  succ:       193 (FALLTHRU)
;;              208

;; basic block 193, loop depth 0, maybe hot
;;  prev block 192, next block 194, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       192 (FALLTHRU)
;; bb 193 artificial_defs: { }
;; bb 193 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2778 2777 2779 193 [bb 193] NOTE_INSN_BASIC_BLOCK)
(insn 2779 2778 2780 193 (set (reg/f:DI 1896)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2780 2779 2781 193 (set (reg:SF 819 [ _733 ])
        (mem/c:SF (plus:DI (reg/f:DI 1896)
                (const_int 8 [0x8])) [1 acmrdl.ardlw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2781 2780 2782 193 (set (reg:SF 1897)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":538 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 2782 2781 2783 193 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 819 [ _733 ])
            (reg:SF 1897))) "CLDRAD.f":538 53 {*cmpisf}
     (nil))
(jump_insn 2783 2782 2787 193 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4240)
            (pc))) "CLDRAD.f":538 682 {*jcc}
     (nil)
 -> 4240)
;;  succ:       194 (FALLTHRU)
;;              195

;; basic block 194, loop depth 0, maybe hot
;;  prev block 193, next block 195, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       193 (FALLTHRU)
;; bb 194 artificial_defs: { }
;; bb 194 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2787 2783 2788 194 [bb 194] NOTE_INSN_BASIC_BLOCK)
(insn 2788 2787 2789 194 (set (reg/f:DI 1898)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2789 2788 2790 194 (set (reg:SF 820 [ _734 ])
        (mem/c:SF (plus:DI (reg/f:DI 1898)
                (const_int 8 [0x8])) [1 acmrdl.ardlw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2790 2789 2791 194 (set (reg:SF 1900)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":539 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 2791 2790 2792 194 (set (reg:SF 1899)
        (div:SF (reg:SF 1900)
            (reg:SF 820 [ _734 ]))) "CLDRAD.f":539 841 {*fop_sf_1}
     (nil))
(insn 2792 2791 4241 194 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1899)) "CLDRAD.f":539 131 {*movsf_internal}
     (nil))
(jump_insn 4241 2792 4242 194 (set (pc)
        (label_ref 2799)) -1
     (nil)
 -> 2799)
;;  succ:       196 [always] 

(barrier 4242 4241 4240)
;; basic block 195, loop depth 0, maybe hot
;;  prev block 194, next block 196, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       193
;; bb 195 artificial_defs: { }
;; bb 195 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4240 4242 2796 195 222 (nil) [1 uses])
(note 2796 4240 2797 195 [bb 195] NOTE_INSN_BASIC_BLOCK)
(insn 2797 2796 2798 195 (set (reg:SF 1901)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":541 131 {*movsf_internal}
     (nil))
(insn 2798 2797 2799 195 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1901)) "CLDRAD.f":541 131 {*movsf_internal}
     (nil))
;;  succ:       196 (FALLTHRU)

;; basic block 196, loop depth 0, maybe hot
;;  prev block 195, next block 197, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       195 (FALLTHRU)
;;              194 [always] 
;; bb 196 artificial_defs: { }
;; bb 196 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2799 2798 2800 196 125 (nil) [1 uses])
(note 2800 2799 2801 196 [bb 196] NOTE_INSN_BASIC_BLOCK)
(insn 2801 2800 2802 196 (set (reg:SI 1163 [ _1453 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":543 86 {*movsi_internal}
     (nil))
(insn 2802 2801 2803 196 (set (reg:SI 1164 [ _1454 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":543 86 {*movsi_internal}
     (nil))
(insn 2803 2802 2846 196 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1163 [ _1453 ])) "CLDRAD.f":543 86 {*movsi_internal}
     (nil))
;;  succ:       197 (FALLTHRU)

;; basic block 197, loop depth 0, maybe hot
;;  prev block 196, next block 198, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       196 (FALLTHRU)
;;              201 [always] 
;; bb 197 artificial_defs: { }
;; bb 197 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2846 2803 2804 197 129 (nil) [1 uses])
(note 2804 2846 2805 197 [bb 197] NOTE_INSN_BASIC_BLOCK)
(insn 2805 2804 2806 197 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1164 [ _1454 ]))) "CLDRAD.f":543 11 {*cmpsi_1}
     (nil))
(insn 2806 2805 2807 197 (set (reg:QI 1902)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":543 678 {*setcc_qi}
     (nil))
(insn 2807 2806 2808 197 (set (reg:SI 1165 [ _1456 ])
        (zero_extend:SI (reg:QI 1902))) "CLDRAD.f":543 140 {*zero_extendqisi2}
     (nil))
(insn 2808 2807 2809 197 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1165 [ _1456 ])
            (const_int 0 [0]))) "CLDRAD.f":543 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2809 2808 2810 197 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4391)
            (pc))) "CLDRAD.f":543 682 {*jcc}
     (nil)
 -> 4391)
;;  succ:       336
;;              198 (FALLTHRU)

;; basic block 198, loop depth 0, maybe hot
;;  prev block 197, next block 199, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       197 (FALLTHRU)
;; bb 198 artificial_defs: { }
;; bb 198 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2810 2809 2811 198 [bb 198] NOTE_INSN_BASIC_BLOCK)
(insn 2811 2810 2840 198 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":544 86 {*movsi_internal}
     (nil))
;;  succ:       199 (FALLTHRU)

;; basic block 199, loop depth 0, maybe hot
;;  prev block 198, next block 200, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       198 (FALLTHRU)
;;              200 [always] 
;; bb 199 artificial_defs: { }
;; bb 199 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2840 2811 2812 199 128 (nil) [1 uses])
(note 2812 2840 2813 199 [bb 199] NOTE_INSN_BASIC_BLOCK)
(insn 2813 2812 2814 199 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":544 11 {*cmpsi_1}
     (nil))
(insn 2814 2813 2815 199 (set (reg:QI 1903)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":544 678 {*setcc_qi}
     (nil))
(insn 2815 2814 2816 199 (set (reg:SI 1166 [ _1458 ])
        (zero_extend:SI (reg:QI 1903))) "CLDRAD.f":544 140 {*zero_extendqisi2}
     (nil))
(insn 2816 2815 2817 199 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1166 [ _1458 ])
            (const_int 0 [0]))) "CLDRAD.f":544 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2817 2816 2818 199 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4394)
            (pc))) "CLDRAD.f":544 682 {*jcc}
     (nil)
 -> 4394)
;;  succ:       337
;;              200 (FALLTHRU)

;; basic block 200, loop depth 0, maybe hot
;;  prev block 199, next block 337, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       199 (FALLTHRU)
;; bb 200 artificial_defs: { }
;; bb 200 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2818 2817 2819 200 [bb 200] NOTE_INSN_BASIC_BLOCK)
(insn 2819 2818 2820 200 (set (reg:SI 1904)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":545 86 {*movsi_internal}
     (nil))
(insn 2820 2819 2821 200 (set (reg:DI 821 [ _735 ])
        (sign_extend:DI (reg:SI 1904))) "CLDRAD.f":545 149 {*extendsidi2_rex64}
     (nil))
(insn 2821 2820 2822 200 (parallel [
            (set (reg:DI 822 [ _736 ])
                (mult:DI (reg:DI 821 [ _735 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":545 349 {*muldi3_1}
     (nil))
(insn 2822 2821 2823 200 (set (reg:SI 1905)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":545 86 {*movsi_internal}
     (nil))
(insn 2823 2822 2824 200 (set (reg:DI 823 [ _737 ])
        (sign_extend:DI (reg:SI 1905))) "CLDRAD.f":545 149 {*extendsidi2_rex64}
     (nil))
(insn 2824 2823 2825 200 (parallel [
            (set (reg:DI 824 [ _738 ])
                (plus:DI (reg:DI 822 [ _736 ])
                    (reg:DI 823 [ _737 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":545 222 {*adddi_1}
     (nil))
(insn 2825 2824 2826 200 (parallel [
            (set (reg:DI 825 [ _739 ])
                (plus:DI (reg:DI 824 [ _738 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":545 222 {*adddi_1}
     (nil))
(insn 2826 2825 2827 200 (set (reg/f:DI 1906)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":545 85 {*movdi_internal}
     (nil))
(insn 2827 2826 2828 200 (parallel [
            (set (reg:DI 1907)
                (plus:DI (reg:DI 825 [ _739 ])
                    (const_int 88896 [0x15b40])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":545 222 {*adddi_1}
     (nil))
(insn 2828 2827 2829 200 (set (reg:SF 826 [ _740 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1907)
                    (const_int 4 [0x4]))
                (reg/f:DI 1906)) [1 acmrdl.alwin S4 A32])) "CLDRAD.f":545 131 {*movsf_internal}
     (nil))
(insn 2829 2828 2830 200 (set (reg:SI 1908)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":545 86 {*movsi_internal}
     (nil))
(insn 2830 2829 2831 200 (set (reg:DI 827 [ _741 ])
        (sign_extend:DI (reg:SI 1908))) "CLDRAD.f":545 149 {*extendsidi2_rex64}
     (nil))
(insn 2831 2830 2832 200 (parallel [
            (set (reg:DI 828 [ _742 ])
                (mult:DI (reg:DI 827 [ _741 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":545 349 {*muldi3_1}
     (nil))
(insn 2832 2831 2833 200 (set (reg:SI 1909)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":545 86 {*movsi_internal}
     (nil))
(insn 2833 2832 2834 200 (set (reg:DI 829 [ _743 ])
        (sign_extend:DI (reg:SI 1909))) "CLDRAD.f":545 149 {*extendsidi2_rex64}
     (nil))
(insn 2834 2833 2835 200 (parallel [
            (set (reg:DI 830 [ _744 ])
                (plus:DI (reg:DI 828 [ _742 ])
                    (reg:DI 829 [ _743 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":545 222 {*adddi_1}
     (nil))
(insn 2835 2834 2836 200 (parallel [
            (set (reg:DI 831 [ _745 ])
                (plus:DI (reg:DI 830 [ _744 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":545 222 {*adddi_1}
     (nil))
(insn 2836 2835 2837 200 (set (reg:SF 832 [ _746 ])
        (mult:SF (reg:SF 826 [ _740 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32]))) "CLDRAD.f":545 838 {*fop_sf_comm}
     (nil))
(insn 2837 2836 2838 200 (set (reg/f:DI 1910)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":545 85 {*movdi_internal}
     (nil))
(insn 2838 2837 2839 200 (set (mem:SF (plus:DI (mult:DI (reg:DI 831 [ _745 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1910)) [1 egrid1 S4 A32])
        (reg:SF 832 [ _746 ])) "CLDRAD.f":545 131 {*movsf_internal}
     (nil))
(insn 2839 2838 4243 200 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":544 221 {*addsi_1}
     (nil))
(jump_insn 4243 2839 4244 200 (set (pc)
        (label_ref 2840)) "CLDRAD.f":544 -1
     (nil)
 -> 2840)
;;  succ:       199 [always] 

(barrier 4244 4243 4394)
;; basic block 337, loop depth 0, maybe hot
;;  prev block 200, next block 201, flags: (NEW, RTL, MODIFIED)
;;  pred:       199
;; bb 337 artificial_defs: { }
;; bb 337 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4394 4244 4393 337 259 (nil) [1 uses])
(note 4393 4394 4395 337 [bb 337] NOTE_INSN_BASIC_BLOCK)
(insn 4395 4393 2843 337 (const_int 0 [0]) "CLDRAD.f":545 -1
     (nil))
;;  succ:       201 [always]  (FALLTHRU)

;; basic block 201, loop depth 0, maybe hot
;;  prev block 337, next block 336, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       337 [always]  (FALLTHRU)
;; bb 201 artificial_defs: { }
;; bb 201 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2843 4395 2844 201 127 (nil) [0 uses])
(note 2844 2843 2845 201 [bb 201] NOTE_INSN_BASIC_BLOCK)
(insn 2845 2844 4245 201 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":543 221 {*addsi_1}
     (nil))
(jump_insn 4245 2845 4246 201 (set (pc)
        (label_ref 2846)) "CLDRAD.f":543 -1
     (nil)
 -> 2846)
;;  succ:       197 [always] 

(barrier 4246 4245 4391)
;; basic block 336, loop depth 0, maybe hot
;;  prev block 201, next block 202, flags: (NEW, RTL, MODIFIED)
;;  pred:       197
;; bb 336 artificial_defs: { }
;; bb 336 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4391 4246 4390 336 258 (nil) [1 uses])
(note 4390 4391 4392 336 [bb 336] NOTE_INSN_BASIC_BLOCK)
(insn 4392 4390 2849 336 (const_int 0 [0]) "CLDRAD.f":544 -1
     (nil))
;;  succ:       202 [always]  (FALLTHRU)

;; basic block 202, loop depth 0, maybe hot
;;  prev block 336, next block 203, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       336 [always]  (FALLTHRU)
;; bb 202 artificial_defs: { }
;; bb 202 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2849 4392 2850 202 126 (nil) [0 uses])
(note 2850 2849 2851 202 [bb 202] NOTE_INSN_BASIC_BLOCK)
(insn 2851 2850 2852 202 (set (reg:DI 1911)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2852 2851 2853 202 (set (reg:DI 1912)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2853 2852 2854 202 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":548 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 2854 2853 2855 202 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":548 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 2855 2854 2856 202 (set (reg:DI 38 r9)
        (reg:DI 1911)) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2856 2855 2857 202 (set (reg:DI 37 r8)
        (reg:DI 1912)) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2857 2856 2858 202 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2858 2857 2859 202 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2859 2858 2860 202 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2860 2859 2861 202 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7f2038fb4b40 *.LC27>)) "CLDRAD.f":548 85 {*movdi_internal}
     (nil))
(insn 2861 2860 2862 202 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":548 88 {*movqi_internal}
     (nil))
(call_insn 2862 2861 2863 202 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":548 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 2863 2862 2864 202 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":548 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 2864 2863 2865 202 (set (reg/f:DI 1913)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":549 85 {*movdi_internal}
     (nil))
(insn 2865 2864 2866 202 (set (reg:DI 1914)
        (const_int 0 [0])) "CLDRAD.f":549 85 {*movdi_internal}
     (nil))
(insn 2866 2865 2867 202 (set (reg:DI 1915)
        (const_int 12 [0xc])) "CLDRAD.f":549 85 {*movdi_internal}
     (nil))
(insn 2867 2866 2868 202 (parallel [
            (set (reg:DI 1915)
                (const_int 0 [0]))
            (set (reg/f:DI 1913)
                (plus:DI (ashift:DI (reg:DI 1915)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1913)))
            (set (mem/c:BLK (reg/f:DI 1913) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1914))
            (use (reg:DI 1915))
        ]) "CLDRAD.f":549 984 {*rep_stosdi_rex64}
     (nil))
(insn 2868 2867 2869 202 (set (mem/c:SI (reg/f:DI 1913) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1914) 0)) "CLDRAD.f":549 86 {*movsi_internal}
     (nil))
(insn 2869 2868 2870 202 (parallel [
            (set (reg/f:DI 1913)
                (plus:DI (reg/f:DI 1913)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":549 222 {*adddi_1}
     (nil))
(insn 2870 2869 2871 202 (set (reg:SI 1916)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":551 86 {*movsi_internal}
     (nil))
(insn 2871 2870 2872 202 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 1916)) "CLDRAD.f":551 86 {*movsi_internal}
     (nil))
(insn 2872 2871 2873 202 (set (reg/f:DI 1917)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2873 2872 2874 202 (set (reg:SF 833 [ _747 ])
        (mem/c:SF (reg/f:DI 1917) [1 acmrdl.trdlw+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2874 2873 2875 202 (set (reg:SI 1918)
        (fix:SI (reg:SF 833 [ _747 ]))) "CLDRAD.f":552 174 {fix_truncsfsi_sse}
     (nil))
(insn 2875 2874 2876 202 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])
        (reg:SI 1918)) "CLDRAD.f":552 86 {*movsi_internal}
     (nil))
(insn 2876 2875 2877 202 (set (reg:SI 1920)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":553 86 {*movsi_internal}
     (nil))
(insn 2877 2876 2878 202 (parallel [
            (set (reg:SI 1922)
                (div:SI (reg:SI 1920)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (set (reg:SI 1921)
                (mod:SI (reg:SI 1920)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":553 382 {*divmodsi4}
     (nil))
(insn 2878 2877 2879 202 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 1921)) "CLDRAD.f":553 86 {*movsi_internal}
     (nil))
(insn 2879 2878 2880 202 (set (reg:SI 1923)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":554 86 {*movsi_internal}
     (nil))
(insn 2880 2879 2881 202 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 1923)) "CLDRAD.f":554 86 {*movsi_internal}
     (nil))
(insn 2881 2880 2882 202 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":555 86 {*movsi_internal}
     (nil))
(insn 2882 2881 2883 202 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":556 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2883 2882 2884 202 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2890)
            (pc))) "CLDRAD.f":556 682 {*jcc}
     (nil)
 -> 2890)
;;  succ:       203 (FALLTHRU)
;;              204

;; basic block 203, loop depth 0, maybe hot
;;  prev block 202, next block 204, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       202 (FALLTHRU)
;; bb 203 artificial_defs: { }
;; bb 203 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2884 2883 2885 203 [bb 203] NOTE_INSN_BASIC_BLOCK)
(insn 2885 2884 2886 203 (set (reg:SI 1924)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":557 86 {*movsi_internal}
     (nil))
(insn 2886 2885 2887 203 (parallel [
            (set (reg:SI 834 [ _748 ])
                (minus:SI (reg:SI 1924)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":557 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32]))
        (nil)))
(insn 2887 2886 4247 203 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 834 [ _748 ])) "CLDRAD.f":557 86 {*movsi_internal}
     (nil))
(jump_insn 4247 2887 4248 203 (set (pc)
        (label_ref 2895)) -1
     (nil)
 -> 2895)
;;  succ:       205 [always] 

(barrier 4248 4247 2890)
;; basic block 204, loop depth 0, maybe hot
;;  prev block 203, next block 205, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       202
;; bb 204 artificial_defs: { }
;; bb 204 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2890 4248 2891 204 130 (nil) [1 uses])
(note 2891 2890 2892 204 [bb 204] NOTE_INSN_BASIC_BLOCK)
(insn 2892 2891 2893 204 (set (reg:SI 1925)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":559 86 {*movsi_internal}
     (nil))
(insn 2893 2892 2894 204 (parallel [
            (set (reg:SI 835 [ _749 ])
                (minus:SI (reg:SI 1925)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":559 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 2894 2893 2895 204 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 835 [ _749 ])) "CLDRAD.f":559 86 {*movsi_internal}
     (nil))
;;  succ:       205 (FALLTHRU)

;; basic block 205, loop depth 0, maybe hot
;;  prev block 204, next block 206, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       204 (FALLTHRU)
;;              203 [always] 
;; bb 205 artificial_defs: { }
;; bb 205 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2895 2894 2896 205 131 (nil) [1 uses])
(note 2896 2895 2897 205 [bb 205] NOTE_INSN_BASIC_BLOCK)
(insn 2897 2896 2898 205 (set (reg:SI 836 [ _750 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":561 86 {*movsi_internal}
     (nil))
(insn 2898 2897 2899 205 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 836 [ _750 ])
            (const_int 0 [0]))) "CLDRAD.f":561 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2899 2898 2900 205 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 2902)
            (pc))) "CLDRAD.f":561 682 {*jcc}
     (nil)
 -> 2902)
;;  succ:       206 (FALLTHRU)
;;              207

;; basic block 206, loop depth 0, maybe hot
;;  prev block 205, next block 207, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       205 (FALLTHRU)
;; bb 206 artificial_defs: { }
;; bb 206 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2900 2899 2901 206 [bb 206] NOTE_INSN_BASIC_BLOCK)
(insn 2901 2900 2902 206 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":561 86 {*movsi_internal}
     (nil))
;;  succ:       207 (FALLTHRU)

;; basic block 207, loop depth 0, maybe hot
;;  prev block 206, next block 208, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       205
;;              206 (FALLTHRU)
;; bb 207 artificial_defs: { }
;; bb 207 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2902 2901 2903 207 132 (nil) [1 uses])
(note 2903 2902 2904 207 [bb 207] NOTE_INSN_BASIC_BLOCK)
(insn 2904 2903 2905 207 (set (reg:SI 837 [ _751 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 520 [0x208]))) [2 rqstfld.iget+504 S4 A64])) "CLDRAD.f":563 86 {*movsi_internal}
     (nil))
(insn 2905 2904 2906 207 (set (reg:DI 838 [ _752 ])
        (sign_extend:DI (reg:SI 837 [ _751 ]))) "CLDRAD.f":563 149 {*extendsidi2_rex64}
     (nil))
(insn 2906 2905 2907 207 (parallel [
            (set (reg:DI 839 [ _753 ])
                (plus:DI (reg:DI 838 [ _752 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":563 222 {*adddi_1}
     (nil))
(insn 2907 2906 2908 207 (set (reg:DI 1926)
        (reg:DI 839 [ _753 ])) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2908 2907 2909 207 (parallel [
            (set (reg:DI 1927)
                (ashift:DI (reg:DI 1926)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":563 551 {*ashldi3_1}
     (nil))
(insn 2909 2908 2910 207 (set (reg:DI 1926)
        (reg:DI 1927)) "CLDRAD.f":563 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 839 [ _753 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 2910 2909 2911 207 (parallel [
            (set (reg:DI 1926)
                (minus:DI (reg:DI 1926)
                    (reg:DI 839 [ _753 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":563 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 839 [ _753 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 2911 2910 2912 207 (parallel [
            (set (reg:DI 1928)
                (ashift:DI (reg:DI 1926)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":563 551 {*ashldi3_1}
     (nil))
(insn 2912 2911 2913 207 (set (reg:DI 1926)
        (reg:DI 1928)) "CLDRAD.f":563 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 839 [ _753 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 2913 2912 2914 207 (set (reg:DI 840 [ _754 ])
        (reg:DI 1926)) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2914 2913 2915 207 (parallel [
            (set (reg:DI 1929)
                (plus:DI (reg:DI 840 [ _754 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":563 222 {*adddi_1}
     (nil))
(insn 2915 2914 2916 207 (parallel [
            (set (reg:DI 1930)
                (ashift:DI (reg:DI 1929)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":563 551 {*ashldi3_1}
     (nil))
(insn 2916 2915 2917 207 (parallel [
            (set (reg/f:DI 841 [ _755 ])
                (plus:DI (reg:DI 1930)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":563 222 {*adddi_1}
     (nil))
(insn 2917 2916 2918 207 (set (reg:DI 1931)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2918 2917 2919 207 (set (reg:DI 1932)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2919 2918 2920 207 (set (reg:DI 1933)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2920 2919 2921 207 (set (reg:DI 38 r9)
        (reg:DI 1931)) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2921 2920 2922 207 (set (reg:DI 37 r8)
        (reg:DI 1932)) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2922 2921 2923 207 (set (reg:DI 2 cx)
        (reg:DI 1933)) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2923 2922 2924 207 (set (reg:DI 1 dx)
        (reg/f:DI 841 [ _755 ])) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2924 2923 2925 207 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 520 [0x208])))) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2925 2924 2926 207 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":563 85 {*movdi_internal}
     (nil))
(insn 2926 2925 2927 207 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":563 88 {*movqi_internal}
     (nil))
(call_insn 2927 2926 2928 207 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":563 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       208 (FALLTHRU)

;; basic block 208, loop depth 0, maybe hot
;;  prev block 207, next block 209, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       192
;;              207 (FALLTHRU)
;; bb 208 artificial_defs: { }
;; bb 208 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2928 2927 2929 208 122 (nil) [1 uses])
(note 2929 2928 2930 208 [bb 208] NOTE_INSN_BASIC_BLOCK)
(insn 2930 2929 2931 208 (set (reg:SI 842 [ _756 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 524 [0x20c]))) [2 rqstfld.iget+508 S4 A32])) "CLDRAD.f":567 86 {*movsi_internal}
     (nil))
(insn 2931 2930 2932 208 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 842 [ _756 ])
            (const_int 0 [0]))) "CLDRAD.f":567 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2932 2931 2933 208 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 3085)
            (pc))) "CLDRAD.f":567 682 {*jcc}
     (nil)
 -> 3085)
;;  succ:       209 (FALLTHRU)
;;              224

;; basic block 209, loop depth 0, maybe hot
;;  prev block 208, next block 210, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       208 (FALLTHRU)
;; bb 209 artificial_defs: { }
;; bb 209 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2933 2932 2934 209 [bb 209] NOTE_INSN_BASIC_BLOCK)
(insn 2934 2933 2935 209 (set (reg/f:DI 1934)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2935 2934 2936 209 (set (reg:SF 843 [ _757 ])
        (mem/c:SF (plus:DI (reg/f:DI 1934)
                (const_int 8 [0x8])) [1 acmrds.ardsw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2936 2935 2937 209 (set (reg:SF 1935)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":568 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 2937 2936 2938 209 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 843 [ _757 ])
            (reg:SF 1935))) "CLDRAD.f":568 53 {*cmpisf}
     (nil))
(jump_insn 2938 2937 2942 209 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4249)
            (pc))) "CLDRAD.f":568 682 {*jcc}
     (nil)
 -> 4249)
;;  succ:       210 (FALLTHRU)
;;              211

;; basic block 210, loop depth 0, maybe hot
;;  prev block 209, next block 211, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       209 (FALLTHRU)
;; bb 210 artificial_defs: { }
;; bb 210 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2942 2938 2943 210 [bb 210] NOTE_INSN_BASIC_BLOCK)
(insn 2943 2942 2944 210 (set (reg/f:DI 1936)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 2944 2943 2945 210 (set (reg:SF 844 [ _758 ])
        (mem/c:SF (plus:DI (reg/f:DI 1936)
                (const_int 8 [0x8])) [1 acmrds.ardsw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 2945 2944 2946 210 (set (reg:SF 1938)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":569 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 2946 2945 2947 210 (set (reg:SF 1937)
        (div:SF (reg:SF 1938)
            (reg:SF 844 [ _758 ]))) "CLDRAD.f":569 841 {*fop_sf_1}
     (nil))
(insn 2947 2946 4250 210 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1937)) "CLDRAD.f":569 131 {*movsf_internal}
     (nil))
(jump_insn 4250 2947 4251 210 (set (pc)
        (label_ref 2954)) -1
     (nil)
 -> 2954)
;;  succ:       212 [always] 

(barrier 4251 4250 4249)
;; basic block 211, loop depth 0, maybe hot
;;  prev block 210, next block 212, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       209
;; bb 211 artificial_defs: { }
;; bb 211 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4249 4251 2951 211 223 (nil) [1 uses])
(note 2951 4249 2952 211 [bb 211] NOTE_INSN_BASIC_BLOCK)
(insn 2952 2951 2953 211 (set (reg:SF 1939)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":571 131 {*movsf_internal}
     (nil))
(insn 2953 2952 2954 211 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1939)) "CLDRAD.f":571 131 {*movsf_internal}
     (nil))
;;  succ:       212 (FALLTHRU)

;; basic block 212, loop depth 0, maybe hot
;;  prev block 211, next block 213, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       211 (FALLTHRU)
;;              210 [always] 
;; bb 212 artificial_defs: { }
;; bb 212 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2954 2953 2955 212 136 (nil) [1 uses])
(note 2955 2954 2956 212 [bb 212] NOTE_INSN_BASIC_BLOCK)
(insn 2956 2955 2957 212 (set (reg:SI 1167 [ _1475 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":573 86 {*movsi_internal}
     (nil))
(insn 2957 2956 2958 212 (set (reg:SI 1168 [ _1476 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":573 86 {*movsi_internal}
     (nil))
(insn 2958 2957 3003 212 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1167 [ _1475 ])) "CLDRAD.f":573 86 {*movsi_internal}
     (nil))
;;  succ:       213 (FALLTHRU)

;; basic block 213, loop depth 0, maybe hot
;;  prev block 212, next block 214, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       212 (FALLTHRU)
;;              217 [always] 
;; bb 213 artificial_defs: { }
;; bb 213 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3003 2958 2959 213 140 (nil) [1 uses])
(note 2959 3003 2960 213 [bb 213] NOTE_INSN_BASIC_BLOCK)
(insn 2960 2959 2961 213 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1168 [ _1476 ]))) "CLDRAD.f":573 11 {*cmpsi_1}
     (nil))
(insn 2961 2960 2962 213 (set (reg:QI 1940)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":573 678 {*setcc_qi}
     (nil))
(insn 2962 2961 2963 213 (set (reg:SI 1169 [ _1478 ])
        (zero_extend:SI (reg:QI 1940))) "CLDRAD.f":573 140 {*zero_extendqisi2}
     (nil))
(insn 2963 2962 2964 213 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1169 [ _1478 ])
            (const_int 0 [0]))) "CLDRAD.f":573 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2964 2963 2965 213 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4397)
            (pc))) "CLDRAD.f":573 682 {*jcc}
     (nil)
 -> 4397)
;;  succ:       338
;;              214 (FALLTHRU)

;; basic block 214, loop depth 0, maybe hot
;;  prev block 213, next block 215, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       213 (FALLTHRU)
;; bb 214 artificial_defs: { }
;; bb 214 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2965 2964 2966 214 [bb 214] NOTE_INSN_BASIC_BLOCK)
(insn 2966 2965 2997 214 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":574 86 {*movsi_internal}
     (nil))
;;  succ:       215 (FALLTHRU)

;; basic block 215, loop depth 0, maybe hot
;;  prev block 214, next block 216, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       214 (FALLTHRU)
;;              216 [always] 
;; bb 215 artificial_defs: { }
;; bb 215 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 2997 2966 2967 215 139 (nil) [1 uses])
(note 2967 2997 2968 215 [bb 215] NOTE_INSN_BASIC_BLOCK)
(insn 2968 2967 2969 215 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":574 11 {*cmpsi_1}
     (nil))
(insn 2969 2968 2970 215 (set (reg:QI 1941)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":574 678 {*setcc_qi}
     (nil))
(insn 2970 2969 2971 215 (set (reg:SI 1170 [ _1480 ])
        (zero_extend:SI (reg:QI 1941))) "CLDRAD.f":574 140 {*zero_extendqisi2}
     (nil))
(insn 2971 2970 2972 215 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1170 [ _1480 ])
            (const_int 0 [0]))) "CLDRAD.f":574 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 2972 2971 2973 215 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4400)
            (pc))) "CLDRAD.f":574 682 {*jcc}
     (nil)
 -> 4400)
;;  succ:       339
;;              216 (FALLTHRU)

;; basic block 216, loop depth 0, maybe hot
;;  prev block 215, next block 339, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       215 (FALLTHRU)
;; bb 216 artificial_defs: { }
;; bb 216 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 2973 2972 2974 216 [bb 216] NOTE_INSN_BASIC_BLOCK)
(insn 2974 2973 2975 216 (set (reg:SI 1942)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":575 86 {*movsi_internal}
     (nil))
(insn 2975 2974 2976 216 (set (reg:DI 845 [ _759 ])
        (sign_extend:DI (reg:SI 1942))) "CLDRAD.f":575 149 {*extendsidi2_rex64}
     (nil))
(insn 2976 2975 2977 216 (parallel [
            (set (reg:DI 846 [ _760 ])
                (mult:DI (reg:DI 845 [ _759 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 349 {*muldi3_1}
     (nil))
(insn 2977 2976 2978 216 (set (reg:SI 1943)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":575 86 {*movsi_internal}
     (nil))
(insn 2978 2977 2979 216 (set (reg:DI 847 [ _761 ])
        (sign_extend:DI (reg:SI 1943))) "CLDRAD.f":575 149 {*extendsidi2_rex64}
     (nil))
(insn 2979 2978 2980 216 (parallel [
            (set (reg:DI 848 [ _762 ])
                (plus:DI (reg:DI 846 [ _760 ])
                    (reg:DI 847 [ _761 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 222 {*adddi_1}
     (nil))
(insn 2980 2979 2981 216 (parallel [
            (set (reg:DI 849 [ _763 ])
                (plus:DI (reg:DI 848 [ _762 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 222 {*adddi_1}
     (nil))
(insn 2981 2980 2982 216 (set (reg/f:DI 1944)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":575 85 {*movdi_internal}
     (nil))
(insn 2982 2981 2983 216 (parallel [
            (set (reg:DI 1945)
                (plus:DI (reg:DI 849 [ _763 ])
                    (const_int 118527 [0x1ceff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 222 {*adddi_1}
     (nil))
(insn 2983 2982 2984 216 (set (reg:SF 850 [ _764 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1945)
                    (const_int 4 [0x4]))
                (reg/f:DI 1944)) [1 acmrds.aswout S4 A32])) "CLDRAD.f":575 131 {*movsf_internal}
     (nil))
(insn 2984 2983 2985 216 (set (reg:SF 851 [ _765 ])
        (mult:SF (reg:SF 850 [ _764 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32]))) "CLDRAD.f":575 838 {*fop_sf_comm}
     (nil))
(insn 2985 2984 2986 216 (set (reg:SI 1946)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":575 86 {*movsi_internal}
     (nil))
(insn 2986 2985 2987 216 (set (reg:DI 852 [ _766 ])
        (sign_extend:DI (reg:SI 1946))) "CLDRAD.f":575 149 {*extendsidi2_rex64}
     (nil))
(insn 2987 2986 2988 216 (parallel [
            (set (reg:DI 853 [ _767 ])
                (mult:DI (reg:DI 852 [ _766 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 349 {*muldi3_1}
     (nil))
(insn 2988 2987 2989 216 (set (reg:SI 1947)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":575 86 {*movsi_internal}
     (nil))
(insn 2989 2988 2990 216 (set (reg:DI 854 [ _768 ])
        (sign_extend:DI (reg:SI 1947))) "CLDRAD.f":575 149 {*extendsidi2_rex64}
     (nil))
(insn 2990 2989 2991 216 (parallel [
            (set (reg:DI 855 [ _769 ])
                (plus:DI (reg:DI 853 [ _767 ])
                    (reg:DI 854 [ _768 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 222 {*adddi_1}
     (nil))
(insn 2991 2990 2992 216 (parallel [
            (set (reg:DI 856 [ _770 ])
                (plus:DI (reg:DI 855 [ _769 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 222 {*adddi_1}
     (nil))
(insn 2992 2991 2993 216 (set (reg:V4SF 1948)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S16 A128])) "CLDRAD.f":575 1282 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 2993 2992 2994 216 (parallel [
            (set (reg:SF 857 [ _771 ])
                (neg:SF (reg:SF 851 [ _765 ])))
            (use (reg:V4SF 1948))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":575 507 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 851 [ _765 ]))
        (nil)))
(insn 2994 2993 2995 216 (set (reg/f:DI 1949)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":575 85 {*movdi_internal}
     (nil))
(insn 2995 2994 2996 216 (set (mem:SF (plus:DI (mult:DI (reg:DI 856 [ _770 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1949)) [1 egrid1 S4 A32])
        (reg:SF 857 [ _771 ])) "CLDRAD.f":575 131 {*movsf_internal}
     (nil))
(insn 2996 2995 4252 216 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":574 221 {*addsi_1}
     (nil))
(jump_insn 4252 2996 4253 216 (set (pc)
        (label_ref 2997)) "CLDRAD.f":574 -1
     (nil)
 -> 2997)
;;  succ:       215 [always] 

(barrier 4253 4252 4400)
;; basic block 339, loop depth 0, maybe hot
;;  prev block 216, next block 217, flags: (NEW, RTL, MODIFIED)
;;  pred:       215
;; bb 339 artificial_defs: { }
;; bb 339 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4400 4253 4399 339 261 (nil) [1 uses])
(note 4399 4400 4401 339 [bb 339] NOTE_INSN_BASIC_BLOCK)
(insn 4401 4399 3000 339 (const_int 0 [0]) "CLDRAD.f":575 -1
     (nil))
;;  succ:       217 [always]  (FALLTHRU)

;; basic block 217, loop depth 0, maybe hot
;;  prev block 339, next block 338, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       339 [always]  (FALLTHRU)
;; bb 217 artificial_defs: { }
;; bb 217 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3000 4401 3001 217 138 (nil) [0 uses])
(note 3001 3000 3002 217 [bb 217] NOTE_INSN_BASIC_BLOCK)
(insn 3002 3001 4254 217 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":573 221 {*addsi_1}
     (nil))
(jump_insn 4254 3002 4255 217 (set (pc)
        (label_ref 3003)) "CLDRAD.f":573 -1
     (nil)
 -> 3003)
;;  succ:       213 [always] 

(barrier 4255 4254 4397)
;; basic block 338, loop depth 0, maybe hot
;;  prev block 217, next block 218, flags: (NEW, RTL, MODIFIED)
;;  pred:       213
;; bb 338 artificial_defs: { }
;; bb 338 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4397 4255 4396 338 260 (nil) [1 uses])
(note 4396 4397 4398 338 [bb 338] NOTE_INSN_BASIC_BLOCK)
(insn 4398 4396 3006 338 (const_int 0 [0]) "CLDRAD.f":574 -1
     (nil))
;;  succ:       218 [always]  (FALLTHRU)

;; basic block 218, loop depth 0, maybe hot
;;  prev block 338, next block 219, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       338 [always]  (FALLTHRU)
;; bb 218 artificial_defs: { }
;; bb 218 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3006 4398 3007 218 137 (nil) [0 uses])
(note 3007 3006 3008 218 [bb 218] NOTE_INSN_BASIC_BLOCK)
(insn 3008 3007 3009 218 (set (reg:DI 1950)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3009 3008 3010 218 (set (reg:DI 1951)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3010 3009 3011 218 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":578 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 3011 3010 3012 218 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":578 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 3012 3011 3013 218 (set (reg:DI 38 r9)
        (reg:DI 1950)) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3013 3012 3014 218 (set (reg:DI 37 r8)
        (reg:DI 1951)) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3014 3013 3015 218 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3015 3014 3016 218 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3016 3015 3017 218 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3017 3016 3018 218 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC28") [flags 0x2]  <var_decl 0x7f2038fb4bd0 *.LC28>)) "CLDRAD.f":578 85 {*movdi_internal}
     (nil))
(insn 3018 3017 3019 218 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":578 88 {*movqi_internal}
     (nil))
(call_insn 3019 3018 3020 218 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":578 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 3020 3019 3021 218 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":578 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 3021 3020 3022 218 (set (reg/f:DI 1952)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":579 85 {*movdi_internal}
     (nil))
(insn 3022 3021 3023 218 (set (reg:DI 1953)
        (const_int 0 [0])) "CLDRAD.f":579 85 {*movdi_internal}
     (nil))
(insn 3023 3022 3024 218 (set (reg:DI 1954)
        (const_int 12 [0xc])) "CLDRAD.f":579 85 {*movdi_internal}
     (nil))
(insn 3024 3023 3025 218 (parallel [
            (set (reg:DI 1954)
                (const_int 0 [0]))
            (set (reg/f:DI 1952)
                (plus:DI (ashift:DI (reg:DI 1954)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1952)))
            (set (mem/c:BLK (reg/f:DI 1952) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1953))
            (use (reg:DI 1954))
        ]) "CLDRAD.f":579 984 {*rep_stosdi_rex64}
     (nil))
(insn 3025 3024 3026 218 (set (mem/c:SI (reg/f:DI 1952) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1953) 0)) "CLDRAD.f":579 86 {*movsi_internal}
     (nil))
(insn 3026 3025 3027 218 (parallel [
            (set (reg/f:DI 1952)
                (plus:DI (reg/f:DI 1952)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":579 222 {*adddi_1}
     (nil))
(insn 3027 3026 3028 218 (set (reg:SI 1955)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":581 86 {*movsi_internal}
     (nil))
(insn 3028 3027 3029 218 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 1955)) "CLDRAD.f":581 86 {*movsi_internal}
     (nil))
(insn 3029 3028 3030 218 (set (reg/f:DI 1956)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3030 3029 3031 218 (set (reg:SF 858 [ _772 ])
        (mem/c:SF (reg/f:DI 1956) [1 acmrds.trdsw+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3031 3030 3032 218 (set (reg:SI 1957)
        (fix:SI (reg:SF 858 [ _772 ]))) "CLDRAD.f":582 174 {fix_truncsfsi_sse}
     (nil))
(insn 3032 3031 3033 218 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])
        (reg:SI 1957)) "CLDRAD.f":582 86 {*movsi_internal}
     (nil))
(insn 3033 3032 3034 218 (set (reg:SI 1959)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":583 86 {*movsi_internal}
     (nil))
(insn 3034 3033 3035 218 (parallel [
            (set (reg:SI 1961)
                (div:SI (reg:SI 1959)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (set (reg:SI 1960)
                (mod:SI (reg:SI 1959)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":583 382 {*divmodsi4}
     (nil))
(insn 3035 3034 3036 218 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 1960)) "CLDRAD.f":583 86 {*movsi_internal}
     (nil))
(insn 3036 3035 3037 218 (set (reg:SI 1962)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":584 86 {*movsi_internal}
     (nil))
(insn 3037 3036 3038 218 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 1962)) "CLDRAD.f":584 86 {*movsi_internal}
     (nil))
(insn 3038 3037 3039 218 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":585 86 {*movsi_internal}
     (nil))
(insn 3039 3038 3040 218 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":586 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3040 3039 3041 218 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3047)
            (pc))) "CLDRAD.f":586 682 {*jcc}
     (nil)
 -> 3047)
;;  succ:       219 (FALLTHRU)
;;              220

;; basic block 219, loop depth 0, maybe hot
;;  prev block 218, next block 220, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       218 (FALLTHRU)
;; bb 219 artificial_defs: { }
;; bb 219 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3041 3040 3042 219 [bb 219] NOTE_INSN_BASIC_BLOCK)
(insn 3042 3041 3043 219 (set (reg:SI 1963)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":587 86 {*movsi_internal}
     (nil))
(insn 3043 3042 3044 219 (parallel [
            (set (reg:SI 859 [ _773 ])
                (minus:SI (reg:SI 1963)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":587 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32]))
        (nil)))
(insn 3044 3043 4256 219 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 859 [ _773 ])) "CLDRAD.f":587 86 {*movsi_internal}
     (nil))
(jump_insn 4256 3044 4257 219 (set (pc)
        (label_ref 3052)) -1
     (nil)
 -> 3052)
;;  succ:       221 [always] 

(barrier 4257 4256 3047)
;; basic block 220, loop depth 0, maybe hot
;;  prev block 219, next block 221, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       218
;; bb 220 artificial_defs: { }
;; bb 220 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3047 4257 3048 220 141 (nil) [1 uses])
(note 3048 3047 3049 220 [bb 220] NOTE_INSN_BASIC_BLOCK)
(insn 3049 3048 3050 220 (set (reg:SI 1964)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":589 86 {*movsi_internal}
     (nil))
(insn 3050 3049 3051 220 (parallel [
            (set (reg:SI 860 [ _774 ])
                (minus:SI (reg:SI 1964)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":589 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 3051 3050 3052 220 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 860 [ _774 ])) "CLDRAD.f":589 86 {*movsi_internal}
     (nil))
;;  succ:       221 (FALLTHRU)

;; basic block 221, loop depth 0, maybe hot
;;  prev block 220, next block 222, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       220 (FALLTHRU)
;;              219 [always] 
;; bb 221 artificial_defs: { }
;; bb 221 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3052 3051 3053 221 142 (nil) [1 uses])
(note 3053 3052 3054 221 [bb 221] NOTE_INSN_BASIC_BLOCK)
(insn 3054 3053 3055 221 (set (reg:SI 861 [ _775 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":591 86 {*movsi_internal}
     (nil))
(insn 3055 3054 3056 221 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 861 [ _775 ])
            (const_int 0 [0]))) "CLDRAD.f":591 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3056 3055 3057 221 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 3059)
            (pc))) "CLDRAD.f":591 682 {*jcc}
     (nil)
 -> 3059)
;;  succ:       222 (FALLTHRU)
;;              223

;; basic block 222, loop depth 0, maybe hot
;;  prev block 221, next block 223, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       221 (FALLTHRU)
;; bb 222 artificial_defs: { }
;; bb 222 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3057 3056 3058 222 [bb 222] NOTE_INSN_BASIC_BLOCK)
(insn 3058 3057 3059 222 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":591 86 {*movsi_internal}
     (nil))
;;  succ:       223 (FALLTHRU)

;; basic block 223, loop depth 0, maybe hot
;;  prev block 222, next block 224, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       221
;;              222 (FALLTHRU)
;; bb 223 artificial_defs: { }
;; bb 223 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3059 3058 3060 223 143 (nil) [1 uses])
(note 3060 3059 3061 223 [bb 223] NOTE_INSN_BASIC_BLOCK)
(insn 3061 3060 3062 223 (set (reg:SI 862 [ _776 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 524 [0x20c]))) [2 rqstfld.iget+508 S4 A32])) "CLDRAD.f":593 86 {*movsi_internal}
     (nil))
(insn 3062 3061 3063 223 (set (reg:DI 863 [ _777 ])
        (sign_extend:DI (reg:SI 862 [ _776 ]))) "CLDRAD.f":593 149 {*extendsidi2_rex64}
     (nil))
(insn 3063 3062 3064 223 (parallel [
            (set (reg:DI 864 [ _778 ])
                (plus:DI (reg:DI 863 [ _777 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":593 222 {*adddi_1}
     (nil))
(insn 3064 3063 3065 223 (set (reg:DI 1965)
        (reg:DI 864 [ _778 ])) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3065 3064 3066 223 (parallel [
            (set (reg:DI 1966)
                (ashift:DI (reg:DI 1965)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":593 551 {*ashldi3_1}
     (nil))
(insn 3066 3065 3067 223 (set (reg:DI 1965)
        (reg:DI 1966)) "CLDRAD.f":593 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 864 [ _778 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 3067 3066 3068 223 (parallel [
            (set (reg:DI 1965)
                (minus:DI (reg:DI 1965)
                    (reg:DI 864 [ _778 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":593 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 864 [ _778 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 3068 3067 3069 223 (parallel [
            (set (reg:DI 1967)
                (ashift:DI (reg:DI 1965)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":593 551 {*ashldi3_1}
     (nil))
(insn 3069 3068 3070 223 (set (reg:DI 1965)
        (reg:DI 1967)) "CLDRAD.f":593 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 864 [ _778 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 3070 3069 3071 223 (set (reg:DI 865 [ _779 ])
        (reg:DI 1965)) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3071 3070 3072 223 (parallel [
            (set (reg:DI 1968)
                (plus:DI (reg:DI 865 [ _779 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":593 222 {*adddi_1}
     (nil))
(insn 3072 3071 3073 223 (parallel [
            (set (reg:DI 1969)
                (ashift:DI (reg:DI 1968)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":593 551 {*ashldi3_1}
     (nil))
(insn 3073 3072 3074 223 (parallel [
            (set (reg/f:DI 866 [ _780 ])
                (plus:DI (reg:DI 1969)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":593 222 {*adddi_1}
     (nil))
(insn 3074 3073 3075 223 (set (reg:DI 1970)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3075 3074 3076 223 (set (reg:DI 1971)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3076 3075 3077 223 (set (reg:DI 1972)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3077 3076 3078 223 (set (reg:DI 38 r9)
        (reg:DI 1970)) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3078 3077 3079 223 (set (reg:DI 37 r8)
        (reg:DI 1971)) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3079 3078 3080 223 (set (reg:DI 2 cx)
        (reg:DI 1972)) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3080 3079 3081 223 (set (reg:DI 1 dx)
        (reg/f:DI 866 [ _780 ])) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3081 3080 3082 223 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 524 [0x20c])))) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3082 3081 3083 223 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":593 85 {*movdi_internal}
     (nil))
(insn 3083 3082 3084 223 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":593 88 {*movqi_internal}
     (nil))
(call_insn 3084 3083 3085 223 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":593 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       224 (FALLTHRU)

;; basic block 224, loop depth 0, maybe hot
;;  prev block 223, next block 225, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       208
;;              223 (FALLTHRU)
;; bb 224 artificial_defs: { }
;; bb 224 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3085 3084 3086 224 133 (nil) [1 uses])
(note 3086 3085 3087 224 [bb 224] NOTE_INSN_BASIC_BLOCK)
(insn 3087 3086 3088 224 (set (reg:SI 867 [ _781 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 528 [0x210]))) [2 rqstfld.iget+512 S4 A128])) "CLDRAD.f":597 86 {*movsi_internal}
     (nil))
(insn 3088 3087 3089 224 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 867 [ _781 ])
            (const_int 0 [0]))) "CLDRAD.f":597 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3089 3088 3090 224 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 3242)
            (pc))) "CLDRAD.f":597 682 {*jcc}
     (nil)
 -> 3242)
;;  succ:       225 (FALLTHRU)
;;              240

;; basic block 225, loop depth 0, maybe hot
;;  prev block 224, next block 226, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       224 (FALLTHRU)
;; bb 225 artificial_defs: { }
;; bb 225 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3090 3089 3091 225 [bb 225] NOTE_INSN_BASIC_BLOCK)
(insn 3091 3090 3092 225 (set (reg/f:DI 1973)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3092 3091 3093 225 (set (reg:SF 868 [ _782 ])
        (mem/c:SF (plus:DI (reg/f:DI 1973)
                (const_int 8 [0x8])) [1 acmrdl.ardlw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3093 3092 3094 225 (set (reg:SF 1974)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":598 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 3094 3093 3095 225 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 868 [ _782 ])
            (reg:SF 1974))) "CLDRAD.f":598 53 {*cmpisf}
     (nil))
(jump_insn 3095 3094 3099 225 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4258)
            (pc))) "CLDRAD.f":598 682 {*jcc}
     (nil)
 -> 4258)
;;  succ:       226 (FALLTHRU)
;;              227

;; basic block 226, loop depth 0, maybe hot
;;  prev block 225, next block 227, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       225 (FALLTHRU)
;; bb 226 artificial_defs: { }
;; bb 226 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3099 3095 3100 226 [bb 226] NOTE_INSN_BASIC_BLOCK)
(insn 3100 3099 3101 226 (set (reg/f:DI 1975)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3101 3100 3102 226 (set (reg:SF 869 [ _783 ])
        (mem/c:SF (plus:DI (reg/f:DI 1975)
                (const_int 8 [0x8])) [1 acmrdl.ardlw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3102 3101 3103 226 (set (reg:SF 1977)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":599 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 3103 3102 3104 226 (set (reg:SF 1976)
        (div:SF (reg:SF 1977)
            (reg:SF 869 [ _783 ]))) "CLDRAD.f":599 841 {*fop_sf_1}
     (nil))
(insn 3104 3103 4259 226 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1976)) "CLDRAD.f":599 131 {*movsf_internal}
     (nil))
(jump_insn 4259 3104 4260 226 (set (pc)
        (label_ref 3111)) -1
     (nil)
 -> 3111)
;;  succ:       228 [always] 

(barrier 4260 4259 4258)
;; basic block 227, loop depth 0, maybe hot
;;  prev block 226, next block 228, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       225
;; bb 227 artificial_defs: { }
;; bb 227 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4258 4260 3108 227 224 (nil) [1 uses])
(note 3108 4258 3109 227 [bb 227] NOTE_INSN_BASIC_BLOCK)
(insn 3109 3108 3110 227 (set (reg:SF 1978)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":601 131 {*movsf_internal}
     (nil))
(insn 3110 3109 3111 227 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 1978)) "CLDRAD.f":601 131 {*movsf_internal}
     (nil))
;;  succ:       228 (FALLTHRU)

;; basic block 228, loop depth 0, maybe hot
;;  prev block 227, next block 229, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       227 (FALLTHRU)
;;              226 [always] 
;; bb 228 artificial_defs: { }
;; bb 228 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3111 3110 3112 228 147 (nil) [1 uses])
(note 3112 3111 3113 228 [bb 228] NOTE_INSN_BASIC_BLOCK)
(insn 3113 3112 3114 228 (set (reg:SI 1171 [ _1497 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":603 86 {*movsi_internal}
     (nil))
(insn 3114 3113 3115 228 (set (reg:SI 1172 [ _1498 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":603 86 {*movsi_internal}
     (nil))
(insn 3115 3114 3160 228 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1171 [ _1497 ])) "CLDRAD.f":603 86 {*movsi_internal}
     (nil))
;;  succ:       229 (FALLTHRU)

;; basic block 229, loop depth 0, maybe hot
;;  prev block 228, next block 230, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       228 (FALLTHRU)
;;              233 [always] 
;; bb 229 artificial_defs: { }
;; bb 229 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3160 3115 3116 229 151 (nil) [1 uses])
(note 3116 3160 3117 229 [bb 229] NOTE_INSN_BASIC_BLOCK)
(insn 3117 3116 3118 229 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1172 [ _1498 ]))) "CLDRAD.f":603 11 {*cmpsi_1}
     (nil))
(insn 3118 3117 3119 229 (set (reg:QI 1979)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":603 678 {*setcc_qi}
     (nil))
(insn 3119 3118 3120 229 (set (reg:SI 1173 [ _1500 ])
        (zero_extend:SI (reg:QI 1979))) "CLDRAD.f":603 140 {*zero_extendqisi2}
     (nil))
(insn 3120 3119 3121 229 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1173 [ _1500 ])
            (const_int 0 [0]))) "CLDRAD.f":603 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3121 3120 3122 229 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4403)
            (pc))) "CLDRAD.f":603 682 {*jcc}
     (nil)
 -> 4403)
;;  succ:       340
;;              230 (FALLTHRU)

;; basic block 230, loop depth 0, maybe hot
;;  prev block 229, next block 231, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       229 (FALLTHRU)
;; bb 230 artificial_defs: { }
;; bb 230 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3122 3121 3123 230 [bb 230] NOTE_INSN_BASIC_BLOCK)
(insn 3123 3122 3154 230 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":604 86 {*movsi_internal}
     (nil))
;;  succ:       231 (FALLTHRU)

;; basic block 231, loop depth 0, maybe hot
;;  prev block 230, next block 232, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       230 (FALLTHRU)
;;              232 [always] 
;; bb 231 artificial_defs: { }
;; bb 231 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3154 3123 3124 231 150 (nil) [1 uses])
(note 3124 3154 3125 231 [bb 231] NOTE_INSN_BASIC_BLOCK)
(insn 3125 3124 3126 231 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":604 11 {*cmpsi_1}
     (nil))
(insn 3126 3125 3127 231 (set (reg:QI 1980)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":604 678 {*setcc_qi}
     (nil))
(insn 3127 3126 3128 231 (set (reg:SI 1174 [ _1502 ])
        (zero_extend:SI (reg:QI 1980))) "CLDRAD.f":604 140 {*zero_extendqisi2}
     (nil))
(insn 3128 3127 3129 231 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1174 [ _1502 ])
            (const_int 0 [0]))) "CLDRAD.f":604 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3129 3128 3130 231 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4406)
            (pc))) "CLDRAD.f":604 682 {*jcc}
     (nil)
 -> 4406)
;;  succ:       341
;;              232 (FALLTHRU)

;; basic block 232, loop depth 0, maybe hot
;;  prev block 231, next block 341, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       231 (FALLTHRU)
;; bb 232 artificial_defs: { }
;; bb 232 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3130 3129 3131 232 [bb 232] NOTE_INSN_BASIC_BLOCK)
(insn 3131 3130 3132 232 (set (reg:SI 1981)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":605 86 {*movsi_internal}
     (nil))
(insn 3132 3131 3133 232 (set (reg:DI 870 [ _784 ])
        (sign_extend:DI (reg:SI 1981))) "CLDRAD.f":605 149 {*extendsidi2_rex64}
     (nil))
(insn 3133 3132 3134 232 (parallel [
            (set (reg:DI 871 [ _785 ])
                (mult:DI (reg:DI 870 [ _784 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 349 {*muldi3_1}
     (nil))
(insn 3134 3133 3135 232 (set (reg:SI 1982)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":605 86 {*movsi_internal}
     (nil))
(insn 3135 3134 3136 232 (set (reg:DI 872 [ _786 ])
        (sign_extend:DI (reg:SI 1982))) "CLDRAD.f":605 149 {*extendsidi2_rex64}
     (nil))
(insn 3136 3135 3137 232 (parallel [
            (set (reg:DI 873 [ _787 ])
                (plus:DI (reg:DI 871 [ _785 ])
                    (reg:DI 872 [ _786 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 222 {*adddi_1}
     (nil))
(insn 3137 3136 3138 232 (parallel [
            (set (reg:DI 874 [ _788 ])
                (plus:DI (reg:DI 873 [ _787 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 222 {*adddi_1}
     (nil))
(insn 3138 3137 3139 232 (set (reg/f:DI 1983)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":605 85 {*movdi_internal}
     (nil))
(insn 3139 3138 3140 232 (parallel [
            (set (reg:DI 1984)
                (plus:DI (reg:DI 874 [ _788 ])
                    (const_int 118527 [0x1ceff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 222 {*adddi_1}
     (nil))
(insn 3140 3139 3141 232 (set (reg:SF 875 [ _789 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1984)
                    (const_int 4 [0x4]))
                (reg/f:DI 1983)) [1 acmrdl.alwout S4 A32])) "CLDRAD.f":605 131 {*movsf_internal}
     (nil))
(insn 3141 3140 3142 232 (set (reg:SF 876 [ _790 ])
        (mult:SF (reg:SF 875 [ _789 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32]))) "CLDRAD.f":605 838 {*fop_sf_comm}
     (nil))
(insn 3142 3141 3143 232 (set (reg:SI 1985)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":605 86 {*movsi_internal}
     (nil))
(insn 3143 3142 3144 232 (set (reg:DI 877 [ _791 ])
        (sign_extend:DI (reg:SI 1985))) "CLDRAD.f":605 149 {*extendsidi2_rex64}
     (nil))
(insn 3144 3143 3145 232 (parallel [
            (set (reg:DI 878 [ _792 ])
                (mult:DI (reg:DI 877 [ _791 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 349 {*muldi3_1}
     (nil))
(insn 3145 3144 3146 232 (set (reg:SI 1986)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":605 86 {*movsi_internal}
     (nil))
(insn 3146 3145 3147 232 (set (reg:DI 879 [ _793 ])
        (sign_extend:DI (reg:SI 1986))) "CLDRAD.f":605 149 {*extendsidi2_rex64}
     (nil))
(insn 3147 3146 3148 232 (parallel [
            (set (reg:DI 880 [ _794 ])
                (plus:DI (reg:DI 878 [ _792 ])
                    (reg:DI 879 [ _793 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 222 {*adddi_1}
     (nil))
(insn 3148 3147 3149 232 (parallel [
            (set (reg:DI 881 [ _795 ])
                (plus:DI (reg:DI 880 [ _794 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 222 {*adddi_1}
     (nil))
(insn 3149 3148 3150 232 (set (reg:V4SF 1987)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S16 A128])) "CLDRAD.f":605 1282 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 3150 3149 3151 232 (parallel [
            (set (reg:SF 882 [ _796 ])
                (neg:SF (reg:SF 876 [ _790 ])))
            (use (reg:V4SF 1987))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":605 507 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 876 [ _790 ]))
        (nil)))
(insn 3151 3150 3152 232 (set (reg/f:DI 1988)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":605 85 {*movdi_internal}
     (nil))
(insn 3152 3151 3153 232 (set (mem:SF (plus:DI (mult:DI (reg:DI 881 [ _795 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 1988)) [1 egrid1 S4 A32])
        (reg:SF 882 [ _796 ])) "CLDRAD.f":605 131 {*movsf_internal}
     (nil))
(insn 3153 3152 4261 232 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":604 221 {*addsi_1}
     (nil))
(jump_insn 4261 3153 4262 232 (set (pc)
        (label_ref 3154)) "CLDRAD.f":604 -1
     (nil)
 -> 3154)
;;  succ:       231 [always] 

(barrier 4262 4261 4406)
;; basic block 341, loop depth 0, maybe hot
;;  prev block 232, next block 233, flags: (NEW, RTL, MODIFIED)
;;  pred:       231
;; bb 341 artificial_defs: { }
;; bb 341 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4406 4262 4405 341 263 (nil) [1 uses])
(note 4405 4406 4407 341 [bb 341] NOTE_INSN_BASIC_BLOCK)
(insn 4407 4405 3157 341 (const_int 0 [0]) "CLDRAD.f":605 -1
     (nil))
;;  succ:       233 [always]  (FALLTHRU)

;; basic block 233, loop depth 0, maybe hot
;;  prev block 341, next block 340, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       341 [always]  (FALLTHRU)
;; bb 233 artificial_defs: { }
;; bb 233 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3157 4407 3158 233 149 (nil) [0 uses])
(note 3158 3157 3159 233 [bb 233] NOTE_INSN_BASIC_BLOCK)
(insn 3159 3158 4263 233 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":603 221 {*addsi_1}
     (nil))
(jump_insn 4263 3159 4264 233 (set (pc)
        (label_ref 3160)) "CLDRAD.f":603 -1
     (nil)
 -> 3160)
;;  succ:       229 [always] 

(barrier 4264 4263 4403)
;; basic block 340, loop depth 0, maybe hot
;;  prev block 233, next block 234, flags: (NEW, RTL, MODIFIED)
;;  pred:       229
;; bb 340 artificial_defs: { }
;; bb 340 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4403 4264 4402 340 262 (nil) [1 uses])
(note 4402 4403 4404 340 [bb 340] NOTE_INSN_BASIC_BLOCK)
(insn 4404 4402 3163 340 (const_int 0 [0]) "CLDRAD.f":604 -1
     (nil))
;;  succ:       234 [always]  (FALLTHRU)

;; basic block 234, loop depth 0, maybe hot
;;  prev block 340, next block 235, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       340 [always]  (FALLTHRU)
;; bb 234 artificial_defs: { }
;; bb 234 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3163 4404 3164 234 148 (nil) [0 uses])
(note 3164 3163 3165 234 [bb 234] NOTE_INSN_BASIC_BLOCK)
(insn 3165 3164 3166 234 (set (reg:DI 1989)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3166 3165 3167 234 (set (reg:DI 1990)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3167 3166 3168 234 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":608 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 3168 3167 3169 234 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":608 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 3169 3168 3170 234 (set (reg:DI 38 r9)
        (reg:DI 1989)) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3170 3169 3171 234 (set (reg:DI 37 r8)
        (reg:DI 1990)) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3171 3170 3172 234 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3172 3171 3173 234 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3173 3172 3174 234 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3174 3173 3175 234 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7f2038fb4c60 *.LC29>)) "CLDRAD.f":608 85 {*movdi_internal}
     (nil))
(insn 3175 3174 3176 234 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":608 88 {*movqi_internal}
     (nil))
(call_insn 3176 3175 3177 234 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":608 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 3177 3176 3178 234 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":608 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 3178 3177 3179 234 (set (reg/f:DI 1991)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":609 85 {*movdi_internal}
     (nil))
(insn 3179 3178 3180 234 (set (reg:DI 1992)
        (const_int 0 [0])) "CLDRAD.f":609 85 {*movdi_internal}
     (nil))
(insn 3180 3179 3181 234 (set (reg:DI 1993)
        (const_int 12 [0xc])) "CLDRAD.f":609 85 {*movdi_internal}
     (nil))
(insn 3181 3180 3182 234 (parallel [
            (set (reg:DI 1993)
                (const_int 0 [0]))
            (set (reg/f:DI 1991)
                (plus:DI (ashift:DI (reg:DI 1993)
                        (const_int 3 [0x3]))
                    (reg/f:DI 1991)))
            (set (mem/c:BLK (reg/f:DI 1991) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 1992))
            (use (reg:DI 1993))
        ]) "CLDRAD.f":609 984 {*rep_stosdi_rex64}
     (nil))
(insn 3182 3181 3183 234 (set (mem/c:SI (reg/f:DI 1991) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 1992) 0)) "CLDRAD.f":609 86 {*movsi_internal}
     (nil))
(insn 3183 3182 3184 234 (parallel [
            (set (reg/f:DI 1991)
                (plus:DI (reg/f:DI 1991)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":609 222 {*adddi_1}
     (nil))
(insn 3184 3183 3185 234 (set (reg:SI 1994)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":611 86 {*movsi_internal}
     (nil))
(insn 3185 3184 3186 234 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 1994)) "CLDRAD.f":611 86 {*movsi_internal}
     (nil))
(insn 3186 3185 3187 234 (set (reg/f:DI 1995)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3187 3186 3188 234 (set (reg:SF 883 [ _797 ])
        (mem/c:SF (reg/f:DI 1995) [1 acmrdl.trdlw+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3188 3187 3189 234 (set (reg:SI 1996)
        (fix:SI (reg:SF 883 [ _797 ]))) "CLDRAD.f":612 174 {fix_truncsfsi_sse}
     (nil))
(insn 3189 3188 3190 234 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])
        (reg:SI 1996)) "CLDRAD.f":612 86 {*movsi_internal}
     (nil))
(insn 3190 3189 3191 234 (set (reg:SI 1998)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":613 86 {*movsi_internal}
     (nil))
(insn 3191 3190 3192 234 (parallel [
            (set (reg:SI 2000)
                (div:SI (reg:SI 1998)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (set (reg:SI 1999)
                (mod:SI (reg:SI 1998)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":613 382 {*divmodsi4}
     (nil))
(insn 3192 3191 3193 234 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 1999)) "CLDRAD.f":613 86 {*movsi_internal}
     (nil))
(insn 3193 3192 3194 234 (set (reg:SI 2001)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":614 86 {*movsi_internal}
     (nil))
(insn 3194 3193 3195 234 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 2001)) "CLDRAD.f":614 86 {*movsi_internal}
     (nil))
(insn 3195 3194 3196 234 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":615 86 {*movsi_internal}
     (nil))
(insn 3196 3195 3197 234 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":616 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3197 3196 3198 234 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3204)
            (pc))) "CLDRAD.f":616 682 {*jcc}
     (nil)
 -> 3204)
;;  succ:       235 (FALLTHRU)
;;              236

;; basic block 235, loop depth 0, maybe hot
;;  prev block 234, next block 236, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       234 (FALLTHRU)
;; bb 235 artificial_defs: { }
;; bb 235 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3198 3197 3199 235 [bb 235] NOTE_INSN_BASIC_BLOCK)
(insn 3199 3198 3200 235 (set (reg:SI 2002)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":617 86 {*movsi_internal}
     (nil))
(insn 3200 3199 3201 235 (parallel [
            (set (reg:SI 884 [ _798 ])
                (minus:SI (reg:SI 2002)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":617 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32]))
        (nil)))
(insn 3201 3200 4265 235 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 884 [ _798 ])) "CLDRAD.f":617 86 {*movsi_internal}
     (nil))
(jump_insn 4265 3201 4266 235 (set (pc)
        (label_ref 3209)) -1
     (nil)
 -> 3209)
;;  succ:       237 [always] 

(barrier 4266 4265 3204)
;; basic block 236, loop depth 0, maybe hot
;;  prev block 235, next block 237, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       234
;; bb 236 artificial_defs: { }
;; bb 236 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3204 4266 3205 236 152 (nil) [1 uses])
(note 3205 3204 3206 236 [bb 236] NOTE_INSN_BASIC_BLOCK)
(insn 3206 3205 3207 236 (set (reg:SI 2003)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":619 86 {*movsi_internal}
     (nil))
(insn 3207 3206 3208 236 (parallel [
            (set (reg:SI 885 [ _799 ])
                (minus:SI (reg:SI 2003)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":619 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 3208 3207 3209 236 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 885 [ _799 ])) "CLDRAD.f":619 86 {*movsi_internal}
     (nil))
;;  succ:       237 (FALLTHRU)

;; basic block 237, loop depth 0, maybe hot
;;  prev block 236, next block 238, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       236 (FALLTHRU)
;;              235 [always] 
;; bb 237 artificial_defs: { }
;; bb 237 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3209 3208 3210 237 153 (nil) [1 uses])
(note 3210 3209 3211 237 [bb 237] NOTE_INSN_BASIC_BLOCK)
(insn 3211 3210 3212 237 (set (reg:SI 886 [ _800 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":621 86 {*movsi_internal}
     (nil))
(insn 3212 3211 3213 237 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 886 [ _800 ])
            (const_int 0 [0]))) "CLDRAD.f":621 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3213 3212 3214 237 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 3216)
            (pc))) "CLDRAD.f":621 682 {*jcc}
     (nil)
 -> 3216)
;;  succ:       238 (FALLTHRU)
;;              239

;; basic block 238, loop depth 0, maybe hot
;;  prev block 237, next block 239, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       237 (FALLTHRU)
;; bb 238 artificial_defs: { }
;; bb 238 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3214 3213 3215 238 [bb 238] NOTE_INSN_BASIC_BLOCK)
(insn 3215 3214 3216 238 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":621 86 {*movsi_internal}
     (nil))
;;  succ:       239 (FALLTHRU)

;; basic block 239, loop depth 0, maybe hot
;;  prev block 238, next block 240, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       237
;;              238 (FALLTHRU)
;; bb 239 artificial_defs: { }
;; bb 239 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3216 3215 3217 239 154 (nil) [1 uses])
(note 3217 3216 3218 239 [bb 239] NOTE_INSN_BASIC_BLOCK)
(insn 3218 3217 3219 239 (set (reg:SI 887 [ _801 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 528 [0x210]))) [2 rqstfld.iget+512 S4 A128])) "CLDRAD.f":623 86 {*movsi_internal}
     (nil))
(insn 3219 3218 3220 239 (set (reg:DI 888 [ _802 ])
        (sign_extend:DI (reg:SI 887 [ _801 ]))) "CLDRAD.f":623 149 {*extendsidi2_rex64}
     (nil))
(insn 3220 3219 3221 239 (parallel [
            (set (reg:DI 889 [ _803 ])
                (plus:DI (reg:DI 888 [ _802 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":623 222 {*adddi_1}
     (nil))
(insn 3221 3220 3222 239 (set (reg:DI 2004)
        (reg:DI 889 [ _803 ])) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3222 3221 3223 239 (parallel [
            (set (reg:DI 2005)
                (ashift:DI (reg:DI 2004)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":623 551 {*ashldi3_1}
     (nil))
(insn 3223 3222 3224 239 (set (reg:DI 2004)
        (reg:DI 2005)) "CLDRAD.f":623 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 889 [ _803 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 3224 3223 3225 239 (parallel [
            (set (reg:DI 2004)
                (minus:DI (reg:DI 2004)
                    (reg:DI 889 [ _803 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":623 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 889 [ _803 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 3225 3224 3226 239 (parallel [
            (set (reg:DI 2006)
                (ashift:DI (reg:DI 2004)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":623 551 {*ashldi3_1}
     (nil))
(insn 3226 3225 3227 239 (set (reg:DI 2004)
        (reg:DI 2006)) "CLDRAD.f":623 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 889 [ _803 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 3227 3226 3228 239 (set (reg:DI 890 [ _804 ])
        (reg:DI 2004)) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3228 3227 3229 239 (parallel [
            (set (reg:DI 2007)
                (plus:DI (reg:DI 890 [ _804 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":623 222 {*adddi_1}
     (nil))
(insn 3229 3228 3230 239 (parallel [
            (set (reg:DI 2008)
                (ashift:DI (reg:DI 2007)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":623 551 {*ashldi3_1}
     (nil))
(insn 3230 3229 3231 239 (parallel [
            (set (reg/f:DI 891 [ _805 ])
                (plus:DI (reg:DI 2008)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":623 222 {*adddi_1}
     (nil))
(insn 3231 3230 3232 239 (set (reg:DI 2009)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3232 3231 3233 239 (set (reg:DI 2010)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3233 3232 3234 239 (set (reg:DI 2011)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3234 3233 3235 239 (set (reg:DI 38 r9)
        (reg:DI 2009)) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3235 3234 3236 239 (set (reg:DI 37 r8)
        (reg:DI 2010)) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3236 3235 3237 239 (set (reg:DI 2 cx)
        (reg:DI 2011)) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3237 3236 3238 239 (set (reg:DI 1 dx)
        (reg/f:DI 891 [ _805 ])) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3238 3237 3239 239 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 528 [0x210])))) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3239 3238 3240 239 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":623 85 {*movdi_internal}
     (nil))
(insn 3240 3239 3241 239 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":623 88 {*movqi_internal}
     (nil))
(call_insn 3241 3240 3242 239 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":623 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       240 (FALLTHRU)

;; basic block 240, loop depth 0, maybe hot
;;  prev block 239, next block 241, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       224
;;              239 (FALLTHRU)
;; bb 240 artificial_defs: { }
;; bb 240 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3242 3241 3243 240 144 (nil) [1 uses])
(note 3243 3242 3244 240 [bb 240] NOTE_INSN_BASIC_BLOCK)
(insn 3244 3243 3245 240 (set (reg:SI 892 [ _806 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 532 [0x214]))) [2 rqstfld.iget+516 S4 A32])) "CLDRAD.f":627 86 {*movsi_internal}
     (nil))
(insn 3245 3244 3246 240 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 892 [ _806 ])
            (const_int 0 [0]))) "CLDRAD.f":627 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3246 3245 3247 240 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 3397)
            (pc))) "CLDRAD.f":627 682 {*jcc}
     (nil)
 -> 3397)
;;  succ:       241 (FALLTHRU)
;;              256

;; basic block 241, loop depth 0, maybe hot
;;  prev block 240, next block 242, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       240 (FALLTHRU)
;; bb 241 artificial_defs: { }
;; bb 241 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3247 3246 3248 241 [bb 241] NOTE_INSN_BASIC_BLOCK)
(insn 3248 3247 3249 241 (set (reg/f:DI 2012)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3249 3248 3250 241 (set (reg:SF 893 [ _807 ])
        (mem/c:SF (plus:DI (reg/f:DI 2012)
                (const_int 8 [0x8])) [1 acmrds.ardsw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3250 3249 3251 241 (set (reg:SF 2013)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":628 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 3251 3250 3252 241 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 893 [ _807 ])
            (reg:SF 2013))) "CLDRAD.f":628 53 {*cmpisf}
     (nil))
(jump_insn 3252 3251 3256 241 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4267)
            (pc))) "CLDRAD.f":628 682 {*jcc}
     (nil)
 -> 4267)
;;  succ:       242 (FALLTHRU)
;;              243

;; basic block 242, loop depth 0, maybe hot
;;  prev block 241, next block 243, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       241 (FALLTHRU)
;; bb 242 artificial_defs: { }
;; bb 242 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3256 3252 3257 242 [bb 242] NOTE_INSN_BASIC_BLOCK)
(insn 3257 3256 3258 242 (set (reg/f:DI 2014)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3258 3257 3259 242 (set (reg:SF 894 [ _808 ])
        (mem/c:SF (plus:DI (reg/f:DI 2014)
                (const_int 8 [0x8])) [1 acmrds.ardsw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3259 3258 3260 242 (set (reg:SF 2016)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":629 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 3260 3259 3261 242 (set (reg:SF 2015)
        (div:SF (reg:SF 2016)
            (reg:SF 894 [ _808 ]))) "CLDRAD.f":629 841 {*fop_sf_1}
     (nil))
(insn 3261 3260 4268 242 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 2015)) "CLDRAD.f":629 131 {*movsf_internal}
     (nil))
(jump_insn 4268 3261 4269 242 (set (pc)
        (label_ref 3268)) -1
     (nil)
 -> 3268)
;;  succ:       244 [always] 

(barrier 4269 4268 4267)
;; basic block 243, loop depth 0, maybe hot
;;  prev block 242, next block 244, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       241
;; bb 243 artificial_defs: { }
;; bb 243 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4267 4269 3265 243 225 (nil) [1 uses])
(note 3265 4267 3266 243 [bb 243] NOTE_INSN_BASIC_BLOCK)
(insn 3266 3265 3267 243 (set (reg:SF 2017)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":631 131 {*movsf_internal}
     (nil))
(insn 3267 3266 3268 243 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 2017)) "CLDRAD.f":631 131 {*movsf_internal}
     (nil))
;;  succ:       244 (FALLTHRU)

;; basic block 244, loop depth 0, maybe hot
;;  prev block 243, next block 245, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       243 (FALLTHRU)
;;              242 [always] 
;; bb 244 artificial_defs: { }
;; bb 244 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3268 3267 3269 244 158 (nil) [1 uses])
(note 3269 3268 3270 244 [bb 244] NOTE_INSN_BASIC_BLOCK)
(insn 3270 3269 3271 244 (set (reg:SI 1175 [ _1519 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":633 86 {*movsi_internal}
     (nil))
(insn 3271 3270 3272 244 (set (reg:SI 1176 [ _1520 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":633 86 {*movsi_internal}
     (nil))
(insn 3272 3271 3315 244 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1175 [ _1519 ])) "CLDRAD.f":633 86 {*movsi_internal}
     (nil))
;;  succ:       245 (FALLTHRU)

;; basic block 245, loop depth 0, maybe hot
;;  prev block 244, next block 246, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       244 (FALLTHRU)
;;              249 [always] 
;; bb 245 artificial_defs: { }
;; bb 245 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3315 3272 3273 245 162 (nil) [1 uses])
(note 3273 3315 3274 245 [bb 245] NOTE_INSN_BASIC_BLOCK)
(insn 3274 3273 3275 245 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1176 [ _1520 ]))) "CLDRAD.f":633 11 {*cmpsi_1}
     (nil))
(insn 3275 3274 3276 245 (set (reg:QI 2018)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":633 678 {*setcc_qi}
     (nil))
(insn 3276 3275 3277 245 (set (reg:SI 1177 [ _1522 ])
        (zero_extend:SI (reg:QI 2018))) "CLDRAD.f":633 140 {*zero_extendqisi2}
     (nil))
(insn 3277 3276 3278 245 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1177 [ _1522 ])
            (const_int 0 [0]))) "CLDRAD.f":633 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3278 3277 3279 245 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4409)
            (pc))) "CLDRAD.f":633 682 {*jcc}
     (nil)
 -> 4409)
;;  succ:       342
;;              246 (FALLTHRU)

;; basic block 246, loop depth 0, maybe hot
;;  prev block 245, next block 247, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       245 (FALLTHRU)
;; bb 246 artificial_defs: { }
;; bb 246 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3279 3278 3280 246 [bb 246] NOTE_INSN_BASIC_BLOCK)
(insn 3280 3279 3309 246 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":634 86 {*movsi_internal}
     (nil))
;;  succ:       247 (FALLTHRU)

;; basic block 247, loop depth 0, maybe hot
;;  prev block 246, next block 248, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       246 (FALLTHRU)
;;              248 [always] 
;; bb 247 artificial_defs: { }
;; bb 247 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3309 3280 3281 247 161 (nil) [1 uses])
(note 3281 3309 3282 247 [bb 247] NOTE_INSN_BASIC_BLOCK)
(insn 3282 3281 3283 247 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":634 11 {*cmpsi_1}
     (nil))
(insn 3283 3282 3284 247 (set (reg:QI 2019)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":634 678 {*setcc_qi}
     (nil))
(insn 3284 3283 3285 247 (set (reg:SI 1178 [ _1524 ])
        (zero_extend:SI (reg:QI 2019))) "CLDRAD.f":634 140 {*zero_extendqisi2}
     (nil))
(insn 3285 3284 3286 247 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1178 [ _1524 ])
            (const_int 0 [0]))) "CLDRAD.f":634 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3286 3285 3287 247 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4412)
            (pc))) "CLDRAD.f":634 682 {*jcc}
     (nil)
 -> 4412)
;;  succ:       343
;;              248 (FALLTHRU)

;; basic block 248, loop depth 0, maybe hot
;;  prev block 247, next block 343, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       247 (FALLTHRU)
;; bb 248 artificial_defs: { }
;; bb 248 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3287 3286 3288 248 [bb 248] NOTE_INSN_BASIC_BLOCK)
(insn 3288 3287 3289 248 (set (reg:SI 2020)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":635 86 {*movsi_internal}
     (nil))
(insn 3289 3288 3290 248 (set (reg:DI 895 [ _809 ])
        (sign_extend:DI (reg:SI 2020))) "CLDRAD.f":635 149 {*extendsidi2_rex64}
     (nil))
(insn 3290 3289 3291 248 (parallel [
            (set (reg:DI 896 [ _810 ])
                (mult:DI (reg:DI 895 [ _809 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":635 349 {*muldi3_1}
     (nil))
(insn 3291 3290 3292 248 (set (reg:SI 2021)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":635 86 {*movsi_internal}
     (nil))
(insn 3292 3291 3293 248 (set (reg:DI 897 [ _811 ])
        (sign_extend:DI (reg:SI 2021))) "CLDRAD.f":635 149 {*extendsidi2_rex64}
     (nil))
(insn 3293 3292 3294 248 (parallel [
            (set (reg:DI 898 [ _812 ])
                (plus:DI (reg:DI 896 [ _810 ])
                    (reg:DI 897 [ _811 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":635 222 {*adddi_1}
     (nil))
(insn 3294 3293 3295 248 (parallel [
            (set (reg:DI 899 [ _813 ])
                (plus:DI (reg:DI 898 [ _812 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":635 222 {*adddi_1}
     (nil))
(insn 3295 3294 3296 248 (set (reg/f:DI 2022)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":635 85 {*movdi_internal}
     (nil))
(insn 3296 3295 3297 248 (parallel [
            (set (reg:DI 2023)
                (plus:DI (reg:DI 899 [ _813 ])
                    (const_int 148158 [0x242be])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":635 222 {*adddi_1}
     (nil))
(insn 3297 3296 3298 248 (set (reg:SF 900 [ _814 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2023)
                    (const_int 4 [0x4]))
                (reg/f:DI 2022)) [1 acmrds.aswtoa S4 A32])) "CLDRAD.f":635 131 {*movsf_internal}
     (nil))
(insn 3298 3297 3299 248 (set (reg:SI 2024)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":635 86 {*movsi_internal}
     (nil))
(insn 3299 3298 3300 248 (set (reg:DI 901 [ _815 ])
        (sign_extend:DI (reg:SI 2024))) "CLDRAD.f":635 149 {*extendsidi2_rex64}
     (nil))
(insn 3300 3299 3301 248 (parallel [
            (set (reg:DI 902 [ _816 ])
                (mult:DI (reg:DI 901 [ _815 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":635 349 {*muldi3_1}
     (nil))
(insn 3301 3300 3302 248 (set (reg:SI 2025)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":635 86 {*movsi_internal}
     (nil))
(insn 3302 3301 3303 248 (set (reg:DI 903 [ _817 ])
        (sign_extend:DI (reg:SI 2025))) "CLDRAD.f":635 149 {*extendsidi2_rex64}
     (nil))
(insn 3303 3302 3304 248 (parallel [
            (set (reg:DI 904 [ _818 ])
                (plus:DI (reg:DI 902 [ _816 ])
                    (reg:DI 903 [ _817 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":635 222 {*adddi_1}
     (nil))
(insn 3304 3303 3305 248 (parallel [
            (set (reg:DI 905 [ _819 ])
                (plus:DI (reg:DI 904 [ _818 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":635 222 {*adddi_1}
     (nil))
(insn 3305 3304 3306 248 (set (reg:SF 906 [ _820 ])
        (mult:SF (reg:SF 900 [ _814 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32]))) "CLDRAD.f":635 838 {*fop_sf_comm}
     (nil))
(insn 3306 3305 3307 248 (set (reg/f:DI 2026)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":635 85 {*movdi_internal}
     (nil))
(insn 3307 3306 3308 248 (set (mem:SF (plus:DI (mult:DI (reg:DI 905 [ _819 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2026)) [1 egrid1 S4 A32])
        (reg:SF 906 [ _820 ])) "CLDRAD.f":635 131 {*movsf_internal}
     (nil))
(insn 3308 3307 4270 248 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":634 221 {*addsi_1}
     (nil))
(jump_insn 4270 3308 4271 248 (set (pc)
        (label_ref 3309)) "CLDRAD.f":634 -1
     (nil)
 -> 3309)
;;  succ:       247 [always] 

(barrier 4271 4270 4412)
;; basic block 343, loop depth 0, maybe hot
;;  prev block 248, next block 249, flags: (NEW, RTL, MODIFIED)
;;  pred:       247
;; bb 343 artificial_defs: { }
;; bb 343 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4412 4271 4411 343 265 (nil) [1 uses])
(note 4411 4412 4413 343 [bb 343] NOTE_INSN_BASIC_BLOCK)
(insn 4413 4411 3312 343 (const_int 0 [0]) "CLDRAD.f":635 -1
     (nil))
;;  succ:       249 [always]  (FALLTHRU)

;; basic block 249, loop depth 0, maybe hot
;;  prev block 343, next block 342, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       343 [always]  (FALLTHRU)
;; bb 249 artificial_defs: { }
;; bb 249 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3312 4413 3313 249 160 (nil) [0 uses])
(note 3313 3312 3314 249 [bb 249] NOTE_INSN_BASIC_BLOCK)
(insn 3314 3313 4272 249 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":633 221 {*addsi_1}
     (nil))
(jump_insn 4272 3314 4273 249 (set (pc)
        (label_ref 3315)) "CLDRAD.f":633 -1
     (nil)
 -> 3315)
;;  succ:       245 [always] 

(barrier 4273 4272 4409)
;; basic block 342, loop depth 0, maybe hot
;;  prev block 249, next block 250, flags: (NEW, RTL, MODIFIED)
;;  pred:       245
;; bb 342 artificial_defs: { }
;; bb 342 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4409 4273 4408 342 264 (nil) [1 uses])
(note 4408 4409 4410 342 [bb 342] NOTE_INSN_BASIC_BLOCK)
(insn 4410 4408 3318 342 (const_int 0 [0]) "CLDRAD.f":634 -1
     (nil))
;;  succ:       250 [always]  (FALLTHRU)

;; basic block 250, loop depth 0, maybe hot
;;  prev block 342, next block 251, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       342 [always]  (FALLTHRU)
;; bb 250 artificial_defs: { }
;; bb 250 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3318 4410 3319 250 159 (nil) [0 uses])
(note 3319 3318 3320 250 [bb 250] NOTE_INSN_BASIC_BLOCK)
(insn 3320 3319 3321 250 (set (reg:DI 2027)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3321 3320 3322 250 (set (reg:DI 2028)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3322 3321 3323 250 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":638 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 3323 3322 3324 250 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":638 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 3324 3323 3325 250 (set (reg:DI 38 r9)
        (reg:DI 2027)) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3325 3324 3326 250 (set (reg:DI 37 r8)
        (reg:DI 2028)) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3326 3325 3327 250 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3327 3326 3328 250 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3328 3327 3329 250 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3329 3328 3330 250 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7f2038fb4cf0 *.LC30>)) "CLDRAD.f":638 85 {*movdi_internal}
     (nil))
(insn 3330 3329 3331 250 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":638 88 {*movqi_internal}
     (nil))
(call_insn 3331 3330 3332 250 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":638 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 3332 3331 3333 250 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":638 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 3333 3332 3334 250 (set (reg/f:DI 2029)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":639 85 {*movdi_internal}
     (nil))
(insn 3334 3333 3335 250 (set (reg:DI 2030)
        (const_int 0 [0])) "CLDRAD.f":639 85 {*movdi_internal}
     (nil))
(insn 3335 3334 3336 250 (set (reg:DI 2031)
        (const_int 12 [0xc])) "CLDRAD.f":639 85 {*movdi_internal}
     (nil))
(insn 3336 3335 3337 250 (parallel [
            (set (reg:DI 2031)
                (const_int 0 [0]))
            (set (reg/f:DI 2029)
                (plus:DI (ashift:DI (reg:DI 2031)
                        (const_int 3 [0x3]))
                    (reg/f:DI 2029)))
            (set (mem/c:BLK (reg/f:DI 2029) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 2030))
            (use (reg:DI 2031))
        ]) "CLDRAD.f":639 984 {*rep_stosdi_rex64}
     (nil))
(insn 3337 3336 3338 250 (set (mem/c:SI (reg/f:DI 2029) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 2030) 0)) "CLDRAD.f":639 86 {*movsi_internal}
     (nil))
(insn 3338 3337 3339 250 (parallel [
            (set (reg/f:DI 2029)
                (plus:DI (reg/f:DI 2029)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":639 222 {*adddi_1}
     (nil))
(insn 3339 3338 3340 250 (set (reg:SI 2032)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":641 86 {*movsi_internal}
     (nil))
(insn 3340 3339 3341 250 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 2032)) "CLDRAD.f":641 86 {*movsi_internal}
     (nil))
(insn 3341 3340 3342 250 (set (reg/f:DI 2033)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3342 3341 3343 250 (set (reg:SF 907 [ _821 ])
        (mem/c:SF (reg/f:DI 2033) [1 acmrds.trdsw+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3343 3342 3344 250 (set (reg:SI 2034)
        (fix:SI (reg:SF 907 [ _821 ]))) "CLDRAD.f":642 174 {fix_truncsfsi_sse}
     (nil))
(insn 3344 3343 3345 250 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])
        (reg:SI 2034)) "CLDRAD.f":642 86 {*movsi_internal}
     (nil))
(insn 3345 3344 3346 250 (set (reg:SI 2036)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":643 86 {*movsi_internal}
     (nil))
(insn 3346 3345 3347 250 (parallel [
            (set (reg:SI 2038)
                (div:SI (reg:SI 2036)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (set (reg:SI 2037)
                (mod:SI (reg:SI 2036)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":643 382 {*divmodsi4}
     (nil))
(insn 3347 3346 3348 250 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 2037)) "CLDRAD.f":643 86 {*movsi_internal}
     (nil))
(insn 3348 3347 3349 250 (set (reg:SI 2039)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":644 86 {*movsi_internal}
     (nil))
(insn 3349 3348 3350 250 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 2039)) "CLDRAD.f":644 86 {*movsi_internal}
     (nil))
(insn 3350 3349 3351 250 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":645 86 {*movsi_internal}
     (nil))
(insn 3351 3350 3352 250 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":646 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3352 3351 3353 250 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3359)
            (pc))) "CLDRAD.f":646 682 {*jcc}
     (nil)
 -> 3359)
;;  succ:       251 (FALLTHRU)
;;              252

;; basic block 251, loop depth 0, maybe hot
;;  prev block 250, next block 252, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       250 (FALLTHRU)
;; bb 251 artificial_defs: { }
;; bb 251 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3353 3352 3354 251 [bb 251] NOTE_INSN_BASIC_BLOCK)
(insn 3354 3353 3355 251 (set (reg:SI 2040)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":647 86 {*movsi_internal}
     (nil))
(insn 3355 3354 3356 251 (parallel [
            (set (reg:SI 908 [ _822 ])
                (minus:SI (reg:SI 2040)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":647 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -116 [0xffffffffffffff8c])) [2 itrdsw+0 S4 A32]))
        (nil)))
(insn 3356 3355 4274 251 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 908 [ _822 ])) "CLDRAD.f":647 86 {*movsi_internal}
     (nil))
(jump_insn 4274 3356 4275 251 (set (pc)
        (label_ref 3364)) -1
     (nil)
 -> 3364)
;;  succ:       253 [always] 

(barrier 4275 4274 3359)
;; basic block 252, loop depth 0, maybe hot
;;  prev block 251, next block 253, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       250
;; bb 252 artificial_defs: { }
;; bb 252 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3359 4275 3360 252 163 (nil) [1 uses])
(note 3360 3359 3361 252 [bb 252] NOTE_INSN_BASIC_BLOCK)
(insn 3361 3360 3362 252 (set (reg:SI 2041)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":649 86 {*movsi_internal}
     (nil))
(insn 3362 3361 3363 252 (parallel [
            (set (reg:SI 909 [ _823 ])
                (minus:SI (reg:SI 2041)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":649 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 3363 3362 3364 252 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 909 [ _823 ])) "CLDRAD.f":649 86 {*movsi_internal}
     (nil))
;;  succ:       253 (FALLTHRU)

;; basic block 253, loop depth 0, maybe hot
;;  prev block 252, next block 254, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       252 (FALLTHRU)
;;              251 [always] 
;; bb 253 artificial_defs: { }
;; bb 253 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3364 3363 3365 253 164 (nil) [1 uses])
(note 3365 3364 3366 253 [bb 253] NOTE_INSN_BASIC_BLOCK)
(insn 3366 3365 3367 253 (set (reg:SI 910 [ _824 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":651 86 {*movsi_internal}
     (nil))
(insn 3367 3366 3368 253 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 910 [ _824 ])
            (const_int 0 [0]))) "CLDRAD.f":651 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3368 3367 3369 253 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 3371)
            (pc))) "CLDRAD.f":651 682 {*jcc}
     (nil)
 -> 3371)
;;  succ:       254 (FALLTHRU)
;;              255

;; basic block 254, loop depth 0, maybe hot
;;  prev block 253, next block 255, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       253 (FALLTHRU)
;; bb 254 artificial_defs: { }
;; bb 254 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3369 3368 3370 254 [bb 254] NOTE_INSN_BASIC_BLOCK)
(insn 3370 3369 3371 254 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":651 86 {*movsi_internal}
     (nil))
;;  succ:       255 (FALLTHRU)

;; basic block 255, loop depth 0, maybe hot
;;  prev block 254, next block 256, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       253
;;              254 (FALLTHRU)
;; bb 255 artificial_defs: { }
;; bb 255 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3371 3370 3372 255 165 (nil) [1 uses])
(note 3372 3371 3373 255 [bb 255] NOTE_INSN_BASIC_BLOCK)
(insn 3373 3372 3374 255 (set (reg:SI 911 [ _825 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 532 [0x214]))) [2 rqstfld.iget+516 S4 A32])) "CLDRAD.f":653 86 {*movsi_internal}
     (nil))
(insn 3374 3373 3375 255 (set (reg:DI 912 [ _826 ])
        (sign_extend:DI (reg:SI 911 [ _825 ]))) "CLDRAD.f":653 149 {*extendsidi2_rex64}
     (nil))
(insn 3375 3374 3376 255 (parallel [
            (set (reg:DI 913 [ _827 ])
                (plus:DI (reg:DI 912 [ _826 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":653 222 {*adddi_1}
     (nil))
(insn 3376 3375 3377 255 (set (reg:DI 2042)
        (reg:DI 913 [ _827 ])) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3377 3376 3378 255 (parallel [
            (set (reg:DI 2043)
                (ashift:DI (reg:DI 2042)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":653 551 {*ashldi3_1}
     (nil))
(insn 3378 3377 3379 255 (set (reg:DI 2042)
        (reg:DI 2043)) "CLDRAD.f":653 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 913 [ _827 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 3379 3378 3380 255 (parallel [
            (set (reg:DI 2042)
                (minus:DI (reg:DI 2042)
                    (reg:DI 913 [ _827 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":653 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 913 [ _827 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 3380 3379 3381 255 (parallel [
            (set (reg:DI 2044)
                (ashift:DI (reg:DI 2042)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":653 551 {*ashldi3_1}
     (nil))
(insn 3381 3380 3382 255 (set (reg:DI 2042)
        (reg:DI 2044)) "CLDRAD.f":653 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 913 [ _827 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 3382 3381 3383 255 (set (reg:DI 914 [ _828 ])
        (reg:DI 2042)) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3383 3382 3384 255 (parallel [
            (set (reg:DI 2045)
                (plus:DI (reg:DI 914 [ _828 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":653 222 {*adddi_1}
     (nil))
(insn 3384 3383 3385 255 (parallel [
            (set (reg:DI 2046)
                (ashift:DI (reg:DI 2045)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":653 551 {*ashldi3_1}
     (nil))
(insn 3385 3384 3386 255 (parallel [
            (set (reg/f:DI 915 [ _829 ])
                (plus:DI (reg:DI 2046)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":653 222 {*adddi_1}
     (nil))
(insn 3386 3385 3387 255 (set (reg:DI 2047)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3387 3386 3388 255 (set (reg:DI 2048)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3388 3387 3389 255 (set (reg:DI 2049)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3389 3388 3390 255 (set (reg:DI 38 r9)
        (reg:DI 2047)) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3390 3389 3391 255 (set (reg:DI 37 r8)
        (reg:DI 2048)) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3391 3390 3392 255 (set (reg:DI 2 cx)
        (reg:DI 2049)) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3392 3391 3393 255 (set (reg:DI 1 dx)
        (reg/f:DI 915 [ _829 ])) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3393 3392 3394 255 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 532 [0x214])))) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3394 3393 3395 255 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":653 85 {*movdi_internal}
     (nil))
(insn 3395 3394 3396 255 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":653 88 {*movqi_internal}
     (nil))
(call_insn 3396 3395 3397 255 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":653 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       256 (FALLTHRU)

;; basic block 256, loop depth 0, maybe hot
;;  prev block 255, next block 257, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       240
;;              255 (FALLTHRU)
;; bb 256 artificial_defs: { }
;; bb 256 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3397 3396 3398 256 155 (nil) [1 uses])
(note 3398 3397 3399 256 [bb 256] NOTE_INSN_BASIC_BLOCK)
(insn 3399 3398 3400 256 (set (reg:SI 916 [ _830 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 536 [0x218]))) [2 rqstfld.iget+520 S4 A64])) "CLDRAD.f":657 86 {*movsi_internal}
     (nil))
(insn 3400 3399 3401 256 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 916 [ _830 ])
            (const_int 0 [0]))) "CLDRAD.f":657 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3401 3400 3402 256 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 3552)
            (pc))) "CLDRAD.f":657 682 {*jcc}
     (nil)
 -> 3552)
;;  succ:       257 (FALLTHRU)
;;              272

;; basic block 257, loop depth 0, maybe hot
;;  prev block 256, next block 258, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       256 (FALLTHRU)
;; bb 257 artificial_defs: { }
;; bb 257 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3402 3401 3403 257 [bb 257] NOTE_INSN_BASIC_BLOCK)
(insn 3403 3402 3404 257 (set (reg/f:DI 2050)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3404 3403 3405 257 (set (reg:SF 917 [ _831 ])
        (mem/c:SF (plus:DI (reg/f:DI 2050)
                (const_int 8 [0x8])) [1 acmrdl.ardlw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3405 3404 3406 257 (set (reg:SF 2051)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":658 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 3406 3405 3407 257 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 917 [ _831 ])
            (reg:SF 2051))) "CLDRAD.f":658 53 {*cmpisf}
     (nil))
(jump_insn 3407 3406 3411 257 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4276)
            (pc))) "CLDRAD.f":658 682 {*jcc}
     (nil)
 -> 4276)
;;  succ:       258 (FALLTHRU)
;;              259

;; basic block 258, loop depth 0, maybe hot
;;  prev block 257, next block 259, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       257 (FALLTHRU)
;; bb 258 artificial_defs: { }
;; bb 258 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3411 3407 3412 258 [bb 258] NOTE_INSN_BASIC_BLOCK)
(insn 3412 3411 3413 258 (set (reg/f:DI 2052)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3413 3412 3414 258 (set (reg:SF 918 [ _832 ])
        (mem/c:SF (plus:DI (reg/f:DI 2052)
                (const_int 8 [0x8])) [1 acmrdl.ardlw+0 S4 A64])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3414 3413 3415 258 (set (reg:SF 2054)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC20") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":659 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 3415 3414 3416 258 (set (reg:SF 2053)
        (div:SF (reg:SF 2054)
            (reg:SF 918 [ _832 ]))) "CLDRAD.f":659 841 {*fop_sf_1}
     (nil))
(insn 3416 3415 4277 258 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 2053)) "CLDRAD.f":659 131 {*movsf_internal}
     (nil))
(jump_insn 4277 3416 4278 258 (set (pc)
        (label_ref 3423)) -1
     (nil)
 -> 3423)
;;  succ:       260 [always] 

(barrier 4278 4277 4276)
;; basic block 259, loop depth 0, maybe hot
;;  prev block 258, next block 260, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       257
;; bb 259 artificial_defs: { }
;; bb 259 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4276 4278 3420 259 226 (nil) [1 uses])
(note 3420 4276 3421 259 [bb 259] NOTE_INSN_BASIC_BLOCK)
(insn 3421 3420 3422 259 (set (reg:SF 2055)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":661 131 {*movsf_internal}
     (nil))
(insn 3422 3421 3423 259 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32])
        (reg:SF 2055)) "CLDRAD.f":661 131 {*movsf_internal}
     (nil))
;;  succ:       260 (FALLTHRU)

;; basic block 260, loop depth 0, maybe hot
;;  prev block 259, next block 261, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       259 (FALLTHRU)
;;              258 [always] 
;; bb 260 artificial_defs: { }
;; bb 260 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3423 3422 3424 260 169 (nil) [1 uses])
(note 3424 3423 3425 260 [bb 260] NOTE_INSN_BASIC_BLOCK)
(insn 3425 3424 3426 260 (set (reg:SI 1179 [ _1541 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":663 86 {*movsi_internal}
     (nil))
(insn 3426 3425 3427 260 (set (reg:SI 1180 [ _1542 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":663 86 {*movsi_internal}
     (nil))
(insn 3427 3426 3470 260 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1179 [ _1541 ])) "CLDRAD.f":663 86 {*movsi_internal}
     (nil))
;;  succ:       261 (FALLTHRU)

;; basic block 261, loop depth 0, maybe hot
;;  prev block 260, next block 262, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       260 (FALLTHRU)
;;              265 [always] 
;; bb 261 artificial_defs: { }
;; bb 261 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3470 3427 3428 261 173 (nil) [1 uses])
(note 3428 3470 3429 261 [bb 261] NOTE_INSN_BASIC_BLOCK)
(insn 3429 3428 3430 261 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1180 [ _1542 ]))) "CLDRAD.f":663 11 {*cmpsi_1}
     (nil))
(insn 3430 3429 3431 261 (set (reg:QI 2056)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":663 678 {*setcc_qi}
     (nil))
(insn 3431 3430 3432 261 (set (reg:SI 1181 [ _1544 ])
        (zero_extend:SI (reg:QI 2056))) "CLDRAD.f":663 140 {*zero_extendqisi2}
     (nil))
(insn 3432 3431 3433 261 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1181 [ _1544 ])
            (const_int 0 [0]))) "CLDRAD.f":663 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3433 3432 3434 261 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4415)
            (pc))) "CLDRAD.f":663 682 {*jcc}
     (nil)
 -> 4415)
;;  succ:       344
;;              262 (FALLTHRU)

;; basic block 262, loop depth 0, maybe hot
;;  prev block 261, next block 263, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       261 (FALLTHRU)
;; bb 262 artificial_defs: { }
;; bb 262 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3434 3433 3435 262 [bb 262] NOTE_INSN_BASIC_BLOCK)
(insn 3435 3434 3464 262 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":664 86 {*movsi_internal}
     (nil))
;;  succ:       263 (FALLTHRU)

;; basic block 263, loop depth 0, maybe hot
;;  prev block 262, next block 264, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       262 (FALLTHRU)
;;              264 [always] 
;; bb 263 artificial_defs: { }
;; bb 263 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3464 3435 3436 263 172 (nil) [1 uses])
(note 3436 3464 3437 263 [bb 263] NOTE_INSN_BASIC_BLOCK)
(insn 3437 3436 3438 263 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":664 11 {*cmpsi_1}
     (nil))
(insn 3438 3437 3439 263 (set (reg:QI 2057)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":664 678 {*setcc_qi}
     (nil))
(insn 3439 3438 3440 263 (set (reg:SI 1182 [ _1546 ])
        (zero_extend:SI (reg:QI 2057))) "CLDRAD.f":664 140 {*zero_extendqisi2}
     (nil))
(insn 3440 3439 3441 263 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1182 [ _1546 ])
            (const_int 0 [0]))) "CLDRAD.f":664 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3441 3440 3442 263 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4418)
            (pc))) "CLDRAD.f":664 682 {*jcc}
     (nil)
 -> 4418)
;;  succ:       345
;;              264 (FALLTHRU)

;; basic block 264, loop depth 0, maybe hot
;;  prev block 263, next block 345, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       263 (FALLTHRU)
;; bb 264 artificial_defs: { }
;; bb 264 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3442 3441 3443 264 [bb 264] NOTE_INSN_BASIC_BLOCK)
(insn 3443 3442 3444 264 (set (reg:SI 2058)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":665 86 {*movsi_internal}
     (nil))
(insn 3444 3443 3445 264 (set (reg:DI 919 [ _833 ])
        (sign_extend:DI (reg:SI 2058))) "CLDRAD.f":665 149 {*extendsidi2_rex64}
     (nil))
(insn 3445 3444 3446 264 (parallel [
            (set (reg:DI 920 [ _834 ])
                (mult:DI (reg:DI 919 [ _833 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":665 349 {*muldi3_1}
     (nil))
(insn 3446 3445 3447 264 (set (reg:SI 2059)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":665 86 {*movsi_internal}
     (nil))
(insn 3447 3446 3448 264 (set (reg:DI 921 [ _835 ])
        (sign_extend:DI (reg:SI 2059))) "CLDRAD.f":665 149 {*extendsidi2_rex64}
     (nil))
(insn 3448 3447 3449 264 (parallel [
            (set (reg:DI 922 [ _836 ])
                (plus:DI (reg:DI 920 [ _834 ])
                    (reg:DI 921 [ _835 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":665 222 {*adddi_1}
     (nil))
(insn 3449 3448 3450 264 (parallel [
            (set (reg:DI 923 [ _837 ])
                (plus:DI (reg:DI 922 [ _836 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":665 222 {*adddi_1}
     (nil))
(insn 3450 3449 3451 264 (set (reg/f:DI 2060)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":665 85 {*movdi_internal}
     (nil))
(insn 3451 3450 3452 264 (parallel [
            (set (reg:DI 2061)
                (plus:DI (reg:DI 923 [ _837 ])
                    (const_int 148158 [0x242be])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":665 222 {*adddi_1}
     (nil))
(insn 3452 3451 3453 264 (set (reg:SF 924 [ _838 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2061)
                    (const_int 4 [0x4]))
                (reg/f:DI 2060)) [1 acmrdl.alwtoa S4 A32])) "CLDRAD.f":665 131 {*movsf_internal}
     (nil))
(insn 3453 3452 3454 264 (set (reg:SI 2062)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":665 86 {*movsi_internal}
     (nil))
(insn 3454 3453 3455 264 (set (reg:DI 925 [ _839 ])
        (sign_extend:DI (reg:SI 2062))) "CLDRAD.f":665 149 {*extendsidi2_rex64}
     (nil))
(insn 3455 3454 3456 264 (parallel [
            (set (reg:DI 926 [ _840 ])
                (mult:DI (reg:DI 925 [ _839 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":665 349 {*muldi3_1}
     (nil))
(insn 3456 3455 3457 264 (set (reg:SI 2063)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":665 86 {*movsi_internal}
     (nil))
(insn 3457 3456 3458 264 (set (reg:DI 927 [ _841 ])
        (sign_extend:DI (reg:SI 2063))) "CLDRAD.f":665 149 {*extendsidi2_rex64}
     (nil))
(insn 3458 3457 3459 264 (parallel [
            (set (reg:DI 928 [ _842 ])
                (plus:DI (reg:DI 926 [ _840 ])
                    (reg:DI 927 [ _841 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":665 222 {*adddi_1}
     (nil))
(insn 3459 3458 3460 264 (parallel [
            (set (reg:DI 929 [ _843 ])
                (plus:DI (reg:DI 928 [ _842 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":665 222 {*adddi_1}
     (nil))
(insn 3460 3459 3461 264 (set (reg:SF 930 [ _844 ])
        (mult:SF (reg:SF 924 [ _838 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [1 rrnum+0 S4 A32]))) "CLDRAD.f":665 838 {*fop_sf_comm}
     (nil))
(insn 3461 3460 3462 264 (set (reg/f:DI 2064)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":665 85 {*movdi_internal}
     (nil))
(insn 3462 3461 3463 264 (set (mem:SF (plus:DI (mult:DI (reg:DI 929 [ _843 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2064)) [1 egrid1 S4 A32])
        (reg:SF 930 [ _844 ])) "CLDRAD.f":665 131 {*movsf_internal}
     (nil))
(insn 3463 3462 4279 264 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":664 221 {*addsi_1}
     (nil))
(jump_insn 4279 3463 4280 264 (set (pc)
        (label_ref 3464)) "CLDRAD.f":664 -1
     (nil)
 -> 3464)
;;  succ:       263 [always] 

(barrier 4280 4279 4418)
;; basic block 345, loop depth 0, maybe hot
;;  prev block 264, next block 265, flags: (NEW, RTL, MODIFIED)
;;  pred:       263
;; bb 345 artificial_defs: { }
;; bb 345 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4418 4280 4417 345 267 (nil) [1 uses])
(note 4417 4418 4419 345 [bb 345] NOTE_INSN_BASIC_BLOCK)
(insn 4419 4417 3467 345 (const_int 0 [0]) "CLDRAD.f":665 -1
     (nil))
;;  succ:       265 [always]  (FALLTHRU)

;; basic block 265, loop depth 0, maybe hot
;;  prev block 345, next block 344, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       345 [always]  (FALLTHRU)
;; bb 265 artificial_defs: { }
;; bb 265 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3467 4419 3468 265 171 (nil) [0 uses])
(note 3468 3467 3469 265 [bb 265] NOTE_INSN_BASIC_BLOCK)
(insn 3469 3468 4281 265 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":663 221 {*addsi_1}
     (nil))
(jump_insn 4281 3469 4282 265 (set (pc)
        (label_ref 3470)) "CLDRAD.f":663 -1
     (nil)
 -> 3470)
;;  succ:       261 [always] 

(barrier 4282 4281 4415)
;; basic block 344, loop depth 0, maybe hot
;;  prev block 265, next block 266, flags: (NEW, RTL, MODIFIED)
;;  pred:       261
;; bb 344 artificial_defs: { }
;; bb 344 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4415 4282 4414 344 266 (nil) [1 uses])
(note 4414 4415 4416 344 [bb 344] NOTE_INSN_BASIC_BLOCK)
(insn 4416 4414 3473 344 (const_int 0 [0]) "CLDRAD.f":664 -1
     (nil))
;;  succ:       266 [always]  (FALLTHRU)

;; basic block 266, loop depth 0, maybe hot
;;  prev block 344, next block 267, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       344 [always]  (FALLTHRU)
;; bb 266 artificial_defs: { }
;; bb 266 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3473 4416 3474 266 170 (nil) [0 uses])
(note 3474 3473 3475 266 [bb 266] NOTE_INSN_BASIC_BLOCK)
(insn 3475 3474 3476 266 (set (reg:DI 2065)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3476 3475 3477 266 (set (reg:DI 2066)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3477 3476 3478 266 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":668 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 3478 3477 3479 266 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":668 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 3479 3478 3480 266 (set (reg:DI 38 r9)
        (reg:DI 2065)) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3480 3479 3481 266 (set (reg:DI 37 r8)
        (reg:DI 2066)) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3481 3480 3482 266 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3482 3481 3483 266 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3483 3482 3484 266 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3484 3483 3485 266 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7f2038fb4d80 *.LC31>)) "CLDRAD.f":668 85 {*movdi_internal}
     (nil))
(insn 3485 3484 3486 266 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":668 88 {*movqi_internal}
     (nil))
(call_insn 3486 3485 3487 266 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":668 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 3487 3486 3488 266 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":668 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 3488 3487 3489 266 (set (reg/f:DI 2067)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":669 85 {*movdi_internal}
     (nil))
(insn 3489 3488 3490 266 (set (reg:DI 2068)
        (const_int 0 [0])) "CLDRAD.f":669 85 {*movdi_internal}
     (nil))
(insn 3490 3489 3491 266 (set (reg:DI 2069)
        (const_int 12 [0xc])) "CLDRAD.f":669 85 {*movdi_internal}
     (nil))
(insn 3491 3490 3492 266 (parallel [
            (set (reg:DI 2069)
                (const_int 0 [0]))
            (set (reg/f:DI 2067)
                (plus:DI (ashift:DI (reg:DI 2069)
                        (const_int 3 [0x3]))
                    (reg/f:DI 2067)))
            (set (mem/c:BLK (reg/f:DI 2067) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 2068))
            (use (reg:DI 2069))
        ]) "CLDRAD.f":669 984 {*rep_stosdi_rex64}
     (nil))
(insn 3492 3491 3493 266 (set (mem/c:SI (reg/f:DI 2067) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 2068) 0)) "CLDRAD.f":669 86 {*movsi_internal}
     (nil))
(insn 3493 3492 3494 266 (parallel [
            (set (reg/f:DI 2067)
                (plus:DI (reg/f:DI 2067)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":669 222 {*adddi_1}
     (nil))
(insn 3494 3493 3495 266 (set (reg:SI 2070)
        (mem/c:SI (symbol_ref:DI ("outfil_") [flags 0x2]  <var_decl 0x7f20392c1c60 outfil>) [2 outfil.itag+0 S4 A128])) "CLDRAD.f":671 86 {*movsi_internal}
     (nil))
(insn 3495 3494 3496 266 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
        (reg:SI 2070)) "CLDRAD.f":671 86 {*movsi_internal}
     (nil))
(insn 3496 3495 3497 266 (set (reg/f:DI 2071)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":1 85 {*movdi_internal}
     (nil))
(insn 3497 3496 3498 266 (set (reg:SF 931 [ _845 ])
        (mem/c:SF (reg/f:DI 2071) [1 acmrdl.trdlw+0 S4 A128])) "CLDRAD.f":1 131 {*movsf_internal}
     (nil))
(insn 3498 3497 3499 266 (set (reg:SI 2072)
        (fix:SI (reg:SF 931 [ _845 ]))) "CLDRAD.f":672 174 {fix_truncsfsi_sse}
     (nil))
(insn 3499 3498 3500 266 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])
        (reg:SI 2072)) "CLDRAD.f":672 86 {*movsi_internal}
     (nil))
(insn 3500 3499 3501 266 (set (reg:SI 2074)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":673 86 {*movsi_internal}
     (nil))
(insn 3501 3500 3502 266 (parallel [
            (set (reg:SI 2076)
                (div:SI (reg:SI 2074)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (set (reg:SI 2075)
                (mod:SI (reg:SI 2074)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":673 382 {*divmodsi4}
     (nil))
(insn 3502 3501 3503 266 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
        (reg:SI 2075)) "CLDRAD.f":673 86 {*movsi_internal}
     (nil))
(insn 3503 3502 3504 266 (set (reg:SI 2077)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":674 86 {*movsi_internal}
     (nil))
(insn 3504 3503 3505 266 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55288 [0xd7f8]))) [2 rqstfld.id+72 S4 A64])
        (reg:SI 2077)) "CLDRAD.f":674 86 {*movsi_internal}
     (nil))
(insn 3505 3504 3506 266 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55292 [0xd7fc]))) [2 rqstfld.id+76 S4 A32])
        (const_int 3 [0x3])) "CLDRAD.f":675 86 {*movsi_internal}
     (nil))
(insn 3506 3505 3507 266 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])
            (const_int 0 [0]))) "CLDRAD.f":676 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3507 3506 3508 266 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3514)
            (pc))) "CLDRAD.f":676 682 {*jcc}
     (nil)
 -> 3514)
;;  succ:       267 (FALLTHRU)
;;              268

;; basic block 267, loop depth 0, maybe hot
;;  prev block 266, next block 268, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       266 (FALLTHRU)
;; bb 267 artificial_defs: { }
;; bb 267 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3508 3507 3509 267 [bb 267] NOTE_INSN_BASIC_BLOCK)
(insn 3509 3508 3510 267 (set (reg:SI 2078)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":677 86 {*movsi_internal}
     (nil))
(insn 3510 3509 3511 267 (parallel [
            (set (reg:SI 932 [ _846 ])
                (minus:SI (reg:SI 2078)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":677 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [2 itrdlw+0 S4 A32]))
        (nil)))
(insn 3511 3510 4283 267 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 932 [ _846 ])) "CLDRAD.f":677 86 {*movsi_internal}
     (nil))
(jump_insn 4283 3511 4284 267 (set (pc)
        (label_ref 3519)) -1
     (nil)
 -> 3519)
;;  succ:       269 [always] 

(barrier 4284 4283 3514)
;; basic block 268, loop depth 0, maybe hot
;;  prev block 267, next block 269, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       266
;; bb 268 artificial_defs: { }
;; bb 268 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3514 4284 3515 268 174 (nil) [1 uses])
(note 3515 3514 3516 268 [bb 268] NOTE_INSN_BASIC_BLOCK)
(insn 3516 3515 3517 268 (set (reg:SI 2079)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])) "CLDRAD.f":679 86 {*movsi_internal}
     (nil))
(insn 3517 3516 3518 268 (parallel [
            (set (reg:SI 933 [ _847 ])
                (minus:SI (reg:SI 2079)
                    (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":679 277 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])) [2 ifhr+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [2 ifincr+0 S4 A32]))
        (nil)))
(insn 3518 3517 3519 268 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (reg:SI 933 [ _847 ])) "CLDRAD.f":679 86 {*movsi_internal}
     (nil))
;;  succ:       269 (FALLTHRU)

;; basic block 269, loop depth 0, maybe hot
;;  prev block 268, next block 270, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       268 (FALLTHRU)
;;              267 [always] 
;; bb 269 artificial_defs: { }
;; bb 269 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3519 3518 3520 269 175 (nil) [1 uses])
(note 3520 3519 3521 269 [bb 269] NOTE_INSN_BASIC_BLOCK)
(insn 3521 3520 3522 269 (set (reg:SI 934 [ _848 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])) "CLDRAD.f":681 86 {*movsi_internal}
     (nil))
(insn 3522 3521 3523 269 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 934 [ _848 ])
            (const_int 0 [0]))) "CLDRAD.f":681 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3523 3522 3524 269 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 3526)
            (pc))) "CLDRAD.f":681 682 {*jcc}
     (nil)
 -> 3526)
;;  succ:       270 (FALLTHRU)
;;              271

;; basic block 270, loop depth 0, maybe hot
;;  prev block 269, next block 271, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       269 (FALLTHRU)
;; bb 270 artificial_defs: { }
;; bb 270 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3524 3523 3525 270 [bb 270] NOTE_INSN_BASIC_BLOCK)
(insn 3525 3524 3526 270 (set (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 55284 [0xd7f4]))) [2 rqstfld.id+68 S4 A32])
        (const_int 0 [0])) "CLDRAD.f":681 86 {*movsi_internal}
     (nil))
;;  succ:       271 (FALLTHRU)

;; basic block 271, loop depth 0, maybe hot
;;  prev block 270, next block 272, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       269
;;              270 (FALLTHRU)
;; bb 271 artificial_defs: { }
;; bb 271 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3526 3525 3527 271 176 (nil) [1 uses])
(note 3527 3526 3528 271 [bb 271] NOTE_INSN_BASIC_BLOCK)
(insn 3528 3527 3529 271 (set (reg:SI 935 [ _849 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 536 [0x218]))) [2 rqstfld.iget+520 S4 A64])) "CLDRAD.f":683 86 {*movsi_internal}
     (nil))
(insn 3529 3528 3530 271 (set (reg:DI 936 [ _850 ])
        (sign_extend:DI (reg:SI 935 [ _849 ]))) "CLDRAD.f":683 149 {*extendsidi2_rex64}
     (nil))
(insn 3530 3529 3531 271 (parallel [
            (set (reg:DI 937 [ _851 ])
                (plus:DI (reg:DI 936 [ _850 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":683 222 {*adddi_1}
     (nil))
(insn 3531 3530 3532 271 (set (reg:DI 2080)
        (reg:DI 937 [ _851 ])) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3532 3531 3533 271 (parallel [
            (set (reg:DI 2081)
                (ashift:DI (reg:DI 2080)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":683 551 {*ashldi3_1}
     (nil))
(insn 3533 3532 3534 271 (set (reg:DI 2080)
        (reg:DI 2081)) "CLDRAD.f":683 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 937 [ _851 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 3534 3533 3535 271 (parallel [
            (set (reg:DI 2080)
                (minus:DI (reg:DI 2080)
                    (reg:DI 937 [ _851 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":683 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 937 [ _851 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 3535 3534 3536 271 (parallel [
            (set (reg:DI 2082)
                (ashift:DI (reg:DI 2080)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":683 551 {*ashldi3_1}
     (nil))
(insn 3536 3535 3537 271 (set (reg:DI 2080)
        (reg:DI 2082)) "CLDRAD.f":683 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 937 [ _851 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 3537 3536 3538 271 (set (reg:DI 938 [ _852 ])
        (reg:DI 2080)) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3538 3537 3539 271 (parallel [
            (set (reg:DI 2083)
                (plus:DI (reg:DI 938 [ _852 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":683 222 {*adddi_1}
     (nil))
(insn 3539 3538 3540 271 (parallel [
            (set (reg:DI 2084)
                (ashift:DI (reg:DI 2083)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":683 551 {*ashldi3_1}
     (nil))
(insn 3540 3539 3541 271 (parallel [
            (set (reg/f:DI 939 [ _853 ])
                (plus:DI (reg:DI 2084)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":683 222 {*adddi_1}
     (nil))
(insn 3541 3540 3542 271 (set (reg:DI 2085)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3542 3541 3543 271 (set (reg:DI 2086)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3543 3542 3544 271 (set (reg:DI 2087)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3544 3543 3545 271 (set (reg:DI 38 r9)
        (reg:DI 2085)) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3545 3544 3546 271 (set (reg:DI 37 r8)
        (reg:DI 2086)) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3546 3545 3547 271 (set (reg:DI 2 cx)
        (reg:DI 2087)) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3547 3546 3548 271 (set (reg:DI 1 dx)
        (reg/f:DI 939 [ _853 ])) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3548 3547 3549 271 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 536 [0x218])))) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3549 3548 3550 271 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":683 85 {*movdi_internal}
     (nil))
(insn 3550 3549 3551 271 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":683 88 {*movqi_internal}
     (nil))
(call_insn 3551 3550 3552 271 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":683 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       272 (FALLTHRU)

;; basic block 272, loop depth 0, maybe hot
;;  prev block 271, next block 273, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       256
;;              271 (FALLTHRU)
;; bb 272 artificial_defs: { }
;; bb 272 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3552 3551 3553 272 166 (nil) [1 uses])
(note 3553 3552 3554 272 [bb 272] NOTE_INSN_BASIC_BLOCK)
(insn 3554 3553 3555 272 (set (reg:SI 940 [ _854 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 636 [0x27c]))) [2 rqstfld.iget+620 S4 A32])) "CLDRAD.f":687 86 {*movsi_internal}
     (nil))
(insn 3555 3554 3556 272 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 940 [ _854 ])
            (const_int 0 [0]))) "CLDRAD.f":687 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3556 3555 3557 272 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 3707)
            (pc))) "CLDRAD.f":687 682 {*jcc}
     (nil)
 -> 3707)
;;  succ:       273 (FALLTHRU)
;;              283

;; basic block 273, loop depth 0, maybe hot
;;  prev block 272, next block 274, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       272 (FALLTHRU)
;; bb 273 artificial_defs: { }
;; bb 273 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3557 3556 3558 273 [bb 273] NOTE_INSN_BASIC_BLOCK)
(insn 3558 3557 3559 273 (set (reg:SI 1183 [ _1561 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":688 86 {*movsi_internal}
     (nil))
(insn 3559 3558 3560 273 (set (reg:SI 1184 [ _1562 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":688 86 {*movsi_internal}
     (nil))
(insn 3560 3559 3659 273 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1183 [ _1561 ])) "CLDRAD.f":688 86 {*movsi_internal}
     (nil))
;;  succ:       274 (FALLTHRU)

;; basic block 274, loop depth 0, maybe hot
;;  prev block 273, next block 275, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       273 (FALLTHRU)
;;              281 [always] 
;; bb 274 artificial_defs: { }
;; bb 274 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3659 3560 3561 274 184 (nil) [1 uses])
(note 3561 3659 3562 274 [bb 274] NOTE_INSN_BASIC_BLOCK)
(insn 3562 3561 3563 274 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1184 [ _1562 ]))) "CLDRAD.f":688 11 {*cmpsi_1}
     (nil))
(insn 3563 3562 3564 274 (set (reg:QI 2088)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":688 678 {*setcc_qi}
     (nil))
(insn 3564 3563 3565 274 (set (reg:SI 1185 [ _1564 ])
        (zero_extend:SI (reg:QI 2088))) "CLDRAD.f":688 140 {*zero_extendqisi2}
     (nil))
(insn 3565 3564 3566 274 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1185 [ _1564 ])
            (const_int 0 [0]))) "CLDRAD.f":688 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3566 3565 3567 274 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4421)
            (pc))) "CLDRAD.f":688 682 {*jcc}
     (nil)
 -> 4421)
;;  succ:       346
;;              275 (FALLTHRU)

;; basic block 275, loop depth 0, maybe hot
;;  prev block 274, next block 276, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       274 (FALLTHRU)
;; bb 275 artificial_defs: { }
;; bb 275 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3567 3566 3568 275 [bb 275] NOTE_INSN_BASIC_BLOCK)
(insn 3568 3567 3653 275 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":689 86 {*movsi_internal}
     (nil))
;;  succ:       276 (FALLTHRU)

;; basic block 276, loop depth 0, maybe hot
;;  prev block 275, next block 277, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       275 (FALLTHRU)
;;              280 [always] 
;; bb 276 artificial_defs: { }
;; bb 276 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3653 3568 3569 276 183 (nil) [1 uses])
(note 3569 3653 3570 276 [bb 276] NOTE_INSN_BASIC_BLOCK)
(insn 3570 3569 3571 276 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":689 11 {*cmpsi_1}
     (nil))
(insn 3571 3570 3572 276 (set (reg:QI 2089)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":689 678 {*setcc_qi}
     (nil))
(insn 3572 3571 3573 276 (set (reg:SI 1186 [ _1566 ])
        (zero_extend:SI (reg:QI 2089))) "CLDRAD.f":689 140 {*zero_extendqisi2}
     (nil))
(insn 3573 3572 3574 276 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1186 [ _1566 ])
            (const_int 0 [0]))) "CLDRAD.f":689 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3574 3573 3575 276 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4424)
            (pc))) "CLDRAD.f":689 682 {*jcc}
     (nil)
 -> 4424)
;;  succ:       347
;;              277 (FALLTHRU)

;; basic block 277, loop depth 0, maybe hot
;;  prev block 276, next block 278, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       276 (FALLTHRU)
;; bb 277 artificial_defs: { }
;; bb 277 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3575 3574 3576 277 [bb 277] NOTE_INSN_BASIC_BLOCK)
(insn 3576 3575 3577 277 (set (reg:SI 2090)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":690 86 {*movsi_internal}
     (nil))
(insn 3577 3576 3578 277 (set (reg:DI 941 [ _855 ])
        (sign_extend:DI (reg:SI 2090))) "CLDRAD.f":690 149 {*extendsidi2_rex64}
     (nil))
(insn 3578 3577 3579 277 (parallel [
            (set (reg:DI 942 [ _856 ])
                (mult:DI (reg:DI 941 [ _855 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":690 349 {*muldi3_1}
     (nil))
(insn 3579 3578 3580 277 (set (reg:SI 2091)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":690 86 {*movsi_internal}
     (nil))
(insn 3580 3579 3581 277 (set (reg:DI 943 [ _857 ])
        (sign_extend:DI (reg:SI 2091))) "CLDRAD.f":690 149 {*extendsidi2_rex64}
     (nil))
(insn 3581 3580 3582 277 (parallel [
            (set (reg:DI 944 [ _858 ])
                (plus:DI (reg:DI 942 [ _856 ])
                    (reg:DI 943 [ _857 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":690 222 {*adddi_1}
     (nil))
(insn 3582 3581 3583 277 (parallel [
            (set (reg:DI 945 [ _859 ])
                (plus:DI (reg:DI 944 [ _858 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":690 222 {*adddi_1}
     (nil))
(insn 3583 3582 3584 277 (set (reg/f:DI 2092)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":690 85 {*movdi_internal}
     (nil))
(insn 3584 3583 3585 277 (parallel [
            (set (reg:DI 2093)
                (plus:DI (reg:DI 945 [ _859 ])
                    (const_int 504587 [0x7b30b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":690 222 {*adddi_1}
     (nil))
(insn 3585 3584 3586 277 (set (reg:SF 946 [ _860 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2093)
                    (const_int 4 [0x4]))
                (reg/f:DI 2092)) [1 phys.czmean S4 A32])) "CLDRAD.f":690 131 {*movsf_internal}
     (nil))
(insn 3586 3585 3587 277 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 946 [ _860 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32]))) "CLDRAD.f":690 53 {*cmpisf}
     (nil))
(jump_insn 3587 3586 3591 277 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4285)
            (pc))) "CLDRAD.f":690 682 {*jcc}
     (nil)
 -> 4285)
;;  succ:       278 (FALLTHRU)
;;              279

;; basic block 278, loop depth 0, maybe hot
;;  prev block 277, next block 279, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       277 (FALLTHRU)
;; bb 278 artificial_defs: { }
;; bb 278 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3591 3587 3592 278 [bb 278] NOTE_INSN_BASIC_BLOCK)
(insn 3592 3591 3593 278 (set (reg:SI 2094)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":691 86 {*movsi_internal}
     (nil))
(insn 3593 3592 3594 278 (set (reg:DI 947 [ _861 ])
        (sign_extend:DI (reg:SI 2094))) "CLDRAD.f":691 149 {*extendsidi2_rex64}
     (nil))
(insn 3594 3593 3595 278 (parallel [
            (set (reg:DI 948 [ _862 ])
                (mult:DI (reg:DI 947 [ _861 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 349 {*muldi3_1}
     (nil))
(insn 3595 3594 3596 278 (set (reg:SI 2095)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":691 86 {*movsi_internal}
     (nil))
(insn 3596 3595 3597 278 (set (reg:DI 949 [ _863 ])
        (sign_extend:DI (reg:SI 2095))) "CLDRAD.f":691 149 {*extendsidi2_rex64}
     (nil))
(insn 3597 3596 3598 278 (parallel [
            (set (reg:DI 950 [ _864 ])
                (plus:DI (reg:DI 948 [ _862 ])
                    (reg:DI 949 [ _863 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 222 {*adddi_1}
     (nil))
(insn 3598 3597 3599 278 (parallel [
            (set (reg:DI 951 [ _865 ])
                (plus:DI (reg:DI 950 [ _864 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 222 {*adddi_1}
     (nil))
(insn 3599 3598 3600 278 (set (reg/f:DI 2096)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":691 85 {*movdi_internal}
     (nil))
(insn 3600 3599 3601 278 (parallel [
            (set (reg:DI 2097)
                (plus:DI (reg:DI 951 [ _865 ])
                    (const_int 178646 [0x2b9d6])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 222 {*adddi_1}
     (nil))
(insn 3601 3600 3602 278 (set (reg:SF 952 [ _866 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2097)
                    (const_int 4 [0x4]))
                (reg/f:DI 2096)) [1 phys.czen S4 A32])) "CLDRAD.f":691 131 {*movsf_internal}
     (nil))
(insn 3602 3601 3603 278 (set (reg:SI 2098)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":691 86 {*movsi_internal}
     (nil))
(insn 3603 3602 3604 278 (set (reg:DI 953 [ _867 ])
        (sign_extend:DI (reg:SI 2098))) "CLDRAD.f":691 149 {*extendsidi2_rex64}
     (nil))
(insn 3604 3603 3605 278 (parallel [
            (set (reg:DI 954 [ _868 ])
                (mult:DI (reg:DI 953 [ _867 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 349 {*muldi3_1}
     (nil))
(insn 3605 3604 3606 278 (set (reg:SI 2099)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":691 86 {*movsi_internal}
     (nil))
(insn 3606 3605 3607 278 (set (reg:DI 955 [ _869 ])
        (sign_extend:DI (reg:SI 2099))) "CLDRAD.f":691 149 {*extendsidi2_rex64}
     (nil))
(insn 3607 3606 3608 278 (parallel [
            (set (reg:DI 956 [ _870 ])
                (plus:DI (reg:DI 954 [ _868 ])
                    (reg:DI 955 [ _869 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 222 {*adddi_1}
     (nil))
(insn 3608 3607 3609 278 (parallel [
            (set (reg:DI 957 [ _871 ])
                (plus:DI (reg:DI 956 [ _870 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 222 {*adddi_1}
     (nil))
(insn 3609 3608 3610 278 (set (reg/f:DI 2100)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":691 85 {*movdi_internal}
     (nil))
(insn 3610 3609 3611 278 (parallel [
            (set (reg:DI 2101)
                (plus:DI (reg:DI 957 [ _871 ])
                    (const_int 504587 [0x7b30b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":691 222 {*adddi_1}
     (nil))
(insn 3611 3610 3612 278 (set (reg:SF 958 [ _872 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2101)
                    (const_int 4 [0x4]))
                (reg/f:DI 2100)) [1 phys.czmean S4 A32])) "CLDRAD.f":691 131 {*movsf_internal}
     (nil))
(insn 3612 3611 3613 278 (set (reg:SF 2102)
        (div:SF (reg:SF 952 [ _866 ])
            (reg:SF 958 [ _872 ]))) "CLDRAD.f":691 841 {*fop_sf_1}
     (nil))
(insn 3613 3612 4286 278 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [1 factrs+0 S4 A32])
        (reg:SF 2102)) "CLDRAD.f":691 131 {*movsf_internal}
     (nil))
(jump_insn 4286 3613 4287 278 (set (pc)
        (label_ref 3620)) -1
     (nil)
 -> 3620)
;;  succ:       280 [always] 

(barrier 4287 4286 4285)
;; basic block 279, loop depth 0, maybe hot
;;  prev block 278, next block 280, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       277
;; bb 279 artificial_defs: { }
;; bb 279 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4285 4287 3617 279 227 (nil) [1 uses])
(note 3617 4285 3618 279 [bb 279] NOTE_INSN_BASIC_BLOCK)
(insn 3618 3617 3619 279 (set (reg:SF 2103)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":693 131 {*movsf_internal}
     (nil))
(insn 3619 3618 3620 279 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [1 factrs+0 S4 A32])
        (reg:SF 2103)) "CLDRAD.f":693 131 {*movsf_internal}
     (nil))
;;  succ:       280 (FALLTHRU)

;; basic block 280, loop depth 0, maybe hot
;;  prev block 279, next block 347, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       279 (FALLTHRU)
;;              278 [always] 
;; bb 280 artificial_defs: { }
;; bb 280 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3620 3619 3621 280 182 (nil) [1 uses])
(note 3621 3620 3622 280 [bb 280] NOTE_INSN_BASIC_BLOCK)
(insn 3622 3621 3623 280 (set (reg:SI 2104)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":695 86 {*movsi_internal}
     (nil))
(insn 3623 3622 3624 280 (set (reg:DI 959 [ _873 ])
        (sign_extend:DI (reg:SI 2104))) "CLDRAD.f":695 149 {*extendsidi2_rex64}
     (nil))
(insn 3624 3623 3625 280 (parallel [
            (set (reg:DI 960 [ _874 ])
                (mult:DI (reg:DI 959 [ _873 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 349 {*muldi3_1}
     (nil))
(insn 3625 3624 3626 280 (set (reg:SI 2105)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":695 86 {*movsi_internal}
     (nil))
(insn 3626 3625 3627 280 (set (reg:DI 961 [ _875 ])
        (sign_extend:DI (reg:SI 2105))) "CLDRAD.f":695 149 {*extendsidi2_rex64}
     (nil))
(insn 3627 3626 3628 280 (parallel [
            (set (reg:DI 962 [ _876 ])
                (plus:DI (reg:DI 960 [ _874 ])
                    (reg:DI 961 [ _875 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 222 {*adddi_1}
     (nil))
(insn 3628 3627 3629 280 (parallel [
            (set (reg:DI 963 [ _877 ])
                (plus:DI (reg:DI 962 [ _876 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 222 {*adddi_1}
     (nil))
(insn 3629 3628 3630 280 (set (reg/f:DI 2106)
        (symbol_ref:DI ("masks_") [flags 0x202]  <var_decl 0x7f20392c13f0 masks>)) "CLDRAD.f":695 85 {*movdi_internal}
     (nil))
(insn 3630 3629 3631 280 (set (reg:SF 964 [ _878 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 963 [ _877 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2106)) [1 masks.hbm2 S4 A32])) "CLDRAD.f":695 131 {*movsf_internal}
     (nil))
(insn 3631 3630 3632 280 (set (reg:SI 2107)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":695 86 {*movsi_internal}
     (nil))
(insn 3632 3631 3633 280 (set (reg:DI 965 [ _879 ])
        (sign_extend:DI (reg:SI 2107))) "CLDRAD.f":695 149 {*extendsidi2_rex64}
     (nil))
(insn 3633 3632 3634 280 (parallel [
            (set (reg:DI 966 [ _880 ])
                (mult:DI (reg:DI 965 [ _879 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 349 {*muldi3_1}
     (nil))
(insn 3634 3633 3635 280 (set (reg:SI 2108)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":695 86 {*movsi_internal}
     (nil))
(insn 3635 3634 3636 280 (set (reg:DI 967 [ _881 ])
        (sign_extend:DI (reg:SI 2108))) "CLDRAD.f":695 149 {*extendsidi2_rex64}
     (nil))
(insn 3636 3635 3637 280 (parallel [
            (set (reg:DI 968 [ _882 ])
                (plus:DI (reg:DI 966 [ _880 ])
                    (reg:DI 967 [ _881 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 222 {*adddi_1}
     (nil))
(insn 3637 3636 3638 280 (parallel [
            (set (reg:DI 969 [ _883 ])
                (plus:DI (reg:DI 968 [ _882 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 222 {*adddi_1}
     (nil))
(insn 3638 3637 3639 280 (set (reg/f:DI 2109)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":695 85 {*movdi_internal}
     (nil))
(insn 3639 3638 3640 280 (parallel [
            (set (reg:DI 2110)
                (plus:DI (reg:DI 969 [ _883 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 222 {*adddi_1}
     (nil))
(insn 3640 3639 3641 280 (set (reg:SF 970 [ _884 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2110)
                    (const_int 4 [0x4]))
                (reg/f:DI 2109)) [1 acmrds.rswin S4 A32])) "CLDRAD.f":695 131 {*movsf_internal}
     (nil))
(insn 3641 3640 3642 280 (set (reg:SF 971 [ _885 ])
        (mult:SF (reg:SF 964 [ _878 ])
            (reg:SF 970 [ _884 ]))) "CLDRAD.f":695 838 {*fop_sf_comm}
     (nil))
(insn 3642 3641 3643 280 (set (reg:SI 2111)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":695 86 {*movsi_internal}
     (nil))
(insn 3643 3642 3644 280 (set (reg:DI 972 [ _886 ])
        (sign_extend:DI (reg:SI 2111))) "CLDRAD.f":695 149 {*extendsidi2_rex64}
     (nil))
(insn 3644 3643 3645 280 (parallel [
            (set (reg:DI 973 [ _887 ])
                (mult:DI (reg:DI 972 [ _886 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 349 {*muldi3_1}
     (nil))
(insn 3645 3644 3646 280 (set (reg:SI 2112)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":695 86 {*movsi_internal}
     (nil))
(insn 3646 3645 3647 280 (set (reg:DI 974 [ _888 ])
        (sign_extend:DI (reg:SI 2112))) "CLDRAD.f":695 149 {*extendsidi2_rex64}
     (nil))
(insn 3647 3646 3648 280 (parallel [
            (set (reg:DI 975 [ _889 ])
                (plus:DI (reg:DI 973 [ _887 ])
                    (reg:DI 974 [ _888 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 222 {*adddi_1}
     (nil))
(insn 3648 3647 3649 280 (parallel [
            (set (reg:DI 976 [ _890 ])
                (plus:DI (reg:DI 975 [ _889 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":695 222 {*adddi_1}
     (nil))
(insn 3649 3648 3650 280 (set (reg:SF 977 [ _891 ])
        (mult:SF (reg:SF 971 [ _885 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [1 factrs+0 S4 A32]))) "CLDRAD.f":695 838 {*fop_sf_comm}
     (nil))
(insn 3650 3649 3651 280 (set (reg/f:DI 2113)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":695 85 {*movdi_internal}
     (nil))
(insn 3651 3650 3652 280 (set (mem:SF (plus:DI (mult:DI (reg:DI 976 [ _890 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2113)) [1 egrid1 S4 A32])
        (reg:SF 977 [ _891 ])) "CLDRAD.f":695 131 {*movsf_internal}
     (nil))
(insn 3652 3651 4288 280 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":689 221 {*addsi_1}
     (nil))
(jump_insn 4288 3652 4289 280 (set (pc)
        (label_ref 3653)) "CLDRAD.f":689 -1
     (nil)
 -> 3653)
;;  succ:       276 [always] 

(barrier 4289 4288 4424)
;; basic block 347, loop depth 0, maybe hot
;;  prev block 280, next block 281, flags: (NEW, RTL, MODIFIED)
;;  pred:       276
;; bb 347 artificial_defs: { }
;; bb 347 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4424 4289 4423 347 269 (nil) [1 uses])
(note 4423 4424 4425 347 [bb 347] NOTE_INSN_BASIC_BLOCK)
(insn 4425 4423 3656 347 (const_int 0 [0]) "CLDRAD.f":695 -1
     (nil))
;;  succ:       281 [always]  (FALLTHRU)

;; basic block 281, loop depth 0, maybe hot
;;  prev block 347, next block 346, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       347 [always]  (FALLTHRU)
;; bb 281 artificial_defs: { }
;; bb 281 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3656 4425 3657 281 179 (nil) [0 uses])
(note 3657 3656 3658 281 [bb 281] NOTE_INSN_BASIC_BLOCK)
(insn 3658 3657 4290 281 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":688 221 {*addsi_1}
     (nil))
(jump_insn 4290 3658 4291 281 (set (pc)
        (label_ref 3659)) "CLDRAD.f":688 -1
     (nil)
 -> 3659)
;;  succ:       274 [always] 

(barrier 4291 4290 4421)
;; basic block 346, loop depth 0, maybe hot
;;  prev block 281, next block 282, flags: (NEW, RTL, MODIFIED)
;;  pred:       274
;; bb 346 artificial_defs: { }
;; bb 346 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4421 4291 4420 346 268 (nil) [1 uses])
(note 4420 4421 4422 346 [bb 346] NOTE_INSN_BASIC_BLOCK)
(insn 4422 4420 3662 346 (const_int 0 [0]) "CLDRAD.f":689 -1
     (nil))
;;  succ:       282 [always]  (FALLTHRU)

;; basic block 282, loop depth 0, maybe hot
;;  prev block 346, next block 283, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       346 [always]  (FALLTHRU)
;; bb 282 artificial_defs: { }
;; bb 282 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3662 4422 3663 282 178 (nil) [0 uses])
(note 3663 3662 3664 282 [bb 282] NOTE_INSN_BASIC_BLOCK)
(insn 3664 3663 3665 282 (set (reg:DI 2114)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3665 3664 3666 282 (set (reg:DI 2115)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3666 3665 3667 282 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":699 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 3667 3666 3668 282 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":699 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 3668 3667 3669 282 (set (reg:DI 38 r9)
        (reg:DI 2114)) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3669 3668 3670 282 (set (reg:DI 37 r8)
        (reg:DI 2115)) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3670 3669 3671 282 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3671 3670 3672 282 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3672 3671 3673 282 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3673 3672 3674 282 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC32") [flags 0x2]  <var_decl 0x7f2038fb4e10 *.LC32>)) "CLDRAD.f":699 85 {*movdi_internal}
     (nil))
(insn 3674 3673 3675 282 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":699 88 {*movqi_internal}
     (nil))
(call_insn 3675 3674 3676 282 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":699 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 3676 3675 3677 282 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":699 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 3677 3676 3678 282 (set (reg/f:DI 2116)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":700 85 {*movdi_internal}
     (nil))
(insn 3678 3677 3679 282 (set (reg:DI 2117)
        (const_int 0 [0])) "CLDRAD.f":700 85 {*movdi_internal}
     (nil))
(insn 3679 3678 3680 282 (set (reg:DI 2118)
        (const_int 12 [0xc])) "CLDRAD.f":700 85 {*movdi_internal}
     (nil))
(insn 3680 3679 3681 282 (parallel [
            (set (reg:DI 2118)
                (const_int 0 [0]))
            (set (reg/f:DI 2116)
                (plus:DI (ashift:DI (reg:DI 2118)
                        (const_int 3 [0x3]))
                    (reg/f:DI 2116)))
            (set (mem/c:BLK (reg/f:DI 2116) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 2117))
            (use (reg:DI 2118))
        ]) "CLDRAD.f":700 984 {*rep_stosdi_rex64}
     (nil))
(insn 3681 3680 3682 282 (set (mem/c:SI (reg/f:DI 2116) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 2117) 0)) "CLDRAD.f":700 86 {*movsi_internal}
     (nil))
(insn 3682 3681 3683 282 (parallel [
            (set (reg/f:DI 2116)
                (plus:DI (reg/f:DI 2116)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":700 222 {*adddi_1}
     (nil))
(insn 3683 3682 3684 282 (set (reg:SI 978 [ _892 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 636 [0x27c]))) [2 rqstfld.iget+620 S4 A32])) "CLDRAD.f":702 86 {*movsi_internal}
     (nil))
(insn 3684 3683 3685 282 (set (reg:DI 979 [ _893 ])
        (sign_extend:DI (reg:SI 978 [ _892 ]))) "CLDRAD.f":702 149 {*extendsidi2_rex64}
     (nil))
(insn 3685 3684 3686 282 (parallel [
            (set (reg:DI 980 [ _894 ])
                (plus:DI (reg:DI 979 [ _893 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":702 222 {*adddi_1}
     (nil))
(insn 3686 3685 3687 282 (set (reg:DI 2119)
        (reg:DI 980 [ _894 ])) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3687 3686 3688 282 (parallel [
            (set (reg:DI 2120)
                (ashift:DI (reg:DI 2119)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":702 551 {*ashldi3_1}
     (nil))
(insn 3688 3687 3689 282 (set (reg:DI 2119)
        (reg:DI 2120)) "CLDRAD.f":702 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 980 [ _894 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 3689 3688 3690 282 (parallel [
            (set (reg:DI 2119)
                (minus:DI (reg:DI 2119)
                    (reg:DI 980 [ _894 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":702 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 980 [ _894 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 3690 3689 3691 282 (parallel [
            (set (reg:DI 2121)
                (ashift:DI (reg:DI 2119)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":702 551 {*ashldi3_1}
     (nil))
(insn 3691 3690 3692 282 (set (reg:DI 2119)
        (reg:DI 2121)) "CLDRAD.f":702 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 980 [ _894 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 3692 3691 3693 282 (set (reg:DI 981 [ _895 ])
        (reg:DI 2119)) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3693 3692 3694 282 (parallel [
            (set (reg:DI 2122)
                (plus:DI (reg:DI 981 [ _895 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":702 222 {*adddi_1}
     (nil))
(insn 3694 3693 3695 282 (parallel [
            (set (reg:DI 2123)
                (ashift:DI (reg:DI 2122)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":702 551 {*ashldi3_1}
     (nil))
(insn 3695 3694 3696 282 (parallel [
            (set (reg/f:DI 982 [ _896 ])
                (plus:DI (reg:DI 2123)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":702 222 {*adddi_1}
     (nil))
(insn 3696 3695 3697 282 (set (reg:DI 2124)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3697 3696 3698 282 (set (reg:DI 2125)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3698 3697 3699 282 (set (reg:DI 2126)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3699 3698 3700 282 (set (reg:DI 38 r9)
        (reg:DI 2124)) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3700 3699 3701 282 (set (reg:DI 37 r8)
        (reg:DI 2125)) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3701 3700 3702 282 (set (reg:DI 2 cx)
        (reg:DI 2126)) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3702 3701 3703 282 (set (reg:DI 1 dx)
        (reg/f:DI 982 [ _896 ])) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3703 3702 3704 282 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 636 [0x27c])))) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3704 3703 3705 282 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":702 85 {*movdi_internal}
     (nil))
(insn 3705 3704 3706 282 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":702 88 {*movqi_internal}
     (nil))
(call_insn 3706 3705 3707 282 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":702 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       283 (FALLTHRU)

;; basic block 283, loop depth 0, maybe hot
;;  prev block 282, next block 284, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       272
;;              282 (FALLTHRU)
;; bb 283 artificial_defs: { }
;; bb 283 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3707 3706 3708 283 177 (nil) [1 uses])
(note 3708 3707 3709 283 [bb 283] NOTE_INSN_BASIC_BLOCK)
(insn 3709 3708 3710 283 (set (reg:SI 983 [ _897 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 640 [0x280]))) [2 rqstfld.iget+624 S4 A128])) "CLDRAD.f":706 86 {*movsi_internal}
     (nil))
(insn 3710 3709 3711 283 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 983 [ _897 ])
            (const_int 0 [0]))) "CLDRAD.f":706 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3711 3710 3712 283 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 3885)
            (pc))) "CLDRAD.f":706 682 {*jcc}
     (nil)
 -> 3885)
;;  succ:       284 (FALLTHRU)
;;              294

;; basic block 284, loop depth 0, maybe hot
;;  prev block 283, next block 285, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       283 (FALLTHRU)
;; bb 284 artificial_defs: { }
;; bb 284 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3712 3711 3713 284 [bb 284] NOTE_INSN_BASIC_BLOCK)
(insn 3713 3712 3714 284 (set (reg:SI 1187 [ _1575 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":707 86 {*movsi_internal}
     (nil))
(insn 3714 3713 3715 284 (set (reg:SI 1188 [ _1576 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":707 86 {*movsi_internal}
     (nil))
(insn 3715 3714 3837 284 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1187 [ _1575 ])) "CLDRAD.f":707 86 {*movsi_internal}
     (nil))
;;  succ:       285 (FALLTHRU)

;; basic block 285, loop depth 0, maybe hot
;;  prev block 284, next block 286, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       284 (FALLTHRU)
;;              292 [always] 
;; bb 285 artificial_defs: { }
;; bb 285 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3837 3715 3716 285 192 (nil) [1 uses])
(note 3716 3837 3717 285 [bb 285] NOTE_INSN_BASIC_BLOCK)
(insn 3717 3716 3718 285 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1188 [ _1576 ]))) "CLDRAD.f":707 11 {*cmpsi_1}
     (nil))
(insn 3718 3717 3719 285 (set (reg:QI 2127)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":707 678 {*setcc_qi}
     (nil))
(insn 3719 3718 3720 285 (set (reg:SI 1189 [ _1578 ])
        (zero_extend:SI (reg:QI 2127))) "CLDRAD.f":707 140 {*zero_extendqisi2}
     (nil))
(insn 3720 3719 3721 285 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1189 [ _1578 ])
            (const_int 0 [0]))) "CLDRAD.f":707 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3721 3720 3722 285 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4427)
            (pc))) "CLDRAD.f":707 682 {*jcc}
     (nil)
 -> 4427)
;;  succ:       348
;;              286 (FALLTHRU)

;; basic block 286, loop depth 0, maybe hot
;;  prev block 285, next block 287, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       285 (FALLTHRU)
;; bb 286 artificial_defs: { }
;; bb 286 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3722 3721 3723 286 [bb 286] NOTE_INSN_BASIC_BLOCK)
(insn 3723 3722 3831 286 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":708 86 {*movsi_internal}
     (nil))
;;  succ:       287 (FALLTHRU)

;; basic block 287, loop depth 0, maybe hot
;;  prev block 286, next block 288, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       286 (FALLTHRU)
;;              291 [always] 
;; bb 287 artificial_defs: { }
;; bb 287 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3831 3723 3724 287 191 (nil) [1 uses])
(note 3724 3831 3725 287 [bb 287] NOTE_INSN_BASIC_BLOCK)
(insn 3725 3724 3726 287 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":708 11 {*cmpsi_1}
     (nil))
(insn 3726 3725 3727 287 (set (reg:QI 2128)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":708 678 {*setcc_qi}
     (nil))
(insn 3727 3726 3728 287 (set (reg:SI 1190 [ _1580 ])
        (zero_extend:SI (reg:QI 2128))) "CLDRAD.f":708 140 {*zero_extendqisi2}
     (nil))
(insn 3728 3727 3729 287 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1190 [ _1580 ])
            (const_int 0 [0]))) "CLDRAD.f":708 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3729 3728 3730 287 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4430)
            (pc))) "CLDRAD.f":708 682 {*jcc}
     (nil)
 -> 4430)
;;  succ:       349
;;              288 (FALLTHRU)

;; basic block 288, loop depth 0, maybe hot
;;  prev block 287, next block 289, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       287 (FALLTHRU)
;; bb 288 artificial_defs: { }
;; bb 288 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3730 3729 3731 288 [bb 288] NOTE_INSN_BASIC_BLOCK)
(insn 3731 3730 3732 288 (set (reg:SI 2129)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":709 86 {*movsi_internal}
     (nil))
(insn 3732 3731 3733 288 (set (reg:DI 984 [ _898 ])
        (sign_extend:DI (reg:SI 2129))) "CLDRAD.f":709 149 {*extendsidi2_rex64}
     (nil))
(insn 3733 3732 3734 288 (parallel [
            (set (reg:DI 985 [ _899 ])
                (mult:DI (reg:DI 984 [ _898 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":709 349 {*muldi3_1}
     (nil))
(insn 3734 3733 3735 288 (set (reg:SI 2130)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":709 86 {*movsi_internal}
     (nil))
(insn 3735 3734 3736 288 (set (reg:DI 986 [ _900 ])
        (sign_extend:DI (reg:SI 2130))) "CLDRAD.f":709 149 {*extendsidi2_rex64}
     (nil))
(insn 3736 3735 3737 288 (parallel [
            (set (reg:DI 987 [ _901 ])
                (plus:DI (reg:DI 985 [ _899 ])
                    (reg:DI 986 [ _900 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":709 222 {*adddi_1}
     (nil))
(insn 3737 3736 3738 288 (parallel [
            (set (reg:DI 988 [ _902 ])
                (plus:DI (reg:DI 987 [ _901 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":709 222 {*adddi_1}
     (nil))
(insn 3738 3737 3739 288 (set (reg/f:DI 2131)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":709 85 {*movdi_internal}
     (nil))
(insn 3739 3738 3740 288 (parallel [
            (set (reg:DI 2132)
                (plus:DI (reg:DI 988 [ _902 ])
                    (const_int 534218 [0x826ca])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":709 222 {*adddi_1}
     (nil))
(insn 3740 3739 3741 288 (set (reg:SF 989 [ _903 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2132)
                    (const_int 4 [0x4]))
                (reg/f:DI 2131)) [1 phys.sigt4 S4 A32])) "CLDRAD.f":709 131 {*movsf_internal}
     (nil))
(insn 3741 3740 3742 288 (set (reg:SF 2133)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":709 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 3742 3741 3743 288 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 989 [ _903 ])
            (reg:SF 2133))) "CLDRAD.f":709 53 {*cmpisf}
     (nil))
(jump_insn 3743 3742 3747 288 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4292)
            (pc))) "CLDRAD.f":709 682 {*jcc}
     (nil)
 -> 4292)
;;  succ:       289 (FALLTHRU)
;;              290

;; basic block 289, loop depth 0, maybe hot
;;  prev block 288, next block 290, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       288 (FALLTHRU)
;; bb 289 artificial_defs: { }
;; bb 289 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3747 3743 3748 289 [bb 289] NOTE_INSN_BASIC_BLOCK)
(insn 3748 3747 3749 289 (set (reg:SI 2134)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":710 86 {*movsi_internal}
     (nil))
(insn 3749 3748 3750 289 (set (reg:DI 990 [ _904 ])
        (sign_extend:DI (reg:SI 2134))) "CLDRAD.f":710 149 {*extendsidi2_rex64}
     (nil))
(insn 3750 3749 3751 289 (parallel [
            (set (reg:DI 991 [ _905 ])
                (mult:DI (reg:DI 990 [ _904 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":710 349 {*muldi3_1}
     (nil))
(insn 3751 3750 3752 289 (set (reg:SI 2135)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":710 86 {*movsi_internal}
     (nil))
(insn 3752 3751 3753 289 (set (reg:DI 992 [ _906 ])
        (sign_extend:DI (reg:SI 2135))) "CLDRAD.f":710 149 {*extendsidi2_rex64}
     (nil))
(insn 3753 3752 3754 289 (parallel [
            (set (reg:DI 993 [ _907 ])
                (plus:DI (reg:DI 991 [ _905 ])
                    (reg:DI 992 [ _906 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":710 222 {*adddi_1}
     (nil))
(insn 3754 3753 3755 289 (parallel [
            (set (reg:DI 994 [ _908 ])
                (plus:DI (reg:DI 993 [ _907 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":710 222 {*adddi_1}
     (nil))
(insn 3755 3754 3756 289 (set (reg/f:DI 2136)
        (symbol_ref:DI ("loops_") [flags 0x202]  <var_decl 0x7f20392b7bd0 loops>)) "CLDRAD.f":710 85 {*movdi_internal}
     (nil))
(insn 3756 3755 3757 289 (parallel [
            (set (reg:DI 2137)
                (plus:DI (reg:DI 994 [ _908 ])
                    (const_int 2420 [0x974])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":710 222 {*adddi_1}
     (nil))
(insn 3757 3756 3758 289 (set (reg:SI 2138)
        (mem:SI (plus:DI (mult:DI (reg:DI 2137)
                    (const_int 4 [0x4]))
                (reg/f:DI 2136)) [2 loops.lmh S4 A32])) "CLDRAD.f":710 86 {*movsi_internal}
     (nil))
(insn 3758 3757 3759 289 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [2 llmh+0 S4 A32])
        (reg:SI 2138)) "CLDRAD.f":710 86 {*movsi_internal}
     (nil))
(insn 3759 3758 3760 289 (set (reg:SI 2139)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [2 llmh+0 S4 A32])) "CLDRAD.f":711 86 {*movsi_internal}
     (nil))
(insn 3760 3759 3761 289 (set (reg:DI 995 [ _909 ])
        (sign_extend:DI (reg:SI 2139))) "CLDRAD.f":711 149 {*extendsidi2_rex64}
     (nil))
(insn 3761 3760 3762 289 (parallel [
            (set (reg:DI 996 [ _910 ])
                (mult:DI (reg:DI 995 [ _909 ])
                    (const_int 29631 [0x73bf])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":711 349 {*muldi3_1}
     (nil))
(insn 3762 3761 3763 289 (set (reg:SI 2140)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":711 86 {*movsi_internal}
     (nil))
(insn 3763 3762 3764 289 (set (reg:DI 997 [ _911 ])
        (sign_extend:DI (reg:SI 2140))) "CLDRAD.f":711 149 {*extendsidi2_rex64}
     (nil))
(insn 3764 3763 3765 289 (parallel [
            (set (reg:DI 998 [ _912 ])
                (mult:DI (reg:DI 997 [ _911 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":711 349 {*muldi3_1}
     (nil))
(insn 3765 3764 3766 289 (parallel [
            (set (reg:DI 999 [ _913 ])
                (plus:DI (reg:DI 996 [ _910 ])
                    (reg:DI 998 [ _912 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":711 222 {*adddi_1}
     (nil))
(insn 3766 3765 3767 289 (set (reg:SI 2141)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":711 86 {*movsi_internal}
     (nil))
(insn 3767 3766 3768 289 (set (reg:DI 1000 [ _914 ])
        (sign_extend:DI (reg:SI 2141))) "CLDRAD.f":711 149 {*extendsidi2_rex64}
     (nil))
(insn 3768 3767 3769 289 (parallel [
            (set (reg:DI 1001 [ _915 ])
                (plus:DI (reg:DI 999 [ _913 ])
                    (reg:DI 1000 [ _914 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":711 222 {*adddi_1}
     (nil))
(insn 3769 3768 3770 289 (parallel [
            (set (reg:DI 1002 [ _916 ])
                (plus:DI (reg:DI 1001 [ _915 ])
                    (const_int -29751 [0xffffffffffff8bc9])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":711 222 {*adddi_1}
     (nil))
(insn 3770 3769 3771 289 (set (reg/f:DI 2142)
        (symbol_ref:DI ("vrbls_") [flags 0x202]  <var_decl 0x7f20392d71b0 vrbls>)) "CLDRAD.f":711 85 {*movdi_internal}
     (nil))
(insn 3771 3770 3772 289 (parallel [
            (set (reg:DI 2143)
                (plus:DI (reg:DI 1002 [ _916 ])
                    (const_int 2340849 [0x23b7f1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":711 222 {*adddi_1}
     (nil))
(insn 3772 3771 3773 289 (set (reg:SF 2144)
        (mem:SF (plus:DI (mult:DI (reg:DI 2143)
                    (const_int 4 [0x4]))
                (reg/f:DI 2142)) [1 vrbls.t S4 A32])) "CLDRAD.f":711 131 {*movsf_internal}
     (nil))
(insn 3773 3772 3774 289 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -124 [0xffffffffffffff84])) [1 tlmh+0 S4 A32])
        (reg:SF 2144)) "CLDRAD.f":711 131 {*movsf_internal}
     (nil))
(insn 3774 3773 3775 289 (set (reg:SF 2145)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -124 [0xffffffffffffff84])) [1 tlmh+0 S4 A32])) "CLDRAD.f":712 131 {*movsf_internal}
     (nil))
(insn 3775 3774 3776 289 (set (reg:SF 2146)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC33") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":712 131 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.6699999362308517447672784328460693359375e-8 [0x0.f3864fp-24])
        (nil)))
(insn 3776 3775 3777 289 (set (reg:SF 1003 [ _917 ])
        (mult:SF (reg:SF 2145)
            (reg:SF 2146))) "CLDRAD.f":712 838 {*fop_sf_comm}
     (nil))
(insn 3777 3776 3778 289 (set (reg:SF 1004 [ _918 ])
        (mult:SF (reg:SF 1003 [ _917 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -124 [0xffffffffffffff84])) [1 tlmh+0 S4 A32]))) "CLDRAD.f":712 838 {*fop_sf_comm}
     (nil))
(insn 3778 3777 3779 289 (set (reg:SF 1005 [ _919 ])
        (mult:SF (reg:SF 1004 [ _918 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -124 [0xffffffffffffff84])) [1 tlmh+0 S4 A32]))) "CLDRAD.f":712 838 {*fop_sf_comm}
     (nil))
(insn 3779 3778 3780 289 (set (reg:SF 1006 [ _920 ])
        (mult:SF (reg:SF 1005 [ _919 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -124 [0xffffffffffffff84])) [1 tlmh+0 S4 A32]))) "CLDRAD.f":712 838 {*fop_sf_comm}
     (nil))
(insn 3780 3779 3781 289 (set (reg:SI 2147)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":712 86 {*movsi_internal}
     (nil))
(insn 3781 3780 3782 289 (set (reg:DI 1007 [ _921 ])
        (sign_extend:DI (reg:SI 2147))) "CLDRAD.f":712 149 {*extendsidi2_rex64}
     (nil))
(insn 3782 3781 3783 289 (parallel [
            (set (reg:DI 1008 [ _922 ])
                (mult:DI (reg:DI 1007 [ _921 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":712 349 {*muldi3_1}
     (nil))
(insn 3783 3782 3784 289 (set (reg:SI 2148)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":712 86 {*movsi_internal}
     (nil))
(insn 3784 3783 3785 289 (set (reg:DI 1009 [ _923 ])
        (sign_extend:DI (reg:SI 2148))) "CLDRAD.f":712 149 {*extendsidi2_rex64}
     (nil))
(insn 3785 3784 3786 289 (parallel [
            (set (reg:DI 1010 [ _924 ])
                (plus:DI (reg:DI 1008 [ _922 ])
                    (reg:DI 1009 [ _923 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":712 222 {*adddi_1}
     (nil))
(insn 3786 3785 3787 289 (parallel [
            (set (reg:DI 1011 [ _925 ])
                (plus:DI (reg:DI 1010 [ _924 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":712 222 {*adddi_1}
     (nil))
(insn 3787 3786 3788 289 (set (reg/f:DI 2149)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":712 85 {*movdi_internal}
     (nil))
(insn 3788 3787 3789 289 (parallel [
            (set (reg:DI 2150)
                (plus:DI (reg:DI 1011 [ _925 ])
                    (const_int 534218 [0x826ca])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":712 222 {*adddi_1}
     (nil))
(insn 3789 3788 3790 289 (set (reg:SF 1012 [ _926 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2150)
                    (const_int 4 [0x4]))
                (reg/f:DI 2149)) [1 phys.sigt4 S4 A32])) "CLDRAD.f":712 131 {*movsf_internal}
     (nil))
(insn 3790 3789 3791 289 (set (reg:SF 2151)
        (div:SF (reg:SF 1006 [ _920 ])
            (reg:SF 1012 [ _926 ]))) "CLDRAD.f":712 841 {*fop_sf_1}
     (nil))
(insn 3791 3790 4293 289 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [1 factrl+0 S4 A32])
        (reg:SF 2151)) "CLDRAD.f":712 131 {*movsf_internal}
     (nil))
(jump_insn 4293 3791 4294 289 (set (pc)
        (label_ref 3798)) -1
     (nil)
 -> 3798)
;;  succ:       291 [always] 

(barrier 4294 4293 4292)
;; basic block 290, loop depth 0, maybe hot
;;  prev block 289, next block 291, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       288
;; bb 290 artificial_defs: { }
;; bb 290 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4292 4294 3795 290 228 (nil) [1 uses])
(note 3795 4292 3796 290 [bb 290] NOTE_INSN_BASIC_BLOCK)
(insn 3796 3795 3797 290 (set (reg:SF 2152)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":714 131 {*movsf_internal}
     (nil))
(insn 3797 3796 3798 290 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [1 factrl+0 S4 A32])
        (reg:SF 2152)) "CLDRAD.f":714 131 {*movsf_internal}
     (nil))
;;  succ:       291 (FALLTHRU)

;; basic block 291, loop depth 0, maybe hot
;;  prev block 290, next block 349, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       290 (FALLTHRU)
;;              289 [always] 
;; bb 291 artificial_defs: { }
;; bb 291 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3798 3797 3799 291 190 (nil) [1 uses])
(note 3799 3798 3800 291 [bb 291] NOTE_INSN_BASIC_BLOCK)
(insn 3800 3799 3801 291 (set (reg:SI 2153)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":716 86 {*movsi_internal}
     (nil))
(insn 3801 3800 3802 291 (set (reg:DI 1013 [ _927 ])
        (sign_extend:DI (reg:SI 2153))) "CLDRAD.f":716 149 {*extendsidi2_rex64}
     (nil))
(insn 3802 3801 3803 291 (parallel [
            (set (reg:DI 1014 [ _928 ])
                (mult:DI (reg:DI 1013 [ _927 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 349 {*muldi3_1}
     (nil))
(insn 3803 3802 3804 291 (set (reg:SI 2154)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":716 86 {*movsi_internal}
     (nil))
(insn 3804 3803 3805 291 (set (reg:DI 1015 [ _929 ])
        (sign_extend:DI (reg:SI 2154))) "CLDRAD.f":716 149 {*extendsidi2_rex64}
     (nil))
(insn 3805 3804 3806 291 (parallel [
            (set (reg:DI 1016 [ _930 ])
                (plus:DI (reg:DI 1014 [ _928 ])
                    (reg:DI 1015 [ _929 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 222 {*adddi_1}
     (nil))
(insn 3806 3805 3807 291 (parallel [
            (set (reg:DI 1017 [ _931 ])
                (plus:DI (reg:DI 1016 [ _930 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 222 {*adddi_1}
     (nil))
(insn 3807 3806 3808 291 (set (reg/f:DI 2155)
        (symbol_ref:DI ("masks_") [flags 0x202]  <var_decl 0x7f20392c13f0 masks>)) "CLDRAD.f":716 85 {*movdi_internal}
     (nil))
(insn 3808 3807 3809 291 (set (reg:SF 1018 [ _932 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1017 [ _931 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2155)) [1 masks.hbm2 S4 A32])) "CLDRAD.f":716 131 {*movsf_internal}
     (nil))
(insn 3809 3808 3810 291 (set (reg:SI 2156)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":716 86 {*movsi_internal}
     (nil))
(insn 3810 3809 3811 291 (set (reg:DI 1019 [ _933 ])
        (sign_extend:DI (reg:SI 2156))) "CLDRAD.f":716 149 {*extendsidi2_rex64}
     (nil))
(insn 3811 3810 3812 291 (parallel [
            (set (reg:DI 1020 [ _934 ])
                (mult:DI (reg:DI 1019 [ _933 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 349 {*muldi3_1}
     (nil))
(insn 3812 3811 3813 291 (set (reg:SI 2157)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":716 86 {*movsi_internal}
     (nil))
(insn 3813 3812 3814 291 (set (reg:DI 1021 [ _935 ])
        (sign_extend:DI (reg:SI 2157))) "CLDRAD.f":716 149 {*extendsidi2_rex64}
     (nil))
(insn 3814 3813 3815 291 (parallel [
            (set (reg:DI 1022 [ _936 ])
                (plus:DI (reg:DI 1020 [ _934 ])
                    (reg:DI 1021 [ _935 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 222 {*adddi_1}
     (nil))
(insn 3815 3814 3816 291 (parallel [
            (set (reg:DI 1023 [ _937 ])
                (plus:DI (reg:DI 1022 [ _936 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 222 {*adddi_1}
     (nil))
(insn 3816 3815 3817 291 (set (reg/f:DI 2158)
        (symbol_ref:DI ("acmrdl_") [flags 0x202]  <var_decl 0x7f2040311ea0 acmrdl>)) "CLDRAD.f":716 85 {*movdi_internal}
     (nil))
(insn 3817 3816 3818 291 (parallel [
            (set (reg:DI 2159)
                (plus:DI (reg:DI 1023 [ _937 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 222 {*adddi_1}
     (nil))
(insn 3818 3817 3819 291 (set (reg:SF 1024 [ _938 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2159)
                    (const_int 4 [0x4]))
                (reg/f:DI 2158)) [1 acmrdl.rlwin S4 A32])) "CLDRAD.f":716 131 {*movsf_internal}
     (nil))
(insn 3819 3818 3820 291 (set (reg:SF 1025 [ _939 ])
        (mult:SF (reg:SF 1018 [ _932 ])
            (reg:SF 1024 [ _938 ]))) "CLDRAD.f":716 838 {*fop_sf_comm}
     (nil))
(insn 3820 3819 3821 291 (set (reg:SI 2160)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":716 86 {*movsi_internal}
     (nil))
(insn 3821 3820 3822 291 (set (reg:DI 1026 [ _940 ])
        (sign_extend:DI (reg:SI 2160))) "CLDRAD.f":716 149 {*extendsidi2_rex64}
     (nil))
(insn 3822 3821 3823 291 (parallel [
            (set (reg:DI 1027 [ _941 ])
                (mult:DI (reg:DI 1026 [ _940 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 349 {*muldi3_1}
     (nil))
(insn 3823 3822 3824 291 (set (reg:SI 2161)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":716 86 {*movsi_internal}
     (nil))
(insn 3824 3823 3825 291 (set (reg:DI 1028 [ _942 ])
        (sign_extend:DI (reg:SI 2161))) "CLDRAD.f":716 149 {*extendsidi2_rex64}
     (nil))
(insn 3825 3824 3826 291 (parallel [
            (set (reg:DI 1029 [ _943 ])
                (plus:DI (reg:DI 1027 [ _941 ])
                    (reg:DI 1028 [ _942 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 222 {*adddi_1}
     (nil))
(insn 3826 3825 3827 291 (parallel [
            (set (reg:DI 1030 [ _944 ])
                (plus:DI (reg:DI 1029 [ _943 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":716 222 {*adddi_1}
     (nil))
(insn 3827 3826 3828 291 (set (reg:SF 1031 [ _945 ])
        (mult:SF (reg:SF 1025 [ _939 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 factrl+0 S4 A32]))) "CLDRAD.f":716 838 {*fop_sf_comm}
     (nil))
(insn 3828 3827 3829 291 (set (reg/f:DI 2162)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":716 85 {*movdi_internal}
     (nil))
(insn 3829 3828 3830 291 (set (mem:SF (plus:DI (mult:DI (reg:DI 1030 [ _944 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2162)) [1 egrid1 S4 A32])
        (reg:SF 1031 [ _945 ])) "CLDRAD.f":716 131 {*movsf_internal}
     (nil))
(insn 3830 3829 4295 291 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":708 221 {*addsi_1}
     (nil))
(jump_insn 4295 3830 4296 291 (set (pc)
        (label_ref 3831)) "CLDRAD.f":708 -1
     (nil)
 -> 3831)
;;  succ:       287 [always] 

(barrier 4296 4295 4430)
;; basic block 349, loop depth 0, maybe hot
;;  prev block 291, next block 292, flags: (NEW, RTL, MODIFIED)
;;  pred:       287
;; bb 349 artificial_defs: { }
;; bb 349 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4430 4296 4429 349 271 (nil) [1 uses])
(note 4429 4430 4431 349 [bb 349] NOTE_INSN_BASIC_BLOCK)
(insn 4431 4429 3834 349 (const_int 0 [0]) "CLDRAD.f":716 -1
     (nil))
;;  succ:       292 [always]  (FALLTHRU)

;; basic block 292, loop depth 0, maybe hot
;;  prev block 349, next block 348, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       349 [always]  (FALLTHRU)
;; bb 292 artificial_defs: { }
;; bb 292 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3834 4431 3835 292 187 (nil) [0 uses])
(note 3835 3834 3836 292 [bb 292] NOTE_INSN_BASIC_BLOCK)
(insn 3836 3835 4297 292 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":707 221 {*addsi_1}
     (nil))
(jump_insn 4297 3836 4298 292 (set (pc)
        (label_ref 3837)) "CLDRAD.f":707 -1
     (nil)
 -> 3837)
;;  succ:       285 [always] 

(barrier 4298 4297 4427)
;; basic block 348, loop depth 0, maybe hot
;;  prev block 292, next block 293, flags: (NEW, RTL, MODIFIED)
;;  pred:       285
;; bb 348 artificial_defs: { }
;; bb 348 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4427 4298 4426 348 270 (nil) [1 uses])
(note 4426 4427 4428 348 [bb 348] NOTE_INSN_BASIC_BLOCK)
(insn 4428 4426 3840 348 (const_int 0 [0]) "CLDRAD.f":708 -1
     (nil))
;;  succ:       293 [always]  (FALLTHRU)

;; basic block 293, loop depth 0, maybe hot
;;  prev block 348, next block 294, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       348 [always]  (FALLTHRU)
;; bb 293 artificial_defs: { }
;; bb 293 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3840 4428 3841 293 186 (nil) [0 uses])
(note 3841 3840 3842 293 [bb 293] NOTE_INSN_BASIC_BLOCK)
(insn 3842 3841 3843 293 (set (reg:DI 2163)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3843 3842 3844 293 (set (reg:DI 2164)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3844 3843 3845 293 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":720 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 3845 3844 3846 293 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":720 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 3846 3845 3847 293 (set (reg:DI 38 r9)
        (reg:DI 2163)) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3847 3846 3848 293 (set (reg:DI 37 r8)
        (reg:DI 2164)) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3848 3847 3849 293 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3849 3848 3850 293 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3850 3849 3851 293 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3851 3850 3852 293 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC34") [flags 0x2]  <var_decl 0x7f2038fb4ea0 *.LC34>)) "CLDRAD.f":720 85 {*movdi_internal}
     (nil))
(insn 3852 3851 3853 293 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":720 88 {*movqi_internal}
     (nil))
(call_insn 3853 3852 3854 293 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":720 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 3854 3853 3855 293 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":720 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 3855 3854 3856 293 (set (reg/f:DI 2165)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":721 85 {*movdi_internal}
     (nil))
(insn 3856 3855 3857 293 (set (reg:DI 2166)
        (const_int 0 [0])) "CLDRAD.f":721 85 {*movdi_internal}
     (nil))
(insn 3857 3856 3858 293 (set (reg:DI 2167)
        (const_int 12 [0xc])) "CLDRAD.f":721 85 {*movdi_internal}
     (nil))
(insn 3858 3857 3859 293 (parallel [
            (set (reg:DI 2167)
                (const_int 0 [0]))
            (set (reg/f:DI 2165)
                (plus:DI (ashift:DI (reg:DI 2167)
                        (const_int 3 [0x3]))
                    (reg/f:DI 2165)))
            (set (mem/c:BLK (reg/f:DI 2165) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 2166))
            (use (reg:DI 2167))
        ]) "CLDRAD.f":721 984 {*rep_stosdi_rex64}
     (nil))
(insn 3859 3858 3860 293 (set (mem/c:SI (reg/f:DI 2165) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 2166) 0)) "CLDRAD.f":721 86 {*movsi_internal}
     (nil))
(insn 3860 3859 3861 293 (parallel [
            (set (reg/f:DI 2165)
                (plus:DI (reg/f:DI 2165)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":721 222 {*adddi_1}
     (nil))
(insn 3861 3860 3862 293 (set (reg:SI 1032 [ _946 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 640 [0x280]))) [2 rqstfld.iget+624 S4 A128])) "CLDRAD.f":723 86 {*movsi_internal}
     (nil))
(insn 3862 3861 3863 293 (set (reg:DI 1033 [ _947 ])
        (sign_extend:DI (reg:SI 1032 [ _946 ]))) "CLDRAD.f":723 149 {*extendsidi2_rex64}
     (nil))
(insn 3863 3862 3864 293 (parallel [
            (set (reg:DI 1034 [ _948 ])
                (plus:DI (reg:DI 1033 [ _947 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":723 222 {*adddi_1}
     (nil))
(insn 3864 3863 3865 293 (set (reg:DI 2168)
        (reg:DI 1034 [ _948 ])) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3865 3864 3866 293 (parallel [
            (set (reg:DI 2169)
                (ashift:DI (reg:DI 2168)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":723 551 {*ashldi3_1}
     (nil))
(insn 3866 3865 3867 293 (set (reg:DI 2168)
        (reg:DI 2169)) "CLDRAD.f":723 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1034 [ _948 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 3867 3866 3868 293 (parallel [
            (set (reg:DI 2168)
                (minus:DI (reg:DI 2168)
                    (reg:DI 1034 [ _948 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":723 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1034 [ _948 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 3868 3867 3869 293 (parallel [
            (set (reg:DI 2170)
                (ashift:DI (reg:DI 2168)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":723 551 {*ashldi3_1}
     (nil))
(insn 3869 3868 3870 293 (set (reg:DI 2168)
        (reg:DI 2170)) "CLDRAD.f":723 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1034 [ _948 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 3870 3869 3871 293 (set (reg:DI 1035 [ _949 ])
        (reg:DI 2168)) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3871 3870 3872 293 (parallel [
            (set (reg:DI 2171)
                (plus:DI (reg:DI 1035 [ _949 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":723 222 {*adddi_1}
     (nil))
(insn 3872 3871 3873 293 (parallel [
            (set (reg:DI 2172)
                (ashift:DI (reg:DI 2171)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":723 551 {*ashldi3_1}
     (nil))
(insn 3873 3872 3874 293 (parallel [
            (set (reg/f:DI 1036 [ _950 ])
                (plus:DI (reg:DI 2172)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":723 222 {*adddi_1}
     (nil))
(insn 3874 3873 3875 293 (set (reg:DI 2173)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3875 3874 3876 293 (set (reg:DI 2174)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3876 3875 3877 293 (set (reg:DI 2175)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3877 3876 3878 293 (set (reg:DI 38 r9)
        (reg:DI 2173)) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3878 3877 3879 293 (set (reg:DI 37 r8)
        (reg:DI 2174)) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3879 3878 3880 293 (set (reg:DI 2 cx)
        (reg:DI 2175)) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3880 3879 3881 293 (set (reg:DI 1 dx)
        (reg/f:DI 1036 [ _950 ])) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3881 3880 3882 293 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 640 [0x280])))) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3882 3881 3883 293 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":723 85 {*movdi_internal}
     (nil))
(insn 3883 3882 3884 293 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":723 88 {*movqi_internal}
     (nil))
(call_insn 3884 3883 3885 293 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":723 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       294 (FALLTHRU)

;; basic block 294, loop depth 0, maybe hot
;;  prev block 293, next block 295, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       283
;;              293 (FALLTHRU)
;; bb 294 artificial_defs: { }
;; bb 294 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3885 3884 3886 294 185 (nil) [1 uses])
(note 3886 3885 3887 294 [bb 294] NOTE_INSN_BASIC_BLOCK)
(insn 3887 3886 3888 294 (set (reg:SI 1037 [ _951 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 576 [0x240]))) [2 rqstfld.iget+560 S4 A128])) "CLDRAD.f":727 86 {*movsi_internal}
     (nil))
(insn 3888 3887 3889 294 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 1037 [ _951 ])
            (const_int 0 [0]))) "CLDRAD.f":727 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3889 3888 3890 294 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 4040)
            (pc))) "CLDRAD.f":727 682 {*jcc}
     (nil)
 -> 4040)
;;  succ:       295 (FALLTHRU)
;;              305

;; basic block 295, loop depth 0, maybe hot
;;  prev block 294, next block 296, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       294 (FALLTHRU)
;; bb 295 artificial_defs: { }
;; bb 295 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3890 3889 3891 295 [bb 295] NOTE_INSN_BASIC_BLOCK)
(insn 3891 3890 3892 295 (set (reg:SI 1191 [ _1591 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 8 [0x8]))) [2 parallel.jsta+0 S4 A64])) "CLDRAD.f":728 86 {*movsi_internal}
     (nil))
(insn 3892 3891 3893 295 (set (reg:SI 1192 [ _1592 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("parallel_") [flags 0x2]  <var_decl 0x7f20392c1ea0 parallel>)
                    (const_int 12 [0xc]))) [2 parallel.jend+0 S4 A32])) "CLDRAD.f":728 86 {*movsi_internal}
     (nil))
(insn 3893 3892 3992 295 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
        (reg:SI 1191 [ _1591 ])) "CLDRAD.f":728 86 {*movsi_internal}
     (nil))
;;  succ:       296 (FALLTHRU)

;; basic block 296, loop depth 0, maybe hot
;;  prev block 295, next block 297, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       295 (FALLTHRU)
;;              303 [always] 
;; bb 296 artificial_defs: { }
;; bb 296 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3992 3893 3894 296 200 (nil) [1 uses])
(note 3894 3992 3895 296 [bb 296] NOTE_INSN_BASIC_BLOCK)
(insn 3895 3894 3896 296 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
            (reg:SI 1192 [ _1592 ]))) "CLDRAD.f":728 11 {*cmpsi_1}
     (nil))
(insn 3896 3895 3897 296 (set (reg:QI 2176)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":728 678 {*setcc_qi}
     (nil))
(insn 3897 3896 3898 296 (set (reg:SI 1193 [ _1594 ])
        (zero_extend:SI (reg:QI 2176))) "CLDRAD.f":728 140 {*zero_extendqisi2}
     (nil))
(insn 3898 3897 3899 296 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1193 [ _1594 ])
            (const_int 0 [0]))) "CLDRAD.f":728 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3899 3898 3900 296 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4433)
            (pc))) "CLDRAD.f":728 682 {*jcc}
     (nil)
 -> 4433)
;;  succ:       350
;;              297 (FALLTHRU)

;; basic block 297, loop depth 0, maybe hot
;;  prev block 296, next block 298, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       296 (FALLTHRU)
;; bb 297 artificial_defs: { }
;; bb 297 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3900 3899 3901 297 [bb 297] NOTE_INSN_BASIC_BLOCK)
(insn 3901 3900 3986 297 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "CLDRAD.f":729 86 {*movsi_internal}
     (nil))
;;  succ:       298 (FALLTHRU)

;; basic block 298, loop depth 0, maybe hot
;;  prev block 297, next block 299, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       297 (FALLTHRU)
;;              302 [always] 
;; bb 298 artificial_defs: { }
;; bb 298 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3986 3901 3902 298 199 (nil) [1 uses])
(note 3902 3986 3903 298 [bb 298] NOTE_INSN_BASIC_BLOCK)
(insn 3903 3902 3904 298 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
            (const_int 119 [0x77]))) "CLDRAD.f":729 11 {*cmpsi_1}
     (nil))
(insn 3904 3903 3905 298 (set (reg:QI 2177)
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "CLDRAD.f":729 678 {*setcc_qi}
     (nil))
(insn 3905 3904 3906 298 (set (reg:SI 1194 [ _1596 ])
        (zero_extend:SI (reg:QI 2177))) "CLDRAD.f":729 140 {*zero_extendqisi2}
     (nil))
(insn 3906 3905 3907 298 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1194 [ _1596 ])
            (const_int 0 [0]))) "CLDRAD.f":729 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 3907 3906 3908 298 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4436)
            (pc))) "CLDRAD.f":729 682 {*jcc}
     (nil)
 -> 4436)
;;  succ:       351
;;              299 (FALLTHRU)

;; basic block 299, loop depth 0, maybe hot
;;  prev block 298, next block 300, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       298 (FALLTHRU)
;; bb 299 artificial_defs: { }
;; bb 299 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3908 3907 3909 299 [bb 299] NOTE_INSN_BASIC_BLOCK)
(insn 3909 3908 3910 299 (set (reg:SI 2178)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":730 86 {*movsi_internal}
     (nil))
(insn 3910 3909 3911 299 (set (reg:DI 1038 [ _952 ])
        (sign_extend:DI (reg:SI 2178))) "CLDRAD.f":730 149 {*extendsidi2_rex64}
     (nil))
(insn 3911 3910 3912 299 (parallel [
            (set (reg:DI 1039 [ _953 ])
                (mult:DI (reg:DI 1038 [ _952 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":730 349 {*muldi3_1}
     (nil))
(insn 3912 3911 3913 299 (set (reg:SI 2179)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":730 86 {*movsi_internal}
     (nil))
(insn 3913 3912 3914 299 (set (reg:DI 1040 [ _954 ])
        (sign_extend:DI (reg:SI 2179))) "CLDRAD.f":730 149 {*extendsidi2_rex64}
     (nil))
(insn 3914 3913 3915 299 (parallel [
            (set (reg:DI 1041 [ _955 ])
                (plus:DI (reg:DI 1039 [ _953 ])
                    (reg:DI 1040 [ _954 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":730 222 {*adddi_1}
     (nil))
(insn 3915 3914 3916 299 (parallel [
            (set (reg:DI 1042 [ _956 ])
                (plus:DI (reg:DI 1041 [ _955 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":730 222 {*adddi_1}
     (nil))
(insn 3916 3915 3917 299 (set (reg/f:DI 2180)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":730 85 {*movdi_internal}
     (nil))
(insn 3917 3916 3918 299 (parallel [
            (set (reg:DI 2181)
                (plus:DI (reg:DI 1042 [ _956 ])
                    (const_int 504587 [0x7b30b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":730 222 {*adddi_1}
     (nil))
(insn 3918 3917 3919 299 (set (reg:SF 1043 [ _957 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2181)
                    (const_int 4 [0x4]))
                (reg/f:DI 2180)) [1 phys.czmean S4 A32])) "CLDRAD.f":730 131 {*movsf_internal}
     (nil))
(insn 3919 3918 3920 299 (set (reg:CCFP 17 flags)
        (compare:CCFP (reg:SF 1043 [ _957 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32]))) "CLDRAD.f":730 53 {*cmpisf}
     (nil))
(jump_insn 3920 3919 3924 299 (set (pc)
        (if_then_else (unle (reg:CCFP 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4299)
            (pc))) "CLDRAD.f":730 682 {*jcc}
     (nil)
 -> 4299)
;;  succ:       300 (FALLTHRU)
;;              301

;; basic block 300, loop depth 0, maybe hot
;;  prev block 299, next block 301, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       299 (FALLTHRU)
;; bb 300 artificial_defs: { }
;; bb 300 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 3924 3920 3925 300 [bb 300] NOTE_INSN_BASIC_BLOCK)
(insn 3925 3924 3926 300 (set (reg:SI 2182)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":731 86 {*movsi_internal}
     (nil))
(insn 3926 3925 3927 300 (set (reg:DI 1044 [ _958 ])
        (sign_extend:DI (reg:SI 2182))) "CLDRAD.f":731 149 {*extendsidi2_rex64}
     (nil))
(insn 3927 3926 3928 300 (parallel [
            (set (reg:DI 1045 [ _959 ])
                (mult:DI (reg:DI 1044 [ _958 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 349 {*muldi3_1}
     (nil))
(insn 3928 3927 3929 300 (set (reg:SI 2183)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":731 86 {*movsi_internal}
     (nil))
(insn 3929 3928 3930 300 (set (reg:DI 1046 [ _960 ])
        (sign_extend:DI (reg:SI 2183))) "CLDRAD.f":731 149 {*extendsidi2_rex64}
     (nil))
(insn 3930 3929 3931 300 (parallel [
            (set (reg:DI 1047 [ _961 ])
                (plus:DI (reg:DI 1045 [ _959 ])
                    (reg:DI 1046 [ _960 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 222 {*adddi_1}
     (nil))
(insn 3931 3930 3932 300 (parallel [
            (set (reg:DI 1048 [ _962 ])
                (plus:DI (reg:DI 1047 [ _961 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 222 {*adddi_1}
     (nil))
(insn 3932 3931 3933 300 (set (reg/f:DI 2184)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":731 85 {*movdi_internal}
     (nil))
(insn 3933 3932 3934 300 (parallel [
            (set (reg:DI 2185)
                (plus:DI (reg:DI 1048 [ _962 ])
                    (const_int 178646 [0x2b9d6])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 222 {*adddi_1}
     (nil))
(insn 3934 3933 3935 300 (set (reg:SF 1049 [ _963 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2185)
                    (const_int 4 [0x4]))
                (reg/f:DI 2184)) [1 phys.czen S4 A32])) "CLDRAD.f":731 131 {*movsf_internal}
     (nil))
(insn 3935 3934 3936 300 (set (reg:SI 2186)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":731 86 {*movsi_internal}
     (nil))
(insn 3936 3935 3937 300 (set (reg:DI 1050 [ _964 ])
        (sign_extend:DI (reg:SI 2186))) "CLDRAD.f":731 149 {*extendsidi2_rex64}
     (nil))
(insn 3937 3936 3938 300 (parallel [
            (set (reg:DI 1051 [ _965 ])
                (mult:DI (reg:DI 1050 [ _964 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 349 {*muldi3_1}
     (nil))
(insn 3938 3937 3939 300 (set (reg:SI 2187)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":731 86 {*movsi_internal}
     (nil))
(insn 3939 3938 3940 300 (set (reg:DI 1052 [ _966 ])
        (sign_extend:DI (reg:SI 2187))) "CLDRAD.f":731 149 {*extendsidi2_rex64}
     (nil))
(insn 3940 3939 3941 300 (parallel [
            (set (reg:DI 1053 [ _967 ])
                (plus:DI (reg:DI 1051 [ _965 ])
                    (reg:DI 1052 [ _966 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 222 {*adddi_1}
     (nil))
(insn 3941 3940 3942 300 (parallel [
            (set (reg:DI 1054 [ _968 ])
                (plus:DI (reg:DI 1053 [ _967 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 222 {*adddi_1}
     (nil))
(insn 3942 3941 3943 300 (set (reg/f:DI 2188)
        (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)) "CLDRAD.f":731 85 {*movdi_internal}
     (nil))
(insn 3943 3942 3944 300 (parallel [
            (set (reg:DI 2189)
                (plus:DI (reg:DI 1054 [ _968 ])
                    (const_int 504587 [0x7b30b])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":731 222 {*adddi_1}
     (nil))
(insn 3944 3943 3945 300 (set (reg:SF 1055 [ _969 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2189)
                    (const_int 4 [0x4]))
                (reg/f:DI 2188)) [1 phys.czmean S4 A32])) "CLDRAD.f":731 131 {*movsf_internal}
     (nil))
(insn 3945 3944 3946 300 (set (reg:SF 2190)
        (div:SF (reg:SF 1049 [ _963 ])
            (reg:SF 1055 [ _969 ]))) "CLDRAD.f":731 841 {*fop_sf_1}
     (nil))
(insn 3946 3945 4300 300 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [1 factrs+0 S4 A32])
        (reg:SF 2190)) "CLDRAD.f":731 131 {*movsf_internal}
     (nil))
(jump_insn 4300 3946 4301 300 (set (pc)
        (label_ref 3953)) -1
     (nil)
 -> 3953)
;;  succ:       302 [always] 

(barrier 4301 4300 4299)
;; basic block 301, loop depth 0, maybe hot
;;  prev block 300, next block 302, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       299
;; bb 301 artificial_defs: { }
;; bb 301 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4299 4301 3950 301 229 (nil) [1 uses])
(note 3950 4299 3951 301 [bb 301] NOTE_INSN_BASIC_BLOCK)
(insn 3951 3950 3952 301 (set (reg:SF 2191)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0  S4 A32])) "CLDRAD.f":733 131 {*movsf_internal}
     (nil))
(insn 3952 3951 3953 301 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [1 factrs+0 S4 A32])
        (reg:SF 2191)) "CLDRAD.f":733 131 {*movsf_internal}
     (nil))
;;  succ:       302 (FALLTHRU)

;; basic block 302, loop depth 0, maybe hot
;;  prev block 301, next block 351, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       301 (FALLTHRU)
;;              300 [always] 
;; bb 302 artificial_defs: { }
;; bb 302 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3953 3952 3954 302 198 (nil) [1 uses])
(note 3954 3953 3955 302 [bb 302] NOTE_INSN_BASIC_BLOCK)
(insn 3955 3954 3956 302 (set (reg:SI 2192)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":735 86 {*movsi_internal}
     (nil))
(insn 3956 3955 3957 302 (set (reg:DI 1056 [ _970 ])
        (sign_extend:DI (reg:SI 2192))) "CLDRAD.f":735 149 {*extendsidi2_rex64}
     (nil))
(insn 3957 3956 3958 302 (parallel [
            (set (reg:DI 1057 [ _971 ])
                (mult:DI (reg:DI 1056 [ _970 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 349 {*muldi3_1}
     (nil))
(insn 3958 3957 3959 302 (set (reg:SI 2193)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":735 86 {*movsi_internal}
     (nil))
(insn 3959 3958 3960 302 (set (reg:DI 1058 [ _972 ])
        (sign_extend:DI (reg:SI 2193))) "CLDRAD.f":735 149 {*extendsidi2_rex64}
     (nil))
(insn 3960 3959 3961 302 (parallel [
            (set (reg:DI 1059 [ _973 ])
                (plus:DI (reg:DI 1057 [ _971 ])
                    (reg:DI 1058 [ _972 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 222 {*adddi_1}
     (nil))
(insn 3961 3960 3962 302 (parallel [
            (set (reg:DI 1060 [ _974 ])
                (plus:DI (reg:DI 1059 [ _973 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 222 {*adddi_1}
     (nil))
(insn 3962 3961 3963 302 (set (reg/f:DI 2194)
        (symbol_ref:DI ("masks_") [flags 0x202]  <var_decl 0x7f20392c13f0 masks>)) "CLDRAD.f":735 85 {*movdi_internal}
     (nil))
(insn 3963 3962 3964 302 (set (reg:SF 1061 [ _975 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 1060 [ _974 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2194)) [1 masks.hbm2 S4 A32])) "CLDRAD.f":735 131 {*movsf_internal}
     (nil))
(insn 3964 3963 3965 302 (set (reg:SI 2195)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":735 86 {*movsi_internal}
     (nil))
(insn 3965 3964 3966 302 (set (reg:DI 1062 [ _976 ])
        (sign_extend:DI (reg:SI 2195))) "CLDRAD.f":735 149 {*extendsidi2_rex64}
     (nil))
(insn 3966 3965 3967 302 (parallel [
            (set (reg:DI 1063 [ _977 ])
                (mult:DI (reg:DI 1062 [ _976 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 349 {*muldi3_1}
     (nil))
(insn 3967 3966 3968 302 (set (reg:SI 2196)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":735 86 {*movsi_internal}
     (nil))
(insn 3968 3967 3969 302 (set (reg:DI 1064 [ _978 ])
        (sign_extend:DI (reg:SI 2196))) "CLDRAD.f":735 149 {*extendsidi2_rex64}
     (nil))
(insn 3969 3968 3970 302 (parallel [
            (set (reg:DI 1065 [ _979 ])
                (plus:DI (reg:DI 1063 [ _977 ])
                    (reg:DI 1064 [ _978 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 222 {*adddi_1}
     (nil))
(insn 3970 3969 3971 302 (parallel [
            (set (reg:DI 1066 [ _980 ])
                (plus:DI (reg:DI 1065 [ _979 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 222 {*adddi_1}
     (nil))
(insn 3971 3970 3972 302 (set (reg/f:DI 2197)
        (symbol_ref:DI ("acmrds_") [flags 0x202]  <var_decl 0x7f20392a8480 acmrds>)) "CLDRAD.f":735 85 {*movdi_internal}
     (nil))
(insn 3972 3971 3973 302 (parallel [
            (set (reg:DI 2198)
                (plus:DI (reg:DI 1066 [ _980 ])
                    (const_int 29634 [0x73c2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 222 {*adddi_1}
     (nil))
(insn 3973 3972 3974 302 (set (reg:SF 1067 [ _981 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 2198)
                    (const_int 4 [0x4]))
                (reg/f:DI 2197)) [1 acmrds.rswout S4 A32])) "CLDRAD.f":735 131 {*movsf_internal}
     (nil))
(insn 3974 3973 3975 302 (set (reg:SF 1068 [ _982 ])
        (mult:SF (reg:SF 1061 [ _975 ])
            (reg:SF 1067 [ _981 ]))) "CLDRAD.f":735 838 {*fop_sf_comm}
     (nil))
(insn 3975 3974 3976 302 (set (reg:SI 2199)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])) "CLDRAD.f":735 86 {*movsi_internal}
     (nil))
(insn 3976 3975 3977 302 (set (reg:DI 1069 [ _983 ])
        (sign_extend:DI (reg:SI 2199))) "CLDRAD.f":735 149 {*extendsidi2_rex64}
     (nil))
(insn 3977 3976 3978 302 (parallel [
            (set (reg:DI 1070 [ _984 ])
                (mult:DI (reg:DI 1069 [ _983 ])
                    (const_int 119 [0x77])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 349 {*muldi3_1}
     (nil))
(insn 3978 3977 3979 302 (set (reg:SI 2200)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])) "CLDRAD.f":735 86 {*movsi_internal}
     (nil))
(insn 3979 3978 3980 302 (set (reg:DI 1071 [ _985 ])
        (sign_extend:DI (reg:SI 2200))) "CLDRAD.f":735 149 {*extendsidi2_rex64}
     (nil))
(insn 3980 3979 3981 302 (parallel [
            (set (reg:DI 1072 [ _986 ])
                (plus:DI (reg:DI 1070 [ _984 ])
                    (reg:DI 1071 [ _985 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 222 {*adddi_1}
     (nil))
(insn 3981 3980 3982 302 (parallel [
            (set (reg:DI 1073 [ _987 ])
                (plus:DI (reg:DI 1072 [ _986 ])
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":735 222 {*adddi_1}
     (nil))
(insn 3982 3981 3983 302 (set (reg:SF 1074 [ _988 ])
        (mult:SF (reg:SF 1068 [ _982 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [1 factrs+0 S4 A32]))) "CLDRAD.f":735 838 {*fop_sf_comm}
     (nil))
(insn 3983 3982 3984 302 (set (reg/f:DI 2201)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":735 85 {*movdi_internal}
     (nil))
(insn 3984 3983 3985 302 (set (mem:SF (plus:DI (mult:DI (reg:DI 1073 [ _987 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 2201)) [1 egrid1 S4 A32])
        (reg:SF 1074 [ _988 ])) "CLDRAD.f":735 131 {*movsf_internal}
     (nil))
(insn 3985 3984 4302 302 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":729 221 {*addsi_1}
     (nil))
(jump_insn 4302 3985 4303 302 (set (pc)
        (label_ref 3986)) "CLDRAD.f":729 -1
     (nil)
 -> 3986)
;;  succ:       298 [always] 

(barrier 4303 4302 4436)
;; basic block 351, loop depth 0, maybe hot
;;  prev block 302, next block 303, flags: (NEW, RTL, MODIFIED)
;;  pred:       298
;; bb 351 artificial_defs: { }
;; bb 351 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4436 4303 4435 351 273 (nil) [1 uses])
(note 4435 4436 4437 351 [bb 351] NOTE_INSN_BASIC_BLOCK)
(insn 4437 4435 3989 351 (const_int 0 [0]) "CLDRAD.f":735 -1
     (nil))
;;  succ:       303 [always]  (FALLTHRU)

;; basic block 303, loop depth 0, maybe hot
;;  prev block 351, next block 350, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       351 [always]  (FALLTHRU)
;; bb 303 artificial_defs: { }
;; bb 303 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3989 4437 3990 303 195 (nil) [0 uses])
(note 3990 3989 3991 303 [bb 303] NOTE_INSN_BASIC_BLOCK)
(insn 3991 3990 4304 303 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [2 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":728 221 {*addsi_1}
     (nil))
(jump_insn 4304 3991 4305 303 (set (pc)
        (label_ref 3992)) "CLDRAD.f":728 -1
     (nil)
 -> 3992)
;;  succ:       296 [always] 

(barrier 4305 4304 4433)
;; basic block 350, loop depth 0, maybe hot
;;  prev block 303, next block 304, flags: (NEW, RTL, MODIFIED)
;;  pred:       296
;; bb 350 artificial_defs: { }
;; bb 350 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4433 4305 4432 350 272 (nil) [1 uses])
(note 4432 4433 4434 350 [bb 350] NOTE_INSN_BASIC_BLOCK)
(insn 4434 4432 3995 350 (const_int 0 [0]) "CLDRAD.f":729 -1
     (nil))
;;  succ:       304 [always]  (FALLTHRU)

;; basic block 304, loop depth 0, maybe hot
;;  prev block 350, next block 305, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       350 [always]  (FALLTHRU)
;; bb 304 artificial_defs: { }
;; bb 304 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 3995 4434 3996 304 194 (nil) [0 uses])
(note 3996 3995 3997 304 [bb 304] NOTE_INSN_BASIC_BLOCK)
(insn 3997 3996 3998 304 (set (reg:DI 2202)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 3998 3997 3999 304 (set (reg:DI 2203)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 3999 3998 4000 304 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":739 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 4000 3999 4001 304 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":739 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 4001 4000 4002 304 (set (reg:DI 38 r9)
        (reg:DI 2202)) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 4002 4001 4003 304 (set (reg:DI 37 r8)
        (reg:DI 2203)) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 4003 4002 4004 304 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 4004 4003 4005 304 (set (reg:DI 1 dx)
        (symbol_ref:DI ("egrid1.4379") [flags 0x202]  <var_decl 0x7f20392d7ab0 egrid1>)) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 4005 4004 4006 304 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 4006 4005 4007 304 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC35") [flags 0x2]  <var_decl 0x7f2038fb4f30 *.LC35>)) "CLDRAD.f":739 85 {*movdi_internal}
     (nil))
(insn 4007 4006 4008 304 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":739 88 {*movqi_internal}
     (nil))
(call_insn 4008 4007 4009 304 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":739 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 4009 4008 4010 304 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":739 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 4010 4009 4011 304 (set (reg/f:DI 2204)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":740 85 {*movdi_internal}
     (nil))
(insn 4011 4010 4012 304 (set (reg:DI 2205)
        (const_int 0 [0])) "CLDRAD.f":740 85 {*movdi_internal}
     (nil))
(insn 4012 4011 4013 304 (set (reg:DI 2206)
        (const_int 12 [0xc])) "CLDRAD.f":740 85 {*movdi_internal}
     (nil))
(insn 4013 4012 4014 304 (parallel [
            (set (reg:DI 2206)
                (const_int 0 [0]))
            (set (reg/f:DI 2204)
                (plus:DI (ashift:DI (reg:DI 2206)
                        (const_int 3 [0x3]))
                    (reg/f:DI 2204)))
            (set (mem/c:BLK (reg/f:DI 2204) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 2205))
            (use (reg:DI 2206))
        ]) "CLDRAD.f":740 984 {*rep_stosdi_rex64}
     (nil))
(insn 4014 4013 4015 304 (set (mem/c:SI (reg/f:DI 2204) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 2205) 0)) "CLDRAD.f":740 86 {*movsi_internal}
     (nil))
(insn 4015 4014 4016 304 (parallel [
            (set (reg/f:DI 2204)
                (plus:DI (reg/f:DI 2204)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":740 222 {*adddi_1}
     (nil))
(insn 4016 4015 4017 304 (set (reg:SI 1075 [ _989 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 576 [0x240]))) [2 rqstfld.iget+560 S4 A128])) "CLDRAD.f":742 86 {*movsi_internal}
     (nil))
(insn 4017 4016 4018 304 (set (reg:DI 1076 [ _990 ])
        (sign_extend:DI (reg:SI 1075 [ _989 ]))) "CLDRAD.f":742 149 {*extendsidi2_rex64}
     (nil))
(insn 4018 4017 4019 304 (parallel [
            (set (reg:DI 1077 [ _991 ])
                (plus:DI (reg:DI 1076 [ _990 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":742 222 {*adddi_1}
     (nil))
(insn 4019 4018 4020 304 (set (reg:DI 2207)
        (reg:DI 1077 [ _991 ])) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4020 4019 4021 304 (parallel [
            (set (reg:DI 2208)
                (ashift:DI (reg:DI 2207)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":742 551 {*ashldi3_1}
     (nil))
(insn 4021 4020 4022 304 (set (reg:DI 2207)
        (reg:DI 2208)) "CLDRAD.f":742 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1077 [ _991 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 4022 4021 4023 304 (parallel [
            (set (reg:DI 2207)
                (minus:DI (reg:DI 2207)
                    (reg:DI 1077 [ _991 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":742 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1077 [ _991 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 4023 4022 4024 304 (parallel [
            (set (reg:DI 2209)
                (ashift:DI (reg:DI 2207)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":742 551 {*ashldi3_1}
     (nil))
(insn 4024 4023 4025 304 (set (reg:DI 2207)
        (reg:DI 2209)) "CLDRAD.f":742 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1077 [ _991 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 4025 4024 4026 304 (set (reg:DI 1078 [ _992 ])
        (reg:DI 2207)) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4026 4025 4027 304 (parallel [
            (set (reg:DI 2210)
                (plus:DI (reg:DI 1078 [ _992 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":742 222 {*adddi_1}
     (nil))
(insn 4027 4026 4028 304 (parallel [
            (set (reg:DI 2211)
                (ashift:DI (reg:DI 2210)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":742 551 {*ashldi3_1}
     (nil))
(insn 4028 4027 4029 304 (parallel [
            (set (reg/f:DI 1079 [ _993 ])
                (plus:DI (reg:DI 2211)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":742 222 {*adddi_1}
     (nil))
(insn 4029 4028 4030 304 (set (reg:DI 2212)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4030 4029 4031 304 (set (reg:DI 2213)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4031 4030 4032 304 (set (reg:DI 2214)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4032 4031 4033 304 (set (reg:DI 38 r9)
        (reg:DI 2212)) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4033 4032 4034 304 (set (reg:DI 37 r8)
        (reg:DI 2213)) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4034 4033 4035 304 (set (reg:DI 2 cx)
        (reg:DI 2214)) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4035 4034 4036 304 (set (reg:DI 1 dx)
        (reg/f:DI 1079 [ _993 ])) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4036 4035 4037 304 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 576 [0x240])))) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4037 4036 4038 304 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":742 85 {*movdi_internal}
     (nil))
(insn 4038 4037 4039 304 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":742 88 {*movqi_internal}
     (nil))
(call_insn 4039 4038 4040 304 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":742 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       305 (FALLTHRU)

;; basic block 305, loop depth 0, maybe hot
;;  prev block 304, next block 306, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       294
;;              304 (FALLTHRU)
;; bb 305 artificial_defs: { }
;; bb 305 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4040 4039 4041 305 193 (nil) [1 uses])
(note 4041 4040 4042 305 [bb 305] NOTE_INSN_BASIC_BLOCK)
(insn 4042 4041 4043 305 (set (reg:SI 1080 [ _994 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 580 [0x244]))) [2 rqstfld.iget+564 S4 A32])) "CLDRAD.f":746 86 {*movsi_internal}
     (nil))
(insn 4043 4042 4044 305 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 1080 [ _994 ])
            (const_int 0 [0]))) "CLDRAD.f":746 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 4044 4043 4045 305 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 4441)
            (pc))) "CLDRAD.f":746 682 {*jcc}
     (nil)
 -> 4441)
;;  succ:       306 (FALLTHRU)
;;              352

;; basic block 306, loop depth 0, maybe hot
;;  prev block 305, next block 352, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       305 (FALLTHRU)
;; bb 306 artificial_defs: { }
;; bb 306 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(note 4045 4044 4046 306 [bb 306] NOTE_INSN_BASIC_BLOCK)
(insn 4046 4045 4047 306 (set (reg:DI 2215)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4047 4046 4048 306 (set (reg:DI 2216)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4048 4047 4049 306 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":747 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 4049 4048 4050 306 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [5  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":747 61 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 4050 4049 4051 306 (set (reg:DI 38 r9)
        (reg:DI 2215)) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4051 4050 4052 306 (set (reg:DI 37 r8)
        (reg:DI 2216)) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4052 4051 4053 306 (set (reg:DI 2 cx)
        (symbol_ref:DI ("egrid2.4381") [flags 0x202]  <var_decl 0x7f20392d7b40 egrid2>)) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4053 4052 4054 306 (set (reg:DI 1 dx)
        (const:DI (plus:DI (symbol_ref:DI ("phys_") [flags 0x202]  <var_decl 0x7f20392c6750 phys>)
                (const_int 359012 [0x57a64])))) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4054 4053 4055 306 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2038fb4120 *.LC1>)) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4055 4054 4056 306 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC36") [flags 0x2]  <var_decl 0x7f2038fb4000 *.LC36>)) "CLDRAD.f":747 85 {*movdi_internal}
     (nil))
(insn 4056 4055 4057 306 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":747 88 {*movqi_internal}
     (nil))
(call_insn 4057 4056 4058 306 (call (mem:QI (symbol_ref:DI ("e2out_") [flags 0x41]  <function_decl 0x7f203929e700 e2out>) [0 e2out S1 A8])
        (const_int 16 [0x10])) "CLDRAD.f":747 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 4058 4057 4059 306 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":747 222 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 4059 4058 4060 306 (set (reg/f:DI 2217)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 55216 [0xd7b0])))) "CLDRAD.f":748 85 {*movdi_internal}
     (nil))
(insn 4060 4059 4061 306 (set (reg:DI 2218)
        (const_int 0 [0])) "CLDRAD.f":748 85 {*movdi_internal}
     (nil))
(insn 4061 4060 4062 306 (set (reg:DI 2219)
        (const_int 12 [0xc])) "CLDRAD.f":748 85 {*movdi_internal}
     (nil))
(insn 4062 4061 4063 306 (parallel [
            (set (reg:DI 2219)
                (const_int 0 [0]))
            (set (reg/f:DI 2217)
                (plus:DI (ashift:DI (reg:DI 2219)
                        (const_int 3 [0x3]))
                    (reg/f:DI 2217)))
            (set (mem/c:BLK (reg/f:DI 2217) [2 rqstfld.id+0 S96 A128])
                (const_int 0 [0]))
            (use (reg:DI 2218))
            (use (reg:DI 2219))
        ]) "CLDRAD.f":748 984 {*rep_stosdi_rex64}
     (nil))
(insn 4063 4062 4064 306 (set (mem/c:SI (reg/f:DI 2217) [2 rqstfld.id+96 S4 A128])
        (subreg:SI (reg:DI 2218) 0)) "CLDRAD.f":748 86 {*movsi_internal}
     (nil))
(insn 4064 4063 4065 306 (parallel [
            (set (reg/f:DI 2217)
                (plus:DI (reg/f:DI 2217)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":748 222 {*adddi_1}
     (nil))
(insn 4065 4064 4066 306 (set (reg:SI 1081 [ _995 ])
        (mem/c:SI (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                    (const_int 580 [0x244]))) [2 rqstfld.iget+564 S4 A32])) "CLDRAD.f":750 86 {*movsi_internal}
     (nil))
(insn 4066 4065 4067 306 (set (reg:DI 1082 [ _996 ])
        (sign_extend:DI (reg:SI 1081 [ _995 ]))) "CLDRAD.f":750 149 {*extendsidi2_rex64}
     (nil))
(insn 4067 4066 4068 306 (parallel [
            (set (reg:DI 1083 [ _997 ])
                (plus:DI (reg:DI 1082 [ _996 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":750 222 {*adddi_1}
     (nil))
(insn 4068 4067 4069 306 (set (reg:DI 2220)
        (reg:DI 1083 [ _997 ])) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4069 4068 4070 306 (parallel [
            (set (reg:DI 2221)
                (ashift:DI (reg:DI 2220)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":750 551 {*ashldi3_1}
     (nil))
(insn 4070 4069 4071 306 (set (reg:DI 2220)
        (reg:DI 2221)) "CLDRAD.f":750 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1083 [ _997 ])
            (const_int 16 [0x10]))
        (nil)))
(insn 4071 4070 4072 306 (parallel [
            (set (reg:DI 2220)
                (minus:DI (reg:DI 2220)
                    (reg:DI 1083 [ _997 ])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":750 278 {*subdi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1083 [ _997 ])
            (const_int 15 [0xf]))
        (nil)))
(insn 4072 4071 4073 306 (parallel [
            (set (reg:DI 2222)
                (ashift:DI (reg:DI 2220)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":750 551 {*ashldi3_1}
     (nil))
(insn 4073 4072 4074 306 (set (reg:DI 2220)
        (reg:DI 2222)) "CLDRAD.f":750 85 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1083 [ _997 ])
            (const_int 60 [0x3c]))
        (nil)))
(insn 4074 4073 4075 306 (set (reg:DI 1084 [ _998 ])
        (reg:DI 2220)) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4075 4074 4076 306 (parallel [
            (set (reg:DI 2223)
                (plus:DI (reg:DI 1084 [ _998 ])
                    (const_int 1404 [0x57c])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":750 222 {*adddi_1}
     (nil))
(insn 4076 4075 4077 306 (parallel [
            (set (reg:DI 2224)
                (ashift:DI (reg:DI 2223)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":750 551 {*ashldi3_1}
     (nil))
(insn 4077 4076 4078 306 (parallel [
            (set (reg/f:DI 1085 [ _999 ])
                (plus:DI (reg:DI 2224)
                    (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)))
            (clobber (reg:CC 17 flags))
        ]) "CLDRAD.f":750 222 {*adddi_1}
     (nil))
(insn 4078 4077 4079 306 (set (reg:DI 2225)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [5 jmout+0 S8 A64])) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4079 4078 4080 306 (set (reg:DI 2226)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [5 imout+0 S8 A64])) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4080 4079 4081 306 (set (reg:DI 2227)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4081 4080 4082 306 (set (reg:DI 38 r9)
        (reg:DI 2225)) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4082 4081 4083 306 (set (reg:DI 37 r8)
        (reg:DI 2226)) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4083 4082 4084 306 (set (reg:DI 2 cx)
        (reg:DI 2227)) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4084 4083 4085 306 (set (reg:DI 1 dx)
        (reg/f:DI 1085 [ _999 ])) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4085 4084 4086 306 (set (reg:DI 4 si)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 580 [0x244])))) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4086 4085 4087 306 (set (reg:DI 5 di)
        (const:DI (plus:DI (symbol_ref:DI ("rqstfld_") [flags 0x2]  <var_decl 0x7f20392d15a0 rqstfld>)
                (const_int 4 [0x4])))) "CLDRAD.f":750 85 {*movdi_internal}
     (nil))
(insn 4087 4086 4088 306 (set (reg:QI 0 ax)
        (const_int 0 [0])) "CLDRAD.f":750 88 {*movqi_internal}
     (nil))
(call_insn 4088 4087 4441 306 (call (mem:QI (symbol_ref:DI ("output_") [flags 0x41]  <function_decl 0x7f203929e800 output>) [0 output S1 A8])
        (const_int 0 [0])) "CLDRAD.f":750 689 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
;;  succ:       352 [always]  (FALLTHRU)

;; basic block 352, loop depth 0, maybe hot
;;  prev block 306, next block 307, flags: (NEW, RTL, MODIFIED)
;;  pred:       305
;;              306 [always]  (FALLTHRU)
;; bb 352 artificial_defs: { }
;; bb 352 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4441 4088 4440 352 274 (nil) [1 uses])
(note 4440 4441 4442 352 [bb 352] NOTE_INSN_BASIC_BLOCK)
(insn 4442 4440 4157 352 (const_int 0 [0]) "CLDRAD.f":755 -1
     (nil))
;;  succ:       307 [always]  (FALLTHRU)

;; basic block 307, loop depth 0, maybe hot
;;  prev block 352, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       352 [always]  (FALLTHRU)
;; bb 307 artificial_defs: { }
;; bb 307 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
(code_label 4157 4442 4091 307 220 (nil) [0 uses])
(note 4091 4157 4092 307 [bb 307] NOTE_INSN_BASIC_BLOCK)
(insn 4092 4091 4093 307 (set (reg:DI 2228)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [4 grid2+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 4093 4092 4094 307 (set (reg:DI 5 di)
        (reg:DI 2228)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(call_insn 4094 4093 4095 307 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f2039124e00 __builtin_free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) "CLDRAD.f":105 689 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 4095 4094 4096 307 (set (reg:DI 2229)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [4 grid1+0 S8 A64])) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(insn 4096 4095 4097 307 (set (reg:DI 5 di)
        (reg:DI 2229)) "CLDRAD.f":105 85 {*movdi_internal}
     (nil))
(call_insn 4097 4096 4158 307 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f2039124e00 __builtin_free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) "CLDRAD.f":105 689 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 4158 4097 0 307 (const_int 0 [0]) "CLDRAD.f":755 718 {nop}
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)

