
WirelessDataLogger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c0  00800100  000068a8  0000693c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000068a8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000440  008001c0  008001c0  000069fc  2**0
                  ALLOC
  3 .stab         0000b334  00000000  00000000  000069fc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00005fdd  00000000  00000000  00011d30  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 70 06 	jmp	0xce0	; 0xce0 <__ctors_end>
       4:	0c 94 cc 0a 	jmp	0x1598	; 0x1598 <__vector_1>
       8:	0c 94 f9 0a 	jmp	0x15f2	; 0x15f2 <__vector_2>
       c:	0c 94 26 0b 	jmp	0x164c	; 0x164c <__vector_3>
      10:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      14:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      18:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      1c:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      20:	0c 94 89 1a 	jmp	0x3512	; 0x3512 <__vector_8>
      24:	0c 94 ab 11 	jmp	0x2356	; 0x2356 <__vector_9>
      28:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      2c:	0c 94 b7 10 	jmp	0x216e	; 0x216e <__vector_11>
      30:	0c 94 7e 11 	jmp	0x22fc	; 0x22fc <__vector_12>
      34:	0c 94 24 11 	jmp	0x2248	; 0x2248 <__vector_13>
      38:	0c 94 51 11 	jmp	0x22a2	; 0x22a2 <__vector_14>
      3c:	0c 94 8a 10 	jmp	0x2114	; 0x2114 <__vector_15>
      40:	0c 94 f7 10 	jmp	0x21ee	; 0x21ee <__vector_16>
      44:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      48:	0c 94 37 10 	jmp	0x206e	; 0x206e <__vector_18>
      4c:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      50:	0c 94 b8 12 	jmp	0x2570	; 0x2570 <__vector_20>
      54:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      58:	0c 94 48 13 	jmp	0x2690	; 0x2690 <__vector_22>
      5c:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      60:	0c 94 12 07 	jmp	0xe24	; 0xe24 <__vector_24>
      64:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      68:	0c 94 aa 0c 	jmp	0x1954	; 0x1954 <__vector_26>
      6c:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      70:	0c 94 93 12 	jmp	0x2526	; 0x2526 <__vector_28>
      74:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__bad_interrupt>
      78:	0c 94 23 13 	jmp	0x2646	; 0x2646 <__vector_30>

0000007c <CmdlinePrompt>:
      7c:	63 6d 64 3e 00                                      cmd>.

00000081 <CmdlineNotice>:
      81:	63 6d 64 6c 69 6e 65 3a 20 00                       cmdline: .

0000008b <CmdlineCmdNotFound>:
      8b:	63 6f 6d 6d 61 6e 64 20 6e 6f 74 20 66 6f 75 6e     command not foun
      9b:	64 00                                               d.

0000009d <TimerPrescaleFactor>:
      9d:	00 00 01 00 08 00 40 00 00 01 00 04                 ......@.....

000000a9 <TimerRTCPrescaleFactor>:
      a9:	00 00 01 00 08 00 20 00 40 00 80 00 00 01 00 04     ...... .@.......

000000b9 <__c.1555>:
      b9:	1b 5b 25 64 3b 25 64 48 00                          .[%d;%dH.

000000c2 <__c.1547>:
      c2:	1b 5b 3f 32 35 6c 00                                .[?25l.

000000c9 <__c.1545>:
      c9:	1b 5b 3f 32 35 68 00                                .[?25h.

000000d0 <__c.1537>:
      d0:	1b 5b 25 64 6d 00                                   .[%dm.

000000d6 <__c.1530>:
      d6:	1b 5b 32 4a 00                                      .[2J.

000000db <__c.1523>:
      db:	1b 63 00                                            .c.

000000de <__c.1822>:
      de:	43 68 61 72 67 65 20 43 75 72 72 65 6e 74 20 4d     Charge Current M
      ee:	6f 6e 69 74 6f 72 3a 20 25 64 6d 41 2e 00           onitor: %dmA..

000000fc <__c.1793>:
      fc:	77 69 72 65 6c 65 73 73 20 6d 6f 64 75 6c 65 20     wireless module 
     10c:	4f 46 46 21 00                                      OFF!.

00000111 <__c.1791>:
     111:	4c 6f 77 20 74 68 72 65 73 68 6f 6c 64 20 62 61     Low threshold ba
     121:	74 74 65 72 79 2e 2e 2e 4e 65 65 64 20 74 6f 20     ttery...Need to 
     131:	70 72 6f 74 65 63 74 2e 00                          protect..

0000013a <__c.1789>:
     13a:	42 61 74 74 65 72 79 20 56 6f 6c 74 61 67 65 3a     Battery Voltage:
     14a:	20 25 64 6d 56 2e 00                                 %dmV..

00000151 <__c.1787>:
     151:	42 61 74 74 65 72 79 20 43 68 61 72 67 69 6e 67     Battery Charging
     161:	21 00                                               !.

00000163 <__c.1785>:
     163:	42 61 74 74 65 72 79 20 46 61 75 6c 74 79 21 00     Battery Faulty!.

00000173 <__c.2005>:
     173:	44 65 6c 65 74 65 20 45 45 50 52 4f 4d 2e 00        Delete EEPROM..

00000182 <__c.2003>:
     182:	56 65 72 69 66 79 20 65 65 70 72 6f 6d 2e 00        Verify eeprom..

00000191 <__c.2001>:
     191:	45 45 50 52 4f 4d 20 57 72 69 74 65 20 50 61 67     EEPROM Write Pag
     1a1:	65 28 36 34 62 79 74 65 73 29 20 30 78 35 35 2e     e(64bytes) 0x55.
	...

000001b2 <__c.1999>:
     1b2:	56 65 72 69 66 79 20 65 65 70 72 6f 6d 2e 00        Verify eeprom..

000001c1 <__c.1997>:
     1c1:	45 45 50 52 4f 4d 20 57 72 69 74 65 20 50 61 67     EEPROM Write Pag
     1d1:	65 28 36 34 62 79 74 65 73 29 20 30 78 41 41 2e     e(64bytes) 0xAA.
	...

000001e2 <__c.2285>:
     1e2:	22 00                                               ".

000001e4 <__c.2283>:
     1e4:	22 00                                               ".

000001e6 <__c.2278>:
     1e6:	22 00                                               ".

000001e8 <__c.2276>:
     1e8:	22 00                                               ".

000001ea <__c.2271>:
     1ea:	4f 4b 00                                            OK.

000001ed <__c.2269>:
     1ed:	41 54 2b 43 4f 50 53 3d 3f 0d 00                    AT+COPS=?..

000001f8 <__c.2237>:
     1f8:	4e 65 74 77 6f 72 6b 20 61 63 63 65 73 73 20 64     Network access d
     208:	65 6e 69 65 64 2e 00                                enied..

0000020f <__c.2235>:
     20f:	47 50 52 53 20 61 63 63 65 73 73 20 64 65 6e 69     GPRS access deni
     21f:	65 64 2e 00                                         ed..

00000223 <__c.2230>:
     223:	4e 65 74 77 6f 72 6b 20 61 63 63 65 73 73 20 64     Network access d
     233:	65 6e 69 65 64 2e 00                                enied..

0000023a <__c.2228>:
     23a:	47 50 52 53 20 61 63 63 65 73 73 20 64 65 6e 69     GPRS access deni
     24a:	65 64 2e 00                                         ed..

0000024e <__c.2226>:
     24e:	41 54 2b 43 4f 50 53 3d 31 2c 32 2c 25 73 0d 00     AT+COPS=1,2,%s..

0000025e <__c.2203>:
     25e:	2c 00                                               ,.

00000260 <__c.2200>:
     260:	4f 4b 00                                            OK.

00000263 <__c.2198>:
     263:	41 54 2b 43 47 52 45 47 3f 0d 00                    AT+CGREG?..

0000026e <__c.2196>:
     26e:	47 50 52 53 20 52 65 67 69 73 74 72 61 74 69 6f     GPRS Registratio
     27e:	6e 2e 00                                            n..

00000281 <__c.2171>:
     281:	4f 4b 00                                            OK.

00000284 <__c.2169>:
     284:	41 54 2b 43 52 45 47 3f 0d 00                       AT+CREG?..

0000028e <__c.2167>:
     28e:	0d 0a 4e 65 74 77 6f 72 6b 20 52 65 67 69 73 74     ..Network Regist
     29e:	72 61 74 69 6f 6e 20 52 65 70 6f 72 74 2e 00        ration Report..

000002ad <__c.2151>:
     2ad:	41 54 2b 49 50 52 3d 25 6c 75 3b 26 57 0d 00        AT+IPR=%lu;&W..

000002bc <__c.2136>:
     2bc:	4f 4b 00                                            OK.

000002bf <__c.2134>:
     2bf:	41 54 45 30 0d 00                                   ATE0..

000002c5 <__c.2132>:
     2c5:	4f 4b 00                                            OK.

000002c8 <__c.2130>:
     2c8:	41 54 0d 00                                         AT..

000002cc <__c.2128>:
     2cc:	53 65 61 72 63 68 69 6e 67 3a 25 6c 75 62 73 70     Searching:%lubsp
	...

000002dd <__c.2046>:
     2dd:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     2ed:	4f 46 46 2e 00                                      OFF..

000002f2 <__c.2044>:
     2f2:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     302:	4f 46 46 20 53 65 72 69 6f 75 73 20 50 72 6f 62     OFF Serious Prob
     312:	6c 65 6d 21 21 21 00                                lem!!!.

00000319 <__c.2039>:
     319:	6f 66 66 20 6d 6f 64 65 20 6b 65 79 20 70 72 6f     off mode key pro
     329:	63 65 64 75 72 65 00                                cedure.

00000330 <__c.2037>:
     330:	4f 4b 00                                            OK.

00000333 <__c.2035>:
     333:	41 54 23 53 48 44 4e 0d 00                          AT#SHDN..

0000033c <__c.2033>:
     33c:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     34c:	69 73 20 4f 4e 2e 00                                is ON..

00000353 <__c.2031>:
     353:	73 74 61 72 74 20 6d 6f 64 65 6d 50 77 72 4f 66     start modemPwrOf
     363:	66 50 72 6f 63 2e 00                                fProc..

0000036a <__c.2013>:
     36a:	50 72 6f 74 65 63 74 20 6d 6f 64 65 6d 20 33 47     Protect modem 3G
     37a:	2e 2e 2e 20 4c 6f 77 20 62 61 74 74 65 72 79 2e     ... Low battery.
	...

0000038b <__c.2011>:
     38b:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     39b:	4f 4e 2e 00                                         ON..

0000039f <__c.2009>:
     39f:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     3af:	69 73 20 4f 46 46 2e 00                             is OFF..

000003b7 <__c.2007>:
     3b7:	73 74 61 72 74 20 6d 6f 64 65 6d 50 77 72 4f 6e     start modemPwrOn
     3c7:	50 72 6f 63 2e 00                                   Proc..

000003cd <__c.1992>:
     3cd:	6d 6f 64 65 6d 33 47 48 77 53 68 44 77 6e 55 6e     modem3GHwShDwnUn
     3dd:	63 6f 6e 64 69 74 69 6f 6e 61 6c 00                 conditional.

000003e9 <__c.2049>:
     3e9:	54 69 6d 65 3a 25 78 3a 25 78 3a 25 78 0d 0a 00     Time:%x:%x:%x...

000003f9 <__c.2047>:
     3f9:	44 61 74 65 3a 25 78 2f 25 78 2f 25 78 20 20 00     Date:%x/%x/%x  .

00000409 <__c.1955>:
     409:	4d 65 61 73 75 72 65 3a 20 52 54 43 5f 43 52 59     Measure: RTC_CRY
     419:	53 54 41 4c 5f 46 52 51 20 3d 20 25 75 48 7a 2e     STAL_FRQ = %uHz.
	...

0000042a <__c.1953>:
     42a:	44 65 73 69 72 61 62 6c 65 20 63 72 79 73 74 61     Desirable crysta
     43a:	6c 20 76 61 6c 75 65 20 33 32 37 36 38 48 7a 2f     l value 32768Hz/
     44a:	30 2e 35 25 2e 00                                   0.5%..

00000450 <__c.1948>:
     450:	57 61 69 74 69 6e 67 20 32 20 73 65 63 6f 6e 64     Waiting 2 second
     460:	2e 2e 2e 00                                         ....

00000464 <__c.2606>:
     464:	73 74 61 72 74 20 63 68 61 72 67 65 72 5f 74 65     start charger_te
     474:	73 74 2e 00                                         st..

00000478 <__c.2586>:
     478:	67 70 73 20 70 6f 77 65 72 20 4f 4e 00              gps power ON.

00000485 <__c.2584>:
     485:	0d 0a 57 65 6c 63 6f 6d 65 20 74 6f 20 47 50 53     ..Welcome to GPS
     495:	20 54 65 73 74 21 00                                 Test!.

0000049c <__c.2567>:
     49c:	73 74 61 72 74 20 72 61 64 69 6f 20 55 48 46 20     start radio UHF 
     4ac:	74 65 73 74 2e 00                                   test..

000004b2 <__c.2525>:
     4b2:	53 6c 65 65 70 20 43 75 72 72 65 6e 74 20 3c 20     Sleep Current < 
     4c2:	35 30 75 41 2e 00                                   50uA..

000004c8 <__c.2523>:
     4c8:	53 74 61 72 74 69 6e 67 20 53 6c 65 65 70 20 54     Starting Sleep T
     4d8:	65 73 74 2e 00                                      est..

000004dd <__c.2503>:
     4dd:	6d 6f 64 65 6d 20 67 73 6d 20 74 65 73 74 20 66     modem gsm test f
     4ed:	61 69 6c 65 64 2e 00                                ailed..

000004f4 <__c.2501>:
     4f4:	53 65 74 20 6d 6f 64 65 6d 20 53 75 63 63 65 73     Set modem Succes
     504:	73 66 75 6c 2e 2e 2e 00                             sful....

0000050c <__c.2499>:
     50c:	54 65 73 74 20 43 6f 6d 6d 75 6e 69 63 61 74 69     Test Communicati
     51c:	6f 6e 20 53 75 63 63 65 73 73 66 75 6c 2e 2e 2e     on Successful...
	...

0000052d <__c.2497>:
     52d:	53 74 61 72 74 20 54 65 73 74 20 43 6f 6d 6d 75     Start Test Commu
     53d:	6e 69 63 61 74 69 6f 6e 2e 00                       nication..

00000547 <__c.2495>:
     547:	4f 4b 00                                            OK.

0000054a <__c.2493>:
     54a:	41 54 0d 00                                         AT..

0000054e <__c.2491>:
     54e:	4f 4b 2e 2e 2e 00                                   OK....

00000554 <__c.2489>:
     554:	53 65 74 20 6d 6f 64 65 6d 20 62 61 75 64 72 61     Set modem baudra
     564:	74 65 20 31 39 32 30 30 62 73 70 2e 00              te 19200bsp..

00000571 <__c.2487>:
     571:	49 67 6e 69 74 69 6f 6e 20 6d 6f 64 65 6d 2e 2e     Ignition modem..
     581:	2e 00                                               ..

00000583 <__c.2485>:
     583:	73 74 61 72 74 20 6d 6f 64 65 6d 20 67 73 6d 20     start modem gsm 
     593:	74 65 73 74 2e 00                                   test..

00000599 <__c.2474>:
     599:	45 45 70 72 6f 6d 20 69 73 20 66 61 69 6c 65 64     EEprom is failed
     5a9:	2e 00                                               ..

000005ab <__c.2472>:
     5ab:	45 45 70 72 6f 6d 20 69 73 20 73 75 63 63 65 73     EEprom is succes
     5bb:	73 66 75 6c 2e 00                                   sful..

000005c1 <__c.2470>:
     5c1:	53 74 61 72 74 20 54 65 73 74 69 6e 67 20 45 45     Start Testing EE
     5d1:	70 72 6f 6d 3a 20 32 34 4c 43 36 34 2f 32 35 36     prom: 24LC64/256
	...

000005e2 <__c.2427>:
     5e2:	52 54 43 20 6f 73 63 69 6c 6c 61 74 6f 72 20 66     RTC oscillator f
     5f2:	61 69 6c 65 64 2e 2e 2e 2e 2e 00                    ailed......

000005fd <__c.2425>:
     5fd:	52 54 43 20 6f 73 63 69 6c 6c 61 74 6f 72 20 73     RTC oscillator s
     60d:	75 63 63 65 73 73 66 75 6c 2e 00                    uccessful..

00000618 <__c.2423>:
     618:	53 74 61 72 74 20 74 65 73 74 69 6e 67 20 52 54     Start testing RT
     628:	43 20 6f 73 63 69 6c 6c 61 74 6f 72 2e 2e 2e 00     C oscillator....

00000638 <__c.2421>:
     638:	46 6f 72 6d 61 74 3a 20 44 44 2f 4d 4d 2f 59 59     Format: DD/MM/YY
     648:	20 48 48 3a 4d 4d 3a 53 53 20 2d 20 55 70 64 61      HH:MM:SS - Upda
     658:	74 65 64 20 6e 6f 74 20 64 6f 6e 65 2e 00           ted not done..

00000666 <__c.2413>:
     666:	3a 00                                               :.

00000668 <__c.2408>:
     668:	3a 00                                               :.

0000066a <__c.2403>:
     66a:	20 00                                                .

0000066c <__c.2398>:
     66c:	2f 00                                               /.

0000066e <__c.2393>:
     66e:	2f 00                                               /.

00000670 <__c.2381>:
     670:	37 20 2d 20 73 6c 65 65 70 5f 74 65 73 74 00        7 - sleep_test.

0000067f <__c.2379>:
     67f:	36 20 2d 20 67 73 6d 5f 74 65 73 74 00              6 - gsm_test.

0000068c <__c.2377>:
     68c:	35 20 2d 20 67 70 73 5f 74 65 73 74 00              5 - gps_test.

00000699 <__c.2375>:
     699:	34 20 2d 20 72 61 64 69 6f 5f 75 68 66 5f 74 65     4 - radio_uhf_te
     6a9:	73 74 00                                            st.

000006ac <__c.2373>:
     6ac:	33 20 2d 20 63 68 61 72 67 65 72 5f 74 65 73 74     3 - charger_test
	...

000006bd <__c.2371>:
     6bd:	32 20 2d 20 65 65 70 72 6f 6d 5f 74 65 73 74 00     2 - eeprom_test.

000006cd <__c.2369>:
     6cd:	31 20 2d 20 72 74 63 5f 74 65 73 74 00              1 - rtc_test.

000006da <__c.2367>:
     6da:	71 20 2d 20 65 78 69 74 00                          q - exit.

000006e3 <__c.2365>:
     6e3:	68 20 2d 20 64 69 73 70 6c 61 79 73 20 61 76 61     h - displays ava
     6f3:	69 6c 61 62 6c 65 20 63 6f 6d 6d 61 6e 64 73 00     ilable commands.

00000703 <__c.2363>:
     703:	41 76 61 69 6c 61 62 6c 65 20 63 6f 6d 6d 61 6e     Available comman
     713:	64 73 20 61 72 65 3a 00                             ds are:.

0000071b <__c.2347>:
     71b:	45 78 69 74 65 64 20 70 72 6f 67 72 61 6d 21 00     Exited program!.

0000072b <__c.2339>:
     72b:	44 41 54 45 3a 41 70 72 20 33 30 20 32 30 31 37     DATE:Apr 30 2017
     73b:	20 20 54 49 4d 45 3a 31 35 3a 34 35 3a 31 38 00       TIME:15:45:18.

0000074b <__c.2337>:
     74b:	50 52 4f 47 52 41 4d 20 56 45 52 2d 31 2e 30 2e     PROGRAM VER-1.0.
     75b:	30 00                                               0.

0000075d <__c.2335>:
     75d:	57 42 52 44 32 30 30 2d 56 45 52 32 20 43 61 72     WBRD200-VER2 Car
     76d:	64 2e 00                                            d..

00000770 <__c.2333>:
     770:	4c 6f 67 67 65 72 20 57 69 72 65 6c 65 73 73 20     Logger Wireless 
     780:	54 65 73 74 69 6e 67 2e 00                          Testing..

00000789 <__c.1764>:
     789:	0d 0a 00                                            ...

0000078c <__c.1745>:
     78c:	0d 0a 00                                            ...

0000078f <__c.2291>:
     78f:	2c 00                                               ,.

00000791 <__c.2289>:
     791:	2c 00                                               ,.

00000793 <__c.2287>:
     793:	4f 4b 00                                            OK.

00000796 <__c.2285>:
     796:	41 54 2b 43 47 44 43 4f 4e 54 3f 0d 00              AT+CGDCONT?..

000007a3 <__c.2273>:
     7a3:	4f 4b 00                                            OK.

000007a6 <__c.2271>:
     7a6:	41 54 2b 43 47 41 54 54 3d 31 0d 00                 AT+CGATT=1..

000007b2 <__c.2269>:
     7b2:	3a 00                                               :.

000007b4 <__c.2267>:
     7b4:	2b 43 47 41 54 54 3a 00                             +CGATT:.

000007bc <__c.2265>:
     7bc:	41 54 2b 43 47 41 54 54 3f 0d 00                    AT+CGATT?..

000007c7 <__c.2227>:
     7c7:	4f 4b 00                                            OK.

000007ca <__c.2225>:
     7ca:	41 54 23 53 48 3d 31 0d 00                          AT#SH=1..

000007d3 <__c.2223>:
     7d3:	4f 4b 00                                            OK.

000007d6 <__c.2221>:
     7d6:	2b 2b 2b 00                                         +++.

000007da <__c.2216>:
     7da:	43 4f 4e 4e 45 43 54 00                             CONNECT.

000007e2 <__c.2214>:
     7e2:	41 54 23 53 44 3d 31 2c 30 2c 31 30 31 38 2c 22     AT#SD=1,0,1018,"
     7f2:	70 72 6f 78 79 2e 70 68 79 74 65 63 68 2e 63 6f     proxy.phytech.co
     802:	6d 22 0d 00                                         m"..

00000806 <__c.2212>:
     806:	31 30 31 38 2c 22 70 72 6f 78 79 2e 70 68 79 74     1018,"proxy.phyt
     816:	65 63 68 2e 63 6f 6d 22 00                          ech.com".

0000081f <__c.2207>:
     81f:	4f 4b 00                                            OK.

00000822 <__c.2205>:
     822:	41 54 23 53 47 41 43 54 3d 31 2c 31 0d 00           AT#SGACT=1,1..

00000830 <__c.2200>:
     830:	4f 4b 00                                            OK.

00000833 <__c.2198>:
     833:	41 54 23 53 43 46 47 3d 31 2c 31 2c 35 30 30 2c     AT#SCFG=1,1,500,
     843:	36 30 2c 33 30 30 2c 31 30 0d 00                    60,300,10..

0000084e <__c.2196>:
     84e:	4f 4b 00                                            OK.

00000851 <__c.2194>:
     851:	41 54 2b 43 47 45 51 52 45 51 3d 31 2c 34 2c 30     AT+CGEQREQ=1,4,0
     861:	2c 30 2c 30 2c 30 2c 32 2c 30 2c 22 30 45 30 22     ,0,0,0,2,0,"0E0"
     871:	2c 22 30 45 30 22 2c 33 2c 30 2c 30 0d 00           ,"0E0",3,0,0..

0000087f <__c.2192>:
     87f:	4f 4b 00                                            OK.

00000882 <__c.2190>:
     882:	41 54 2b 43 47 51 52 45 51 3d 31 2c 30 2c 30 2c     AT+CGQREQ=1,0,0,
     892:	33 2c 30 2c 30 0d 00                                3,0,0..

00000899 <__c.2188>:
     899:	4f 4b 00                                            OK.

0000089c <__c.2186>:
     89c:	41 54 23 53 43 46 47 3d 33 2c 31 2c 35 30 30 2c     AT#SCFG=3,1,500,
     8ac:	36 30 2c 33 30 30 2c 31 30 0d 00                    60,300,10..

000008b7 <__c.2184>:
     8b7:	4f 4b 00                                            OK.

000008ba <__c.2182>:
     8ba:	41 54 2b 43 47 45 51 52 45 51 3d 33 2c 34 2c 30     AT+CGEQREQ=3,4,0
     8ca:	2c 30 2c 30 2c 30 2c 32 2c 30 2c 22 30 45 30 22     ,0,0,0,2,0,"0E0"
     8da:	2c 22 30 45 30 22 2c 33 2c 30 2c 30 0d 00           ,"0E0",3,0,0..

000008e8 <__c.2180>:
     8e8:	4f 4b 00                                            OK.

000008eb <__c.2178>:
     8eb:	41 54 2b 43 47 51 52 45 51 3d 33 2c 30 2c 30 2c     AT+CGQREQ=3,0,0,
     8fb:	33 2c 30 2c 30 0d 00                                3,0,0..

00000902 <__c.2176>:
     902:	4f 4b 00                                            OK.

00000905 <__c.2174>:
     905:	41 54 23 4d 4f 4e 49 0d 00                          AT#MONI..

0000090e <__c.2172>:
     90e:	45 2d 55 54 52 41 4e 20 41 63 63 65 73 73 20 54     E-UTRAN Access T
     91e:	65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65 63 74     echnology Select
     92e:	65 64 00                                            ed.

00000931 <__c.2170>:
     931:	55 54 52 41 4e 20 77 2f 48 53 44 50 41 20 61 6e     UTRAN w/HSDPA an
     941:	64 20 48 53 55 50 41 20 41 63 63 65 73 73 20 54     d HSUPA Access T
     951:	65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65 63 74     echnology Select
     961:	65 64 00                                            ed.

00000964 <__c.2168>:
     964:	55 54 52 41 4e 20 77 2f 48 53 55 50 41 20 41 63     UTRAN w/HSUPA Ac
     974:	63 65 73 73 20 54 65 63 68 6e 6f 6c 6f 67 79 20     cess Technology 
     984:	53 65 6c 65 63 74 65 64 00                          Selected.

0000098d <__c.2166>:
     98d:	55 54 52 41 4e 20 77 2f 48 53 44 50 41 20 41 63     UTRAN w/HSDPA Ac
     99d:	63 65 73 73 20 54 65 63 68 6e 6f 6c 6f 67 79 20     cess Technology 
     9ad:	53 65 6c 65 63 74 65 64 00                          Selected.

000009b6 <__c.2164>:
     9b6:	47 53 4d 20 77 2f 45 47 50 52 53 20 41 63 63 65     GSM w/EGPRS Acce
     9c6:	73 73 20 54 65 63 68 6e 6f 6c 6f 67 79 20 53 65     ss Technology Se
     9d6:	6c 65 63 74 65 64 00                                lected.

000009dd <__c.2162>:
     9dd:	55 54 52 41 4e 28 33 47 29 20 41 63 63 65 73 73     UTRAN(3G) Access
     9ed:	20 54 65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65      Technology Sele
     9fd:	63 74 65 64 00                                      cted.

00000a02 <__c.2160>:
     a02:	47 53 4d 2f 47 50 52 53 20 41 63 63 65 73 73 20     GSM/GPRS Access 
     a12:	54 65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65 63     Technology Selec
     a22:	74 65 64 00                                         ted.

00000a26 <__c.2158>:
     a26:	2c 00                                               ,.

00000a28 <__c.2156>:
     a28:	2c 00                                               ,.

00000a2a <__c.2154>:
     a2a:	2c 00                                               ,.

00000a2c <__c.2152>:
     a2c:	4f 4b 00                                            OK.

00000a2f <__c.2150>:
     a2f:	41 54 2b 43 4f 50 53 3f 0d 00                       AT+COPS?..

00000a39 <__c.2148>:
     a39:	4f 4b 00                                            OK.

00000a3c <__c.2146>:
     a3c:	41 54 2b 43 53 51 0d 00                             AT+CSQ..

00000a44 <__c.2144>:
     a44:	2d 2d 2d 2d 2d 2d 20 20 4e 65 74 77 6f 72 6b 20     ------  Network 
     a54:	49 6e 66 6f 72 6d 61 74 69 6f 6e 20 20 2d 2d 2d     Information  ---
     a64:	2d 2d 2d 2d 2d 2d 00                                ------.

00000a6b <__c.2142>:
     a6b:	4f 4b 00                                            OK.

00000a6e <__c.2140>:
     a6e:	41 54 2b 43 4f 50 53 3d 30 0d 00                    AT+COPS=0..

00000a79 <__c.2138>:
     a79:	41 54 2b 43 47 44 43 4f 4e 54 3d 25 64 2c 22 49     AT+CGDCONT=%d,"I
     a89:	50 22 2c 25 73 2c 22 30 2e 30 2e 30 2e 30 22 2c     P",%s,"0.0.0.0",
     a99:	30 2c 30 0d 00                                      0,0..

00000a9e <__c.2136>:
     a9e:	4c 6f 63 61 6c 20 41 50 4e 20 43 6f 6e 66 69 67     Local APN Config
     aae:	75 72 61 74 69 6f 6e 2e 00                          uration..

00000ab7 <__c.2134>:
     ab7:	52 6f 61 6d 69 6e 67 20 41 50 4e 20 43 6f 6e 66     Roaming APN Conf
     ac7:	69 67 75 72 61 74 69 6f 6e 2e 00                    iguration..

00000ad2 <__c.2132>:
     ad2:	41 50 4e 3a 00                                      APN:.

00000ad7 <__c.2130>:
     ad7:	2d 2d 2d 2d 2d 2d 20 41 50 4e 20 43 6f 6e 66 69     ------ APN Confi
     ae7:	67 75 72 61 74 69 6f 6e 20 20 2d 2d 2d 2d 2d 2d     guration  ------
     af7:	2d 2d 2d 00                                         ---.

00000afb <__c.2117>:
     afb:	39 37 32 00                                         972.

00000aff <__c.2115>:
     aff:	3a 00                                               :.

00000b01 <__c.2113>:
     b01:	4f 4b 00                                            OK.

00000b04 <__c.2111>:
     b04:	41 54 23 43 43 49 44 0d 00                          AT#CCID..

00000b0d <__c.2100>:
     b0d:	53 69 6d 20 63 61 72 64 20 6e 6f 74 20 66 6f 75     Sim card not fou
     b1d:	6e 64 2e 00                                         nd..

00000b21 <__c.2098>:
     b21:	23 51 53 53 3a 20 00                                #QSS: .

00000b28 <__c.2096>:
     b28:	4f 4b 00                                            OK.

00000b2b <__c.2094>:
     b2b:	41 54 23 51 53 53 3f 0d 00                          AT#QSS?..

00000b34 <__c.2064>:
     b34:	4f 4b 00                                            OK.

00000b37 <__c.2062>:
     b37:	41 54 26 4b 30 3b 26 44 30 3b 2b 49 43 46 3d 33     AT&K0;&D0;+ICF=3
     b47:	3b 26 50 30 3b 26 57 0d 00                          ;&P0;&W..

00000b50 <__c.2060>:
     b50:	4f 4b 00                                            OK.

00000b53 <__c.2058>:
     b53:	41 54 23 53 4c 45 44 53 41 56 0d 00                 AT#SLEDSAV..

00000b5f <__c.2056>:
     b5f:	4f 4b 00                                            OK.

00000b62 <__c.2054>:
     b62:	41 54 23 53 4c 45 44 3d 32 2c 31 30 0d 00           AT#SLED=2,10..

00000b70 <__c.2052>:
     b70:	4f 4b 00                                            OK.

00000b73 <__c.2050>:
     b73:	41 54 23 47 50 49 4f 3d 31 2c 30 2c 32 0d 00        AT#GPIO=1,0,2..

00000b82 <__c.2048>:
     b82:	4f 4b 00                                            OK.

00000b85 <__c.2046>:
     b85:	41 54 23 53 54 49 41 3d 31 0d 00                    AT#STIA=1..

00000b90 <__c.2042>:
     b90:	4c 6f 63 61 6c 20 53 69 6d 20 43 61 72 64 20 44     Local Sim Card D
     ba0:	65 74 65 63 74 65 64 2e 00                          etected..

00000ba9 <__c.2040>:
     ba9:	52 6f 61 6d 69 6e 67 20 53 69 6d 20 43 61 72 64     Roaming Sim Card
     bb9:	20 44 65 74 65 63 74 65 64 2e 00                     Detected..

00000bc4 <__c.2038>:
     bc4:	2d 2d 2d 2d 20 20 4d 6f 64 65 6d 20 53 65 74 74     ----  Modem Sett
     bd4:	69 6e 67 20 20 2d 2d 2d 2d 00                       ing  ----.

00000bde <__c.2036>:
     bde:	4f 4b 00                                            OK.

00000be1 <__c.2034>:
     be1:	41 54 2b 57 53 34 36 3f 0d 00                       AT+WS46?..

00000beb <__c.2032>:
     beb:	4f 4b 00                                            OK.

00000bee <__c.2030>:
     bee:	41 54 2b 43 47 53 4e 0d 00                          AT+CGSN..

00000bf7 <__c.2028>:
     bf7:	4f 4b 00                                            OK.

00000bfa <__c.2026>:
     bfa:	41 54 2b 43 47 4d 49 0d 00                          AT+CGMI..

00000c03 <__c.2024>:
     c03:	4f 4b 00                                            OK.

00000c06 <__c.2022>:
     c06:	41 54 2b 43 47 4d 52 0d 00                          AT+CGMR..

00000c0f <__c.2020>:
     c0f:	4d 6f 64 65 6d 20 34 47 20 54 65 63 68 6e 6f 6c     Modem 4G Technol
     c1f:	6f 67 79 00                                         ogy.

00000c23 <__c.2018>:
     c23:	4c 45 39 31 30 2d 53 56 4c 00                       LE910-SVL.

00000c2d <__c.2016>:
     c2d:	4c 45 39 31 30 00                                   LE910.

00000c33 <__c.2014>:
     c33:	4d 6f 64 65 6d 20 33 47 20 54 65 63 68 6e 6f 6c     Modem 3G Technol
     c43:	6f 67 79 00                                         ogy.

00000c47 <__c.2012>:
     c47:	55 45 39 31 30 00                                   UE910.

00000c4d <__c.2010>:
     c4d:	48 45 39 31 30 00                                   HE910.

00000c53 <__c.2008>:
     c53:	4d 6f 64 65 6d 20 32 47 20 54 65 63 68 6e 6f 6c     Modem 2G Technol
     c63:	6f 67 79 20 00                                      ogy .

00000c68 <__c.2006>:
     c68:	4f 4b 00                                            OK.

00000c6b <__c.2004>:
     c6b:	41 54 2b 43 47 4d 4d 0d 00                          AT+CGMM..

00000c74 <__c.2002>:
     c74:	2d 2d 2d 2d 20 20 4d 6f 64 65 6d 20 49 6e 66 6f     ----  Modem Info
     c84:	72 6d 61 74 69 6f 6e 20 20 2d 2d 2d 2d 00           rmation  ----.

00000c92 <__c.2229>:
     c92:	4a 54 41 47 5f 52 53 54 00                          JTAG_RST.

00000c9b <__c.2227>:
     c9b:	57 41 54 43 48 44 4f 47 5f 52 53 54 00              WATCHDOG_RST.

00000ca8 <__c.2225>:
     ca8:	42 52 4f 57 4e 4f 55 54 5f 52 53 54 00              BROWNOUT_RST.

00000cb5 <__c.2223>:
     cb5:	45 58 54 45 52 4e 41 4c 5f 52 53 54 00              EXTERNAL_RST.

00000cc2 <__c.2221>:
     cc2:	50 4f 57 45 52 5f 52 53 54 00                       POWER_RST.

00000ccc <__c.2194>:
     ccc:	50 6f 77 65 72 20 6f 6e 20 64 65 74 65 63 74 65     Power on detecte
     cdc:	64 2e 00 00                                         d...

00000ce0 <__ctors_end>:
     ce0:	11 24       	eor	r1, r1
     ce2:	1f be       	out	0x3f, r1	; 63
     ce4:	cf ef       	ldi	r28, 0xFF	; 255
     ce6:	d0 e1       	ldi	r29, 0x10	; 16
     ce8:	de bf       	out	0x3e, r29	; 62
     cea:	cd bf       	out	0x3d, r28	; 61

00000cec <__do_copy_data>:
     cec:	11 e0       	ldi	r17, 0x01	; 1
     cee:	a0 e0       	ldi	r26, 0x00	; 0
     cf0:	b1 e0       	ldi	r27, 0x01	; 1
     cf2:	e8 ea       	ldi	r30, 0xA8	; 168
     cf4:	f8 e6       	ldi	r31, 0x68	; 104
     cf6:	02 c0       	rjmp	.+4      	; 0xcfc <.do_copy_data_start>

00000cf8 <.do_copy_data_loop>:
     cf8:	05 90       	lpm	r0, Z+
     cfa:	0d 92       	st	X+, r0

00000cfc <.do_copy_data_start>:
     cfc:	a0 3c       	cpi	r26, 0xC0	; 192
     cfe:	b1 07       	cpc	r27, r17
     d00:	d9 f7       	brne	.-10     	; 0xcf8 <.do_copy_data_loop>

00000d02 <__do_clear_bss>:
     d02:	16 e0       	ldi	r17, 0x06	; 6
     d04:	a0 ec       	ldi	r26, 0xC0	; 192
     d06:	b1 e0       	ldi	r27, 0x01	; 1
     d08:	01 c0       	rjmp	.+2      	; 0xd0c <.do_clear_bss_start>

00000d0a <.do_clear_bss_loop>:
     d0a:	1d 92       	st	X+, r1

00000d0c <.do_clear_bss_start>:
     d0c:	a0 30       	cpi	r26, 0x00	; 0
     d0e:	b1 07       	cpc	r27, r17
     d10:	e1 f7       	brne	.-8      	; 0xd0a <.do_clear_bss_loop>
     d12:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <main>
     d16:	0c 94 52 34 	jmp	0x68a4	; 0x68a4 <_exit>

00000d1a <__bad_interrupt>:
     d1a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000d1e <a2dInit>:
     d1e:	aa e7       	ldi	r26, 0x7A	; 122
     d20:	b0 e0       	ldi	r27, 0x00	; 0
     d22:	8c 91       	ld	r24, X
     d24:	80 68       	ori	r24, 0x80	; 128
     d26:	8c 93       	st	X, r24
     d28:	8c 91       	ld	r24, X
     d2a:	8f 7d       	andi	r24, 0xDF	; 223
     d2c:	8c 93       	st	X, r24
     d2e:	8c 91       	ld	r24, X
     d30:	88 7f       	andi	r24, 0xF8	; 248
     d32:	86 60       	ori	r24, 0x06	; 6
     d34:	8c 93       	st	X, r24
     d36:	ec e7       	ldi	r30, 0x7C	; 124
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	80 81       	ld	r24, Z
     d3c:	80 6c       	ori	r24, 0xC0	; 192
     d3e:	80 83       	st	Z, r24
     d40:	80 81       	ld	r24, Z
     d42:	8f 7d       	andi	r24, 0xDF	; 223
     d44:	80 83       	st	Z, r24
     d46:	8c 91       	ld	r24, X
     d48:	88 60       	ori	r24, 0x08	; 8
     d4a:	8c 93       	st	X, r24
     d4c:	10 92 fa 04 	sts	0x04FA, r1
     d50:	78 94       	sei
     d52:	08 95       	ret

00000d54 <a2dOff>:
}

// turn off a2d converter
void a2dOff(void)
{
	cbi(ADCSR, ADIE);				// disable ADC interrupts
     d54:	ea e7       	ldi	r30, 0x7A	; 122
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	87 7f       	andi	r24, 0xF7	; 247
     d5c:	80 83       	st	Z, r24
	cbi(ADCSR, ADEN);				// disable ADC (turn off ADC power)
     d5e:	80 81       	ld	r24, Z
     d60:	8f 77       	andi	r24, 0x7F	; 127
     d62:	80 83       	st	Z, r24
}
     d64:	08 95       	ret

00000d66 <a2dSetPrescaler>:

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(uint8_t prescale)
{
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
     d66:	ea e7       	ldi	r30, 0x7A	; 122
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	90 81       	ld	r25, Z
     d6c:	98 7f       	andi	r25, 0xF8	; 248
     d6e:	98 2b       	or	r25, r24
     d70:	90 83       	st	Z, r25
}
     d72:	08 95       	ret

00000d74 <a2dSetReference>:

// configure A2D converter voltage reference
void a2dSetReference(uint8_t ref)
{
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
     d74:	ec e7       	ldi	r30, 0x7C	; 124
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	90 81       	ld	r25, Z
     d7a:	82 95       	swap	r24
     d7c:	88 0f       	add	r24, r24
     d7e:	88 0f       	add	r24, r24
     d80:	80 7c       	andi	r24, 0xC0	; 192
     d82:	9f 73       	andi	r25, 0x3F	; 63
     d84:	98 2b       	or	r25, r24
     d86:	90 83       	st	Z, r25
}
     d88:	08 95       	ret

00000d8a <a2dSetChannel>:

// sets the a2d input channel
void a2dSetChannel(uint8_t ch)
{
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
     d8a:	ec e7       	ldi	r30, 0x7C	; 124
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	90 81       	ld	r25, Z
     d90:	8f 71       	andi	r24, 0x1F	; 31
     d92:	90 7e       	andi	r25, 0xE0	; 224
     d94:	89 2b       	or	r24, r25
     d96:	80 83       	st	Z, r24
}
     d98:	08 95       	ret

00000d9a <a2dStartConvert>:

// start a conversion on the current a2d input channel
void a2dStartConvert(void)
{
	sbi(ADCSR, ADIF);	// clear hardware "conversion complete" flag 
     d9a:	ea e7       	ldi	r30, 0x7A	; 122
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	80 61       	ori	r24, 0x10	; 16
     da2:	80 83       	st	Z, r24
	sbi(ADCSR, ADSC);	// start conversion
     da4:	80 81       	ld	r24, Z
     da6:	80 64       	ori	r24, 0x40	; 64
     da8:	80 83       	st	Z, r24
}
     daa:	08 95       	ret

00000dac <a2dIsComplete>:

// return TRUE if conversion is complete
uint8_t a2dIsComplete(void)
{
	return bit_is_set(ADCSR, ADSC);
     dac:	80 91 7a 00 	lds	r24, 0x007A
}
     db0:	80 74       	andi	r24, 0x40	; 64
     db2:	08 95       	ret

00000db4 <a2dConvert10bit>:

// Perform a 10-bit conversion
// starts conversion, waits until conversion is done, and returns result
unsigned short a2dConvert10bit(uint8_t ch)
{
	a2dCompleteFlag = FALSE;				// clear conversion complete flag
     db4:	10 92 fa 04 	sts	0x04FA, r1
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
     db8:	90 91 7c 00 	lds	r25, 0x007C
     dbc:	8f 71       	andi	r24, 0x1F	; 31
     dbe:	90 7e       	andi	r25, 0xE0	; 224
     dc0:	89 2b       	or	r24, r25
     dc2:	80 93 7c 00 	sts	0x007C, r24
	sbi(ADCSR, ADIF);						// clear hardware "conversion complete" flag 
     dc6:	80 91 7a 00 	lds	r24, 0x007A
     dca:	80 61       	ori	r24, 0x10	; 16
     dcc:	80 93 7a 00 	sts	0x007A, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     dd0:	2c e5       	ldi	r18, 0x5C	; 92
     dd2:	30 e0       	ldi	r19, 0x00	; 0
	do{
		set_sleep_mode(SLEEP_MODE_ADC);
     dd4:	83 b7       	in	r24, 0x33	; 51
     dd6:	81 7f       	andi	r24, 0xF1	; 241
     dd8:	82 60       	ori	r24, 0x02	; 2
     dda:	83 bf       	out	0x33, r24	; 51
		sleep_enable();
     ddc:	83 b7       	in	r24, 0x33	; 51
     dde:	81 60       	ori	r24, 0x01	; 1
     de0:	83 bf       	out	0x33, r24	; 51
		sleep_cpu();
     de2:	88 95       	sleep
		sleep_disable();
     de4:	83 b7       	in	r24, 0x33	; 51
     de6:	8e 7f       	andi	r24, 0xFE	; 254
     de8:	83 bf       	out	0x33, r24	; 51
     dea:	88 e8       	ldi	r24, 0x88	; 136
     dec:	93 e1       	ldi	r25, 0x13	; 19
     dee:	f9 01       	movw	r30, r18
     df0:	31 97       	sbiw	r30, 0x01	; 1
     df2:	f1 f7       	brne	.-4      	; 0xdf0 <a2dConvert10bit+0x3c>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     df4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     df6:	d9 f7       	brne	.-10     	; 0xdee <a2dConvert10bit+0x3a>
		_delay_ms(500);
	 }while(!a2dCompleteFlag);
     df8:	80 91 fa 04 	lds	r24, 0x04FA
     dfc:	88 23       	and	r24, r24
     dfe:	51 f3       	breq	.-44     	; 0xdd4 <a2dConvert10bit+0x20>
	//while(!a2dCompleteFlag);				// wait until conversion complete
	//while( bit_is_clear(ADCSR, ADIF) );		// wait until conversion complete
	//while( bit_is_set(ADCSR, ADSC) );		// wait until conversion complete

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	return (inb(ADCL) | (inb(ADCH)<<8));	// read ADC (full 10 bits);
     e00:	20 91 78 00 	lds	r18, 0x0078
     e04:	40 91 79 00 	lds	r20, 0x0079
     e08:	94 2f       	mov	r25, r20
     e0a:	80 e0       	ldi	r24, 0x00	; 0
     e0c:	30 e0       	ldi	r19, 0x00	; 0
     e0e:	28 2b       	or	r18, r24
     e10:	39 2b       	or	r19, r25
}
     e12:	c9 01       	movw	r24, r18
     e14:	08 95       	ret

00000e16 <a2dConvert8bit>:
// Perform a 8-bit conversion.
// starts conversion, waits until conversion is done, and returns result
uint8_t a2dConvert8bit(uint8_t  ch)
{
	// do 10-bit conversion and return highest 8 bits
	return a2dConvert10bit(ch)>>2;			// return ADC MSB byte
     e16:	0e 94 da 06 	call	0xdb4	; 0xdb4 <a2dConvert10bit>
     e1a:	96 95       	lsr	r25
     e1c:	87 95       	ror	r24
     e1e:	96 95       	lsr	r25
     e20:	87 95       	ror	r24
}
     e22:	08 95       	ret

00000e24 <__vector_24>:

//! Interrupt handler for ADC complete interrupt.
SIGNAL(ADC_vect)
{
     e24:	1f 92       	push	r1
     e26:	0f 92       	push	r0
     e28:	0f b6       	in	r0, 0x3f	; 63
     e2a:	0f 92       	push	r0
     e2c:	11 24       	eor	r1, r1
     e2e:	8f 93       	push	r24
	// set the a2d conversion flag to indicate "complete"
	a2dCompleteFlag = TRUE;
     e30:	8f ef       	ldi	r24, 0xFF	; 255
     e32:	80 93 fa 04 	sts	0x04FA, r24
}
     e36:	8f 91       	pop	r24
     e38:	0f 90       	pop	r0
     e3a:	0f be       	out	0x3f, r0	; 63
     e3c:	0f 90       	pop	r0
     e3e:	1f 90       	pop	r1
     e40:	18 95       	reti

00000e42 <bufferInit>:
// global variables

// initialization

void bufferInit(cBuffer* buffer, unsigned char *start, unsigned short size)
{
     e42:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     e44:	8f b7       	in	r24, 0x3f	; 63
     e46:	f8 94       	cli
	// set start pointer of the buffer
	buffer->dataptr = start;
     e48:	71 83       	std	Z+1, r23	; 0x01
     e4a:	60 83       	st	Z, r22
	buffer->size = size;
     e4c:	53 83       	std	Z+3, r21	; 0x03
     e4e:	42 83       	std	Z+2, r20	; 0x02
	// initialize index and length
	buffer->dataindex = 0;
     e50:	17 82       	std	Z+7, r1	; 0x07
     e52:	16 82       	std	Z+6, r1	; 0x06
	buffer->datalength = 0;
     e54:	15 82       	std	Z+5, r1	; 0x05
     e56:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
     e58:	8f bf       	out	0x3f, r24	; 63
}
     e5a:	08 95       	ret

00000e5c <bufferGetFromFront>:

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
     e5c:	dc 01       	movw	r26, r24
	unsigned char data = 0;
	// begin critical section
	CRITICAL_SECTION_START;
     e5e:	4f b7       	in	r20, 0x3f	; 63
     e60:	f8 94       	cli
	// check to see if there's data in the buffer
	if(buffer->datalength)
     e62:	14 96       	adiw	r26, 0x04	; 4
     e64:	8d 91       	ld	r24, X+
     e66:	9c 91       	ld	r25, X
     e68:	15 97       	sbiw	r26, 0x05	; 5
     e6a:	89 2b       	or	r24, r25
     e6c:	11 f4       	brne	.+4      	; 0xe72 <bufferGetFromFront+0x16>
     e6e:	e0 e0       	ldi	r30, 0x00	; 0
     e70:	25 c0       	rjmp	.+74     	; 0xebc <bufferGetFromFront+0x60>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
     e72:	16 96       	adiw	r26, 0x06	; 6
     e74:	8d 91       	ld	r24, X+
     e76:	9c 91       	ld	r25, X
     e78:	17 97       	sbiw	r26, 0x07	; 7
     e7a:	ed 91       	ld	r30, X+
     e7c:	fc 91       	ld	r31, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	e8 0f       	add	r30, r24
     e82:	f9 1f       	adc	r31, r25
     e84:	e0 81       	ld	r30, Z
		// move index down and decrement length
		buffer->dataindex++;
     e86:	01 96       	adiw	r24, 0x01	; 1
     e88:	17 96       	adiw	r26, 0x07	; 7
     e8a:	9c 93       	st	X, r25
     e8c:	8e 93       	st	-X, r24
     e8e:	16 97       	sbiw	r26, 0x06	; 6
		if(buffer->dataindex >= buffer->size)
     e90:	12 96       	adiw	r26, 0x02	; 2
     e92:	2d 91       	ld	r18, X+
     e94:	3c 91       	ld	r19, X
     e96:	13 97       	sbiw	r26, 0x03	; 3
     e98:	82 17       	cp	r24, r18
     e9a:	93 07       	cpc	r25, r19
     e9c:	30 f0       	brcs	.+12     	; 0xeaa <bufferGetFromFront+0x4e>
		{
			buffer->dataindex -= buffer->size;
     e9e:	82 1b       	sub	r24, r18
     ea0:	93 0b       	sbc	r25, r19
     ea2:	17 96       	adiw	r26, 0x07	; 7
     ea4:	9c 93       	st	X, r25
     ea6:	8e 93       	st	-X, r24
     ea8:	16 97       	sbiw	r26, 0x06	; 6
		}
		buffer->datalength--;
     eaa:	14 96       	adiw	r26, 0x04	; 4
     eac:	8d 91       	ld	r24, X+
     eae:	9c 91       	ld	r25, X
     eb0:	15 97       	sbiw	r26, 0x05	; 5
     eb2:	01 97       	sbiw	r24, 0x01	; 1
     eb4:	15 96       	adiw	r26, 0x05	; 5
     eb6:	9c 93       	st	X, r25
     eb8:	8e 93       	st	-X, r24
     eba:	14 97       	sbiw	r26, 0x04	; 4
	}
	// end critical section
	CRITICAL_SECTION_END;
     ebc:	4f bf       	out	0x3f, r20	; 63
	// return
	return data;
}
     ebe:	8e 2f       	mov	r24, r30
     ec0:	08 95       	ret

00000ec2 <bufferDumpFromFront>:

void bufferDumpFromFront(cBuffer* buffer, unsigned short numbytes)
{
     ec2:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     ec4:	4f b7       	in	r20, 0x3f	; 63
     ec6:	f8 94       	cli
	// dump numbytes from the front of the buffer
	// are we dumping less than the entire buffer?
	if(numbytes < buffer->datalength)
     ec8:	84 81       	ldd	r24, Z+4	; 0x04
     eca:	95 81       	ldd	r25, Z+5	; 0x05
     ecc:	68 17       	cp	r22, r24
     ece:	79 07       	cpc	r23, r25
     ed0:	b0 f4       	brcc	.+44     	; 0xefe <bufferDumpFromFront+0x3c>
	{
		// move index down by numbytes and decrement length by numbytes
		buffer->dataindex += numbytes;
     ed2:	86 81       	ldd	r24, Z+6	; 0x06
     ed4:	97 81       	ldd	r25, Z+7	; 0x07
     ed6:	86 0f       	add	r24, r22
     ed8:	97 1f       	adc	r25, r23
     eda:	97 83       	std	Z+7, r25	; 0x07
     edc:	86 83       	std	Z+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
     ede:	22 81       	ldd	r18, Z+2	; 0x02
     ee0:	33 81       	ldd	r19, Z+3	; 0x03
     ee2:	82 17       	cp	r24, r18
     ee4:	93 07       	cpc	r25, r19
     ee6:	20 f0       	brcs	.+8      	; 0xef0 <bufferDumpFromFront+0x2e>
		{
			buffer->dataindex -= buffer->size;
     ee8:	82 1b       	sub	r24, r18
     eea:	93 0b       	sbc	r25, r19
     eec:	97 83       	std	Z+7, r25	; 0x07
     eee:	86 83       	std	Z+6, r24	; 0x06
		}
		buffer->datalength -= numbytes;
     ef0:	84 81       	ldd	r24, Z+4	; 0x04
     ef2:	95 81       	ldd	r25, Z+5	; 0x05
     ef4:	86 1b       	sub	r24, r22
     ef6:	97 0b       	sbc	r25, r23
     ef8:	95 83       	std	Z+5, r25	; 0x05
     efa:	84 83       	std	Z+4, r24	; 0x04
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <bufferDumpFromFront+0x40>
	}
	else
	{
		// flush the whole buffer
		buffer->datalength = 0;
     efe:	15 82       	std	Z+5, r1	; 0x05
     f00:	14 82       	std	Z+4, r1	; 0x04
	}
	// end critical section
	CRITICAL_SECTION_END;
     f02:	4f bf       	out	0x3f, r20	; 63
}
     f04:	08 95       	ret

00000f06 <bufferGetAtIndex>:

unsigned char bufferGetAtIndex(cBuffer* buffer, unsigned short index)
{
     f06:	fc 01       	movw	r30, r24
     f08:	cb 01       	movw	r24, r22
	// begin critical section
	CRITICAL_SECTION_START;
     f0a:	2f b7       	in	r18, 0x3f	; 63
     f0c:	f8 94       	cli
	// return character at index in buffer
	unsigned char data = buffer->dataptr[(buffer->dataindex+index)%(buffer->size)];
	// end critical section
	CRITICAL_SECTION_END;
     f0e:	2f bf       	out	0x3f, r18	; 63
     f10:	26 81       	ldd	r18, Z+6	; 0x06
     f12:	37 81       	ldd	r19, Z+7	; 0x07
     f14:	62 81       	ldd	r22, Z+2	; 0x02
     f16:	73 81       	ldd	r23, Z+3	; 0x03
     f18:	82 0f       	add	r24, r18
     f1a:	93 1f       	adc	r25, r19
     f1c:	0e 94 d4 2d 	call	0x5ba8	; 0x5ba8 <__udivmodhi4>
     f20:	01 90       	ld	r0, Z+
     f22:	f0 81       	ld	r31, Z
     f24:	e0 2d       	mov	r30, r0
     f26:	e8 0f       	add	r30, r24
     f28:	f9 1f       	adc	r31, r25
	return data;
}
     f2a:	80 81       	ld	r24, Z
     f2c:	08 95       	ret

00000f2e <bufferAddToEnd>:

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
     f2e:	1f 93       	push	r17
     f30:	cf 93       	push	r28
     f32:	df 93       	push	r29
     f34:	ec 01       	movw	r28, r24
     f36:	16 2f       	mov	r17, r22
	// begin critical section
	CRITICAL_SECTION_START;
     f38:	4f b7       	in	r20, 0x3f	; 63
     f3a:	f8 94       	cli
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
     f3c:	2c 81       	ldd	r18, Y+4	; 0x04
     f3e:	3d 81       	ldd	r19, Y+5	; 0x05
     f40:	6a 81       	ldd	r22, Y+2	; 0x02
     f42:	7b 81       	ldd	r23, Y+3	; 0x03
     f44:	26 17       	cp	r18, r22
     f46:	37 07       	cpc	r19, r23
     f48:	98 f4       	brcc	.+38     	; 0xf70 <bufferAddToEnd+0x42>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
     f4a:	8e 81       	ldd	r24, Y+6	; 0x06
     f4c:	9f 81       	ldd	r25, Y+7	; 0x07
     f4e:	82 0f       	add	r24, r18
     f50:	93 1f       	adc	r25, r19
     f52:	0e 94 d4 2d 	call	0x5ba8	; 0x5ba8 <__udivmodhi4>
     f56:	e8 81       	ld	r30, Y
     f58:	f9 81       	ldd	r31, Y+1	; 0x01
     f5a:	e8 0f       	add	r30, r24
     f5c:	f9 1f       	adc	r31, r25
     f5e:	10 83       	st	Z, r17
		// increment the length
		buffer->datalength++;
     f60:	8c 81       	ldd	r24, Y+4	; 0x04
     f62:	9d 81       	ldd	r25, Y+5	; 0x05
     f64:	01 96       	adiw	r24, 0x01	; 1
     f66:	9d 83       	std	Y+5, r25	; 0x05
     f68:	8c 83       	std	Y+4, r24	; 0x04
		// end critical section
		CRITICAL_SECTION_END;
     f6a:	4f bf       	out	0x3f, r20	; 63
     f6c:	8f ef       	ldi	r24, 0xFF	; 255
     f6e:	02 c0       	rjmp	.+4      	; 0xf74 <bufferAddToEnd+0x46>
		// return success
		return -1;
	}
	// end critical section
	CRITICAL_SECTION_END;
     f70:	4f bf       	out	0x3f, r20	; 63
     f72:	80 e0       	ldi	r24, 0x00	; 0
	// return failure
	return 0;
}
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	1f 91       	pop	r17
     f7a:	08 95       	ret

00000f7c <bufferIsNotFull>:

unsigned short bufferIsNotFull(cBuffer* buffer)
{
     f7c:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     f7e:	8f b7       	in	r24, 0x3f	; 63
     f80:	f8 94       	cli
	// check to see if the buffer has room
	// return true if there is room
	unsigned short bytesleft = (buffer->size - buffer->datalength);
	// end critical section
	CRITICAL_SECTION_END;
     f82:	8f bf       	out	0x3f, r24	; 63
     f84:	22 81       	ldd	r18, Z+2	; 0x02
     f86:	33 81       	ldd	r19, Z+3	; 0x03
     f88:	84 81       	ldd	r24, Z+4	; 0x04
     f8a:	95 81       	ldd	r25, Z+5	; 0x05
     f8c:	28 1b       	sub	r18, r24
     f8e:	39 0b       	sbc	r19, r25
	return bytesleft;
}
     f90:	c9 01       	movw	r24, r18
     f92:	08 95       	ret

00000f94 <bufferFlush>:

void bufferFlush(cBuffer* buffer)
{
     f94:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     f96:	8f b7       	in	r24, 0x3f	; 63
     f98:	f8 94       	cli
	// flush contents of the buffer
	buffer->datalength = 0;
     f9a:	15 82       	std	Z+5, r1	; 0x05
     f9c:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
     f9e:	8f bf       	out	0x3f, r24	; 63
}
     fa0:	08 95       	ret

00000fa2 <cmdlineInit>:
static void (*cmdlineOutputFunc)(unsigned char, unsigned char);

void cmdlineInit(void)
{
	// reset vt100 processing state
	CmdlineInputVT100State = 0;
     fa2:	10 92 ff 04 	sts	0x04FF, r1
	// initialize input buffer
	CmdlineBufferLength = 0;
     fa6:	10 92 fb 04 	sts	0x04FB, r1
	CmdlineBufferEditPos = 0;
     faa:	10 92 00 05 	sts	0x0500, r1
	// initialize executing function
	CmdlineExecFunction = 0;
     fae:	10 92 fd 04 	sts	0x04FD, r1
     fb2:	10 92 fc 04 	sts	0x04FC, r1
	// initialize command list
	CmdlineNumCommands = 0;
     fb6:	10 92 fe 04 	sts	0x04FE, r1
}
     fba:	08 95       	ret

00000fbc <cmdlinePrintPrompt>:
		cmdlinePrintPrompt();
	}
}

void cmdlinePrintPrompt(void)
{
     fbc:	cf 93       	push	r28
     fbe:	df 93       	push	r29
     fc0:	cc e7       	ldi	r28, 0x7C	; 124
     fc2:	d0 e0       	ldi	r29, 0x00	; 0
     fc4:	09 c0       	rjmp	.+18     	; 0xfd8 <cmdlinePrintPrompt+0x1c>
	// print a new command prompt
	u08* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
     fc6:	21 96       	adiw	r28, 0x01	; 1
     fc8:	f9 01       	movw	r30, r18
     fca:	64 91       	lpm	r22, Z+
     fcc:	e0 91 08 02 	lds	r30, 0x0208
     fd0:	f0 91 09 02 	lds	r31, 0x0209
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	09 95       	icall
     fd8:	9e 01       	movw	r18, r28
     fda:	fe 01       	movw	r30, r28
     fdc:	84 91       	lpm	r24, Z+
     fde:	88 23       	and	r24, r24
     fe0:	91 f7       	brne	.-28     	; 0xfc6 <cmdlinePrintPrompt+0xa>
}
     fe2:	df 91       	pop	r29
     fe4:	cf 91       	pop	r28
     fe6:	08 95       	ret

00000fe8 <cmdlineMainLoop>:
}

void cmdlineMainLoop(void)
{
	// do we have a command/function to be executed
	if(CmdlineExecFunction)
     fe8:	e0 91 fc 04 	lds	r30, 0x04FC
     fec:	f0 91 fd 04 	lds	r31, 0x04FD
     ff0:	30 97       	sbiw	r30, 0x00	; 0
     ff2:	39 f0       	breq	.+14     	; 0x1002 <cmdlineMainLoop+0x1a>
	{
		// run it
		CmdlineExecFunction();
     ff4:	09 95       	icall
		// reset
		CmdlineExecFunction = 0;
     ff6:	10 92 fd 04 	sts	0x04FD, r1
     ffa:	10 92 fc 04 	sts	0x04FC, r1
		// output new prompt
		cmdlinePrintPrompt();
     ffe:	0e 94 de 07 	call	0xfbc	; 0xfbc <cmdlinePrintPrompt>
    1002:	08 95       	ret

00001004 <cmdlineRepaint>:
		CmdlineInputVT100State = 1;
	}
}

void cmdlineRepaint(void)
{
    1004:	1f 93       	push	r17
    1006:	cf 93       	push	r28
    1008:	df 93       	push	r29
	u08* ptr;
	u08 i;

	// carriage return
	cmdlineOutputFunc(UART_PRINT, ASCII_CR);
    100a:	e0 91 08 02 	lds	r30, 0x0208
    100e:	f0 91 09 02 	lds	r31, 0x0209
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	6d e0       	ldi	r22, 0x0D	; 13
    1016:	09 95       	icall
	// print fresh prompt
	cmdlinePrintPrompt();
    1018:	0e 94 de 07 	call	0xfbc	; 0xfbc <cmdlinePrintPrompt>
	// print the new command line buffer
	i = CmdlineBufferLength;
    101c:	10 91 fb 04 	lds	r17, 0x04FB
    1020:	c1 e0       	ldi	r28, 0x01	; 1
    1022:	d5 e0       	ldi	r29, 0x05	; 5
    1024:	08 c0       	rjmp	.+16     	; 0x1036 <cmdlineRepaint+0x32>
	ptr = CmdlineBuffer;
	while(i--) cmdlineOutputFunc(UART_PRINT, *ptr++);
    1026:	69 91       	ld	r22, Y+
    1028:	e0 91 08 02 	lds	r30, 0x0208
    102c:	f0 91 09 02 	lds	r31, 0x0209
    1030:	81 e0       	ldi	r24, 0x01	; 1
    1032:	09 95       	icall
    1034:	11 50       	subi	r17, 0x01	; 1
    1036:	11 23       	and	r17, r17
    1038:	b1 f7       	brne	.-20     	; 0x1026 <cmdlineRepaint+0x22>
}
    103a:	df 91       	pop	r29
    103c:	cf 91       	pop	r28
    103e:	1f 91       	pop	r17
    1040:	08 95       	ret

00001042 <cmdlineSetOutputFunc>:
}

void cmdlineSetOutputFunc(void (*output_func)(unsigned char, unsigned char))
{
	// set new output function
	cmdlineOutputFunc = output_func;
    1042:	90 93 09 02 	sts	0x0209, r25
    1046:	80 93 08 02 	sts	0x0208, r24
	
	// should we really do this?
	// print a prompt 
	cmdlinePrintPrompt();
    104a:	0e 94 de 07 	call	0xfbc	; 0xfbc <cmdlinePrintPrompt>
}
    104e:	08 95       	ret

00001050 <cmdlinePrintError>:
	u08* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
}

void cmdlinePrintError(void)
{
    1050:	cf 93       	push	r28
    1052:	df 93       	push	r29
    1054:	c1 e8       	ldi	r28, 0x81	; 129
    1056:	d0 e0       	ldi	r29, 0x00	; 0
    1058:	09 c0       	rjmp	.+18     	; 0x106c <cmdlinePrintError+0x1c>
	u08 * ptr;

	// print a notice header
	// (u08*) cast used to avoid compiler warning
	ptr = (u08*)CmdlineNotice;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
    105a:	21 96       	adiw	r28, 0x01	; 1
    105c:	f9 01       	movw	r30, r18
    105e:	64 91       	lpm	r22, Z+
    1060:	e0 91 08 02 	lds	r30, 0x0208
    1064:	f0 91 09 02 	lds	r31, 0x0209
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	09 95       	icall
    106c:	9e 01       	movw	r18, r28
    106e:	fe 01       	movw	r30, r28
    1070:	84 91       	lpm	r24, Z+
    1072:	88 23       	and	r24, r24
    1074:	91 f7       	brne	.-28     	; 0x105a <cmdlinePrintError+0xa>
    1076:	c1 e0       	ldi	r28, 0x01	; 1
    1078:	d5 e0       	ldi	r29, 0x05	; 5
    107a:	07 c0       	rjmp	.+14     	; 0x108a <cmdlinePrintError+0x3a>
	
	// print the offending command
	ptr = CmdlineBuffer;
	while((*ptr) && (*ptr != ' ')) cmdlineOutputFunc(UART_PRINT, *ptr++);
    107c:	21 96       	adiw	r28, 0x01	; 1
    107e:	e0 91 08 02 	lds	r30, 0x0208
    1082:	f0 91 09 02 	lds	r31, 0x0209
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	09 95       	icall
    108a:	68 81       	ld	r22, Y
    108c:	66 23       	and	r22, r22
    108e:	11 f0       	breq	.+4      	; 0x1094 <cmdlinePrintError+0x44>
    1090:	60 32       	cpi	r22, 0x20	; 32
    1092:	a1 f7       	brne	.-24     	; 0x107c <cmdlinePrintError+0x2c>

	cmdlineOutputFunc(UART_PRINT, ':');
    1094:	e0 91 08 02 	lds	r30, 0x0208
    1098:	f0 91 09 02 	lds	r31, 0x0209
    109c:	81 e0       	ldi	r24, 0x01	; 1
    109e:	6a e3       	ldi	r22, 0x3A	; 58
    10a0:	09 95       	icall
	cmdlineOutputFunc(UART_PRINT, ' ');
    10a2:	e0 91 08 02 	lds	r30, 0x0208
    10a6:	f0 91 09 02 	lds	r31, 0x0209
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	60 e2       	ldi	r22, 0x20	; 32
    10ae:	09 95       	icall
    10b0:	cb e8       	ldi	r28, 0x8B	; 139
    10b2:	d0 e0       	ldi	r29, 0x00	; 0
    10b4:	06 c0       	rjmp	.+12     	; 0x10c2 <cmdlinePrintError+0x72>

	// print the not-found message
	// (u08*) cast used to avoid compiler warning
	ptr = (u08*)CmdlineCmdNotFound;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
    10b6:	21 96       	adiw	r28, 0x01	; 1
    10b8:	fa 01       	movw	r30, r20
    10ba:	64 91       	lpm	r22, Z+
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	f9 01       	movw	r30, r18
    10c0:	09 95       	icall
    10c2:	ae 01       	movw	r20, r28
    10c4:	fe 01       	movw	r30, r28
    10c6:	84 91       	lpm	r24, Z+
    10c8:	20 91 08 02 	lds	r18, 0x0208
    10cc:	30 91 09 02 	lds	r19, 0x0209
    10d0:	88 23       	and	r24, r24
    10d2:	89 f7       	brne	.-30     	; 0x10b6 <cmdlinePrintError+0x66>

	cmdlineOutputFunc(UART_PRINT, '\r');
    10d4:	81 e0       	ldi	r24, 0x01	; 1
    10d6:	6d e0       	ldi	r22, 0x0D	; 13
    10d8:	f9 01       	movw	r30, r18
    10da:	09 95       	icall
	cmdlineOutputFunc(UART_PRINT, '\n');
    10dc:	e0 91 08 02 	lds	r30, 0x0208
    10e0:	f0 91 09 02 	lds	r31, 0x0209
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	6a e0       	ldi	r22, 0x0A	; 10
    10e8:	09 95       	icall
}
    10ea:	df 91       	pop	r29
    10ec:	cf 91       	pop	r28
    10ee:	08 95       	ret

000010f0 <cmdlineGetArgStr>:

// argument retrieval commands

// return string pointer to argument [argnum]
u08* cmdlineGetArgStr(u08 argnum)
{
    10f0:	38 2f       	mov	r19, r24
    10f2:	20 e0       	ldi	r18, 0x00	; 0
    10f4:	01 c0       	rjmp	.+2      	; 0x10f8 <cmdlineGetArgStr+0x8>
	// find the offset of argument number [argnum]
	u08 idx=0;
	u08 arg;
	
	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    10f6:	2f 5f       	subi	r18, 0xFF	; 255
    10f8:	e2 2f       	mov	r30, r18
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	ef 5f       	subi	r30, 0xFF	; 255
    10fe:	fa 4f       	sbci	r31, 0xFA	; 250
    1100:	80 81       	ld	r24, Z
    1102:	80 32       	cpi	r24, 0x20	; 32
    1104:	c1 f3       	breq	.-16     	; 0x10f6 <cmdlineGetArgStr+0x6>
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	14 c0       	rjmp	.+40     	; 0x1132 <__stack+0x33>
	
	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    110a:	2f 5f       	subi	r18, 0xFF	; 255
    110c:	e2 2f       	mov	r30, r18
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	ef 5f       	subi	r30, 0xFF	; 255
    1112:	fa 4f       	sbci	r31, 0xFA	; 250
    1114:	e0 81       	ld	r30, Z
    1116:	ee 23       	and	r30, r30
    1118:	21 f0       	breq	.+8      	; 0x1122 <__stack+0x23>
    111a:	e0 32       	cpi	r30, 0x20	; 32
    111c:	b1 f7       	brne	.-20     	; 0x110a <__stack+0xb>
    111e:	01 c0       	rjmp	.+2      	; 0x1122 <__stack+0x23>
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    1120:	2f 5f       	subi	r18, 0xFF	; 255
    1122:	e2 2f       	mov	r30, r18
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	ef 5f       	subi	r30, 0xFF	; 255
    1128:	fa 4f       	sbci	r31, 0xFA	; 250
    112a:	80 81       	ld	r24, Z
    112c:	80 32       	cpi	r24, 0x20	; 32
    112e:	c1 f3       	breq	.-16     	; 0x1120 <__stack+0x21>
	
	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
	
	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    1130:	9f 5f       	subi	r25, 0xFF	; 255
    1132:	93 17       	cp	r25, r19
    1134:	58 f3       	brcs	.-42     	; 0x110c <__stack+0xd>
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	2f 5f       	subi	r18, 0xFF	; 255
    113a:	3a 4f       	sbci	r19, 0xFA	; 250
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
	}
	// we are at the requested argument or the end of the buffer
	return &CmdlineBuffer[idx];
}
    113c:	c9 01       	movw	r24, r18
    113e:	08 95       	ret

00001140 <cmdlineGetArgHex>:
	return strtol((const char *)cmdlineGetArgStr(argnum), &endptr, 10);
}

// return argument [argnum] interpreted as a hex integer
long cmdlineGetArgHex(u08 argnum)
{
    1140:	df 93       	push	r29
    1142:	cf 93       	push	r28
    1144:	00 d0       	rcall	.+0      	; 0x1146 <cmdlineGetArgHex+0x6>
    1146:	cd b7       	in	r28, 0x3d	; 61
    1148:	de b7       	in	r29, 0x3e	; 62
	char* endptr;
	return strtol((const char *)cmdlineGetArgStr(argnum), &endptr, 16);
    114a:	0e 94 78 08 	call	0x10f0	; 0x10f0 <cmdlineGetArgStr>
    114e:	be 01       	movw	r22, r28
    1150:	6f 5f       	subi	r22, 0xFF	; 255
    1152:	7f 4f       	sbci	r23, 0xFF	; 255
    1154:	40 e1       	ldi	r20, 0x10	; 16
    1156:	50 e0       	ldi	r21, 0x00	; 0
    1158:	0e 94 8b 2f 	call	0x5f16	; 0x5f16 <strtol>
}
    115c:	0f 90       	pop	r0
    115e:	0f 90       	pop	r0
    1160:	cf 91       	pop	r28
    1162:	df 91       	pop	r29
    1164:	08 95       	ret

00001166 <cmdlineGetArgInt>:
	return &CmdlineBuffer[idx];
}

// return argument [argnum] interpreted as a decimal integer
long cmdlineGetArgInt(u08 argnum)
{
    1166:	df 93       	push	r29
    1168:	cf 93       	push	r28
    116a:	00 d0       	rcall	.+0      	; 0x116c <cmdlineGetArgInt+0x6>
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
	char* endptr;
	return strtol((const char *)cmdlineGetArgStr(argnum), &endptr, 10);
    1170:	0e 94 78 08 	call	0x10f0	; 0x10f0 <cmdlineGetArgStr>
    1174:	be 01       	movw	r22, r28
    1176:	6f 5f       	subi	r22, 0xFF	; 255
    1178:	7f 4f       	sbci	r23, 0xFF	; 255
    117a:	4a e0       	ldi	r20, 0x0A	; 10
    117c:	50 e0       	ldi	r21, 0x00	; 0
    117e:	0e 94 8b 2f 	call	0x5f16	; 0x5f16 <strtol>
}
    1182:	0f 90       	pop	r0
    1184:	0f 90       	pop	r0
    1186:	cf 91       	pop	r28
    1188:	df 91       	pop	r29
    118a:	08 95       	ret

0000118c <cmdlineAddCommand>:
	// initialize command list
	CmdlineNumCommands = 0;
}

void cmdlineAddCommand(u08* newCmdString, CmdlineFuncPtrType newCmdFuncPtr)
{
    118c:	0f 93       	push	r16
    118e:	1f 93       	push	r17
    1190:	9c 01       	movw	r18, r24
    1192:	8b 01       	movw	r16, r22
	// add command string to end of command list
	strcpy(CmdlineCommandList[CmdlineNumCommands], (const char *)newCmdString);
    1194:	80 91 fe 04 	lds	r24, 0x04FE
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	88 0f       	add	r24, r24
    119c:	99 1f       	adc	r25, r25
    119e:	88 0f       	add	r24, r24
    11a0:	99 1f       	adc	r25, r25
    11a2:	80 54       	subi	r24, 0x40	; 64
    11a4:	9e 4f       	sbci	r25, 0xFE	; 254
    11a6:	b9 01       	movw	r22, r18
    11a8:	0e 94 1c 31 	call	0x6238	; 0x6238 <strcpy>
	// add command function ptr to end of function list
	CmdlineFunctionList[CmdlineNumCommands] = newCmdFuncPtr;
    11ac:	80 91 fe 04 	lds	r24, 0x04FE
    11b0:	e8 2f       	mov	r30, r24
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	ee 0f       	add	r30, r30
    11b6:	ff 1f       	adc	r31, r31
    11b8:	e0 51       	subi	r30, 0x10	; 16
    11ba:	fe 4f       	sbci	r31, 0xFE	; 254
    11bc:	11 83       	std	Z+1, r17	; 0x01
    11be:	00 83       	st	Z, r16
	// increment number of registered commands
	CmdlineNumCommands++;
    11c0:	8f 5f       	subi	r24, 0xFF	; 255
    11c2:	80 93 fe 04 	sts	0x04FE, r24
}
    11c6:	1f 91       	pop	r17
    11c8:	0f 91       	pop	r16
    11ca:	08 95       	ret

000011cc <cmdlineDoHistory>:
	ptr = CmdlineBuffer;
	while(i--) cmdlineOutputFunc(UART_PRINT, *ptr++);
}

void cmdlineDoHistory(u08 action)
{
    11cc:	0f 93       	push	r16
    11ce:	1f 93       	push	r17
	switch(action)
    11d0:	88 23       	and	r24, r24
    11d2:	19 f0       	breq	.+6      	; 0x11da <cmdlineDoHistory+0xe>
    11d4:	81 30       	cpi	r24, 0x01	; 1
    11d6:	11 f5       	brne	.+68     	; 0x121c <cmdlineDoHistory+0x50>
    11d8:	0b c0       	rjmp	.+22     	; 0x11f0 <cmdlineDoHistory+0x24>
	{
	case CMDLINE_HISTORY_SAVE:
		// copy CmdlineBuffer to history if not null string
		if( strlen((char *)CmdlineBuffer) )
    11da:	80 91 01 05 	lds	r24, 0x0501
    11de:	88 23       	and	r24, r24
    11e0:	e9 f0       	breq	.+58     	; 0x121c <cmdlineDoHistory+0x50>
			strcpy((char *)CmdlineHistory[0], (char *)CmdlineBuffer);
    11e2:	81 e2       	ldi	r24, 0x21	; 33
    11e4:	95 e0       	ldi	r25, 0x05	; 5
    11e6:	61 e0       	ldi	r22, 0x01	; 1
    11e8:	75 e0       	ldi	r23, 0x05	; 5
    11ea:	0e 94 1c 31 	call	0x6238	; 0x6238 <strcpy>
    11ee:	16 c0       	rjmp	.+44     	; 0x121c <cmdlineDoHistory+0x50>
		break;
	case CMDLINE_HISTORY_PREV:
		// copy history to current buffer
		strcpy((char *)CmdlineBuffer, (char *)CmdlineHistory[0]);
    11f0:	01 e0       	ldi	r16, 0x01	; 1
    11f2:	15 e0       	ldi	r17, 0x05	; 5
    11f4:	c8 01       	movw	r24, r16
    11f6:	61 e2       	ldi	r22, 0x21	; 33
    11f8:	75 e0       	ldi	r23, 0x05	; 5
    11fa:	0e 94 1c 31 	call	0x6238	; 0x6238 <strcpy>
		// set the buffer position to the end of the line
		CmdlineBufferLength = strlen((char *)CmdlineBuffer);
    11fe:	f8 01       	movw	r30, r16
    1200:	01 90       	ld	r0, Z+
    1202:	00 20       	and	r0, r0
    1204:	e9 f7       	brne	.-6      	; 0x1200 <cmdlineDoHistory+0x34>
    1206:	8f 01       	movw	r16, r30
    1208:	01 50       	subi	r16, 0x01	; 1
    120a:	10 40       	sbci	r17, 0x00	; 0
    120c:	01 50       	subi	r16, 0x01	; 1
    120e:	15 40       	sbci	r17, 0x05	; 5
    1210:	00 93 fb 04 	sts	0x04FB, r16
		CmdlineBufferEditPos = CmdlineBufferLength;
    1214:	00 93 00 05 	sts	0x0500, r16
		// "re-paint" line
		cmdlineRepaint();
    1218:	0e 94 02 08 	call	0x1004	; 0x1004 <cmdlineRepaint>
		break;
	case CMDLINE_HISTORY_NEXT:
		break;
	}
}
    121c:	1f 91       	pop	r17
    121e:	0f 91       	pop	r16
    1220:	08 95       	ret

00001222 <cmdlineProcessInputString>:

void cmdlineProcessInputString(void)
{
    1222:	ff 92       	push	r15
    1224:	0f 93       	push	r16
    1226:	1f 93       	push	r17
    1228:	cf 93       	push	r28
    122a:	df 93       	push	r29
	u08 cmdIndex;
	u08 i=0;

	// save command in history
	cmdlineDoHistory(CMDLINE_HISTORY_SAVE);
    122c:	80 e0       	ldi	r24, 0x00	; 0
    122e:	0e 94 e6 08 	call	0x11cc	; 0x11cc <cmdlineDoHistory>
    1232:	00 e0       	ldi	r16, 0x00	; 0
    1234:	01 c0       	rjmp	.+2      	; 0x1238 <cmdlineProcessInputString+0x16>

	// find the end of the command (excluding arguments)
	// find first whitespace character in CmdlineBuffer
	while( !((CmdlineBuffer[i] == ' ') || (CmdlineBuffer[i] == 0)) ) i++;
    1236:	0f 5f       	subi	r16, 0xFF	; 255
    1238:	e0 2f       	mov	r30, r16
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	ef 5f       	subi	r30, 0xFF	; 255
    123e:	fa 4f       	sbci	r31, 0xFA	; 250
    1240:	e0 81       	ld	r30, Z
    1242:	e0 32       	cpi	r30, 0x20	; 32
    1244:	11 f0       	breq	.+4      	; 0x124a <cmdlineProcessInputString+0x28>
    1246:	ee 23       	and	r30, r30
    1248:	b1 f7       	brne	.-20     	; 0x1236 <cmdlineProcessInputString+0x14>

	if(!i)
    124a:	00 23       	and	r16, r16
    124c:	11 f1       	breq	.+68     	; 0x1292 <cmdlineProcessInputString+0x70>
		// we're done
		return;
	}

	// search command list for match with entered command
	for(cmdIndex=0; cmdIndex<CmdlineNumCommands; cmdIndex++)
    124e:	f0 90 fe 04 	lds	r15, 0x04FE
    1252:	c0 ec       	ldi	r28, 0xC0	; 192
    1254:	d1 e0       	ldi	r29, 0x01	; 1
    1256:	10 e0       	ldi	r17, 0x00	; 0
    1258:	18 c0       	rjmp	.+48     	; 0x128a <cmdlineProcessInputString+0x68>
	{
		if( !strncmp(CmdlineCommandList[cmdIndex], (const char *)CmdlineBuffer, i) )
    125a:	ce 01       	movw	r24, r28
    125c:	61 e0       	ldi	r22, 0x01	; 1
    125e:	75 e0       	ldi	r23, 0x05	; 5
    1260:	40 2f       	mov	r20, r16
    1262:	50 e0       	ldi	r21, 0x00	; 0
    1264:	0e 94 23 31 	call	0x6246	; 0x6246 <strncmp>
    1268:	24 96       	adiw	r28, 0x04	; 4
    126a:	00 97       	sbiw	r24, 0x00	; 0
    126c:	69 f4       	brne	.+26     	; 0x1288 <cmdlineProcessInputString+0x66>
		{
			// user-entered command matched a command in the list (database)
			// run the corresponding function
			CmdlineExecFunction = CmdlineFunctionList[cmdIndex];
    126e:	e1 2f       	mov	r30, r17
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	ee 0f       	add	r30, r30
    1274:	ff 1f       	adc	r31, r31
    1276:	e0 51       	subi	r30, 0x10	; 16
    1278:	fe 4f       	sbci	r31, 0xFE	; 254
    127a:	80 81       	ld	r24, Z
    127c:	91 81       	ldd	r25, Z+1	; 0x01
    127e:	90 93 fd 04 	sts	0x04FD, r25
    1282:	80 93 fc 04 	sts	0x04FC, r24
    1286:	07 c0       	rjmp	.+14     	; 0x1296 <cmdlineProcessInputString+0x74>
		// we're done
		return;
	}

	// search command list for match with entered command
	for(cmdIndex=0; cmdIndex<CmdlineNumCommands; cmdIndex++)
    1288:	1f 5f       	subi	r17, 0xFF	; 255
    128a:	1f 15       	cp	r17, r15
    128c:	30 f3       	brcs	.-52     	; 0x125a <cmdlineProcessInputString+0x38>
		}
	}

	// if we did not get a match
	// output an error message
	cmdlinePrintError();
    128e:	0e 94 28 08 	call	0x1050	; 0x1050 <cmdlinePrintError>
	// output a new prompt
	cmdlinePrintPrompt();
    1292:	0e 94 de 07 	call	0xfbc	; 0xfbc <cmdlinePrintPrompt>
}
    1296:	df 91       	pop	r29
    1298:	cf 91       	pop	r28
    129a:	1f 91       	pop	r17
    129c:	0f 91       	pop	r16
    129e:	ff 90       	pop	r15
    12a0:	08 95       	ret

000012a2 <cmdlineInputFunc>:
	// print a prompt 
	cmdlinePrintPrompt();
}

void cmdlineInputFunc(unsigned char c)
{
    12a2:	1f 93       	push	r17
    12a4:	18 2f       	mov	r17, r24
	u08 i;
	// process the received character

	// VT100 handling
	// are we processing a VT100 command?
	if(CmdlineInputVT100State == 2){
    12a6:	80 91 ff 04 	lds	r24, 0x04FF
    12aa:	82 30       	cpi	r24, 0x02	; 2
    12ac:	09 f0       	breq	.+2      	; 0x12b0 <cmdlineInputFunc+0xe>
    12ae:	44 c0       	rjmp	.+136    	; 0x1338 <cmdlineInputFunc+0x96>
		// we have already received ESC and [
		// now process the vt100 code
		switch(c){
    12b0:	12 34       	cpi	r17, 0x42	; 66
    12b2:	61 f0       	breq	.+24     	; 0x12cc <cmdlineInputFunc+0x2a>
    12b4:	13 34       	cpi	r17, 0x43	; 67
    12b6:	18 f4       	brcc	.+6      	; 0x12be <cmdlineInputFunc+0x1c>
    12b8:	11 34       	cpi	r17, 0x41	; 65
    12ba:	d9 f5       	brne	.+118    	; 0x1332 <cmdlineInputFunc+0x90>
    12bc:	05 c0       	rjmp	.+10     	; 0x12c8 <cmdlineInputFunc+0x26>
    12be:	13 34       	cpi	r17, 0x43	; 67
    12c0:	49 f0       	breq	.+18     	; 0x12d4 <cmdlineInputFunc+0x32>
    12c2:	14 34       	cpi	r17, 0x44	; 68
    12c4:	b1 f5       	brne	.+108    	; 0x1332 <cmdlineInputFunc+0x90>
    12c6:	24 c0       	rjmp	.+72     	; 0x1310 <cmdlineInputFunc+0x6e>
		case VT100_ARROWUP:
			cmdlineDoHistory(CMDLINE_HISTORY_PREV);
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	01 c0       	rjmp	.+2      	; 0x12ce <cmdlineInputFunc+0x2c>
			break;
		case VT100_ARROWDOWN:
			cmdlineDoHistory(CMDLINE_HISTORY_NEXT);
    12cc:	82 e0       	ldi	r24, 0x02	; 2
    12ce:	0e 94 e6 08 	call	0x11cc	; 0x11cc <cmdlineDoHistory>
    12d2:	2f c0       	rjmp	.+94     	; 0x1332 <cmdlineInputFunc+0x90>
			break;
		case VT100_ARROWRIGHT:
			// if the edit position less than current string length
			if(CmdlineBufferEditPos < CmdlineBufferLength){
    12d4:	90 91 00 05 	lds	r25, 0x0500
    12d8:	80 91 fb 04 	lds	r24, 0x04FB
    12dc:	e0 91 08 02 	lds	r30, 0x0208
    12e0:	f0 91 09 02 	lds	r31, 0x0209
    12e4:	98 17       	cp	r25, r24
    12e6:	10 f5       	brcc	.+68     	; 0x132c <cmdlineInputFunc+0x8a>
				// increment the edit position
				CmdlineBufferEditPos++;
    12e8:	9f 5f       	subi	r25, 0xFF	; 255
    12ea:	90 93 00 05 	sts	0x0500, r25
				// move cursor forward one space (no erase)
				cmdlineOutputFunc(UART_PRINT, ASCII_ESC);
    12ee:	81 e0       	ldi	r24, 0x01	; 1
    12f0:	6b e1       	ldi	r22, 0x1B	; 27
    12f2:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, '[');
    12f4:	e0 91 08 02 	lds	r30, 0x0208
    12f8:	f0 91 09 02 	lds	r31, 0x0209
    12fc:	81 e0       	ldi	r24, 0x01	; 1
    12fe:	6b e5       	ldi	r22, 0x5B	; 91
    1300:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, VT100_ARROWRIGHT);
    1302:	e0 91 08 02 	lds	r30, 0x0208
    1306:	f0 91 09 02 	lds	r31, 0x0209
    130a:	81 e0       	ldi	r24, 0x01	; 1
    130c:	63 e4       	ldi	r22, 0x43	; 67
    130e:	10 c0       	rjmp	.+32     	; 0x1330 <cmdlineInputFunc+0x8e>
				cmdlineOutputFunc(UART_PRINT, ASCII_BEL);
			}
			break;
		case VT100_ARROWLEFT:
			// if the edit position is non-zero
			if(CmdlineBufferEditPos){
    1310:	80 91 00 05 	lds	r24, 0x0500
    1314:	e0 91 08 02 	lds	r30, 0x0208
    1318:	f0 91 09 02 	lds	r31, 0x0209
    131c:	88 23       	and	r24, r24
    131e:	31 f0       	breq	.+12     	; 0x132c <cmdlineInputFunc+0x8a>
				// decrement the edit position
				CmdlineBufferEditPos--;
    1320:	81 50       	subi	r24, 0x01	; 1
    1322:	80 93 00 05 	sts	0x0500, r24
				// move cursor back one space (no erase)
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	68 e0       	ldi	r22, 0x08	; 8
    132a:	02 c0       	rjmp	.+4      	; 0x1330 <cmdlineInputFunc+0x8e>
			}else{
				// else, ring the bell
				cmdlineOutputFunc(UART_PRINT, ASCII_BEL);
    132c:	81 e0       	ldi	r24, 0x01	; 1
    132e:	67 e0       	ldi	r22, 0x07	; 7
    1330:	09 95       	icall
			break;
		default:
			break;
		}
		// done, reset state
		CmdlineInputVT100State = 0;
    1332:	10 92 ff 04 	sts	0x04FF, r1
    1336:	e3 c0       	rjmp	.+454    	; 0x14fe <cmdlineInputFunc+0x25c>
		return;

	}else if(CmdlineInputVT100State == 1){
    1338:	81 30       	cpi	r24, 0x01	; 1
    133a:	21 f4       	brne	.+8      	; 0x1344 <cmdlineInputFunc+0xa2>
		// we last received [ESC]
		if(c == '['){
    133c:	1b 35       	cpi	r17, 0x5B	; 91
    133e:	11 f4       	brne	.+4      	; 0x1344 <cmdlineInputFunc+0xa2>
			CmdlineInputVT100State = 2;
    1340:	82 e0       	ldi	r24, 0x02	; 2
    1342:	db c0       	rjmp	.+438    	; 0x14fa <cmdlineInputFunc+0x258>
			return;
		}else
			CmdlineInputVT100State = 0;
	}else{
		// anything else, reset state
		CmdlineInputVT100State = 0;
    1344:	10 92 ff 04 	sts	0x04FF, r1
	}

	// Regular handling
	if( (c >= 0x20) && (c < 0x7F) ){
    1348:	81 2f       	mov	r24, r17
    134a:	80 52       	subi	r24, 0x20	; 32
    134c:	8f 35       	cpi	r24, 0x5F	; 95
    134e:	08 f0       	brcs	.+2      	; 0x1352 <cmdlineInputFunc+0xb0>
    1350:	46 c0       	rjmp	.+140    	; 0x13de <cmdlineInputFunc+0x13c>
		// character is printable
		// is this a simple append
		if(CmdlineBufferEditPos == CmdlineBufferLength){
    1352:	20 91 00 05 	lds	r18, 0x0500
    1356:	e0 91 fb 04 	lds	r30, 0x04FB
    135a:	2e 17       	cp	r18, r30
    135c:	b9 f4       	brne	.+46     	; 0x138c <cmdlineInputFunc+0xea>
			// echo character to the output
			cmdlineOutputFunc(UART_PRINT, c);
    135e:	e0 91 08 02 	lds	r30, 0x0208
    1362:	f0 91 09 02 	lds	r31, 0x0209
    1366:	81 e0       	ldi	r24, 0x01	; 1
    1368:	61 2f       	mov	r22, r17
    136a:	09 95       	icall
			// add it to the command line buffer
			CmdlineBuffer[CmdlineBufferEditPos++] = c;
    136c:	80 91 00 05 	lds	r24, 0x0500
    1370:	e8 2f       	mov	r30, r24
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	ef 5f       	subi	r30, 0xFF	; 255
    1376:	fa 4f       	sbci	r31, 0xFA	; 250
    1378:	10 83       	st	Z, r17
    137a:	8f 5f       	subi	r24, 0xFF	; 255
    137c:	80 93 00 05 	sts	0x0500, r24
			// update buffer length
			CmdlineBufferLength++;
    1380:	80 91 fb 04 	lds	r24, 0x04FB
    1384:	8f 5f       	subi	r24, 0xFF	; 255
    1386:	80 93 fb 04 	sts	0x04FB, r24
    138a:	b9 c0       	rjmp	.+370    	; 0x14fe <cmdlineInputFunc+0x25c>
		}else{
			// edit/cursor position != end of buffer
			// we're inserting characters at a mid-line edit position
			// make room at the insert point
			CmdlineBufferLength++;
    138c:	9e 2f       	mov	r25, r30
    138e:	9f 5f       	subi	r25, 0xFF	; 255
    1390:	90 93 fb 04 	sts	0x04FB, r25
    1394:	08 c0       	rjmp	.+16     	; 0x13a6 <cmdlineInputFunc+0x104>
			for(i=CmdlineBufferLength; i>CmdlineBufferEditPos; i--)
				CmdlineBuffer[i] = CmdlineBuffer[i-1];
    1396:	e9 2f       	mov	r30, r25
    1398:	f0 e0       	ldi	r31, 0x00	; 0
    139a:	ef 5f       	subi	r30, 0xFF	; 255
    139c:	fa 4f       	sbci	r31, 0xFA	; 250
    139e:	82 91       	ld	r24, -Z
    13a0:	31 96       	adiw	r30, 0x01	; 1
    13a2:	80 83       	st	Z, r24
		}else{
			// edit/cursor position != end of buffer
			// we're inserting characters at a mid-line edit position
			// make room at the insert point
			CmdlineBufferLength++;
			for(i=CmdlineBufferLength; i>CmdlineBufferEditPos; i--)
    13a4:	91 50       	subi	r25, 0x01	; 1
    13a6:	29 17       	cp	r18, r25
    13a8:	b0 f3       	brcs	.-20     	; 0x1396 <cmdlineInputFunc+0xf4>
				CmdlineBuffer[i] = CmdlineBuffer[i-1];
			// insert character
			CmdlineBuffer[CmdlineBufferEditPos++] = c;
    13aa:	e2 2f       	mov	r30, r18
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	ef 5f       	subi	r30, 0xFF	; 255
    13b0:	fa 4f       	sbci	r31, 0xFA	; 250
    13b2:	10 83       	st	Z, r17
    13b4:	2f 5f       	subi	r18, 0xFF	; 255
    13b6:	20 93 00 05 	sts	0x0500, r18
			// repaint
			cmdlineRepaint();
    13ba:	0e 94 02 08 	call	0x1004	; 0x1004 <cmdlineRepaint>
			// reposition cursor
			for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
    13be:	10 91 00 05 	lds	r17, 0x0500
    13c2:	08 c0       	rjmp	.+16     	; 0x13d4 <cmdlineInputFunc+0x132>
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    13c4:	e0 91 08 02 	lds	r30, 0x0208
    13c8:	f0 91 09 02 	lds	r31, 0x0209
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	68 e0       	ldi	r22, 0x08	; 8
    13d0:	09 95       	icall
			// insert character
			CmdlineBuffer[CmdlineBufferEditPos++] = c;
			// repaint
			cmdlineRepaint();
			// reposition cursor
			for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
    13d2:	1f 5f       	subi	r17, 0xFF	; 255
    13d4:	80 91 fb 04 	lds	r24, 0x04FB
    13d8:	18 17       	cp	r17, r24
    13da:	a0 f3       	brcs	.-24     	; 0x13c4 <cmdlineInputFunc+0x122>
    13dc:	90 c0       	rjmp	.+288    	; 0x14fe <cmdlineInputFunc+0x25c>
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
		}
	}
	// handle special characters
	else if(c == ASCII_CR){
    13de:	1d 30       	cpi	r17, 0x0D	; 13
    13e0:	21 f5       	brne	.+72     	; 0x142a <cmdlineInputFunc+0x188>
		// user pressed [ENTER]
		// echo CR and LF to terminal
		cmdlineOutputFunc(UART_PRINT, ASCII_CR);
    13e2:	e0 91 08 02 	lds	r30, 0x0208
    13e6:	f0 91 09 02 	lds	r31, 0x0209
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	6d e0       	ldi	r22, 0x0D	; 13
    13ee:	09 95       	icall
		cmdlineOutputFunc(UART_PRINT, ASCII_LF);
    13f0:	e0 91 08 02 	lds	r30, 0x0208
    13f4:	f0 91 09 02 	lds	r31, 0x0209
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	6a e0       	ldi	r22, 0x0A	; 10
    13fc:	09 95       	icall
		// add null termination to command
		CmdlineBuffer[CmdlineBufferLength++] = 0;
    13fe:	80 91 fb 04 	lds	r24, 0x04FB
    1402:	e8 2f       	mov	r30, r24
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	ef 5f       	subi	r30, 0xFF	; 255
    1408:	fa 4f       	sbci	r31, 0xFA	; 250
    140a:	10 82       	st	Z, r1
    140c:	8f 5f       	subi	r24, 0xFF	; 255
    140e:	80 93 fb 04 	sts	0x04FB, r24
		CmdlineBufferEditPos++;
    1412:	80 91 00 05 	lds	r24, 0x0500
    1416:	8f 5f       	subi	r24, 0xFF	; 255
    1418:	80 93 00 05 	sts	0x0500, r24
		// command is complete, process it
		cmdlineProcessInputString();
    141c:	0e 94 11 09 	call	0x1222	; 0x1222 <cmdlineProcessInputString>
		// reset buffer
		CmdlineBufferLength = 0;
    1420:	10 92 fb 04 	sts	0x04FB, r1
		CmdlineBufferEditPos = 0;
    1424:	10 92 00 05 	sts	0x0500, r1
    1428:	6a c0       	rjmp	.+212    	; 0x14fe <cmdlineInputFunc+0x25c>
	}
	else if(c == ASCII_BS){
    142a:	18 30       	cpi	r17, 0x08	; 8
    142c:	09 f0       	breq	.+2      	; 0x1430 <cmdlineInputFunc+0x18e>
    142e:	60 c0       	rjmp	.+192    	; 0x14f0 <cmdlineInputFunc+0x24e>
		if(CmdlineBufferEditPos){
    1430:	e0 91 00 05 	lds	r30, 0x0500
    1434:	ee 23       	and	r30, r30
    1436:	09 f4       	brne	.+2      	; 0x143a <cmdlineInputFunc+0x198>
    1438:	53 c0       	rjmp	.+166    	; 0x14e0 <cmdlineInputFunc+0x23e>
			// is this a simple delete (off the end of the line)
			if(CmdlineBufferEditPos == CmdlineBufferLength){
    143a:	80 91 fb 04 	lds	r24, 0x04FB
    143e:	e8 17       	cp	r30, r24
    1440:	01 f5       	brne	.+64     	; 0x1482 <cmdlineInputFunc+0x1e0>
				// destructive backspace
				// echo backspace-space-backspace
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    1442:	e0 91 08 02 	lds	r30, 0x0208
    1446:	f0 91 09 02 	lds	r31, 0x0209
    144a:	81 e0       	ldi	r24, 0x01	; 1
    144c:	68 e0       	ldi	r22, 0x08	; 8
    144e:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, ' ');
    1450:	e0 91 08 02 	lds	r30, 0x0208
    1454:	f0 91 09 02 	lds	r31, 0x0209
    1458:	81 e0       	ldi	r24, 0x01	; 1
    145a:	60 e2       	ldi	r22, 0x20	; 32
    145c:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    145e:	e0 91 08 02 	lds	r30, 0x0208
    1462:	f0 91 09 02 	lds	r31, 0x0209
    1466:	81 e0       	ldi	r24, 0x01	; 1
    1468:	68 e0       	ldi	r22, 0x08	; 8
    146a:	09 95       	icall
				// decrement our buffer length and edit position
				CmdlineBufferLength--;
    146c:	80 91 fb 04 	lds	r24, 0x04FB
    1470:	81 50       	subi	r24, 0x01	; 1
    1472:	80 93 fb 04 	sts	0x04FB, r24
				CmdlineBufferEditPos--;
    1476:	80 91 00 05 	lds	r24, 0x0500
    147a:	81 50       	subi	r24, 0x01	; 1
    147c:	80 93 00 05 	sts	0x0500, r24
    1480:	3e c0       	rjmp	.+124    	; 0x14fe <cmdlineInputFunc+0x25c>
			}else{
				// edit/cursor position != end of buffer
				// we're deleting characters at a mid-line edit position
				// shift characters down, effectively deleting
				CmdlineBufferLength--;
    1482:	28 2f       	mov	r18, r24
    1484:	21 50       	subi	r18, 0x01	; 1
    1486:	20 93 fb 04 	sts	0x04FB, r18
				CmdlineBufferEditPos--;
    148a:	9e 2f       	mov	r25, r30
    148c:	91 50       	subi	r25, 0x01	; 1
    148e:	90 93 00 05 	sts	0x0500, r25
    1492:	07 c0       	rjmp	.+14     	; 0x14a2 <cmdlineInputFunc+0x200>
				for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
					CmdlineBuffer[i] = CmdlineBuffer[i+1];
    1494:	e9 2f       	mov	r30, r25
    1496:	f0 e0       	ldi	r31, 0x00	; 0
    1498:	ef 5f       	subi	r30, 0xFF	; 255
    149a:	fa 4f       	sbci	r31, 0xFA	; 250
    149c:	81 81       	ldd	r24, Z+1	; 0x01
    149e:	80 83       	st	Z, r24
				// edit/cursor position != end of buffer
				// we're deleting characters at a mid-line edit position
				// shift characters down, effectively deleting
				CmdlineBufferLength--;
				CmdlineBufferEditPos--;
				for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
    14a0:	9f 5f       	subi	r25, 0xFF	; 255
    14a2:	92 17       	cp	r25, r18
    14a4:	b8 f3       	brcs	.-18     	; 0x1494 <cmdlineInputFunc+0x1f2>
					CmdlineBuffer[i] = CmdlineBuffer[i+1];
				// repaint
				cmdlineRepaint();
    14a6:	0e 94 02 08 	call	0x1004	; 0x1004 <cmdlineRepaint>
				// add space to clear leftover characters
				cmdlineOutputFunc(UART_PRINT, ' ');
    14aa:	e0 91 08 02 	lds	r30, 0x0208
    14ae:	f0 91 09 02 	lds	r31, 0x0209
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	60 e2       	ldi	r22, 0x20	; 32
    14b6:	09 95       	icall
				// reposition cursor
				for(i=CmdlineBufferEditPos; i<(CmdlineBufferLength+1); i++)
    14b8:	10 91 00 05 	lds	r17, 0x0500
    14bc:	08 c0       	rjmp	.+16     	; 0x14ce <cmdlineInputFunc+0x22c>
					cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    14be:	e0 91 08 02 	lds	r30, 0x0208
    14c2:	f0 91 09 02 	lds	r31, 0x0209
    14c6:	81 e0       	ldi	r24, 0x01	; 1
    14c8:	68 e0       	ldi	r22, 0x08	; 8
    14ca:	09 95       	icall
				// repaint
				cmdlineRepaint();
				// add space to clear leftover characters
				cmdlineOutputFunc(UART_PRINT, ' ');
				// reposition cursor
				for(i=CmdlineBufferEditPos; i<(CmdlineBufferLength+1); i++)
    14cc:	1f 5f       	subi	r17, 0xFF	; 255
    14ce:	80 91 fb 04 	lds	r24, 0x04FB
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	21 2f       	mov	r18, r17
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	82 17       	cp	r24, r18
    14da:	93 07       	cpc	r25, r19
    14dc:	84 f7       	brge	.-32     	; 0x14be <cmdlineInputFunc+0x21c>
    14de:	0f c0       	rjmp	.+30     	; 0x14fe <cmdlineInputFunc+0x25c>
					cmdlineOutputFunc(UART_PRINT, ASCII_BS);
			}
		}else{
			// else, ring the bell
			cmdlineOutputFunc(UART_PRINT, ASCII_BEL);
    14e0:	e0 91 08 02 	lds	r30, 0x0208
    14e4:	f0 91 09 02 	lds	r31, 0x0209
    14e8:	81 e0       	ldi	r24, 0x01	; 1
    14ea:	67 e0       	ldi	r22, 0x07	; 7
    14ec:	09 95       	icall
    14ee:	07 c0       	rjmp	.+14     	; 0x14fe <cmdlineInputFunc+0x25c>
		}
	}
	else if(c == ASCII_DEL){
    14f0:	1f 37       	cpi	r17, 0x7F	; 127
    14f2:	29 f0       	breq	.+10     	; 0x14fe <cmdlineInputFunc+0x25c>
		// not yet handled
	}
	else if(c == ASCII_ESC){
    14f4:	1b 31       	cpi	r17, 0x1B	; 27
    14f6:	19 f4       	brne	.+6      	; 0x14fe <cmdlineInputFunc+0x25c>
		CmdlineInputVT100State = 1;
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	80 93 ff 04 	sts	0x04FF, r24
	}
}
    14fe:	1f 91       	pop	r17
    1500:	08 95       	ret

00001502 <extintInit>:
	// make sure the interrupt number is within bounds
	if(interruptNum < EXTINT_NUM_INTERRUPTS)
	{
		// set the interrupt function to run
		// the supplied user's function
		ExtIntFunc[interruptNum] = 0;
    1502:	10 92 0b 02 	sts	0x020B, r1
    1506:	10 92 0a 02 	sts	0x020A, r1
    150a:	10 92 0d 02 	sts	0x020D, r1
    150e:	10 92 0c 02 	sts	0x020C, r1
    1512:	10 92 0f 02 	sts	0x020F, r1
    1516:	10 92 0e 02 	sts	0x020E, r1
	u08 intNum;
	// detach all user functions from interrupts
	for(intNum=0; intNum<EXTINT_NUM_INTERRUPTS; intNum++)
		extintDetach(intNum);

}
    151a:	08 95       	ret

0000151c <extintConfigure>:

//! Configure external interrupt trigger
// NOTE: this function is not complete!!!
void extintConfigure(u08 interruptNum, u08 configuration)
{
	if(interruptNum == EXTINT0)
    151c:	88 23       	and	r24, r24
    151e:	41 f4       	brne	.+16     	; 0x1530 <extintConfigure+0x14>
	{
		EICRA  &= ~((1<<ISC01) | (1<<ISC00));
    1520:	80 91 69 00 	lds	r24, 0x0069
    1524:	8c 7f       	andi	r24, 0xFC	; 252
    1526:	80 93 69 00 	sts	0x0069, r24
		EICRA  |= configuration;
    152a:	80 91 69 00 	lds	r24, 0x0069
    152e:	0b c0       	rjmp	.+22     	; 0x1546 <extintConfigure+0x2a>
	}

	#ifdef SIG_INTERRUPT1
	else if(interruptNum == EXTINT1)
    1530:	81 30       	cpi	r24, 0x01	; 1
    1532:	69 f4       	brne	.+26     	; 0x154e <extintConfigure+0x32>
	{
		EICRA  &= ~((1<<ISC11) | (1<<ISC10));
    1534:	80 91 69 00 	lds	r24, 0x0069
    1538:	83 7f       	andi	r24, 0xF3	; 243
    153a:	80 93 69 00 	sts	0x0069, r24
		EICRA  |= configuration<<2;
    153e:	80 91 69 00 	lds	r24, 0x0069
    1542:	66 0f       	add	r22, r22
    1544:	66 0f       	add	r22, r22
    1546:	86 2b       	or	r24, r22
    1548:	80 93 69 00 	sts	0x0069, r24
    154c:	08 95       	ret
	}
	#endif

	#ifdef SIG_INTERRUPT2
	else if(interruptNum == EXTINT2)
    154e:	82 30       	cpi	r24, 0x02	; 2
    1550:	61 f4       	brne	.+24     	; 0x156a <extintConfigure+0x4e>
	{
		EICRA  &= ~((1<<ISC21) | (1<<ISC20));
    1552:	80 91 69 00 	lds	r24, 0x0069
    1556:	8f 7c       	andi	r24, 0xCF	; 207
    1558:	80 93 69 00 	sts	0x0069, r24
		EICRA  |= configuration<<4;
    155c:	80 91 69 00 	lds	r24, 0x0069
    1560:	62 95       	swap	r22
    1562:	60 7f       	andi	r22, 0xF0	; 240
    1564:	86 2b       	or	r24, r22
    1566:	80 93 69 00 	sts	0x0069, r24
    156a:	08 95       	ret

0000156c <extintAttach>:

//! Attach a user function to an external interrupt
void extintAttach(u08 interruptNum, void (*userHandler)(void) )
{
	// make sure the interrupt number is within bounds
	if(interruptNum < EXTINT_NUM_INTERRUPTS)
    156c:	83 30       	cpi	r24, 0x03	; 3
    156e:	40 f4       	brcc	.+16     	; 0x1580 <extintAttach+0x14>
	{
		// set the interrupt function to run
		// the supplied user's function
		ExtIntFunc[interruptNum] = userHandler;
    1570:	e8 2f       	mov	r30, r24
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	ee 0f       	add	r30, r30
    1576:	ff 1f       	adc	r31, r31
    1578:	e6 5f       	subi	r30, 0xF6	; 246
    157a:	fd 4f       	sbci	r31, 0xFD	; 253
    157c:	71 83       	std	Z+1, r23	; 0x01
    157e:	60 83       	st	Z, r22
    1580:	08 95       	ret

00001582 <extintDetach>:

//! Detach a user function from an external interrupt
void extintDetach(u08 interruptNum)
{
	// make sure the interrupt number is within bounds
	if(interruptNum < EXTINT_NUM_INTERRUPTS)
    1582:	83 30       	cpi	r24, 0x03	; 3
    1584:	40 f4       	brcc	.+16     	; 0x1596 <extintDetach+0x14>
	{
		// set the interrupt function to run
		// the supplied user's function
		ExtIntFunc[interruptNum] = 0;
    1586:	e8 2f       	mov	r30, r24
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	ee 0f       	add	r30, r30
    158c:	ff 1f       	adc	r31, r31
    158e:	e6 5f       	subi	r30, 0xF6	; 246
    1590:	fd 4f       	sbci	r31, 0xFD	; 253
    1592:	11 82       	std	Z+1, r1	; 0x01
    1594:	10 82       	st	Z, r1
    1596:	08 95       	ret

00001598 <__vector_1>:
	}
}

//! Interrupt handler for INT0
EXTINT_INTERRUPT_HANDLER(INT0_vect)
{
    1598:	1f 92       	push	r1
    159a:	0f 92       	push	r0
    159c:	0f b6       	in	r0, 0x3f	; 63
    159e:	0f 92       	push	r0
    15a0:	11 24       	eor	r1, r1
    15a2:	2f 93       	push	r18
    15a4:	3f 93       	push	r19
    15a6:	4f 93       	push	r20
    15a8:	5f 93       	push	r21
    15aa:	6f 93       	push	r22
    15ac:	7f 93       	push	r23
    15ae:	8f 93       	push	r24
    15b0:	9f 93       	push	r25
    15b2:	af 93       	push	r26
    15b4:	bf 93       	push	r27
    15b6:	ef 93       	push	r30
    15b8:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(ExtIntFunc[EXTINT0])
    15ba:	80 91 0a 02 	lds	r24, 0x020A
    15be:	90 91 0b 02 	lds	r25, 0x020B
    15c2:	89 2b       	or	r24, r25
    15c4:	29 f0       	breq	.+10     	; 0x15d0 <__vector_1+0x38>
		ExtIntFunc[EXTINT0]();
    15c6:	e0 91 0a 02 	lds	r30, 0x020A
    15ca:	f0 91 0b 02 	lds	r31, 0x020B
    15ce:	09 95       	icall
}
    15d0:	ff 91       	pop	r31
    15d2:	ef 91       	pop	r30
    15d4:	bf 91       	pop	r27
    15d6:	af 91       	pop	r26
    15d8:	9f 91       	pop	r25
    15da:	8f 91       	pop	r24
    15dc:	7f 91       	pop	r23
    15de:	6f 91       	pop	r22
    15e0:	5f 91       	pop	r21
    15e2:	4f 91       	pop	r20
    15e4:	3f 91       	pop	r19
    15e6:	2f 91       	pop	r18
    15e8:	0f 90       	pop	r0
    15ea:	0f be       	out	0x3f, r0	; 63
    15ec:	0f 90       	pop	r0
    15ee:	1f 90       	pop	r1
    15f0:	18 95       	reti

000015f2 <__vector_2>:

#ifdef INT1_vect
//! Interrupt handler for INT1
EXTINT_INTERRUPT_HANDLER(INT1_vect)
{
    15f2:	1f 92       	push	r1
    15f4:	0f 92       	push	r0
    15f6:	0f b6       	in	r0, 0x3f	; 63
    15f8:	0f 92       	push	r0
    15fa:	11 24       	eor	r1, r1
    15fc:	2f 93       	push	r18
    15fe:	3f 93       	push	r19
    1600:	4f 93       	push	r20
    1602:	5f 93       	push	r21
    1604:	6f 93       	push	r22
    1606:	7f 93       	push	r23
    1608:	8f 93       	push	r24
    160a:	9f 93       	push	r25
    160c:	af 93       	push	r26
    160e:	bf 93       	push	r27
    1610:	ef 93       	push	r30
    1612:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(ExtIntFunc[EXTINT1])
    1614:	80 91 0c 02 	lds	r24, 0x020C
    1618:	90 91 0d 02 	lds	r25, 0x020D
    161c:	89 2b       	or	r24, r25
    161e:	29 f0       	breq	.+10     	; 0x162a <__vector_2+0x38>
		ExtIntFunc[EXTINT1]();
    1620:	e0 91 0c 02 	lds	r30, 0x020C
    1624:	f0 91 0d 02 	lds	r31, 0x020D
    1628:	09 95       	icall
}
    162a:	ff 91       	pop	r31
    162c:	ef 91       	pop	r30
    162e:	bf 91       	pop	r27
    1630:	af 91       	pop	r26
    1632:	9f 91       	pop	r25
    1634:	8f 91       	pop	r24
    1636:	7f 91       	pop	r23
    1638:	6f 91       	pop	r22
    163a:	5f 91       	pop	r21
    163c:	4f 91       	pop	r20
    163e:	3f 91       	pop	r19
    1640:	2f 91       	pop	r18
    1642:	0f 90       	pop	r0
    1644:	0f be       	out	0x3f, r0	; 63
    1646:	0f 90       	pop	r0
    1648:	1f 90       	pop	r1
    164a:	18 95       	reti

0000164c <__vector_3>:
#endif

#ifdef INT2_vect
//! Interrupt handler for INT2
EXTINT_INTERRUPT_HANDLER(INT2_vect)
{
    164c:	1f 92       	push	r1
    164e:	0f 92       	push	r0
    1650:	0f b6       	in	r0, 0x3f	; 63
    1652:	0f 92       	push	r0
    1654:	11 24       	eor	r1, r1
    1656:	2f 93       	push	r18
    1658:	3f 93       	push	r19
    165a:	4f 93       	push	r20
    165c:	5f 93       	push	r21
    165e:	6f 93       	push	r22
    1660:	7f 93       	push	r23
    1662:	8f 93       	push	r24
    1664:	9f 93       	push	r25
    1666:	af 93       	push	r26
    1668:	bf 93       	push	r27
    166a:	ef 93       	push	r30
    166c:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(ExtIntFunc[EXTINT2])
    166e:	80 91 0e 02 	lds	r24, 0x020E
    1672:	90 91 0f 02 	lds	r25, 0x020F
    1676:	89 2b       	or	r24, r25
    1678:	29 f0       	breq	.+10     	; 0x1684 <__vector_3+0x38>
		ExtIntFunc[EXTINT2]();
    167a:	e0 91 0e 02 	lds	r30, 0x020E
    167e:	f0 91 0f 02 	lds	r31, 0x020F
    1682:	09 95       	icall
}
    1684:	ff 91       	pop	r31
    1686:	ef 91       	pop	r30
    1688:	bf 91       	pop	r27
    168a:	af 91       	pop	r26
    168c:	9f 91       	pop	r25
    168e:	8f 91       	pop	r24
    1690:	7f 91       	pop	r23
    1692:	6f 91       	pop	r22
    1694:	5f 91       	pop	r21
    1696:	4f 91       	pop	r20
    1698:	3f 91       	pop	r19
    169a:	2f 91       	pop	r18
    169c:	0f 90       	pop	r0
    169e:	0f be       	out	0x3f, r0	; 63
    16a0:	0f 90       	pop	r0
    16a2:	1f 90       	pop	r1
    16a4:	18 95       	reti

000016a6 <i2cSetBitrate>:
	// enable interrupts
	sei();
}

void i2cSetBitrate(u16 bitrateKHz)
{
    16a6:	bc 01       	movw	r22, r24
	// SCL freq = F_CPU/(16+2*TWBR))
	#ifdef TWPS0
		// for processors with additional bitrate division (mega128)
		// SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
		// set TWPS to zero
		cbi(TWSR, TWPS0);
    16a8:	80 91 b9 00 	lds	r24, 0x00B9
    16ac:	8e 7f       	andi	r24, 0xFE	; 254
    16ae:	80 93 b9 00 	sts	0x00B9, r24
		cbi(TWSR, TWPS1);
    16b2:	80 91 b9 00 	lds	r24, 0x00B9
    16b6:	8d 7f       	andi	r24, 0xFD	; 253
    16b8:	80 93 b9 00 	sts	0x00B9, r24
	#endif
	// calculate bitrate division	
	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
    16bc:	86 e6       	ldi	r24, 0x66	; 102
    16be:	9e e0       	ldi	r25, 0x0E	; 14
    16c0:	0e 94 d4 2d 	call	0x5ba8	; 0x5ba8 <__udivmodhi4>
	if(bitrate_div >= 16)
    16c4:	60 31       	cpi	r22, 0x10	; 16
    16c6:	30 f0       	brcs	.+12     	; 0x16d4 <i2cSetBitrate+0x2e>
		bitrate_div = (bitrate_div-16)/2;
    16c8:	86 2f       	mov	r24, r22
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	40 97       	sbiw	r24, 0x10	; 16
    16ce:	95 95       	asr	r25
    16d0:	87 95       	ror	r24
    16d2:	68 2f       	mov	r22, r24
	outb(TWBR, bitrate_div);
    16d4:	60 93 b8 00 	sts	0x00B8, r22
}
    16d8:	08 95       	ret

000016da <i2cInit>:
// functions
void i2cInit(void)
{
	// set pull-up resistors on I2C bus pins
	// TODO: should #ifdef these
	sbi(PORTC, 0);	// i2c SCL on ATmega163,323,16,32,etc
    16da:	40 9a       	sbi	0x08, 0	; 8
	sbi(PORTC, 1);	// i2c SDA on ATmega163,323,16,32,etc
    16dc:	41 9a       	sbi	0x08, 1	; 8
//	sbi(PORTD, 0);	// i2c SCL on ATmega128,64
//	sbi(PORTD, 1);	// i2c SDA on ATmega128,64

	// clear SlaveReceive and SlaveTransmit handler to null
	i2cSlaveReceive = 0;
    16de:	10 92 b7 02 	sts	0x02B7, r1
    16e2:	10 92 b6 02 	sts	0x02B6, r1
	i2cSlaveTransmit = 0;
    16e6:	10 92 b9 02 	sts	0x02B9, r1
    16ea:	10 92 b8 02 	sts	0x02B8, r1
	// set i2c bit rate to 100KHz
	i2cSetBitrate(100);
    16ee:	84 e6       	ldi	r24, 0x64	; 100
    16f0:	90 e0       	ldi	r25, 0x00	; 0
    16f2:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <i2cSetBitrate>
	// enable TWI (two-wire interface)
	sbi(TWCR, TWEN);
    16f6:	ec eb       	ldi	r30, 0xBC	; 188
    16f8:	f0 e0       	ldi	r31, 0x00	; 0
    16fa:	80 81       	ld	r24, Z
    16fc:	84 60       	ori	r24, 0x04	; 4
    16fe:	80 83       	st	Z, r24
	// set state
	I2cState = I2C_IDLE;
    1700:	10 92 10 02 	sts	0x0210, r1
	// enable TWI interrupt and slave address ACK
	sbi(TWCR, TWINT);
    1704:	80 81       	ld	r24, Z
    1706:	80 68       	ori	r24, 0x80	; 128
    1708:	80 83       	st	Z, r24
	sbi(TWCR, TWIE);
    170a:	80 81       	ld	r24, Z
    170c:	81 60       	ori	r24, 0x01	; 1
    170e:	80 83       	st	Z, r24
	sbi(TWCR, TWEA);
    1710:	80 81       	ld	r24, Z
    1712:	80 64       	ori	r24, 0x40	; 64
    1714:	80 83       	st	Z, r24
	//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
	// enable interrupts
	sei();
    1716:	78 94       	sei
}
    1718:	08 95       	ret

0000171a <i2cSetLocalDeviceAddr>:
}

void i2cSetLocalDeviceAddr(u08 deviceAddr, u08 genCallEn)
{
	// set local device address (used in slave mode only)
	outb(TWAR, ((deviceAddr&0xFE) | (genCallEn?1:0)) );
    171a:	90 e0       	ldi	r25, 0x00	; 0
    171c:	61 11       	cpse	r22, r1
    171e:	91 e0       	ldi	r25, 0x01	; 1
    1720:	8e 7f       	andi	r24, 0xFE	; 254
    1722:	98 2b       	or	r25, r24
    1724:	90 93 ba 00 	sts	0x00BA, r25
}
    1728:	08 95       	ret

0000172a <i2cSetSlaveReceiveHandler>:

void i2cSetSlaveReceiveHandler(void (*i2cSlaveRx_func)(u08 receiveDataLength, u08* recieveData))
{
	i2cSlaveReceive = i2cSlaveRx_func;
    172a:	90 93 b7 02 	sts	0x02B7, r25
    172e:	80 93 b6 02 	sts	0x02B6, r24
}
    1732:	08 95       	ret

00001734 <i2cSetSlaveTransmitHandler>:

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
	i2cSlaveTransmit = i2cSlaveTx_func;
    1734:	90 93 b9 02 	sts	0x02B9, r25
    1738:	80 93 b8 02 	sts	0x02B8, r24
}
    173c:	08 95       	ret

0000173e <i2cSendStart>:

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    173e:	ec eb       	ldi	r30, 0xBC	; 188
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	8f 70       	andi	r24, 0x0F	; 15
    1746:	80 6a       	ori	r24, 0xA0	; 160
    1748:	80 83       	st	Z, r24
}
    174a:	08 95       	ret

0000174c <i2cSendStop>:

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    174c:	ec eb       	ldi	r30, 0xBC	; 188
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	8f 70       	andi	r24, 0x0F	; 15
    1754:	80 6d       	ori	r24, 0xD0	; 208
    1756:	80 83       	st	Z, r24
}
    1758:	08 95       	ret

0000175a <i2cWaitForComplete>:

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    175a:	80 91 bc 00 	lds	r24, 0x00BC
    175e:	87 ff       	sbrs	r24, 7
    1760:	fc cf       	rjmp	.-8      	; 0x175a <i2cWaitForComplete>
}
    1762:	08 95       	ret

00001764 <i2cSendByte>:

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    1764:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1768:	ec eb       	ldi	r30, 0xBC	; 188
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	8f 70       	andi	r24, 0x0F	; 15
    1770:	80 68       	ori	r24, 0x80	; 128
    1772:	80 83       	st	Z, r24
}
    1774:	08 95       	ret

00001776 <i2cReceiveByte>:

inline void i2cReceiveByte(u08 ackFlag)
{
	// begin receive over i2c
	if( ackFlag )
    1776:	88 23       	and	r24, r24
    1778:	29 f0       	breq	.+10     	; 0x1784 <i2cReceiveByte+0xe>
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    177a:	80 91 bc 00 	lds	r24, 0x00BC
    177e:	8f 70       	andi	r24, 0x0F	; 15
    1780:	80 6c       	ori	r24, 0xC0	; 192
    1782:	04 c0       	rjmp	.+8      	; 0x178c <i2cReceiveByte+0x16>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1784:	80 91 bc 00 	lds	r24, 0x00BC
    1788:	8f 70       	andi	r24, 0x0F	; 15
    178a:	80 68       	ori	r24, 0x80	; 128
    178c:	80 93 bc 00 	sts	0x00BC, r24
    1790:	08 95       	ret

00001792 <i2cGetReceivedByte>:
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    1792:	80 91 bb 00 	lds	r24, 0x00BB
}
    1796:	08 95       	ret

00001798 <i2cGetStatus>:

inline u08 i2cGetStatus(void)
{
	// retieve current i2c status from i2c TWSR
	return( inb(TWSR) );
    1798:	80 91 b9 00 	lds	r24, 0x00B9
}
    179c:	08 95       	ret

0000179e <i2cMasterSend>:

void i2cMasterSend(u08 deviceAddr, u08 length, u08* data)
{
    179e:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    17a0:	80 91 10 02 	lds	r24, 0x0210
    17a4:	88 23       	and	r24, r24
    17a6:	e1 f7       	brne	.-8      	; 0x17a0 <i2cMasterSend+0x2>
	// set state
	I2cState = I2C_MASTER_TX;
    17a8:	82 e0       	ldi	r24, 0x02	; 2
    17aa:	80 93 10 02 	sts	0x0210, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
    17ae:	9e 7f       	andi	r25, 0xFE	; 254
    17b0:	90 93 11 02 	sts	0x0211, r25
    17b4:	a2 e1       	ldi	r26, 0x12	; 18
    17b6:	b2 e0       	ldi	r27, 0x02	; 2
    17b8:	fa 01       	movw	r30, r20
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <i2cMasterSend+0x22>
	for(i=0; i<length; i++)
		I2cSendData[i] = *data++;
    17bc:	81 91       	ld	r24, Z+
    17be:	8d 93       	st	X+, r24
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_TX;
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
	for(i=0; i<length; i++)
    17c0:	8e 2f       	mov	r24, r30
    17c2:	84 1b       	sub	r24, r20
    17c4:	86 17       	cp	r24, r22
    17c6:	d0 f3       	brcs	.-12     	; 0x17bc <i2cMasterSend+0x1e>
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
    17c8:	10 92 62 02 	sts	0x0262, r1
	I2cSendDataLength = length;
    17cc:	60 93 63 02 	sts	0x0263, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    17d0:	80 91 bc 00 	lds	r24, 0x00BC
    17d4:	8f 70       	andi	r24, 0x0F	; 15
    17d6:	80 6a       	ori	r24, 0xA0	; 160
    17d8:	80 93 bc 00 	sts	0x00BC, r24
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
	I2cSendDataLength = length;
	// send start condition
	i2cSendStart();
}
    17dc:	08 95       	ret

000017de <i2cMasterReceive>:

void i2cMasterReceive(u08 deviceAddr, u08 length, u08* data)
{
    17de:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    17e0:	80 91 10 02 	lds	r24, 0x0210
    17e4:	88 23       	and	r24, r24
    17e6:	e1 f7       	brne	.-8      	; 0x17e0 <i2cMasterReceive+0x2>
	// set state
	I2cState = I2C_MASTER_RX;
    17e8:	83 e0       	ldi	r24, 0x03	; 3
    17ea:	80 93 10 02 	sts	0x0210, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr|0x01);	// RW set: read operation
    17ee:	91 60       	ori	r25, 0x01	; 1
    17f0:	90 93 11 02 	sts	0x0211, r25
	I2cReceiveDataIndex = 0;
    17f4:	10 92 b4 02 	sts	0x02B4, r1
	I2cReceiveDataLength = length;
    17f8:	60 93 b5 02 	sts	0x02B5, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    17fc:	80 91 bc 00 	lds	r24, 0x00BC
    1800:	8f 70       	andi	r24, 0x0F	; 15
    1802:	80 6a       	ori	r24, 0xA0	; 160
    1804:	80 93 bc 00 	sts	0x00BC, r24
	I2cReceiveDataIndex = 0;
	I2cReceiveDataLength = length;
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
    1808:	80 91 10 02 	lds	r24, 0x0210
    180c:	88 23       	and	r24, r24
    180e:	e1 f7       	brne	.-8      	; 0x1808 <i2cMasterReceive+0x2a>
    1810:	a4 e6       	ldi	r26, 0x64	; 100
    1812:	b2 e0       	ldi	r27, 0x02	; 2
    1814:	fa 01       	movw	r30, r20
    1816:	02 c0       	rjmp	.+4      	; 0x181c <i2cMasterReceive+0x3e>
	// return data
	for(i=0; i<length; i++)
		*data++ = I2cReceiveData[i];
    1818:	8d 91       	ld	r24, X+
    181a:	81 93       	st	Z+, r24
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
	// return data
	for(i=0; i<length; i++)
    181c:	8e 2f       	mov	r24, r30
    181e:	84 1b       	sub	r24, r20
    1820:	86 17       	cp	r24, r22
    1822:	d0 f3       	brcs	.-12     	; 0x1818 <i2cMasterReceive+0x3a>
		*data++ = I2cReceiveData[i];
}
    1824:	08 95       	ret

00001826 <i2cMasterSendNI>:

u08 i2cMasterSendNI(u08 deviceAddr, u08 length, u08* data)
{
    1826:	98 2f       	mov	r25, r24
    1828:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    182a:	80 91 bc 00 	lds	r24, 0x00BC
    182e:	8e 7f       	andi	r24, 0xFE	; 254
    1830:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    1834:	80 91 bc 00 	lds	r24, 0x00BC
    1838:	8f 70       	andi	r24, 0x0F	; 15
    183a:	80 6a       	ori	r24, 0xA0	; 160
    183c:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    1840:	80 91 bc 00 	lds	r24, 0x00BC
    1844:	87 ff       	sbrs	r24, 7
    1846:	fc cf       	rjmp	.-8      	; 0x1840 <i2cMasterSendNI+0x1a>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
    1848:	9e 7f       	andi	r25, 0xFE	; 254
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    184a:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    184e:	80 91 bc 00 	lds	r24, 0x00BC
    1852:	8f 70       	andi	r24, 0x0F	; 15
    1854:	80 68       	ori	r24, 0x80	; 128
    1856:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    185a:	80 91 bc 00 	lds	r24, 0x00BC
    185e:	87 ff       	sbrs	r24, 7
    1860:	fc cf       	rjmp	.-8      	; 0x185a <i2cMasterSendNI+0x34>
	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
    1862:	80 91 b9 00 	lds	r24, 0x00B9
    1866:	88 31       	cpi	r24, 0x18	; 24
    1868:	89 f0       	breq	.+34     	; 0x188c <i2cMasterSendNI+0x66>
    186a:	91 e0       	ldi	r25, 0x01	; 1
    186c:	12 c0       	rjmp	.+36     	; 0x1892 <i2cMasterSendNI+0x6c>
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    186e:	80 81       	ld	r24, Z
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    1870:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1874:	80 91 bc 00 	lds	r24, 0x00BC
    1878:	8f 70       	andi	r24, 0x0F	; 15
    187a:	80 68       	ori	r24, 0x80	; 128
    187c:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    1880:	80 91 bc 00 	lds	r24, 0x00BC
    1884:	87 ff       	sbrs	r24, 7
    1886:	fc cf       	rjmp	.-8      	; 0x1880 <i2cMasterSendNI+0x5a>
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    1888:	31 96       	adiw	r30, 0x01	; 1
			i2cWaitForComplete();
			length--;
    188a:	61 50       	subi	r22, 0x01	; 1

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
    188c:	66 23       	and	r22, r22
    188e:	79 f7       	brne	.-34     	; 0x186e <i2cMasterSendNI+0x48>
    1890:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    1892:	80 91 bc 00 	lds	r24, 0x00BC
    1896:	8f 70       	andi	r24, 0x0F	; 15
    1898:	80 6d       	ori	r24, 0xD0	; 208
    189a:	80 93 bc 00 	sts	0x00BC, r24
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
    189e:	80 91 bc 00 	lds	r24, 0x00BC
    18a2:	84 ff       	sbrs	r24, 4
    18a4:	fc cf       	rjmp	.-8      	; 0x189e <i2cMasterSendNI+0x78>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    18a6:	80 91 bc 00 	lds	r24, 0x00BC
    18aa:	81 60       	ori	r24, 0x01	; 1
    18ac:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    18b0:	89 2f       	mov	r24, r25
    18b2:	08 95       	ret

000018b4 <i2cMasterReceiveNI>:

u08 i2cMasterReceiveNI(u08 deviceAddr, u08 length, u08 *data)
{
    18b4:	1f 93       	push	r17
    18b6:	cf 93       	push	r28
    18b8:	df 93       	push	r29
    18ba:	98 2f       	mov	r25, r24
    18bc:	16 2f       	mov	r17, r22
    18be:	ea 01       	movw	r28, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    18c0:	80 91 bc 00 	lds	r24, 0x00BC
    18c4:	8e 7f       	andi	r24, 0xFE	; 254
    18c6:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    18ca:	80 91 bc 00 	lds	r24, 0x00BC
    18ce:	8f 70       	andi	r24, 0x0F	; 15
    18d0:	80 6a       	ori	r24, 0xA0	; 160
    18d2:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    18d6:	80 91 bc 00 	lds	r24, 0x00BC
    18da:	87 ff       	sbrs	r24, 7
    18dc:	fc cf       	rjmp	.-8      	; 0x18d6 <i2cMasterReceiveNI+0x22>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
    18de:	91 60       	ori	r25, 0x01	; 1
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    18e0:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    18e4:	80 91 bc 00 	lds	r24, 0x00BC
    18e8:	8f 70       	andi	r24, 0x0F	; 15
    18ea:	80 68       	ori	r24, 0x80	; 128
    18ec:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    18f0:	80 91 bc 00 	lds	r24, 0x00BC
    18f4:	87 ff       	sbrs	r24, 7
    18f6:	fc cf       	rjmp	.-8      	; 0x18f0 <i2cMasterReceiveNI+0x3c>
	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK){
    18f8:	80 91 b9 00 	lds	r24, 0x00B9
    18fc:	80 34       	cpi	r24, 0x40	; 64
    18fe:	69 f0       	breq	.+26     	; 0x191a <i2cMasterReceiveNI+0x66>
    1900:	91 e0       	ldi	r25, 0x01	; 1
    1902:	18 c0       	rjmp	.+48     	; 0x1934 <i2cMasterReceiveNI+0x80>
		// accept receive data and ack it
		while(length > 1){
			i2cReceiveByte(TRUE);
    1904:	8f ef       	ldi	r24, 0xFF	; 255
    1906:	0e 94 bb 0b 	call	0x1776	; 0x1776 <i2cReceiveByte>
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    190a:	80 91 bc 00 	lds	r24, 0x00BC
    190e:	87 ff       	sbrs	r24, 7
    1910:	fc cf       	rjmp	.-8      	; 0x190a <i2cMasterReceiveNI+0x56>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    1912:	80 91 bb 00 	lds	r24, 0x00BB
	if( inb(TWSR) == TW_MR_SLA_ACK){
		// accept receive data and ack it
		while(length > 1){
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*data++ = i2cGetReceivedByte();
    1916:	89 93       	st	Y+, r24
			// decrement length
			length--;
    1918:	11 50       	subi	r17, 0x01	; 1
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK){
		// accept receive data and ack it
		while(length > 1){
    191a:	12 30       	cpi	r17, 0x02	; 2
    191c:	98 f7       	brcc	.-26     	; 0x1904 <i2cMasterReceiveNI+0x50>
			// decrement length
			length--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
    191e:	80 e0       	ldi	r24, 0x00	; 0
    1920:	0e 94 bb 0b 	call	0x1776	; 0x1776 <i2cReceiveByte>
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    1924:	80 91 bc 00 	lds	r24, 0x00BC
    1928:	87 ff       	sbrs	r24, 7
    192a:	fc cf       	rjmp	.-8      	; 0x1924 <i2cMasterReceiveNI+0x70>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    192c:	80 91 bb 00 	lds	r24, 0x00BB
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
		i2cWaitForComplete();
		*data++ = i2cGetReceivedByte();
    1930:	88 83       	st	Y, r24
    1932:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    1934:	80 91 bc 00 	lds	r24, 0x00BC
    1938:	8f 70       	andi	r24, 0x0F	; 15
    193a:	80 6d       	ori	r24, 0xD0	; 208
    193c:	80 93 bc 00 	sts	0x00BC, r24
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    1940:	80 91 bc 00 	lds	r24, 0x00BC
    1944:	81 60       	ori	r24, 0x01	; 1
    1946:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    194a:	89 2f       	mov	r24, r25
    194c:	df 91       	pop	r29
    194e:	cf 91       	pop	r28
    1950:	1f 91       	pop	r17
    1952:	08 95       	ret

00001954 <__vector_26>:
}
*/

//! I2C (TWI) interrupt service routine
SIGNAL(TWI_vect)
{
    1954:	1f 92       	push	r1
    1956:	0f 92       	push	r0
    1958:	0f b6       	in	r0, 0x3f	; 63
    195a:	0f 92       	push	r0
    195c:	11 24       	eor	r1, r1
    195e:	2f 93       	push	r18
    1960:	3f 93       	push	r19
    1962:	4f 93       	push	r20
    1964:	5f 93       	push	r21
    1966:	6f 93       	push	r22
    1968:	7f 93       	push	r23
    196a:	8f 93       	push	r24
    196c:	9f 93       	push	r25
    196e:	af 93       	push	r26
    1970:	bf 93       	push	r27
    1972:	ef 93       	push	r30
    1974:	ff 93       	push	r31
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;
    1976:	80 91 b9 00 	lds	r24, 0x00B9

	switch(status)
    197a:	88 7f       	andi	r24, 0xF8	; 248
    197c:	80 36       	cpi	r24, 0x60	; 96
    197e:	09 f4       	brne	.+2      	; 0x1982 <__vector_26+0x2e>
    1980:	9f c0       	rjmp	.+318    	; 0x1ac0 <__vector_26+0x16c>
    1982:	81 36       	cpi	r24, 0x61	; 97
    1984:	70 f5       	brcc	.+92     	; 0x19e2 <__vector_26+0x8e>
    1986:	88 32       	cpi	r24, 0x28	; 40
    1988:	09 f4       	brne	.+2      	; 0x198c <__vector_26+0x38>
    198a:	5f c0       	rjmp	.+190    	; 0x1a4a <__vector_26+0xf6>
    198c:	89 32       	cpi	r24, 0x29	; 41
    198e:	98 f4       	brcc	.+38     	; 0x19b6 <__vector_26+0x62>
    1990:	80 31       	cpi	r24, 0x10	; 16
    1992:	09 f4       	brne	.+2      	; 0x1996 <__vector_26+0x42>
    1994:	57 c0       	rjmp	.+174    	; 0x1a44 <__vector_26+0xf0>
    1996:	81 31       	cpi	r24, 0x11	; 17
    1998:	38 f4       	brcc	.+14     	; 0x19a8 <__vector_26+0x54>
    199a:	88 23       	and	r24, r24
    199c:	09 f4       	brne	.+2      	; 0x19a0 <__vector_26+0x4c>
    199e:	ee c0       	rjmp	.+476    	; 0x1b7c <__vector_26+0x228>
    19a0:	88 30       	cpi	r24, 0x08	; 8
    19a2:	09 f0       	breq	.+2      	; 0x19a6 <__vector_26+0x52>
    19a4:	f3 c0       	rjmp	.+486    	; 0x1b8c <__vector_26+0x238>
    19a6:	4e c0       	rjmp	.+156    	; 0x1a44 <__vector_26+0xf0>
    19a8:	88 31       	cpi	r24, 0x18	; 24
    19aa:	09 f4       	brne	.+2      	; 0x19ae <__vector_26+0x5a>
    19ac:	4e c0       	rjmp	.+156    	; 0x1a4a <__vector_26+0xf6>
    19ae:	80 32       	cpi	r24, 0x20	; 32
    19b0:	09 f0       	breq	.+2      	; 0x19b4 <__vector_26+0x60>
    19b2:	ec c0       	rjmp	.+472    	; 0x1b8c <__vector_26+0x238>
    19b4:	e3 c0       	rjmp	.+454    	; 0x1b7c <__vector_26+0x228>
    19b6:	80 34       	cpi	r24, 0x40	; 64
    19b8:	09 f4       	brne	.+2      	; 0x19bc <__vector_26+0x68>
    19ba:	77 c0       	rjmp	.+238    	; 0x1aaa <__vector_26+0x156>
    19bc:	81 34       	cpi	r24, 0x41	; 65
    19be:	38 f4       	brcc	.+14     	; 0x19ce <__vector_26+0x7a>
    19c0:	80 33       	cpi	r24, 0x30	; 48
    19c2:	09 f4       	brne	.+2      	; 0x19c6 <__vector_26+0x72>
    19c4:	db c0       	rjmp	.+438    	; 0x1b7c <__vector_26+0x228>
    19c6:	88 33       	cpi	r24, 0x38	; 56
    19c8:	09 f0       	breq	.+2      	; 0x19cc <__vector_26+0x78>
    19ca:	e0 c0       	rjmp	.+448    	; 0x1b8c <__vector_26+0x238>
    19cc:	5d c0       	rjmp	.+186    	; 0x1a88 <__vector_26+0x134>
    19ce:	80 35       	cpi	r24, 0x50	; 80
    19d0:	09 f4       	brne	.+2      	; 0x19d4 <__vector_26+0x80>
    19d2:	5f c0       	rjmp	.+190    	; 0x1a92 <__vector_26+0x13e>
    19d4:	88 35       	cpi	r24, 0x58	; 88
    19d6:	09 f4       	brne	.+2      	; 0x19da <__vector_26+0x86>
    19d8:	4a c0       	rjmp	.+148    	; 0x1a6e <__vector_26+0x11a>
    19da:	88 34       	cpi	r24, 0x48	; 72
    19dc:	09 f0       	breq	.+2      	; 0x19e0 <__vector_26+0x8c>
    19de:	d6 c0       	rjmp	.+428    	; 0x1b8c <__vector_26+0x238>
    19e0:	cd c0       	rjmp	.+410    	; 0x1b7c <__vector_26+0x228>
    19e2:	88 39       	cpi	r24, 0x98	; 152
    19e4:	09 f4       	brne	.+2      	; 0x19e8 <__vector_26+0x94>
    19e6:	82 c0       	rjmp	.+260    	; 0x1aec <__vector_26+0x198>
    19e8:	89 39       	cpi	r24, 0x99	; 153
    19ea:	b0 f4       	brcc	.+44     	; 0x1a18 <__vector_26+0xc4>
    19ec:	88 37       	cpi	r24, 0x78	; 120
    19ee:	09 f4       	brne	.+2      	; 0x19f2 <__vector_26+0x9e>
    19f0:	67 c0       	rjmp	.+206    	; 0x1ac0 <__vector_26+0x16c>
    19f2:	89 37       	cpi	r24, 0x79	; 121
    19f4:	38 f4       	brcc	.+14     	; 0x1a04 <__vector_26+0xb0>
    19f6:	88 36       	cpi	r24, 0x68	; 104
    19f8:	09 f4       	brne	.+2      	; 0x19fc <__vector_26+0xa8>
    19fa:	62 c0       	rjmp	.+196    	; 0x1ac0 <__vector_26+0x16c>
    19fc:	80 37       	cpi	r24, 0x70	; 112
    19fe:	09 f0       	breq	.+2      	; 0x1a02 <__vector_26+0xae>
    1a00:	c5 c0       	rjmp	.+394    	; 0x1b8c <__vector_26+0x238>
    1a02:	5e c0       	rjmp	.+188    	; 0x1ac0 <__vector_26+0x16c>
    1a04:	88 38       	cpi	r24, 0x88	; 136
    1a06:	09 f4       	brne	.+2      	; 0x1a0a <__vector_26+0xb6>
    1a08:	71 c0       	rjmp	.+226    	; 0x1aec <__vector_26+0x198>
    1a0a:	80 39       	cpi	r24, 0x90	; 144
    1a0c:	09 f4       	brne	.+2      	; 0x1a10 <__vector_26+0xbc>
    1a0e:	5e c0       	rjmp	.+188    	; 0x1acc <__vector_26+0x178>
    1a10:	80 38       	cpi	r24, 0x80	; 128
    1a12:	09 f0       	breq	.+2      	; 0x1a16 <__vector_26+0xc2>
    1a14:	bb c0       	rjmp	.+374    	; 0x1b8c <__vector_26+0x238>
    1a16:	5a c0       	rjmp	.+180    	; 0x1acc <__vector_26+0x178>
    1a18:	80 3b       	cpi	r24, 0xB0	; 176
    1a1a:	09 f4       	brne	.+2      	; 0x1a1e <__vector_26+0xca>
    1a1c:	7d c0       	rjmp	.+250    	; 0x1b18 <__vector_26+0x1c4>
    1a1e:	81 3b       	cpi	r24, 0xB1	; 177
    1a20:	38 f4       	brcc	.+14     	; 0x1a30 <__vector_26+0xdc>
    1a22:	80 3a       	cpi	r24, 0xA0	; 160
    1a24:	09 f4       	brne	.+2      	; 0x1a28 <__vector_26+0xd4>
    1a26:	66 c0       	rjmp	.+204    	; 0x1af4 <__vector_26+0x1a0>
    1a28:	88 3a       	cpi	r24, 0xA8	; 168
    1a2a:	09 f0       	breq	.+2      	; 0x1a2e <__vector_26+0xda>
    1a2c:	af c0       	rjmp	.+350    	; 0x1b8c <__vector_26+0x238>
    1a2e:	74 c0       	rjmp	.+232    	; 0x1b18 <__vector_26+0x1c4>
    1a30:	80 3c       	cpi	r24, 0xC0	; 192
    1a32:	09 f4       	brne	.+2      	; 0x1a36 <__vector_26+0xe2>
    1a34:	9e c0       	rjmp	.+316    	; 0x1b72 <__vector_26+0x21e>
    1a36:	88 3c       	cpi	r24, 0xC8	; 200
    1a38:	09 f4       	brne	.+2      	; 0x1a3c <__vector_26+0xe8>
    1a3a:	9b c0       	rjmp	.+310    	; 0x1b72 <__vector_26+0x21e>
    1a3c:	88 3b       	cpi	r24, 0xB8	; 184
    1a3e:	09 f0       	breq	.+2      	; 0x1a42 <__vector_26+0xee>
    1a40:	a5 c0       	rjmp	.+330    	; 0x1b8c <__vector_26+0x238>
    1a42:	7b c0       	rjmp	.+246    	; 0x1b3a <__vector_26+0x1e6>
		//rprintf("I2C: M->START\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: M->START");
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
    1a44:	80 91 11 02 	lds	r24, 0x0211
    1a48:	0f c0       	rjmp	.+30     	; 0x1a68 <__vector_26+0x114>
		//rprintfInit(uart1AddToTxBuffer);
		//rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MT->SLA_ACK or DATA_ACK");
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
    1a4a:	90 91 62 02 	lds	r25, 0x0262
    1a4e:	80 91 63 02 	lds	r24, 0x0263
    1a52:	98 17       	cp	r25, r24
    1a54:	08 f0       	brcs	.+2      	; 0x1a58 <__vector_26+0x104>
    1a56:	92 c0       	rjmp	.+292    	; 0x1b7c <__vector_26+0x228>
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
    1a58:	e9 2f       	mov	r30, r25
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	ee 5e       	subi	r30, 0xEE	; 238
    1a5e:	fd 4f       	sbci	r31, 0xFD	; 253
    1a60:	80 81       	ld	r24, Z
    1a62:	9f 5f       	subi	r25, 0xFF	; 255
    1a64:	90 93 62 02 	sts	0x0262, r25
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    1a68:	80 93 bb 00 	sts	0x00BB, r24
    1a6c:	7b c0       	rjmp	.+246    	; 0x1b64 <__vector_26+0x210>
		//rprintf("I2C: MR->DATA_NACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MR->DATA_NACK");
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    1a6e:	80 91 b4 02 	lds	r24, 0x02B4
    1a72:	90 91 bb 00 	lds	r25, 0x00BB
    1a76:	e8 2f       	mov	r30, r24
    1a78:	f0 e0       	ldi	r31, 0x00	; 0
    1a7a:	ec 59       	subi	r30, 0x9C	; 156
    1a7c:	fd 4f       	sbci	r31, 0xFD	; 253
    1a7e:	90 83       	st	Z, r25
    1a80:	8f 5f       	subi	r24, 0xFF	; 255
    1a82:	80 93 b4 02 	sts	0x02B4, r24
    1a86:	7a c0       	rjmp	.+244    	; 0x1b7c <__vector_26+0x228>
		//rprintf("I2C: MT->ARB_LOST\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MT->ARB_LOST");
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1a88:	80 91 bc 00 	lds	r24, 0x00BC
    1a8c:	8f 70       	andi	r24, 0x0F	; 15
    1a8e:	80 68       	ori	r24, 0x80	; 128
    1a90:	79 c0       	rjmp	.+242    	; 0x1b84 <__vector_26+0x230>
		//rprintf("I2C: MR->DATA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MR->DATA_ACK");
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    1a92:	80 91 b4 02 	lds	r24, 0x02B4
    1a96:	90 91 bb 00 	lds	r25, 0x00BB
    1a9a:	e8 2f       	mov	r30, r24
    1a9c:	f0 e0       	ldi	r31, 0x00	; 0
    1a9e:	ec 59       	subi	r30, 0x9C	; 156
    1aa0:	fd 4f       	sbci	r31, 0xFD	; 253
    1aa2:	90 83       	st	Z, r25
    1aa4:	8f 5f       	subi	r24, 0xFF	; 255
    1aa6:	80 93 b4 02 	sts	0x02B4, r24
		//rprintfInit(uart1AddToTxBuffer);
		//rprintf("I2C: MR->SLA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MR->SLA_ACK");
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
    1aaa:	20 91 b4 02 	lds	r18, 0x02B4
    1aae:	30 e0       	ldi	r19, 0x00	; 0
    1ab0:	80 91 b5 02 	lds	r24, 0x02B5
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	01 97       	sbiw	r24, 0x01	; 1
    1ab8:	28 17       	cp	r18, r24
    1aba:	39 07       	cpc	r19, r25
    1abc:	bc f4       	brge	.+46     	; 0x1aec <__vector_26+0x198>
    1abe:	14 c0       	rjmp	.+40     	; 0x1ae8 <__vector_26+0x194>
		TXT_DBG("I2C: SR->SLA_ACK");

		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
    1ac0:	85 e0       	ldi	r24, 0x05	; 5
    1ac2:	80 93 10 02 	sts	0x0210, r24
		// prepare buffer
		I2cReceiveDataIndex = 0;
    1ac6:	10 92 b4 02 	sts	0x02B4, r1
    1aca:	47 c0       	rjmp	.+142    	; 0x1b5a <__vector_26+0x206>
		//rprintf("I2C: SR->DATA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: SR->DATA_ACK");
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    1acc:	80 91 b4 02 	lds	r24, 0x02B4
    1ad0:	90 91 bb 00 	lds	r25, 0x00BB
    1ad4:	e8 2f       	mov	r30, r24
    1ad6:	f0 e0       	ldi	r31, 0x00	; 0
    1ad8:	ec 59       	subi	r30, 0x9C	; 156
    1ada:	fd 4f       	sbci	r31, 0xFD	; 253
    1adc:	90 83       	st	Z, r25
    1ade:	8f 5f       	subi	r24, 0xFF	; 255
    1ae0:	80 93 b4 02 	sts	0x02B4, r24
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
    1ae4:	80 35       	cpi	r24, 0x50	; 80
    1ae6:	10 f4       	brcc	.+4      	; 0x1aec <__vector_26+0x198>
		{
			// receive data byte and return ACK
			i2cReceiveByte(TRUE);
    1ae8:	8f ef       	ldi	r24, 0xFF	; 255
    1aea:	01 c0       	rjmp	.+2      	; 0x1aee <__vector_26+0x19a>
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: SR->DATA_NACK");
		//rprintfInit(uart1SendByte);
		#endif
		// receive data byte and return NACK
		i2cReceiveByte(FALSE);
    1aec:	80 e0       	ldi	r24, 0x00	; 0
    1aee:	0e 94 bb 0b 	call	0x1776	; 0x1776 <i2cReceiveByte>
    1af2:	4c c0       	rjmp	.+152    	; 0x1b8c <__vector_26+0x238>
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: SR->SR_STOP");
		//rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    1af4:	80 91 bc 00 	lds	r24, 0x00BC
    1af8:	8f 70       	andi	r24, 0x0F	; 15
    1afa:	80 6c       	ori	r24, 0xC0	; 192
    1afc:	80 93 bc 00 	sts	0x00BC, r24
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
    1b00:	e0 91 b6 02 	lds	r30, 0x02B6
    1b04:	f0 91 b7 02 	lds	r31, 0x02B7
    1b08:	30 97       	sbiw	r30, 0x00	; 0
    1b0a:	f1 f1       	breq	.+124    	; 0x1b88 <__vector_26+0x234>
    1b0c:	80 91 b4 02 	lds	r24, 0x02B4
    1b10:	64 e6       	ldi	r22, 0x64	; 100
    1b12:	72 e0       	ldi	r23, 0x02	; 2
    1b14:	09 95       	icall
    1b16:	38 c0       	rjmp	.+112    	; 0x1b88 <__vector_26+0x234>
		TXT_DBG("I2C: ST->SLA_ACK");
		//rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
    1b18:	84 e0       	ldi	r24, 0x04	; 4
    1b1a:	80 93 10 02 	sts	0x0210, r24
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
    1b1e:	e0 91 b8 02 	lds	r30, 0x02B8
    1b22:	f0 91 b9 02 	lds	r31, 0x02B9
    1b26:	30 97       	sbiw	r30, 0x00	; 0
    1b28:	31 f0       	breq	.+12     	; 0x1b36 <__vector_26+0x1e2>
    1b2a:	80 e5       	ldi	r24, 0x50	; 80
    1b2c:	62 e1       	ldi	r22, 0x12	; 18
    1b2e:	72 e0       	ldi	r23, 0x02	; 2
    1b30:	09 95       	icall
    1b32:	80 93 63 02 	sts	0x0263, r24
		// reset data index
		I2cSendDataIndex = 0;
    1b36:	10 92 62 02 	sts	0x0262, r1
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: ST->DATA_ACK");
		//rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
    1b3a:	90 91 62 02 	lds	r25, 0x0262
    1b3e:	e9 2f       	mov	r30, r25
    1b40:	f0 e0       	ldi	r31, 0x00	; 0
    1b42:	ee 5e       	subi	r30, 0xEE	; 238
    1b44:	fd 4f       	sbci	r31, 0xFD	; 253
    1b46:	80 81       	ld	r24, Z
    1b48:	80 93 bb 00 	sts	0x00BB, r24
    1b4c:	9f 5f       	subi	r25, 0xFF	; 255
    1b4e:	90 93 62 02 	sts	0x0262, r25
		if(I2cSendDataIndex < I2cSendDataLength)
    1b52:	80 91 63 02 	lds	r24, 0x0263
    1b56:	98 17       	cp	r25, r24
    1b58:	28 f4       	brcc	.+10     	; 0x1b64 <__vector_26+0x210>
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    1b5a:	80 91 bc 00 	lds	r24, 0x00BC
    1b5e:	8f 70       	andi	r24, 0x0F	; 15
    1b60:	80 6c       	ori	r24, 0xC0	; 192
    1b62:	04 c0       	rjmp	.+8      	; 0x1b6c <__vector_26+0x218>
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1b64:	80 91 bc 00 	lds	r24, 0x00BC
    1b68:	8f 70       	andi	r24, 0x0F	; 15
    1b6a:	80 68       	ori	r24, 0x80	; 128
    1b6c:	80 93 bc 00 	sts	0x00BC, r24
    1b70:	0d c0       	rjmp	.+26     	; 0x1b8c <__vector_26+0x238>
		TXT_DBG("I2C: ST->DATA_NACK or LAST_DATA");
		//rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    1b72:	80 91 bc 00 	lds	r24, 0x00BC
    1b76:	8f 70       	andi	r24, 0x0F	; 15
    1b78:	80 6c       	ori	r24, 0xC0	; 192
    1b7a:	04 c0       	rjmp	.+8      	; 0x1b84 <__vector_26+0x230>
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: BUS_ERROR");
		//rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
    1b7c:	80 91 bc 00 	lds	r24, 0x00BC
    1b80:	8f 70       	andi	r24, 0x0F	; 15
    1b82:	80 6d       	ori	r24, 0xD0	; 208
    1b84:	80 93 bc 00 	sts	0x00BC, r24
		// set state
		I2cState = I2C_IDLE;
    1b88:	10 92 10 02 	sts	0x0210, r1
		break;
	}
}
    1b8c:	ff 91       	pop	r31
    1b8e:	ef 91       	pop	r30
    1b90:	bf 91       	pop	r27
    1b92:	af 91       	pop	r26
    1b94:	9f 91       	pop	r25
    1b96:	8f 91       	pop	r24
    1b98:	7f 91       	pop	r23
    1b9a:	6f 91       	pop	r22
    1b9c:	5f 91       	pop	r21
    1b9e:	4f 91       	pop	r20
    1ba0:	3f 91       	pop	r19
    1ba2:	2f 91       	pop	r18
    1ba4:	0f 90       	pop	r0
    1ba6:	0f be       	out	0x3f, r0	; 63
    1ba8:	0f 90       	pop	r0
    1baa:	1f 90       	pop	r1
    1bac:	18 95       	reti

00001bae <i2cGetState>:

eI2cStateType i2cGetState(void)
{
	return I2cState;
    1bae:	80 91 10 02 	lds	r24, 0x0210
}
    1bb2:	08 95       	ret

00001bb4 <i2ceepromInit>:
// functions
void i2ceepromInit(void)
{
	// although there is no code here
	// don't forget to initialize the I2C interface itself
}
    1bb4:	08 95       	ret

00001bb6 <i2ceepromReadBlock>:
}

uint8_t i2ceepromReadBlock(uint8_t i2cAddr, uint32_t memAddr, uint8_t strBlock[])
{
 return 0;
}
    1bb6:	80 e0       	ldi	r24, 0x00	; 0
    1bb8:	08 95       	ret

00001bba <i2ceepromWriteByte>:
	// return data
	return packet[0];
}

void i2ceepromWriteByte(u08 i2cAddr, u32 memAddr, u08 data)
{
    1bba:	ef 92       	push	r14
    1bbc:	ff 92       	push	r15
    1bbe:	0f 93       	push	r16
    1bc0:	1f 93       	push	r17
    1bc2:	df 93       	push	r29
    1bc4:	cf 93       	push	r28
    1bc6:	00 d0       	rcall	.+0      	; 0x1bc8 <i2ceepromWriteByte+0xe>
    1bc8:	0f 92       	push	r0
    1bca:	cd b7       	in	r28, 0x3d	; 61
    1bcc:	de b7       	in	r29, 0x3e	; 62
	u08 packet[3];
	// prepare address + data
	packet[0] = (memAddr>>8);
    1bce:	e5 2e       	mov	r14, r21
    1bd0:	f6 2e       	mov	r15, r22
    1bd2:	07 2f       	mov	r16, r23
    1bd4:	11 27       	eor	r17, r17
    1bd6:	e9 82       	std	Y+1, r14	; 0x01
	packet[1] = (memAddr&0x00FF);
    1bd8:	4a 83       	std	Y+2, r20	; 0x02
	packet[2] = data;
    1bda:	2b 83       	std	Y+3, r18	; 0x03
	// send memory address we wish to access to the memory chip
	// along with the data we wish to write
	i2cMasterSendNI(i2cAddr, 3, packet);
    1bdc:	63 e0       	ldi	r22, 0x03	; 3
    1bde:	ae 01       	movw	r20, r28
    1be0:	4f 5f       	subi	r20, 0xFF	; 255
    1be2:	5f 4f       	sbci	r21, 0xFF	; 255
    1be4:	0e 94 13 0c 	call	0x1826	; 0x1826 <i2cMasterSendNI>
}
    1be8:	0f 90       	pop	r0
    1bea:	0f 90       	pop	r0
    1bec:	0f 90       	pop	r0
    1bee:	cf 91       	pop	r28
    1bf0:	df 91       	pop	r29
    1bf2:	1f 91       	pop	r17
    1bf4:	0f 91       	pop	r16
    1bf6:	ff 90       	pop	r15
    1bf8:	ef 90       	pop	r14
    1bfa:	08 95       	ret

00001bfc <i2ceepromReadByte>:
	// although there is no code here
	// don't forget to initialize the I2C interface itself
}

u08 i2ceepromReadByte(u08 i2cAddr, u32 memAddr)
{
    1bfc:	ff 92       	push	r15
    1bfe:	0f 93       	push	r16
    1c00:	1f 93       	push	r17
    1c02:	df 93       	push	r29
    1c04:	cf 93       	push	r28
    1c06:	00 d0       	rcall	.+0      	; 0x1c08 <i2ceepromReadByte+0xc>
    1c08:	cd b7       	in	r28, 0x3d	; 61
    1c0a:	de b7       	in	r29, 0x3e	; 62
    1c0c:	f8 2e       	mov	r15, r24
	u08 packet[2];
	// prepare address
	packet[0] = (memAddr>>8);
    1c0e:	bb 27       	eor	r27, r27
    1c10:	a7 2f       	mov	r26, r23
    1c12:	96 2f       	mov	r25, r22
    1c14:	85 2f       	mov	r24, r21
    1c16:	89 83       	std	Y+1, r24	; 0x01
	packet[1] = (memAddr&0x00FF);
    1c18:	4a 83       	std	Y+2, r20	; 0x02
	// send memory address we wish to access to the memory chip
	i2cMasterSendNI(i2cAddr, 2, packet);
    1c1a:	8f 2d       	mov	r24, r15
    1c1c:	62 e0       	ldi	r22, 0x02	; 2
    1c1e:	8e 01       	movw	r16, r28
    1c20:	0f 5f       	subi	r16, 0xFF	; 255
    1c22:	1f 4f       	sbci	r17, 0xFF	; 255
    1c24:	a8 01       	movw	r20, r16
    1c26:	0e 94 13 0c 	call	0x1826	; 0x1826 <i2cMasterSendNI>
	// retrieve the data at this memory address
	i2cMasterReceiveNI(i2cAddr, 1, packet);
    1c2a:	8f 2d       	mov	r24, r15
    1c2c:	61 e0       	ldi	r22, 0x01	; 1
    1c2e:	a8 01       	movw	r20, r16
    1c30:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <i2cMasterReceiveNI>
	// return data
	return packet[0];
}
    1c34:	89 81       	ldd	r24, Y+1	; 0x01
    1c36:	0f 90       	pop	r0
    1c38:	0f 90       	pop	r0
    1c3a:	cf 91       	pop	r28
    1c3c:	df 91       	pop	r29
    1c3e:	1f 91       	pop	r17
    1c40:	0f 91       	pop	r16
    1c42:	ff 90       	pop	r15
    1c44:	08 95       	ret

00001c46 <timer2CompareAInit>:
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
	{
		// set the interrupt function to run
		// the supplied user's function
		TimerIntFunc[interruptNum] = userFunc;
    1c46:	90 93 c7 02 	sts	0x02C7, r25
    1c4a:	80 93 c6 02 	sts	0x02C6, r24

void timer2CompareAInit( void(*tmr2UserFunc)(void) )
{
	timerAttach(TIMER2OUTCOMPARE_INT, tmr2UserFunc);

	ASSR 	= (uint8_t)((0<<EXCLK) | (0<<AS2));
    1c4e:	10 92 b6 00 	sts	0x00B6, r1
	TCCR2A 	= (uint8_t)((0<<COM2A1) | (0<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (1<<WGM21) | (0<<WGM20));	// 	CTC Modus
    1c52:	92 e0       	ldi	r25, 0x02	; 2
    1c54:	90 93 b0 00 	sts	0x00B0, r25
	TCCR2B 	= (uint8_t)((0<<FOC2A) | (0<<FOC2B) | (0<<WGM22) | (1<<CS22) | (0<<CS21) | (0<<CS20));			// 	Prescaler 64
    1c58:	84 e0       	ldi	r24, 0x04	; 4
    1c5a:	80 93 b1 00 	sts	0x00B1, r24
	TCNT2 	= (uint8_t)(0x00);
    1c5e:	10 92 b2 00 	sts	0x00B2, r1
	OCR2A 	= TIMER2RELOAD;
    1c62:	88 e3       	ldi	r24, 0x38	; 56
    1c64:	80 93 b3 00 	sts	0x00B3, r24

	// Timer/Counter 2 Interrupt(s) initialization
	TIMSK2	= (uint8_t)((0<<OCIE2B) | (1<<OCIE2A) | (0<<TOIE2));
    1c68:	90 93 70 00 	sts	0x0070, r25
}
    1c6c:	08 95       	ret

00001c6e <delay_us>:

	delay_loops = (time_us+3)/5*CYCLES_PER_US; // +3 for rounding up (dirty) 

	// one loop takes 5 cpu cycles 
	for (i=0; i < delay_loops; i++) {};
}
    1c6e:	08 95       	ret

00001c70 <timer0Init>:
#endif

void timer0SetPrescaler(u08 prescale)
{
	// set prescaler on timer 0
	outb(TCCR0B, (inb(TCCR0B) & ~TIMER_PRESCALE_MASK) | prescale);
    1c70:	85 b5       	in	r24, 0x25	; 37
    1c72:	88 7f       	andi	r24, 0xF8	; 248
    1c74:	82 60       	ori	r24, 0x02	; 2
    1c76:	85 bd       	out	0x25, r24	; 37

void timer0Init()
{
	// initialize timer 0
	timer0SetPrescaler( TIMER0PRESCALE );	// set prescaler
	outb(TCNT0, 0);							// reset TCNT0
    1c78:	16 bc       	out	0x26, r1	; 38
	sbi(TIMSK0, TOIE0);						// enable TCNT0 overflow interrupt
    1c7a:	ee e6       	ldi	r30, 0x6E	; 110
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	80 81       	ld	r24, Z
    1c80:	81 60       	ori	r24, 0x01	; 1
    1c82:	80 83       	st	Z, r24
}

void timer0ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer0Reg0 = 0;	// initialize time registers
    1c84:	10 92 41 05 	sts	0x0541, r1
    1c88:	10 92 42 05 	sts	0x0542, r1
    1c8c:	10 92 43 05 	sts	0x0543, r1
    1c90:	10 92 44 05 	sts	0x0544, r1
	timer0SetPrescaler( TIMER0PRESCALE );	// set prescaler
	outb(TCNT0, 0);							// reset TCNT0
	sbi(TIMSK0, TOIE0);						// enable TCNT0 overflow interrupt

	timer0ClearOverflowCount();				// initialize time registers
}
    1c94:	08 95       	ret

00001c96 <timer1Init>:
}

void timer1SetPrescaler(u08 prescale)
{
	// set prescaler on timer 1
	outb(TCCR1B, (inb(TCCR1B) & ~TIMER_PRESCALE_MASK) | prescale);
    1c96:	e1 e8       	ldi	r30, 0x81	; 129
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 81       	ld	r24, Z
    1c9c:	88 7f       	andi	r24, 0xF8	; 248
    1c9e:	83 60       	ori	r24, 0x03	; 3
    1ca0:	80 83       	st	Z, r24

void timer1Init(void)
{
	// initialize timer 1
	timer1SetPrescaler( TIMER1PRESCALE );	// set prescaler
	outb(TCNT1H, 0);						// reset TCNT1
    1ca2:	10 92 85 00 	sts	0x0085, r1
	outb(TCNT1L, 0);
    1ca6:	10 92 84 00 	sts	0x0084, r1
	sbi(TIMSK1, TOIE1);						// enable TCNT1 overflow
    1caa:	ef e6       	ldi	r30, 0x6F	; 111
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	81 60       	ori	r24, 0x01	; 1
    1cb2:	80 83       	st	Z, r24
}
    1cb4:	08 95       	ret

00001cb6 <timer2Init>:

#ifdef TCNT2	// support timer2 only if it exists
void timer2SetPrescaler(u08 prescale)
{
	// set prescaler on timer 2
	outb(TCCR2B, (inb(TCCR2B) & ~TIMER_PRESCALE_MASK) | prescale);
    1cb6:	e1 eb       	ldi	r30, 0xB1	; 177
    1cb8:	f0 e0       	ldi	r31, 0x00	; 0
    1cba:	80 81       	ld	r24, Z
    1cbc:	88 7f       	andi	r24, 0xF8	; 248
    1cbe:	84 60       	ori	r24, 0x04	; 4
    1cc0:	80 83       	st	Z, r24
#ifdef TCNT2	// support timer2 only if it exists
void timer2Init(void)
{
	// initialize timer 2
	timer2SetPrescaler( TIMER2PRESCALE );	// set prescaler
	outb(TCNT2, 0);							// reset TCNT2
    1cc2:	10 92 b2 00 	sts	0x00B2, r1
	sbi(TIMSK2, TOIE2);						// enable TCNT2 overflow
    1cc6:	e0 e7       	ldi	r30, 0x70	; 112
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 81       	ld	r24, Z
    1ccc:	81 60       	ori	r24, 0x01	; 1
    1cce:	80 83       	st	Z, r24

#ifdef TCNT2	// support timer2 only if it exists
void timer2ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer2Reg0 = 0;	// initialize time registers
    1cd0:	10 92 49 05 	sts	0x0549, r1
    1cd4:	10 92 4a 05 	sts	0x054A, r1
    1cd8:	10 92 4b 05 	sts	0x054B, r1
    1cdc:	10 92 4c 05 	sts	0x054C, r1
	timer2SetPrescaler( TIMER2PRESCALE );	// set prescaler
	outb(TCNT2, 0);							// reset TCNT2
	sbi(TIMSK2, TOIE2);						// enable TCNT2 overflow

	timer2ClearOverflowCount();				// initialize time registers
}
    1ce0:	08 95       	ret

00001ce2 <timerInit>:
	for (i=0; i < delay_loops; i++) {};
}


void timerInit(void)
{
    1ce2:	80 e0       	ldi	r24, 0x00	; 0
    1ce4:	90 e0       	ldi	r25, 0x00	; 0
{
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
	{
		// set the interrupt function to run nothing
		TimerIntFunc[interruptNum] = 0;
    1ce6:	fc 01       	movw	r30, r24
    1ce8:	ee 0f       	add	r30, r30
    1cea:	ff 1f       	adc	r31, r31
    1cec:	e6 54       	subi	r30, 0x46	; 70
    1cee:	fd 4f       	sbci	r31, 0xFD	; 253
    1cf0:	11 82       	std	Z+1, r1	; 0x01
    1cf2:	10 82       	st	Z, r1
    1cf4:	01 96       	adiw	r24, 0x01	; 1

void timerInit(void)
{
	u08 intNum;
	// detach all user functions from interrupts
	for(intNum=0; intNum<TIMER_NUM_INTERRUPTS; intNum++)
    1cf6:	88 30       	cpi	r24, 0x08	; 8
    1cf8:	91 05       	cpc	r25, r1
    1cfa:	a9 f7       	brne	.-22     	; 0x1ce6 <timerInit+0x4>
		timerDetach(intNum);

	// initialize all timers
	timer0Init();
    1cfc:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <timer0Init>
	timer1Init();
    1d00:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <timer1Init>
	#ifdef TCNT2	// support timer2 only if it exists
	timer2Init();
    1d04:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <timer2Init>
	#endif
	// enable interrupts
	sei();
    1d08:	78 94       	sei
}
    1d0a:	08 95       	ret

00001d0c <timer0SetPrescaler>:
#endif

void timer0SetPrescaler(u08 prescale)
{
	// set prescaler on timer 0
	outb(TCCR0B, (inb(TCCR0B) & ~TIMER_PRESCALE_MASK) | prescale);
    1d0c:	95 b5       	in	r25, 0x25	; 37
    1d0e:	98 7f       	andi	r25, 0xF8	; 248
    1d10:	98 2b       	or	r25, r24
    1d12:	95 bd       	out	0x25, r25	; 37
}
    1d14:	08 95       	ret

00001d16 <timer1SetPrescaler>:

void timer1SetPrescaler(u08 prescale)
{
	// set prescaler on timer 1
	outb(TCCR1B, (inb(TCCR1B) & ~TIMER_PRESCALE_MASK) | prescale);
    1d16:	e1 e8       	ldi	r30, 0x81	; 129
    1d18:	f0 e0       	ldi	r31, 0x00	; 0
    1d1a:	90 81       	ld	r25, Z
    1d1c:	98 7f       	andi	r25, 0xF8	; 248
    1d1e:	98 2b       	or	r25, r24
    1d20:	90 83       	st	Z, r25
}
    1d22:	08 95       	ret

00001d24 <timer0StopTimer>:

void timer0StopTimer(void)
{
	Tmr0CtrlRegB = TCCR0B;
    1d24:	85 b5       	in	r24, 0x25	; 37
    1d26:	80 93 4d 05 	sts	0x054D, r24
	TCCR0B &= ~((1<<CS02)|(1<<CS01)|(1<<CS00)); // No clock source
    1d2a:	85 b5       	in	r24, 0x25	; 37
    1d2c:	88 7f       	andi	r24, 0xF8	; 248
    1d2e:	85 bd       	out	0x25, r24	; 37
}
    1d30:	08 95       	ret

00001d32 <timer0StartTimer>:

void timer0StartTimer(void)
{
	TCCR0B = Tmr0CtrlRegB;
    1d32:	80 91 4d 05 	lds	r24, 0x054D
    1d36:	85 bd       	out	0x25, r24	; 37
}
    1d38:	08 95       	ret

00001d3a <timer1StopTimer>:

void timer1StopTimer(void)
{
	Tmr1CtrlRegB = TCCR1B;
    1d3a:	e1 e8       	ldi	r30, 0x81	; 129
    1d3c:	f0 e0       	ldi	r31, 0x00	; 0
    1d3e:	80 81       	ld	r24, Z
    1d40:	80 93 4e 05 	sts	0x054E, r24
	TCCR1B &= ~((1<<CS02)|(1<<CS01)|(1<<CS00)); // No clock source
    1d44:	80 81       	ld	r24, Z
    1d46:	88 7f       	andi	r24, 0xF8	; 248
    1d48:	80 83       	st	Z, r24
}
    1d4a:	08 95       	ret

00001d4c <timer1StartTimer>:

void timer1StartTimer(void)
{
	TCCR1B = Tmr1CtrlRegB;
    1d4c:	80 91 4e 05 	lds	r24, 0x054E
    1d50:	80 93 81 00 	sts	0x0081, r24
}
    1d54:	08 95       	ret

00001d56 <timer2SetPrescaler>:

#ifdef TCNT2	// support timer2 only if it exists
void timer2SetPrescaler(u08 prescale)
{
	// set prescaler on timer 2
	outb(TCCR2B, (inb(TCCR2B) & ~TIMER_PRESCALE_MASK) | prescale);
    1d56:	e1 eb       	ldi	r30, 0xB1	; 177
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	90 81       	ld	r25, Z
    1d5c:	98 7f       	andi	r25, 0xF8	; 248
    1d5e:	98 2b       	or	r25, r24
    1d60:	90 83       	st	Z, r25
}
    1d62:	08 95       	ret

00001d64 <timer0GetPrescaler>:
#endif

u16 timer0GetPrescaler(void)
{
	// get the current prescaler setting
	return (pgm_read_word(TimerPrescaleFactor+(inb(TCCR0B) & TIMER_PRESCALE_MASK)));
    1d64:	85 b5       	in	r24, 0x25	; 37
    1d66:	e8 2f       	mov	r30, r24
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	e7 70       	andi	r30, 0x07	; 7
    1d6c:	f0 70       	andi	r31, 0x00	; 0
    1d6e:	ee 0f       	add	r30, r30
    1d70:	ff 1f       	adc	r31, r31
    1d72:	e3 56       	subi	r30, 0x63	; 99
    1d74:	ff 4f       	sbci	r31, 0xFF	; 255
    1d76:	25 91       	lpm	r18, Z+
    1d78:	34 91       	lpm	r19, Z+
}
    1d7a:	c9 01       	movw	r24, r18
    1d7c:	08 95       	ret

00001d7e <timer1GetPrescaler>:

u16 timer1GetPrescaler(void)
{
	// get the current prescaler setting
	return (pgm_read_word(TimerPrescaleFactor+(inb(TCCR1B) & TIMER_PRESCALE_MASK)));
    1d7e:	80 91 81 00 	lds	r24, 0x0081
    1d82:	e8 2f       	mov	r30, r24
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	e7 70       	andi	r30, 0x07	; 7
    1d88:	f0 70       	andi	r31, 0x00	; 0
    1d8a:	ee 0f       	add	r30, r30
    1d8c:	ff 1f       	adc	r31, r31
    1d8e:	e3 56       	subi	r30, 0x63	; 99
    1d90:	ff 4f       	sbci	r31, 0xFF	; 255
    1d92:	25 91       	lpm	r18, Z+
    1d94:	34 91       	lpm	r19, Z+
}
    1d96:	c9 01       	movw	r24, r18
    1d98:	08 95       	ret

00001d9a <timer2GetPrescaler>:
{
	//TODO: can we assume for all 3-timer AVR processors,
	// that timer2 is the RTC timer?

	// get the current prescaler setting
	return (pgm_read_word(TimerRTCPrescaleFactor+(inb(TCCR2B) & TIMER_PRESCALE_MASK)));
    1d9a:	80 91 b1 00 	lds	r24, 0x00B1
    1d9e:	e8 2f       	mov	r30, r24
    1da0:	f0 e0       	ldi	r31, 0x00	; 0
    1da2:	e7 70       	andi	r30, 0x07	; 7
    1da4:	f0 70       	andi	r31, 0x00	; 0
    1da6:	ee 0f       	add	r30, r30
    1da8:	ff 1f       	adc	r31, r31
    1daa:	e7 55       	subi	r30, 0x57	; 87
    1dac:	ff 4f       	sbci	r31, 0xFF	; 255
    1dae:	25 91       	lpm	r18, Z+
    1db0:	34 91       	lpm	r19, Z+
}
    1db2:	c9 01       	movw	r24, r18
    1db4:	08 95       	ret

00001db6 <timerAttach>:
#endif

void timerAttach(u08 interruptNum, void (*userFunc)(void) )
{
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
    1db6:	88 30       	cpi	r24, 0x08	; 8
    1db8:	40 f4       	brcc	.+16     	; 0x1dca <timerAttach+0x14>
	{
		// set the interrupt function to run
		// the supplied user's function
		TimerIntFunc[interruptNum] = userFunc;
    1dba:	e8 2f       	mov	r30, r24
    1dbc:	f0 e0       	ldi	r31, 0x00	; 0
    1dbe:	ee 0f       	add	r30, r30
    1dc0:	ff 1f       	adc	r31, r31
    1dc2:	e6 54       	subi	r30, 0x46	; 70
    1dc4:	fd 4f       	sbci	r31, 0xFD	; 253
    1dc6:	71 83       	std	Z+1, r23	; 0x01
    1dc8:	60 83       	st	Z, r22
    1dca:	08 95       	ret

00001dcc <timerDetach>:
}

void timerDetach(u08 interruptNum)
{
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
    1dcc:	88 30       	cpi	r24, 0x08	; 8
    1dce:	40 f4       	brcc	.+16     	; 0x1de0 <timerDetach+0x14>
	{
		// set the interrupt function to run nothing
		TimerIntFunc[interruptNum] = 0;
    1dd0:	e8 2f       	mov	r30, r24
    1dd2:	f0 e0       	ldi	r31, 0x00	; 0
    1dd4:	ee 0f       	add	r30, r30
    1dd6:	ff 1f       	adc	r31, r31
    1dd8:	e6 54       	subi	r30, 0x46	; 70
    1dda:	fd 4f       	sbci	r31, 0xFD	; 253
    1ddc:	11 82       	std	Z+1, r1	; 0x01
    1dde:	10 82       	st	Z, r1
    1de0:	08 95       	ret

00001de2 <timerPause>:
	}
}


void timerPause(unsigned short pause_ms)
{
    1de2:	af 92       	push	r10
    1de4:	bf 92       	push	r11
    1de6:	cf 92       	push	r12
    1de8:	df 92       	push	r13
    1dea:	ef 92       	push	r14
    1dec:	ff 92       	push	r15
    1dee:	0f 93       	push	r16
    1df0:	1f 93       	push	r17
    1df2:	cf 93       	push	r28
    1df4:	df 93       	push	r29
    1df6:	ec 01       	movw	r28, r24
	u08 timerThres;
	u32 ticRateHz;
	u32 pause;

	// capture current pause timer value
	timerThres = inb(TCNT0);
    1df8:	16 b5       	in	r17, 0x26	; 38
	// reset pause timer overflow count
	TimerPauseReg = 0;
    1dfa:	10 92 45 05 	sts	0x0545, r1
    1dfe:	10 92 46 05 	sts	0x0546, r1
    1e02:	10 92 47 05 	sts	0x0547, r1
    1e06:	10 92 48 05 	sts	0x0548, r1
#endif

u16 timer0GetPrescaler(void)
{
	// get the current prescaler setting
	return (pgm_read_word(TimerPrescaleFactor+(inb(TCCR0B) & TIMER_PRESCALE_MASK)));
    1e0a:	85 b5       	in	r24, 0x25	; 37
    1e0c:	e8 2f       	mov	r30, r24
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	e7 70       	andi	r30, 0x07	; 7
    1e12:	f0 70       	andi	r31, 0x00	; 0
    1e14:	ee 0f       	add	r30, r30
    1e16:	ff 1f       	adc	r31, r31
    1e18:	e3 56       	subi	r30, 0x63	; 99
    1e1a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e1c:	25 91       	lpm	r18, Z+
    1e1e:	34 91       	lpm	r19, Z+
	timerThres = inb(TCNT0);
	// reset pause timer overflow count
	TimerPauseReg = 0;
	// calculate delay for [pause_ms] milliseconds
	// prescaler division = 1<<(pgm_read_byte(TimerPrescaleFactor+inb(TCCR0)))
	ticRateHz = F_CPU/timer0GetPrescaler();
    1e20:	40 e0       	ldi	r20, 0x00	; 0
    1e22:	50 e0       	ldi	r21, 0x00	; 0
    1e24:	60 e0       	ldi	r22, 0x00	; 0
    1e26:	70 e4       	ldi	r23, 0x40	; 64
    1e28:	88 e3       	ldi	r24, 0x38	; 56
    1e2a:	90 e0       	ldi	r25, 0x00	; 0
    1e2c:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    1e30:	b9 01       	movw	r22, r18
    1e32:	ca 01       	movw	r24, r20
	// precision management
	// prevent overflow and precision underflow
	//	-could add more conditions to improve accuracy
	if( ((ticRateHz < 429497) && (pause_ms <= 10000)) )
    1e34:	69 3b       	cpi	r22, 0xB9	; 185
    1e36:	2d e8       	ldi	r18, 0x8D	; 141
    1e38:	72 07       	cpc	r23, r18
    1e3a:	26 e0       	ldi	r18, 0x06	; 6
    1e3c:	82 07       	cpc	r24, r18
    1e3e:	20 e0       	ldi	r18, 0x00	; 0
    1e40:	92 07       	cpc	r25, r18
    1e42:	a0 f4       	brcc	.+40     	; 0x1e6c <timerPause+0x8a>
    1e44:	37 e2       	ldi	r19, 0x27	; 39
    1e46:	c1 31       	cpi	r28, 0x11	; 17
    1e48:	d3 07       	cpc	r29, r19
    1e4a:	80 f4       	brcc	.+32     	; 0x1e6c <timerPause+0x8a>
		pause = (pause_ms*ticRateHz)/1000;
    1e4c:	9e 01       	movw	r18, r28
    1e4e:	40 e0       	ldi	r20, 0x00	; 0
    1e50:	50 e0       	ldi	r21, 0x00	; 0
    1e52:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    1e56:	28 ee       	ldi	r18, 0xE8	; 232
    1e58:	33 e0       	ldi	r19, 0x03	; 3
    1e5a:	40 e0       	ldi	r20, 0x00	; 0
    1e5c:	50 e0       	ldi	r21, 0x00	; 0
    1e5e:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    1e62:	c9 01       	movw	r24, r18
    1e64:	da 01       	movw	r26, r20
    1e66:	bc 01       	movw	r22, r24
    1e68:	cd 01       	movw	r24, r26
    1e6a:	0d c0       	rjmp	.+26     	; 0x1e86 <timerPause+0xa4>
	else
		pause = pause_ms*(ticRateHz/1000);
    1e6c:	28 ee       	ldi	r18, 0xE8	; 232
    1e6e:	33 e0       	ldi	r19, 0x03	; 3
    1e70:	40 e0       	ldi	r20, 0x00	; 0
    1e72:	50 e0       	ldi	r21, 0x00	; 0
    1e74:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    1e78:	ca 01       	movw	r24, r20
    1e7a:	b9 01       	movw	r22, r18
    1e7c:	9e 01       	movw	r18, r28
    1e7e:	40 e0       	ldi	r20, 0x00	; 0
    1e80:	50 e0       	ldi	r21, 0x00	; 0
    1e82:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>

	// loop until time expires
	while( ((TimerPauseReg<<8) | inb(TCNT0)) < (pause+timerThres) )
	{
		if( TimerPauseReg < (pause>>8))
    1e86:	a7 2e       	mov	r10, r23
    1e88:	b8 2e       	mov	r11, r24
    1e8a:	c9 2e       	mov	r12, r25
    1e8c:	dd 24       	eor	r13, r13
		pause = (pause_ms*ticRateHz)/1000;
	else
		pause = pause_ms*(ticRateHz/1000);

	// loop until time expires
	while( ((TimerPauseReg<<8) | inb(TCNT0)) < (pause+timerThres) )
    1e8e:	9b 01       	movw	r18, r22
    1e90:	ac 01       	movw	r20, r24
    1e92:	21 0f       	add	r18, r17
    1e94:	31 1d       	adc	r19, r1
    1e96:	41 1d       	adc	r20, r1
    1e98:	51 1d       	adc	r21, r1
    1e9a:	79 01       	movw	r14, r18
    1e9c:	8a 01       	movw	r16, r20
    1e9e:	17 c0       	rjmp	.+46     	; 0x1ece <timerPause+0xec>
	{
		if( TimerPauseReg < (pause>>8))
    1ea0:	80 91 45 05 	lds	r24, 0x0545
    1ea4:	90 91 46 05 	lds	r25, 0x0546
    1ea8:	a0 91 47 05 	lds	r26, 0x0547
    1eac:	b0 91 48 05 	lds	r27, 0x0548
    1eb0:	8a 15       	cp	r24, r10
    1eb2:	9b 05       	cpc	r25, r11
    1eb4:	ac 05       	cpc	r26, r12
    1eb6:	bd 05       	cpc	r27, r13
    1eb8:	50 f4       	brcc	.+20     	; 0x1ece <timerPause+0xec>
		{
			// save power by idling the processor
			set_sleep_mode(SLEEP_MODE_IDLE);
    1eba:	83 b7       	in	r24, 0x33	; 51
    1ebc:	81 7f       	andi	r24, 0xF1	; 241
    1ebe:	83 bf       	out	0x33, r24	; 51
			sleep_mode();
    1ec0:	83 b7       	in	r24, 0x33	; 51
    1ec2:	81 60       	ori	r24, 0x01	; 1
    1ec4:	83 bf       	out	0x33, r24	; 51
    1ec6:	88 95       	sleep
    1ec8:	83 b7       	in	r24, 0x33	; 51
    1eca:	8e 7f       	andi	r24, 0xFE	; 254
    1ecc:	83 bf       	out	0x33, r24	; 51
		pause = (pause_ms*ticRateHz)/1000;
	else
		pause = pause_ms*(ticRateHz/1000);

	// loop until time expires
	while( ((TimerPauseReg<<8) | inb(TCNT0)) < (pause+timerThres) )
    1ece:	20 91 45 05 	lds	r18, 0x0545
    1ed2:	30 91 46 05 	lds	r19, 0x0546
    1ed6:	40 91 47 05 	lds	r20, 0x0547
    1eda:	50 91 48 05 	lds	r21, 0x0548
    1ede:	86 b5       	in	r24, 0x26	; 38
    1ee0:	90 e0       	ldi	r25, 0x00	; 0
    1ee2:	a0 e0       	ldi	r26, 0x00	; 0
    1ee4:	b0 e0       	ldi	r27, 0x00	; 0
    1ee6:	54 2f       	mov	r21, r20
    1ee8:	43 2f       	mov	r20, r19
    1eea:	32 2f       	mov	r19, r18
    1eec:	22 27       	eor	r18, r18
    1eee:	82 2b       	or	r24, r18
    1ef0:	93 2b       	or	r25, r19
    1ef2:	a4 2b       	or	r26, r20
    1ef4:	b5 2b       	or	r27, r21
    1ef6:	8e 15       	cp	r24, r14
    1ef8:	9f 05       	cpc	r25, r15
    1efa:	a0 07       	cpc	r26, r16
    1efc:	b1 07       	cpc	r27, r17
    1efe:	80 f2       	brcs	.-96     	; 0x1ea0 <timerPause+0xbe>
			set_sleep_mode(SLEEP_MODE_IDLE);
			sleep_mode();
		}
	}

}
    1f00:	df 91       	pop	r29
    1f02:	cf 91       	pop	r28
    1f04:	1f 91       	pop	r17
    1f06:	0f 91       	pop	r16
    1f08:	ff 90       	pop	r15
    1f0a:	ef 90       	pop	r14
    1f0c:	df 90       	pop	r13
    1f0e:	cf 90       	pop	r12
    1f10:	bf 90       	pop	r11
    1f12:	af 90       	pop	r10
    1f14:	08 95       	ret

00001f16 <timer0ClearOverflowCount>:

void timer0ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer0Reg0 = 0;	// initialize time registers
    1f16:	10 92 41 05 	sts	0x0541, r1
    1f1a:	10 92 42 05 	sts	0x0542, r1
    1f1e:	10 92 43 05 	sts	0x0543, r1
    1f22:	10 92 44 05 	sts	0x0544, r1
}
    1f26:	08 95       	ret

00001f28 <timer0GetOverflowCount>:

unsigned long timer0GetOverflowCount(void)
{
	// return the current timer overflow count
	// (this is since the last timer0ClearOverflowCount() command was called)
	return Timer0Reg0;
    1f28:	20 91 41 05 	lds	r18, 0x0541
    1f2c:	30 91 42 05 	lds	r19, 0x0542
    1f30:	40 91 43 05 	lds	r20, 0x0543
    1f34:	50 91 44 05 	lds	r21, 0x0544
}
    1f38:	b9 01       	movw	r22, r18
    1f3a:	ca 01       	movw	r24, r20
    1f3c:	08 95       	ret

00001f3e <timer2ClearOverflowCount>:

#ifdef TCNT2	// support timer2 only if it exists
void timer2ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer2Reg0 = 0;	// initialize time registers
    1f3e:	10 92 49 05 	sts	0x0549, r1
    1f42:	10 92 4a 05 	sts	0x054A, r1
    1f46:	10 92 4b 05 	sts	0x054B, r1
    1f4a:	10 92 4c 05 	sts	0x054C, r1
}
    1f4e:	08 95       	ret

00001f50 <timer2GetOverflowCount>:

long timer2GetOverflowCount(void)
{
	// return the current timer overflow count
	// (this is since the last timer2ClearOverflowCount() command was called)
	return Timer2Reg0;
    1f50:	20 91 49 05 	lds	r18, 0x0549
    1f54:	30 91 4a 05 	lds	r19, 0x054A
    1f58:	40 91 4b 05 	lds	r20, 0x054B
    1f5c:	50 91 4c 05 	lds	r21, 0x054C
}
    1f60:	b9 01       	movw	r22, r18
    1f62:	ca 01       	movw	r24, r20
    1f64:	08 95       	ret

00001f66 <timer1PWMInit>:
{
	// configures timer1 for use with PWM output
	// on OC1A and OC1B pins

	// enable timer1 as 8,9,10bit PWM
	if(bitRes == 9)
    1f66:	89 30       	cpi	r24, 0x09	; 9
    1f68:	49 f4       	brne	.+18     	; 0x1f7c <timer1PWMInit+0x16>
	{	// 9bit mode
		sbi(TCCR1A,PWM11);
    1f6a:	80 91 80 00 	lds	r24, 0x0080
    1f6e:	82 60       	ori	r24, 0x02	; 2
    1f70:	80 93 80 00 	sts	0x0080, r24
		cbi(TCCR1A,PWM10);
    1f74:	80 91 80 00 	lds	r24, 0x0080
    1f78:	8e 7f       	andi	r24, 0xFE	; 254
    1f7a:	0e c0       	rjmp	.+28     	; 0x1f98 <timer1PWMInit+0x32>
	}
	else if( bitRes == 10 )
    1f7c:	8a 30       	cpi	r24, 0x0A	; 10
    1f7e:	21 f4       	brne	.+8      	; 0x1f88 <timer1PWMInit+0x22>
	{	// 10bit mode
		sbi(TCCR1A,PWM11);
    1f80:	80 91 80 00 	lds	r24, 0x0080
    1f84:	82 60       	ori	r24, 0x02	; 2
    1f86:	03 c0       	rjmp	.+6      	; 0x1f8e <timer1PWMInit+0x28>
		sbi(TCCR1A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR1A,PWM11);
    1f88:	80 91 80 00 	lds	r24, 0x0080
    1f8c:	8d 7f       	andi	r24, 0xFD	; 253
    1f8e:	80 93 80 00 	sts	0x0080, r24
		sbi(TCCR1A,PWM10);
    1f92:	80 91 80 00 	lds	r24, 0x0080
    1f96:	81 60       	ori	r24, 0x01	; 1
    1f98:	80 93 80 00 	sts	0x0080, r24
	}

	// clear output compare value A
	outb(OCR1AH, 0);
    1f9c:	10 92 89 00 	sts	0x0089, r1
	outb(OCR1AL, 0);
    1fa0:	10 92 88 00 	sts	0x0088, r1
	// clear output compare value B
	outb(OCR1BH, 0);
    1fa4:	10 92 8b 00 	sts	0x008B, r1
	outb(OCR1BL, 0);
    1fa8:	10 92 8a 00 	sts	0x008A, r1
}
    1fac:	08 95       	ret

00001fae <timer1PWMInitICR>:
// include support for arbitrary top-count PWM
// on new AVR processors that support it
void timer1PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR1A,WGM10);
    1fae:	e0 e8       	ldi	r30, 0x80	; 128
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	20 81       	ld	r18, Z
    1fb4:	2e 7f       	andi	r18, 0xFE	; 254
    1fb6:	20 83       	st	Z, r18
	sbi(TCCR1A,WGM11);
    1fb8:	20 81       	ld	r18, Z
    1fba:	22 60       	ori	r18, 0x02	; 2
    1fbc:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM12);
    1fbe:	e1 e8       	ldi	r30, 0x81	; 129
    1fc0:	f0 e0       	ldi	r31, 0x00	; 0
    1fc2:	20 81       	ld	r18, Z
    1fc4:	28 60       	ori	r18, 0x08	; 8
    1fc6:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM13);
    1fc8:	20 81       	ld	r18, Z
    1fca:	20 61       	ori	r18, 0x10	; 16
    1fcc:	20 83       	st	Z, r18
	
	// set top count value
	ICR1 = topcount;
    1fce:	90 93 87 00 	sts	0x0087, r25
    1fd2:	80 93 86 00 	sts	0x0086, r24
	
	// clear output compare value A
	OCR1A = 0;
    1fd6:	10 92 89 00 	sts	0x0089, r1
    1fda:	10 92 88 00 	sts	0x0088, r1
	// clear output compare value B
	OCR1B = 0;
    1fde:	10 92 8b 00 	sts	0x008B, r1
    1fe2:	10 92 8a 00 	sts	0x008A, r1

}
    1fe6:	08 95       	ret

00001fe8 <timer1PWMOff>:
#endif

void timer1PWMOff(void)
{
	// turn off timer1 PWM mode
	cbi(TCCR1A,PWM11);
    1fe8:	e0 e8       	ldi	r30, 0x80	; 128
    1fea:	f0 e0       	ldi	r31, 0x00	; 0
    1fec:	80 81       	ld	r24, Z
    1fee:	8d 7f       	andi	r24, 0xFD	; 253
    1ff0:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM10);
    1ff2:	80 81       	ld	r24, Z
    1ff4:	8e 7f       	andi	r24, 0xFE	; 254
    1ff6:	80 83       	st	Z, r24

void timer1PWMAOff(void)
{
	// turn off channel A (OC1A) PWM output
	// set OC1A (OutputCompare action) to none
	cbi(TCCR1A,COM1A1);
    1ff8:	80 81       	ld	r24, Z
    1ffa:	8f 77       	andi	r24, 0x7F	; 127
    1ffc:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1A0);
    1ffe:	80 81       	ld	r24, Z
    2000:	8f 7b       	andi	r24, 0xBF	; 191
    2002:	80 83       	st	Z, r24

void timer1PWMBOff(void)
{
	// turn off channel B (OC1B) PWM output
	// set OC1B (OutputCompare action) to none
	cbi(TCCR1A,COM1B1);
    2004:	80 81       	ld	r24, Z
    2006:	8f 7d       	andi	r24, 0xDF	; 223
    2008:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
    200a:	80 81       	ld	r24, Z
    200c:	8f 7e       	andi	r24, 0xEF	; 239
    200e:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM11);
	cbi(TCCR1A,PWM10);
	// set PWM1A/B (OutputCompare action) to none
	timer1PWMAOff();
	timer1PWMBOff();
}
    2010:	08 95       	ret

00002012 <timer1PWMAOn>:

void timer1PWMAOn(void)
{
	// turn on channel A (OC1A) PWM output
	// set OC1A as non-inverted PWM
	sbi(TCCR1A,COM1A1);
    2012:	e0 e8       	ldi	r30, 0x80	; 128
    2014:	f0 e0       	ldi	r31, 0x00	; 0
    2016:	80 81       	ld	r24, Z
    2018:	80 68       	ori	r24, 0x80	; 128
    201a:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1A0);
    201c:	80 81       	ld	r24, Z
    201e:	8f 7b       	andi	r24, 0xBF	; 191
    2020:	80 83       	st	Z, r24
}
    2022:	08 95       	ret

00002024 <timer1PWMBOn>:

void timer1PWMBOn(void)
{
	// turn on channel B (OC1B) PWM output
	// set OC1B as non-inverted PWM
	sbi(TCCR1A,COM1B1);
    2024:	e0 e8       	ldi	r30, 0x80	; 128
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	80 81       	ld	r24, Z
    202a:	80 62       	ori	r24, 0x20	; 32
    202c:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
    202e:	80 81       	ld	r24, Z
    2030:	8f 7e       	andi	r24, 0xEF	; 239
    2032:	80 83       	st	Z, r24
}
    2034:	08 95       	ret

00002036 <timer1PWMAOff>:

void timer1PWMAOff(void)
{
	// turn off channel A (OC1A) PWM output
	// set OC1A (OutputCompare action) to none
	cbi(TCCR1A,COM1A1);
    2036:	e0 e8       	ldi	r30, 0x80	; 128
    2038:	f0 e0       	ldi	r31, 0x00	; 0
    203a:	80 81       	ld	r24, Z
    203c:	8f 77       	andi	r24, 0x7F	; 127
    203e:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1A0);
    2040:	80 81       	ld	r24, Z
    2042:	8f 7b       	andi	r24, 0xBF	; 191
    2044:	80 83       	st	Z, r24
}
    2046:	08 95       	ret

00002048 <timer1PWMBOff>:

void timer1PWMBOff(void)
{
	// turn off channel B (OC1B) PWM output
	// set OC1B (OutputCompare action) to none
	cbi(TCCR1A,COM1B1);
    2048:	e0 e8       	ldi	r30, 0x80	; 128
    204a:	f0 e0       	ldi	r31, 0x00	; 0
    204c:	80 81       	ld	r24, Z
    204e:	8f 7d       	andi	r24, 0xDF	; 223
    2050:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
    2052:	80 81       	ld	r24, Z
    2054:	8f 7e       	andi	r24, 0xEF	; 239
    2056:	80 83       	st	Z, r24
}
    2058:	08 95       	ret

0000205a <timer1PWMASet>:
	// NOTE:	pwmDuty should be in the range 0-255 for 8bit PWM
	//			pwmDuty should be in the range 0-511 for 9bit PWM
	//			pwmDuty should be in the range 0-1023 for 10bit PWM
	//outp( (pwmDuty>>8), OCR1AH);		// set the high 8bits of OCR1A
	//outp( (pwmDuty&0x00FF), OCR1AL);	// set the low 8bits of OCR1A
	OCR1A = pwmDuty;
    205a:	90 93 89 00 	sts	0x0089, r25
    205e:	80 93 88 00 	sts	0x0088, r24
}
    2062:	08 95       	ret

00002064 <timer1PWMBSet>:
	// NOTE:	pwmDuty should be in the range 0-255 for 8bit PWM
	//			pwmDuty should be in the range 0-511 for 9bit PWM
	//			pwmDuty should be in the range 0-1023 for 10bit PWM
	//outp( (pwmDuty>>8), OCR1BH);		// set the high 8bits of OCR1B
	//outp( (pwmDuty&0x00FF), OCR1BL);	// set the low 8bits of OCR1B
	OCR1B = pwmDuty;
    2064:	90 93 8b 00 	sts	0x008B, r25
    2068:	80 93 8a 00 	sts	0x008A, r24
}
    206c:	08 95       	ret

0000206e <__vector_18>:

//! Interrupt handler for tcnt0 overflow interrupt
TIMER_INTERRUPT_HANDLER(TIMER0_OVF_vect)
{
    206e:	1f 92       	push	r1
    2070:	0f 92       	push	r0
    2072:	0f b6       	in	r0, 0x3f	; 63
    2074:	0f 92       	push	r0
    2076:	11 24       	eor	r1, r1
    2078:	2f 93       	push	r18
    207a:	3f 93       	push	r19
    207c:	4f 93       	push	r20
    207e:	5f 93       	push	r21
    2080:	6f 93       	push	r22
    2082:	7f 93       	push	r23
    2084:	8f 93       	push	r24
    2086:	9f 93       	push	r25
    2088:	af 93       	push	r26
    208a:	bf 93       	push	r27
    208c:	ef 93       	push	r30
    208e:	ff 93       	push	r31
	Timer0Reg0++;			// increment low-order counter
    2090:	80 91 41 05 	lds	r24, 0x0541
    2094:	90 91 42 05 	lds	r25, 0x0542
    2098:	a0 91 43 05 	lds	r26, 0x0543
    209c:	b0 91 44 05 	lds	r27, 0x0544
    20a0:	01 96       	adiw	r24, 0x01	; 1
    20a2:	a1 1d       	adc	r26, r1
    20a4:	b1 1d       	adc	r27, r1
    20a6:	80 93 41 05 	sts	0x0541, r24
    20aa:	90 93 42 05 	sts	0x0542, r25
    20ae:	a0 93 43 05 	sts	0x0543, r26
    20b2:	b0 93 44 05 	sts	0x0544, r27

	// increment pause counter
	TimerPauseReg++;
    20b6:	80 91 45 05 	lds	r24, 0x0545
    20ba:	90 91 46 05 	lds	r25, 0x0546
    20be:	a0 91 47 05 	lds	r26, 0x0547
    20c2:	b0 91 48 05 	lds	r27, 0x0548
    20c6:	01 96       	adiw	r24, 0x01	; 1
    20c8:	a1 1d       	adc	r26, r1
    20ca:	b1 1d       	adc	r27, r1
    20cc:	80 93 45 05 	sts	0x0545, r24
    20d0:	90 93 46 05 	sts	0x0546, r25
    20d4:	a0 93 47 05 	sts	0x0547, r26
    20d8:	b0 93 48 05 	sts	0x0548, r27

	// if a user function is defined, execute it too
	if(TimerIntFunc[TIMER0OVERFLOW_INT])
    20dc:	80 91 ba 02 	lds	r24, 0x02BA
    20e0:	90 91 bb 02 	lds	r25, 0x02BB
    20e4:	89 2b       	or	r24, r25
    20e6:	29 f0       	breq	.+10     	; 0x20f2 <__vector_18+0x84>
		TimerIntFunc[TIMER0OVERFLOW_INT]();
    20e8:	e0 91 ba 02 	lds	r30, 0x02BA
    20ec:	f0 91 bb 02 	lds	r31, 0x02BB
    20f0:	09 95       	icall
}
    20f2:	ff 91       	pop	r31
    20f4:	ef 91       	pop	r30
    20f6:	bf 91       	pop	r27
    20f8:	af 91       	pop	r26
    20fa:	9f 91       	pop	r25
    20fc:	8f 91       	pop	r24
    20fe:	7f 91       	pop	r23
    2100:	6f 91       	pop	r22
    2102:	5f 91       	pop	r21
    2104:	4f 91       	pop	r20
    2106:	3f 91       	pop	r19
    2108:	2f 91       	pop	r18
    210a:	0f 90       	pop	r0
    210c:	0f be       	out	0x3f, r0	; 63
    210e:	0f 90       	pop	r0
    2110:	1f 90       	pop	r1
    2112:	18 95       	reti

00002114 <__vector_15>:

//! Interrupt handler for tcnt1 overflow interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_OVF_vect)
{
    2114:	1f 92       	push	r1
    2116:	0f 92       	push	r0
    2118:	0f b6       	in	r0, 0x3f	; 63
    211a:	0f 92       	push	r0
    211c:	11 24       	eor	r1, r1
    211e:	2f 93       	push	r18
    2120:	3f 93       	push	r19
    2122:	4f 93       	push	r20
    2124:	5f 93       	push	r21
    2126:	6f 93       	push	r22
    2128:	7f 93       	push	r23
    212a:	8f 93       	push	r24
    212c:	9f 93       	push	r25
    212e:	af 93       	push	r26
    2130:	bf 93       	push	r27
    2132:	ef 93       	push	r30
    2134:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1OVERFLOW_INT])
    2136:	80 91 bc 02 	lds	r24, 0x02BC
    213a:	90 91 bd 02 	lds	r25, 0x02BD
    213e:	89 2b       	or	r24, r25
    2140:	29 f0       	breq	.+10     	; 0x214c <__vector_15+0x38>
		TimerIntFunc[TIMER1OVERFLOW_INT]();
    2142:	e0 91 bc 02 	lds	r30, 0x02BC
    2146:	f0 91 bd 02 	lds	r31, 0x02BD
    214a:	09 95       	icall
}
    214c:	ff 91       	pop	r31
    214e:	ef 91       	pop	r30
    2150:	bf 91       	pop	r27
    2152:	af 91       	pop	r26
    2154:	9f 91       	pop	r25
    2156:	8f 91       	pop	r24
    2158:	7f 91       	pop	r23
    215a:	6f 91       	pop	r22
    215c:	5f 91       	pop	r21
    215e:	4f 91       	pop	r20
    2160:	3f 91       	pop	r19
    2162:	2f 91       	pop	r18
    2164:	0f 90       	pop	r0
    2166:	0f be       	out	0x3f, r0	; 63
    2168:	0f 90       	pop	r0
    216a:	1f 90       	pop	r1
    216c:	18 95       	reti

0000216e <__vector_11>:

#ifdef TCNT2	// support timer2 only if it exists
//! Interrupt handler for tcnt2 overflow interrupt
TIMER_INTERRUPT_HANDLER(TIMER2_OVF_vect)
{
    216e:	1f 92       	push	r1
    2170:	0f 92       	push	r0
    2172:	0f b6       	in	r0, 0x3f	; 63
    2174:	0f 92       	push	r0
    2176:	11 24       	eor	r1, r1
    2178:	2f 93       	push	r18
    217a:	3f 93       	push	r19
    217c:	4f 93       	push	r20
    217e:	5f 93       	push	r21
    2180:	6f 93       	push	r22
    2182:	7f 93       	push	r23
    2184:	8f 93       	push	r24
    2186:	9f 93       	push	r25
    2188:	af 93       	push	r26
    218a:	bf 93       	push	r27
    218c:	ef 93       	push	r30
    218e:	ff 93       	push	r31
	Timer2Reg0++;			// increment low-order counter
    2190:	80 91 49 05 	lds	r24, 0x0549
    2194:	90 91 4a 05 	lds	r25, 0x054A
    2198:	a0 91 4b 05 	lds	r26, 0x054B
    219c:	b0 91 4c 05 	lds	r27, 0x054C
    21a0:	01 96       	adiw	r24, 0x01	; 1
    21a2:	a1 1d       	adc	r26, r1
    21a4:	b1 1d       	adc	r27, r1
    21a6:	80 93 49 05 	sts	0x0549, r24
    21aa:	90 93 4a 05 	sts	0x054A, r25
    21ae:	a0 93 4b 05 	sts	0x054B, r26
    21b2:	b0 93 4c 05 	sts	0x054C, r27

	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER2OVERFLOW_INT])
    21b6:	80 91 c4 02 	lds	r24, 0x02C4
    21ba:	90 91 c5 02 	lds	r25, 0x02C5
    21be:	89 2b       	or	r24, r25
    21c0:	29 f0       	breq	.+10     	; 0x21cc <__vector_11+0x5e>
		TimerIntFunc[TIMER2OVERFLOW_INT]();
    21c2:	e0 91 c4 02 	lds	r30, 0x02C4
    21c6:	f0 91 c5 02 	lds	r31, 0x02C5
    21ca:	09 95       	icall
}
    21cc:	ff 91       	pop	r31
    21ce:	ef 91       	pop	r30
    21d0:	bf 91       	pop	r27
    21d2:	af 91       	pop	r26
    21d4:	9f 91       	pop	r25
    21d6:	8f 91       	pop	r24
    21d8:	7f 91       	pop	r23
    21da:	6f 91       	pop	r22
    21dc:	5f 91       	pop	r21
    21de:	4f 91       	pop	r20
    21e0:	3f 91       	pop	r19
    21e2:	2f 91       	pop	r18
    21e4:	0f 90       	pop	r0
    21e6:	0f be       	out	0x3f, r0	; 63
    21e8:	0f 90       	pop	r0
    21ea:	1f 90       	pop	r1
    21ec:	18 95       	reti

000021ee <__vector_16>:

#ifdef OCR0A
// include support for Output Compare 0 for new AVR processors that support it
//! Interrupt handler for OutputCompare0 match (OC0) interrupt
TIMER_INTERRUPT_HANDLER(TIMER0_COMPA_vect)
{
    21ee:	1f 92       	push	r1
    21f0:	0f 92       	push	r0
    21f2:	0f b6       	in	r0, 0x3f	; 63
    21f4:	0f 92       	push	r0
    21f6:	11 24       	eor	r1, r1
    21f8:	2f 93       	push	r18
    21fa:	3f 93       	push	r19
    21fc:	4f 93       	push	r20
    21fe:	5f 93       	push	r21
    2200:	6f 93       	push	r22
    2202:	7f 93       	push	r23
    2204:	8f 93       	push	r24
    2206:	9f 93       	push	r25
    2208:	af 93       	push	r26
    220a:	bf 93       	push	r27
    220c:	ef 93       	push	r30
    220e:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER0OUTCOMPARE_INT])
    2210:	80 91 c8 02 	lds	r24, 0x02C8
    2214:	90 91 c9 02 	lds	r25, 0x02C9
    2218:	89 2b       	or	r24, r25
    221a:	29 f0       	breq	.+10     	; 0x2226 <__vector_16+0x38>
		TimerIntFunc[TIMER0OUTCOMPARE_INT]();
    221c:	e0 91 c8 02 	lds	r30, 0x02C8
    2220:	f0 91 c9 02 	lds	r31, 0x02C9
    2224:	09 95       	icall
}
    2226:	ff 91       	pop	r31
    2228:	ef 91       	pop	r30
    222a:	bf 91       	pop	r27
    222c:	af 91       	pop	r26
    222e:	9f 91       	pop	r25
    2230:	8f 91       	pop	r24
    2232:	7f 91       	pop	r23
    2234:	6f 91       	pop	r22
    2236:	5f 91       	pop	r21
    2238:	4f 91       	pop	r20
    223a:	3f 91       	pop	r19
    223c:	2f 91       	pop	r18
    223e:	0f 90       	pop	r0
    2240:	0f be       	out	0x3f, r0	; 63
    2242:	0f 90       	pop	r0
    2244:	1f 90       	pop	r1
    2246:	18 95       	reti

00002248 <__vector_13>:
#endif

//! Interrupt handler for CutputCompare1A match (OC1A) interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_COMPA_vect)
{
    2248:	1f 92       	push	r1
    224a:	0f 92       	push	r0
    224c:	0f b6       	in	r0, 0x3f	; 63
    224e:	0f 92       	push	r0
    2250:	11 24       	eor	r1, r1
    2252:	2f 93       	push	r18
    2254:	3f 93       	push	r19
    2256:	4f 93       	push	r20
    2258:	5f 93       	push	r21
    225a:	6f 93       	push	r22
    225c:	7f 93       	push	r23
    225e:	8f 93       	push	r24
    2260:	9f 93       	push	r25
    2262:	af 93       	push	r26
    2264:	bf 93       	push	r27
    2266:	ef 93       	push	r30
    2268:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1OUTCOMPAREA_INT])
    226a:	80 91 be 02 	lds	r24, 0x02BE
    226e:	90 91 bf 02 	lds	r25, 0x02BF
    2272:	89 2b       	or	r24, r25
    2274:	29 f0       	breq	.+10     	; 0x2280 <__vector_13+0x38>
		TimerIntFunc[TIMER1OUTCOMPAREA_INT]();
    2276:	e0 91 be 02 	lds	r30, 0x02BE
    227a:	f0 91 bf 02 	lds	r31, 0x02BF
    227e:	09 95       	icall
}
    2280:	ff 91       	pop	r31
    2282:	ef 91       	pop	r30
    2284:	bf 91       	pop	r27
    2286:	af 91       	pop	r26
    2288:	9f 91       	pop	r25
    228a:	8f 91       	pop	r24
    228c:	7f 91       	pop	r23
    228e:	6f 91       	pop	r22
    2290:	5f 91       	pop	r21
    2292:	4f 91       	pop	r20
    2294:	3f 91       	pop	r19
    2296:	2f 91       	pop	r18
    2298:	0f 90       	pop	r0
    229a:	0f be       	out	0x3f, r0	; 63
    229c:	0f 90       	pop	r0
    229e:	1f 90       	pop	r1
    22a0:	18 95       	reti

000022a2 <__vector_14>:

//! Interrupt handler for OutputCompare1B match (OC1B) interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_COMPB_vect)
{
    22a2:	1f 92       	push	r1
    22a4:	0f 92       	push	r0
    22a6:	0f b6       	in	r0, 0x3f	; 63
    22a8:	0f 92       	push	r0
    22aa:	11 24       	eor	r1, r1
    22ac:	2f 93       	push	r18
    22ae:	3f 93       	push	r19
    22b0:	4f 93       	push	r20
    22b2:	5f 93       	push	r21
    22b4:	6f 93       	push	r22
    22b6:	7f 93       	push	r23
    22b8:	8f 93       	push	r24
    22ba:	9f 93       	push	r25
    22bc:	af 93       	push	r26
    22be:	bf 93       	push	r27
    22c0:	ef 93       	push	r30
    22c2:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1OUTCOMPAREB_INT])
    22c4:	80 91 c0 02 	lds	r24, 0x02C0
    22c8:	90 91 c1 02 	lds	r25, 0x02C1
    22cc:	89 2b       	or	r24, r25
    22ce:	29 f0       	breq	.+10     	; 0x22da <__vector_14+0x38>
		TimerIntFunc[TIMER1OUTCOMPAREB_INT]();
    22d0:	e0 91 c0 02 	lds	r30, 0x02C0
    22d4:	f0 91 c1 02 	lds	r31, 0x02C1
    22d8:	09 95       	icall
}
    22da:	ff 91       	pop	r31
    22dc:	ef 91       	pop	r30
    22de:	bf 91       	pop	r27
    22e0:	af 91       	pop	r26
    22e2:	9f 91       	pop	r25
    22e4:	8f 91       	pop	r24
    22e6:	7f 91       	pop	r23
    22e8:	6f 91       	pop	r22
    22ea:	5f 91       	pop	r21
    22ec:	4f 91       	pop	r20
    22ee:	3f 91       	pop	r19
    22f0:	2f 91       	pop	r18
    22f2:	0f 90       	pop	r0
    22f4:	0f be       	out	0x3f, r0	; 63
    22f6:	0f 90       	pop	r0
    22f8:	1f 90       	pop	r1
    22fa:	18 95       	reti

000022fc <__vector_12>:

//! Interrupt handler for InputCapture1 (IC1) interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_CAPT_vect)
{
    22fc:	1f 92       	push	r1
    22fe:	0f 92       	push	r0
    2300:	0f b6       	in	r0, 0x3f	; 63
    2302:	0f 92       	push	r0
    2304:	11 24       	eor	r1, r1
    2306:	2f 93       	push	r18
    2308:	3f 93       	push	r19
    230a:	4f 93       	push	r20
    230c:	5f 93       	push	r21
    230e:	6f 93       	push	r22
    2310:	7f 93       	push	r23
    2312:	8f 93       	push	r24
    2314:	9f 93       	push	r25
    2316:	af 93       	push	r26
    2318:	bf 93       	push	r27
    231a:	ef 93       	push	r30
    231c:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1INPUTCAPTURE_INT])
    231e:	80 91 c2 02 	lds	r24, 0x02C2
    2322:	90 91 c3 02 	lds	r25, 0x02C3
    2326:	89 2b       	or	r24, r25
    2328:	29 f0       	breq	.+10     	; 0x2334 <__vector_12+0x38>
		TimerIntFunc[TIMER1INPUTCAPTURE_INT]();
    232a:	e0 91 c2 02 	lds	r30, 0x02C2
    232e:	f0 91 c3 02 	lds	r31, 0x02C3
    2332:	09 95       	icall
}
    2334:	ff 91       	pop	r31
    2336:	ef 91       	pop	r30
    2338:	bf 91       	pop	r27
    233a:	af 91       	pop	r26
    233c:	9f 91       	pop	r25
    233e:	8f 91       	pop	r24
    2340:	7f 91       	pop	r23
    2342:	6f 91       	pop	r22
    2344:	5f 91       	pop	r21
    2346:	4f 91       	pop	r20
    2348:	3f 91       	pop	r19
    234a:	2f 91       	pop	r18
    234c:	0f 90       	pop	r0
    234e:	0f be       	out	0x3f, r0	; 63
    2350:	0f 90       	pop	r0
    2352:	1f 90       	pop	r1
    2354:	18 95       	reti

00002356 <__vector_9>:

//! Interrupt handler for OutputCompare2 match (OC2) interrupt
TIMER_INTERRUPT_HANDLER(TIMER2_COMPA_vect)
{
    2356:	1f 92       	push	r1
    2358:	0f 92       	push	r0
    235a:	0f b6       	in	r0, 0x3f	; 63
    235c:	0f 92       	push	r0
    235e:	11 24       	eor	r1, r1
    2360:	2f 93       	push	r18
    2362:	3f 93       	push	r19
    2364:	4f 93       	push	r20
    2366:	5f 93       	push	r21
    2368:	6f 93       	push	r22
    236a:	7f 93       	push	r23
    236c:	8f 93       	push	r24
    236e:	9f 93       	push	r25
    2370:	af 93       	push	r26
    2372:	bf 93       	push	r27
    2374:	ef 93       	push	r30
    2376:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER2OUTCOMPARE_INT]){
    2378:	80 91 c6 02 	lds	r24, 0x02C6
    237c:	90 91 c7 02 	lds	r25, 0x02C7
    2380:	89 2b       	or	r24, r25
    2382:	29 f0       	breq	.+10     	; 0x238e <__vector_9+0x38>
		//ledControl(LED3, LED_ON);
		TimerIntFunc[TIMER2OUTCOMPARE_INT]();
    2384:	e0 91 c6 02 	lds	r30, 0x02C6
    2388:	f0 91 c7 02 	lds	r31, 0x02C7
    238c:	09 95       	icall
	}

}
    238e:	ff 91       	pop	r31
    2390:	ef 91       	pop	r30
    2392:	bf 91       	pop	r27
    2394:	af 91       	pop	r26
    2396:	9f 91       	pop	r25
    2398:	8f 91       	pop	r24
    239a:	7f 91       	pop	r23
    239c:	6f 91       	pop	r22
    239e:	5f 91       	pop	r21
    23a0:	4f 91       	pop	r20
    23a2:	3f 91       	pop	r19
    23a4:	2f 91       	pop	r18
    23a6:	0f 90       	pop	r0
    23a8:	0f be       	out	0x3f, r0	; 63
    23aa:	0f 90       	pop	r0
    23ac:	1f 90       	pop	r1
    23ae:	18 95       	reti

000023b0 <uartSetRxHandler>:
}

void uartSetRxHandler(u08 nUart, void (*rx_func)(unsigned char c))
{
	// make sure the uart number is within bounds
	if(nUart < 2)
    23b0:	82 30       	cpi	r24, 0x02	; 2
    23b2:	40 f4       	brcc	.+16     	; 0x23c4 <uartSetRxHandler+0x14>
	{
		// set the receive interrupt to run the supplied user function
		UartRxFunc[nUart] = rx_func;
    23b4:	e8 2f       	mov	r30, r24
    23b6:	f0 e0       	ldi	r31, 0x00	; 0
    23b8:	ee 0f       	add	r30, r30
    23ba:	ff 1f       	adc	r31, r31
    23bc:	e9 55       	subi	r30, 0x59	; 89
    23be:	fb 4f       	sbci	r31, 0xFB	; 251
    23c0:	71 83       	std	Z+1, r23	; 0x01
    23c2:	60 83       	st	Z, r22
    23c4:	08 95       	ret

000023c6 <uartSetBaudRate>:
	}
}

void uartSetBaudRate(u08 nUart, u32 baudrate)
{
    23c6:	1f 93       	push	r17
    23c8:	18 2f       	mov	r17, r24
    23ca:	9a 01       	movw	r18, r20
    23cc:	ab 01       	movw	r20, r22
	// calculate division factor for requested baud rate, and set it
	// U2Xn = 0
	//u16 bauddiv = ((F_CPU+(baudrate*8L))/(baudrate*16L)-1);
	u16 bauddiv = (F_CPU/(baudrate*16L))-1;
    23ce:	94 e0       	ldi	r25, 0x04	; 4
    23d0:	22 0f       	add	r18, r18
    23d2:	33 1f       	adc	r19, r19
    23d4:	44 1f       	adc	r20, r20
    23d6:	55 1f       	adc	r21, r21
    23d8:	9a 95       	dec	r25
    23da:	d1 f7       	brne	.-12     	; 0x23d0 <uartSetBaudRate+0xa>
    23dc:	60 e0       	ldi	r22, 0x00	; 0
    23de:	70 e4       	ldi	r23, 0x40	; 64
    23e0:	88 e3       	ldi	r24, 0x38	; 56
    23e2:	90 e0       	ldi	r25, 0x00	; 0
    23e4:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    23e8:	21 50       	subi	r18, 0x01	; 1
    23ea:	30 40       	sbci	r19, 0x00	; 0
	if(nUart)
    23ec:	11 23       	and	r17, r17
    23ee:	29 f0       	breq	.+10     	; 0x23fa <uartSetBaudRate+0x34>
	{
		outb(UBRR1L, bauddiv);
    23f0:	20 93 cc 00 	sts	0x00CC, r18
		#ifdef UBRR1H
		outb(UBRR1H, bauddiv>>8);
    23f4:	30 93 cd 00 	sts	0x00CD, r19
    23f8:	04 c0       	rjmp	.+8      	; 0x2402 <uartSetBaudRate+0x3c>
		#endif
	}
	else
	{
		outb(UBRR0L, bauddiv);
    23fa:	20 93 c4 00 	sts	0x00C4, r18
		#ifdef UBRR0H
		outb(UBRR0H, bauddiv>>8);
    23fe:	30 93 c5 00 	sts	0x00C5, r19
		#endif
	}
}
    2402:	1f 91       	pop	r17
    2404:	08 95       	ret

00002406 <uartGetRxBuffer>:

cBuffer* uartGetRxBuffer(u08 nUart)
{
    2406:	28 2f       	mov	r18, r24
    2408:	30 e0       	ldi	r19, 0x00	; 0
    240a:	43 e0       	ldi	r20, 0x03	; 3
    240c:	22 0f       	add	r18, r18
    240e:	33 1f       	adc	r19, r19
    2410:	4a 95       	dec	r20
    2412:	e1 f7       	brne	.-8      	; 0x240c <uartGetRxBuffer+0x6>
    2414:	2f 5a       	subi	r18, 0xAF	; 175
    2416:	3a 4f       	sbci	r19, 0xFA	; 250
	// return rx buffer pointer
	return &uartRxBuffer[nUart];
}
    2418:	c9 01       	movw	r24, r18
    241a:	08 95       	ret

0000241c <uartGetTxBuffer>:

cBuffer* uartGetTxBuffer(u08 nUart)
{
    241c:	28 2f       	mov	r18, r24
    241e:	30 e0       	ldi	r19, 0x00	; 0
    2420:	53 e0       	ldi	r21, 0x03	; 3
    2422:	22 0f       	add	r18, r18
    2424:	33 1f       	adc	r19, r19
    2426:	5a 95       	dec	r21
    2428:	e1 f7       	brne	.-8      	; 0x2422 <uartGetTxBuffer+0x6>
    242a:	2d 59       	subi	r18, 0x9D	; 157
    242c:	3a 4f       	sbci	r19, 0xFA	; 250
	// return tx buffer pointer
	return &uartTxBuffer[nUart];
}
    242e:	c9 01       	movw	r24, r18
    2430:	08 95       	ret

00002432 <uartSendByte>:

void uartSendByte(u08 nUart, u08 txData)
{
    2432:	98 2f       	mov	r25, r24
	// wait for the transmitter to be ready
	while(!uartReadyTx[nUart]);
    2434:	e8 2f       	mov	r30, r24
    2436:	f0 e0       	ldi	r31, 0x00	; 0
    2438:	df 01       	movw	r26, r30
    243a:	a1 5b       	subi	r26, 0xB1	; 177
    243c:	ba 4f       	sbci	r27, 0xFA	; 250
    243e:	8c 91       	ld	r24, X
    2440:	88 23       	and	r24, r24
    2442:	e9 f3       	breq	.-6      	; 0x243e <uartSendByte+0xc>
	// send byte
	if(nUart)
    2444:	99 23       	and	r25, r25
    2446:	39 f0       	breq	.+14     	; 0x2456 <uartSendByte+0x24>
	{
		while(!(UCSR1A & (1<<UDRE1)));
    2448:	80 91 c8 00 	lds	r24, 0x00C8
    244c:	85 ff       	sbrs	r24, 5
    244e:	fc cf       	rjmp	.-8      	; 0x2448 <uartSendByte+0x16>
		outb(UDR1, txData);
    2450:	60 93 ce 00 	sts	0x00CE, r22
    2454:	06 c0       	rjmp	.+12     	; 0x2462 <uartSendByte+0x30>
	}
	else
	{
		while(!(UCSR0A & (1<<UDRE0)));
    2456:	80 91 c0 00 	lds	r24, 0x00C0
    245a:	85 ff       	sbrs	r24, 5
    245c:	fc cf       	rjmp	.-8      	; 0x2456 <uartSendByte+0x24>
		outb(UDR0, txData);
    245e:	60 93 c6 00 	sts	0x00C6, r22
	}
	// set ready state to FALSE
	uartReadyTx[nUart] = FALSE;
    2462:	e1 5b       	subi	r30, 0xB1	; 177
    2464:	fa 4f       	sbci	r31, 0xFA	; 250
    2466:	10 82       	st	Z, r1
}
    2468:	08 95       	ret

0000246a <uart0SendByte>:

void uart0SendByte(u08 data)
{
    246a:	68 2f       	mov	r22, r24
	// send byte on UART0
	uartSendByte(0, data);
    246c:	80 e0       	ldi	r24, 0x00	; 0
    246e:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
}
    2472:	08 95       	ret

00002474 <uart1SendByte>:

void uart1SendByte(u08 data)
{
    2474:	68 2f       	mov	r22, r24
	// send byte on UART1
	uartSendByte(1, data);
    2476:	81 e0       	ldi	r24, 0x01	; 1
    2478:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
}
    247c:	08 95       	ret

0000247e <uartReceiveBufferIsEmpty>:
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
}

u08 uartReceiveBufferIsEmpty(u08 nUart)
{
    247e:	20 e0       	ldi	r18, 0x00	; 0
    2480:	e8 2f       	mov	r30, r24
    2482:	f0 e0       	ldi	r31, 0x00	; 0
    2484:	63 e0       	ldi	r22, 0x03	; 3
    2486:	ee 0f       	add	r30, r30
    2488:	ff 1f       	adc	r31, r31
    248a:	6a 95       	dec	r22
    248c:	e1 f7       	brne	.-8      	; 0x2486 <uartReceiveBufferIsEmpty+0x8>
    248e:	eb 5a       	subi	r30, 0xAB	; 171
    2490:	fa 4f       	sbci	r31, 0xFA	; 250
    2492:	80 81       	ld	r24, Z
    2494:	91 81       	ldd	r25, Z+1	; 0x01
    2496:	89 2b       	or	r24, r25
    2498:	09 f4       	brne	.+2      	; 0x249c <uartReceiveBufferIsEmpty+0x1e>
    249a:	21 e0       	ldi	r18, 0x01	; 1
	
	if(uartRxBuffer[nUart].datalength == 0) return 1;
	
	return 0;
}
    249c:	82 2f       	mov	r24, r18
    249e:	08 95       	ret

000024a0 <uartSendStr>:
		return FALSE;
	}
}

void uartSendStr(uint8_t nUart, char *pStr)
{
    24a0:	1f 93       	push	r17
    24a2:	cf 93       	push	r28
    24a4:	df 93       	push	r29
    24a6:	18 2f       	mov	r17, r24
    24a8:	eb 01       	movw	r28, r22
    24aa:	04 c0       	rjmp	.+8      	; 0x24b4 <uartSendStr+0x14>
	while(*pStr){
		uartSendByte(nUart, *pStr++);
    24ac:	21 96       	adiw	r28, 0x01	; 1
    24ae:	81 2f       	mov	r24, r17
    24b0:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
	}
}

void uartSendStr(uint8_t nUart, char *pStr)
{
	while(*pStr){
    24b4:	68 81       	ld	r22, Y
    24b6:	66 23       	and	r22, r22
    24b8:	c9 f7       	brne	.-14     	; 0x24ac <uartSendStr+0xc>
		uartSendByte(nUart, *pStr++);
	}
}
    24ba:	df 91       	pop	r29
    24bc:	cf 91       	pop	r28
    24be:	1f 91       	pop	r17
    24c0:	08 95       	ret

000024c2 <uartReceiveService>:
	}
}

// UART Receive Complete Interrupt Function
void uartReceiveService(u08 nUart)
{
    24c2:	cf 93       	push	r28
    24c4:	df 93       	push	r29
	u08 c;
	// get received char
	if(nUart)
    24c6:	88 23       	and	r24, r24
    24c8:	19 f0       	breq	.+6      	; 0x24d0 <uartReceiveService+0xe>
		c = inb(UDR1);
    24ca:	60 91 ce 00 	lds	r22, 0x00CE
    24ce:	02 c0       	rjmp	.+4      	; 0x24d4 <uartReceiveService+0x12>
	else
		c = inb(UDR0);
    24d0:	60 91 c6 00 	lds	r22, 0x00C6

	// if there's a user function to handle this receive event
	if(UartRxFunc[nUart])
    24d4:	28 2f       	mov	r18, r24
    24d6:	30 e0       	ldi	r19, 0x00	; 0
    24d8:	e9 01       	movw	r28, r18
    24da:	cc 0f       	add	r28, r28
    24dc:	dd 1f       	adc	r29, r29
    24de:	fe 01       	movw	r30, r28
    24e0:	e9 55       	subi	r30, 0x59	; 89
    24e2:	fb 4f       	sbci	r31, 0xFB	; 251
    24e4:	80 81       	ld	r24, Z
    24e6:	91 81       	ldd	r25, Z+1	; 0x01
    24e8:	89 2b       	or	r24, r25
    24ea:	31 f0       	breq	.+12     	; 0x24f8 <uartReceiveService+0x36>
	{
		// call it and pass the received data
		UartRxFunc[nUart](c);
    24ec:	01 90       	ld	r0, Z+
    24ee:	f0 81       	ld	r31, Z
    24f0:	e0 2d       	mov	r30, r0
    24f2:	86 2f       	mov	r24, r22
    24f4:	09 95       	icall
    24f6:	14 c0       	rjmp	.+40     	; 0x2520 <uartReceiveService+0x5e>
	else
	{
		// otherwise do default processing
		// put received char in buffer
		// check if there's space
		if( !bufferAddToEnd(&uartRxBuffer[nUart], c) )
    24f8:	73 e0       	ldi	r23, 0x03	; 3
    24fa:	22 0f       	add	r18, r18
    24fc:	33 1f       	adc	r19, r19
    24fe:	7a 95       	dec	r23
    2500:	e1 f7       	brne	.-8      	; 0x24fa <uartReceiveService+0x38>
    2502:	c9 01       	movw	r24, r18
    2504:	8f 5a       	subi	r24, 0xAF	; 175
    2506:	9a 4f       	sbci	r25, 0xFA	; 250
    2508:	0e 94 97 07 	call	0xf2e	; 0xf2e <bufferAddToEnd>
    250c:	88 23       	and	r24, r24
    250e:	41 f4       	brne	.+16     	; 0x2520 <uartReceiveService+0x5e>
		{
			// no space in buffer
			// count overflow
			uartRxOverflow[nUart]++;
    2510:	fe 01       	movw	r30, r28
    2512:	ed 58       	subi	r30, 0x8D	; 141
    2514:	fa 4f       	sbci	r31, 0xFA	; 250
    2516:	80 81       	ld	r24, Z
    2518:	91 81       	ldd	r25, Z+1	; 0x01
    251a:	01 96       	adiw	r24, 0x01	; 1
    251c:	91 83       	std	Z+1, r25	; 0x01
    251e:	80 83       	st	Z, r24
		}
	}
}
    2520:	df 91       	pop	r29
    2522:	cf 91       	pop	r28
    2524:	08 95       	ret

00002526 <__vector_28>:
	// service UART0 receive interrupt
	uartReceiveService(0);
}

UART_INTERRUPT_HANDLER(USART1_RX_vect)      
{
    2526:	1f 92       	push	r1
    2528:	0f 92       	push	r0
    252a:	0f b6       	in	r0, 0x3f	; 63
    252c:	0f 92       	push	r0
    252e:	11 24       	eor	r1, r1
    2530:	2f 93       	push	r18
    2532:	3f 93       	push	r19
    2534:	4f 93       	push	r20
    2536:	5f 93       	push	r21
    2538:	6f 93       	push	r22
    253a:	7f 93       	push	r23
    253c:	8f 93       	push	r24
    253e:	9f 93       	push	r25
    2540:	af 93       	push	r26
    2542:	bf 93       	push	r27
    2544:	ef 93       	push	r30
    2546:	ff 93       	push	r31
	// service UART1 receive interrupt
	uartReceiveService(1);
    2548:	81 e0       	ldi	r24, 0x01	; 1
    254a:	0e 94 61 12 	call	0x24c2	; 0x24c2 <uartReceiveService>

}
    254e:	ff 91       	pop	r31
    2550:	ef 91       	pop	r30
    2552:	bf 91       	pop	r27
    2554:	af 91       	pop	r26
    2556:	9f 91       	pop	r25
    2558:	8f 91       	pop	r24
    255a:	7f 91       	pop	r23
    255c:	6f 91       	pop	r22
    255e:	5f 91       	pop	r21
    2560:	4f 91       	pop	r20
    2562:	3f 91       	pop	r19
    2564:	2f 91       	pop	r18
    2566:	0f 90       	pop	r0
    2568:	0f be       	out	0x3f, r0	; 63
    256a:	0f 90       	pop	r0
    256c:	1f 90       	pop	r1
    256e:	18 95       	reti

00002570 <__vector_20>:
	// service UART1 transmit interrupt
	uartTransmitService(1);
}

UART_INTERRUPT_HANDLER(USART0_RX_vect)      
{
    2570:	1f 92       	push	r1
    2572:	0f 92       	push	r0
    2574:	0f b6       	in	r0, 0x3f	; 63
    2576:	0f 92       	push	r0
    2578:	11 24       	eor	r1, r1
    257a:	2f 93       	push	r18
    257c:	3f 93       	push	r19
    257e:	4f 93       	push	r20
    2580:	5f 93       	push	r21
    2582:	6f 93       	push	r22
    2584:	7f 93       	push	r23
    2586:	8f 93       	push	r24
    2588:	9f 93       	push	r25
    258a:	af 93       	push	r26
    258c:	bf 93       	push	r27
    258e:	ef 93       	push	r30
    2590:	ff 93       	push	r31
	// service UART0 receive interrupt
	uartReceiveService(0);
    2592:	80 e0       	ldi	r24, 0x00	; 0
    2594:	0e 94 61 12 	call	0x24c2	; 0x24c2 <uartReceiveService>
}
    2598:	ff 91       	pop	r31
    259a:	ef 91       	pop	r30
    259c:	bf 91       	pop	r27
    259e:	af 91       	pop	r26
    25a0:	9f 91       	pop	r25
    25a2:	8f 91       	pop	r24
    25a4:	7f 91       	pop	r23
    25a6:	6f 91       	pop	r22
    25a8:	5f 91       	pop	r21
    25aa:	4f 91       	pop	r20
    25ac:	3f 91       	pop	r19
    25ae:	2f 91       	pop	r18
    25b0:	0f 90       	pop	r0
    25b2:	0f be       	out	0x3f, r0	; 63
    25b4:	0f 90       	pop	r0
    25b6:	1f 90       	pop	r1
    25b8:	18 95       	reti

000025ba <uartAddToTxBuffer>:
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25ba:	90 e0       	ldi	r25, 0x00	; 0
    25bc:	f3 e0       	ldi	r31, 0x03	; 3
    25be:	88 0f       	add	r24, r24
    25c0:	99 1f       	adc	r25, r25
    25c2:	fa 95       	dec	r31
    25c4:	e1 f7       	brne	.-8      	; 0x25be <uartAddToTxBuffer+0x4>
    25c6:	8d 59       	subi	r24, 0x9D	; 157
    25c8:	9a 4f       	sbci	r25, 0xFA	; 250
    25ca:	0e 94 97 07 	call	0xf2e	; 0xf2e <bufferAddToEnd>
}
    25ce:	08 95       	ret

000025d0 <uart1AddToTxBuffer>:
{
	uartAddToTxBuffer(0,data);
}

void uart1AddToTxBuffer(u08 data)
{
    25d0:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25d2:	8b e6       	ldi	r24, 0x6B	; 107
    25d4:	95 e0       	ldi	r25, 0x05	; 5
    25d6:	0e 94 97 07 	call	0xf2e	; 0xf2e <bufferAddToEnd>
}

void uart1AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(1,data);
}
    25da:	08 95       	ret

000025dc <uart0AddToTxBuffer>:
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
}

void uart0AddToTxBuffer(u08 data)
{
    25dc:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25de:	83 e6       	ldi	r24, 0x63	; 99
    25e0:	95 e0       	ldi	r25, 0x05	; 5
    25e2:	0e 94 97 07 	call	0xf2e	; 0xf2e <bufferAddToEnd>
}

void uart0AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(0,data);
}
    25e6:	08 95       	ret

000025e8 <uartTransmitService>:
	}
}

// UART Transmit Complete Interrupt Function
void uartTransmitService(u08 nUart)
{
    25e8:	cf 93       	push	r28
    25ea:	df 93       	push	r29
    25ec:	28 2f       	mov	r18, r24
	// check if buffered tx is enabled
	if(uartBufferedTx[nUart])
    25ee:	a8 2f       	mov	r26, r24
    25f0:	b0 e0       	ldi	r27, 0x00	; 0
    25f2:	ed 01       	movw	r28, r26
    25f4:	cf 59       	subi	r28, 0x9F	; 159
    25f6:	da 4f       	sbci	r29, 0xFA	; 250
    25f8:	88 81       	ld	r24, Y
    25fa:	88 23       	and	r24, r24
    25fc:	e9 f0       	breq	.+58     	; 0x2638 <uartTransmitService+0x50>
	{
		// check if there's data left in the buffer
		if(uartTxBuffer[nUart].datalength)
    25fe:	fd 01       	movw	r30, r26
    2600:	83 e0       	ldi	r24, 0x03	; 3
    2602:	ee 0f       	add	r30, r30
    2604:	ff 1f       	adc	r31, r31
    2606:	8a 95       	dec	r24
    2608:	e1 f7       	brne	.-8      	; 0x2602 <uartTransmitService+0x1a>
    260a:	e9 59       	subi	r30, 0x99	; 153
    260c:	fa 4f       	sbci	r31, 0xFA	; 250
    260e:	80 81       	ld	r24, Z
    2610:	91 81       	ldd	r25, Z+1	; 0x01
    2612:	89 2b       	or	r24, r25
    2614:	81 f0       	breq	.+32     	; 0x2636 <uartTransmitService+0x4e>
		{
			// send byte from top of buffer
			if(nUart)
    2616:	22 23       	and	r18, r18
    2618:	39 f0       	breq	.+14     	; 0x2628 <uartTransmitService+0x40>
				outb(UDR1,  bufferGetFromFront(&uartTxBuffer[1]) );
    261a:	8b e6       	ldi	r24, 0x6B	; 107
    261c:	95 e0       	ldi	r25, 0x05	; 5
    261e:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    2622:	80 93 ce 00 	sts	0x00CE, r24
    2626:	0c c0       	rjmp	.+24     	; 0x2640 <uartTransmitService+0x58>
			else
				outb(UDR0,  bufferGetFromFront(&uartTxBuffer[0]) );
    2628:	83 e6       	ldi	r24, 0x63	; 99
    262a:	95 e0       	ldi	r25, 0x05	; 5
    262c:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    2630:	80 93 c6 00 	sts	0x00C6, r24
    2634:	05 c0       	rjmp	.+10     	; 0x2640 <uartTransmitService+0x58>
		}
		else
		{
			//////////bufferFlush(&uartTxBuffer[nUart]);
			// no data left
			uartBufferedTx[nUart] = FALSE;
    2636:	18 82       	st	Y, r1
	}
	else
	{
		// we're using single-byte tx mode
		// indicate transmit complete, back to ready
		uartReadyTx[nUart] = TRUE;
    2638:	a1 5b       	subi	r26, 0xB1	; 177
    263a:	ba 4f       	sbci	r27, 0xFA	; 250
    263c:	8f ef       	ldi	r24, 0xFF	; 255
    263e:	8c 93       	st	X, r24
	}
}
    2640:	df 91       	pop	r29
    2642:	cf 91       	pop	r28
    2644:	08 95       	ret

00002646 <__vector_30>:
	// service UART0 transmit interrupt
	uartTransmitService(0);
}

UART_INTERRUPT_HANDLER(USART1_TX_vect)      
{
    2646:	1f 92       	push	r1
    2648:	0f 92       	push	r0
    264a:	0f b6       	in	r0, 0x3f	; 63
    264c:	0f 92       	push	r0
    264e:	11 24       	eor	r1, r1
    2650:	2f 93       	push	r18
    2652:	3f 93       	push	r19
    2654:	4f 93       	push	r20
    2656:	5f 93       	push	r21
    2658:	6f 93       	push	r22
    265a:	7f 93       	push	r23
    265c:	8f 93       	push	r24
    265e:	9f 93       	push	r25
    2660:	af 93       	push	r26
    2662:	bf 93       	push	r27
    2664:	ef 93       	push	r30
    2666:	ff 93       	push	r31
	// service UART1 transmit interrupt
	uartTransmitService(1);
    2668:	81 e0       	ldi	r24, 0x01	; 1
    266a:	0e 94 f4 12 	call	0x25e8	; 0x25e8 <uartTransmitService>
}
    266e:	ff 91       	pop	r31
    2670:	ef 91       	pop	r30
    2672:	bf 91       	pop	r27
    2674:	af 91       	pop	r26
    2676:	9f 91       	pop	r25
    2678:	8f 91       	pop	r24
    267a:	7f 91       	pop	r23
    267c:	6f 91       	pop	r22
    267e:	5f 91       	pop	r21
    2680:	4f 91       	pop	r20
    2682:	3f 91       	pop	r19
    2684:	2f 91       	pop	r18
    2686:	0f 90       	pop	r0
    2688:	0f be       	out	0x3f, r0	; 63
    268a:	0f 90       	pop	r0
    268c:	1f 90       	pop	r1
    268e:	18 95       	reti

00002690 <__vector_22>:
		}
	}
}

UART_INTERRUPT_HANDLER(USART0_TX_vect)      
{
    2690:	1f 92       	push	r1
    2692:	0f 92       	push	r0
    2694:	0f b6       	in	r0, 0x3f	; 63
    2696:	0f 92       	push	r0
    2698:	11 24       	eor	r1, r1
    269a:	2f 93       	push	r18
    269c:	3f 93       	push	r19
    269e:	4f 93       	push	r20
    26a0:	5f 93       	push	r21
    26a2:	6f 93       	push	r22
    26a4:	7f 93       	push	r23
    26a6:	8f 93       	push	r24
    26a8:	9f 93       	push	r25
    26aa:	af 93       	push	r26
    26ac:	bf 93       	push	r27
    26ae:	ef 93       	push	r30
    26b0:	ff 93       	push	r31
	// service UART0 transmit interrupt
	uartTransmitService(0);
    26b2:	80 e0       	ldi	r24, 0x00	; 0
    26b4:	0e 94 f4 12 	call	0x25e8	; 0x25e8 <uartTransmitService>
}
    26b8:	ff 91       	pop	r31
    26ba:	ef 91       	pop	r30
    26bc:	bf 91       	pop	r27
    26be:	af 91       	pop	r26
    26c0:	9f 91       	pop	r25
    26c2:	8f 91       	pop	r24
    26c4:	7f 91       	pop	r23
    26c6:	6f 91       	pop	r22
    26c8:	5f 91       	pop	r21
    26ca:	4f 91       	pop	r20
    26cc:	3f 91       	pop	r19
    26ce:	2f 91       	pop	r18
    26d0:	0f 90       	pop	r0
    26d2:	0f be       	out	0x3f, r0	; 63
    26d4:	0f 90       	pop	r0
    26d6:	1f 90       	pop	r1
    26d8:	18 95       	reti

000026da <uartSendBuffer>:
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
}

u08 uartSendBuffer(u08 nUart, char *buffer, u16 nBytes)
{
    26da:	9f 92       	push	r9
    26dc:	af 92       	push	r10
    26de:	bf 92       	push	r11
    26e0:	cf 92       	push	r12
    26e2:	df 92       	push	r13
    26e4:	ef 92       	push	r14
    26e6:	ff 92       	push	r15
    26e8:	0f 93       	push	r16
    26ea:	1f 93       	push	r17
    26ec:	cf 93       	push	r28
    26ee:	df 93       	push	r29
    26f0:	98 2e       	mov	r9, r24
    26f2:	5b 01       	movw	r10, r22
    26f4:	6a 01       	movw	r12, r20
	register u08 first;
	register u16 i;

	while(!uartReadyTx[nUart]);
    26f6:	08 2f       	mov	r16, r24
    26f8:	10 e0       	ldi	r17, 0x00	; 0
    26fa:	f8 01       	movw	r30, r16
    26fc:	e1 5b       	subi	r30, 0xB1	; 177
    26fe:	fa 4f       	sbci	r31, 0xFA	; 250
    2700:	80 81       	ld	r24, Z
    2702:	88 23       	and	r24, r24
    2704:	e9 f3       	breq	.-6      	; 0x2700 <uartSendBuffer+0x26>
	// check if there's space (and that we have any bytes to send at all)
	if( ( (uartTxBuffer[nUart].datalength + nBytes) < uartTxBuffer[nUart].size) && nBytes)
    2706:	f8 01       	movw	r30, r16
    2708:	53 e0       	ldi	r21, 0x03	; 3
    270a:	ee 0f       	add	r30, r30
    270c:	ff 1f       	adc	r31, r31
    270e:	5a 95       	dec	r21
    2710:	e1 f7       	brne	.-8      	; 0x270a <uartSendBuffer+0x30>
    2712:	e9 59       	subi	r30, 0x99	; 153
    2714:	fa 4f       	sbci	r31, 0xFA	; 250
    2716:	20 81       	ld	r18, Z
    2718:	31 81       	ldd	r19, Z+1	; 0x01
    271a:	2c 0d       	add	r18, r12
    271c:	3d 1d       	adc	r19, r13
    271e:	f8 01       	movw	r30, r16
    2720:	43 e0       	ldi	r20, 0x03	; 3
    2722:	ee 0f       	add	r30, r30
    2724:	ff 1f       	adc	r31, r31
    2726:	4a 95       	dec	r20
    2728:	e1 f7       	brne	.-8      	; 0x2722 <uartSendBuffer+0x48>
    272a:	eb 59       	subi	r30, 0x9B	; 155
    272c:	fa 4f       	sbci	r31, 0xFA	; 250
    272e:	80 81       	ld	r24, Z
    2730:	91 81       	ldd	r25, Z+1	; 0x01
    2732:	28 17       	cp	r18, r24
    2734:	39 07       	cpc	r19, r25
    2736:	40 f5       	brcc	.+80     	; 0x2788 <uartSendBuffer+0xae>
    2738:	c1 14       	cp	r12, r1
    273a:	d1 04       	cpc	r13, r1
    273c:	29 f1       	breq	.+74     	; 0x2788 <uartSendBuffer+0xae>
		// first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes /*disable for reuben -1*/; i++)
		{
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
    273e:	78 01       	movw	r14, r16
    2740:	93 e0       	ldi	r25, 0x03	; 3
    2742:	ee 0c       	add	r14, r14
    2744:	ff 1c       	adc	r15, r15
    2746:	9a 95       	dec	r25
    2748:	e1 f7       	brne	.-8      	; 0x2742 <uartSendBuffer+0x68>
    274a:	83 e6       	ldi	r24, 0x63	; 99
    274c:	95 e0       	ldi	r25, 0x05	; 5
    274e:	e8 0e       	add	r14, r24
    2750:	f9 1e       	adc	r15, r25
    2752:	c0 e0       	ldi	r28, 0x00	; 0
    2754:	d0 e0       	ldi	r29, 0x00	; 0
    2756:	07 c0       	rjmp	.+14     	; 0x2766 <uartSendBuffer+0x8c>
    2758:	f5 01       	movw	r30, r10
    275a:	61 91       	ld	r22, Z+
    275c:	5f 01       	movw	r10, r30
    275e:	c7 01       	movw	r24, r14
    2760:	0e 94 97 07 	call	0xf2e	; 0xf2e <bufferAddToEnd>
	{
		// grab first character
		// disable for reuben
		// first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes /*disable for reuben -1*/; i++)
    2764:	21 96       	adiw	r28, 0x01	; 1
    2766:	cc 15       	cp	r28, r12
    2768:	dd 05       	cpc	r29, r13
    276a:	b0 f3       	brcs	.-20     	; 0x2758 <uartSendBuffer+0x7e>
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
		}

		// send the first byte to get things going by interrupts
		uartBufferedTx[nUart] = TRUE;
    276c:	0f 59       	subi	r16, 0x9F	; 159
    276e:	1a 4f       	sbci	r17, 0xFA	; 250
    2770:	8f ef       	ldi	r24, 0xFF	; 255
    2772:	f8 01       	movw	r30, r16
    2774:	80 83       	st	Z, r24
		first = bufferGetFromFront(&uartTxBuffer[nUart]); /* add for reuben */
    2776:	c7 01       	movw	r24, r14
    2778:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    277c:	68 2f       	mov	r22, r24
		uartSendByte(nUart, first);
    277e:	89 2d       	mov	r24, r9
    2780:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
    2784:	8f ef       	ldi	r24, 0xFF	; 255
    2786:	01 c0       	rjmp	.+2      	; 0x278a <uartSendBuffer+0xb0>
		// return success
		return TRUE;
    2788:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		// return failure
		return FALSE;
	}
}
    278a:	df 91       	pop	r29
    278c:	cf 91       	pop	r28
    278e:	1f 91       	pop	r17
    2790:	0f 91       	pop	r16
    2792:	ff 90       	pop	r15
    2794:	ef 90       	pop	r14
    2796:	df 90       	pop	r13
    2798:	cf 90       	pop	r12
    279a:	bf 90       	pop	r11
    279c:	af 90       	pop	r10
    279e:	9f 90       	pop	r9
    27a0:	08 95       	ret

000027a2 <uartSendTxBuffer>:
{
	uartAddToTxBuffer(1,data);
}

void uartSendTxBuffer(u08 nUart)
{
    27a2:	1f 93       	push	r17
    27a4:	18 2f       	mov	r17, r24
	// turn on buffered transmit
	uartBufferedTx[nUart] = TRUE;
    27a6:	90 e0       	ldi	r25, 0x00	; 0
    27a8:	fc 01       	movw	r30, r24
    27aa:	ef 59       	subi	r30, 0x9F	; 159
    27ac:	fa 4f       	sbci	r31, 0xFA	; 250
    27ae:	2f ef       	ldi	r18, 0xFF	; 255
    27b0:	20 83       	st	Z, r18
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
    27b2:	63 e0       	ldi	r22, 0x03	; 3
    27b4:	88 0f       	add	r24, r24
    27b6:	99 1f       	adc	r25, r25
    27b8:	6a 95       	dec	r22
    27ba:	e1 f7       	brne	.-8      	; 0x27b4 <uartSendTxBuffer+0x12>
    27bc:	8d 59       	subi	r24, 0x9D	; 157
    27be:	9a 4f       	sbci	r25, 0xFA	; 250
    27c0:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    27c4:	68 2f       	mov	r22, r24
    27c6:	81 2f       	mov	r24, r17
    27c8:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
}
    27cc:	1f 91       	pop	r17
    27ce:	08 95       	ret

000027d0 <uartReceiveByte>:
		return -1;
}


u08 uartReceiveByte(u08 nUart, u08* rxData)
{
    27d0:	cf 93       	push	r28
    27d2:	df 93       	push	r29
    27d4:	eb 01       	movw	r28, r22
	// make sure we have a receive buffer
	if(uartRxBuffer[nUart].size)
    27d6:	28 2f       	mov	r18, r24
    27d8:	30 e0       	ldi	r19, 0x00	; 0
    27da:	f9 01       	movw	r30, r18
    27dc:	b3 e0       	ldi	r27, 0x03	; 3
    27de:	ee 0f       	add	r30, r30
    27e0:	ff 1f       	adc	r31, r31
    27e2:	ba 95       	dec	r27
    27e4:	e1 f7       	brne	.-8      	; 0x27de <uartReceiveByte+0xe>
    27e6:	ed 5a       	subi	r30, 0xAD	; 173
    27e8:	fa 4f       	sbci	r31, 0xFA	; 250
    27ea:	80 81       	ld	r24, Z
    27ec:	91 81       	ldd	r25, Z+1	; 0x01
    27ee:	89 2b       	or	r24, r25
    27f0:	c9 f0       	breq	.+50     	; 0x2824 <uartReceiveByte+0x54>
	{
		// make sure we have data
		if(uartRxBuffer[nUart].datalength)
    27f2:	f9 01       	movw	r30, r18
    27f4:	a3 e0       	ldi	r26, 0x03	; 3
    27f6:	ee 0f       	add	r30, r30
    27f8:	ff 1f       	adc	r31, r31
    27fa:	aa 95       	dec	r26
    27fc:	e1 f7       	brne	.-8      	; 0x27f6 <uartReceiveByte+0x26>
    27fe:	eb 5a       	subi	r30, 0xAB	; 171
    2800:	fa 4f       	sbci	r31, 0xFA	; 250
    2802:	80 81       	ld	r24, Z
    2804:	91 81       	ldd	r25, Z+1	; 0x01
    2806:	89 2b       	or	r24, r25
    2808:	69 f0       	breq	.+26     	; 0x2824 <uartReceiveByte+0x54>
		{
			// get byte from beginning of buffer
			*rxData = bufferGetFromFront(&uartRxBuffer[nUart]);
    280a:	73 e0       	ldi	r23, 0x03	; 3
    280c:	22 0f       	add	r18, r18
    280e:	33 1f       	adc	r19, r19
    2810:	7a 95       	dec	r23
    2812:	e1 f7       	brne	.-8      	; 0x280c <uartReceiveByte+0x3c>
    2814:	c9 01       	movw	r24, r18
    2816:	8f 5a       	subi	r24, 0xAF	; 175
    2818:	9a 4f       	sbci	r25, 0xFA	; 250
    281a:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    281e:	88 83       	st	Y, r24
    2820:	8f ef       	ldi	r24, 0xFF	; 255
    2822:	01 c0       	rjmp	.+2      	; 0x2826 <uartReceiveByte+0x56>
			return TRUE;
    2824:	80 e0       	ldi	r24, 0x00	; 0
		else
			return FALSE;			// no data
	}
	else
		return FALSE;				// no buffer
}
    2826:	df 91       	pop	r29
    2828:	cf 91       	pop	r28
    282a:	08 95       	ret

0000282c <uart1GetByte>:
	else
		return -1;
}

int uart1GetByte(void)
{
    282c:	df 93       	push	r29
    282e:	cf 93       	push	r28
    2830:	0f 92       	push	r0
    2832:	cd b7       	in	r28, 0x3d	; 61
    2834:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(1,&c))
    2836:	81 e0       	ldi	r24, 0x01	; 1
    2838:	be 01       	movw	r22, r28
    283a:	6f 5f       	subi	r22, 0xFF	; 255
    283c:	7f 4f       	sbci	r23, 0xFF	; 255
    283e:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <uartReceiveByte>
    2842:	88 23       	and	r24, r24
    2844:	19 f4       	brne	.+6      	; 0x284c <uart1GetByte+0x20>
    2846:	2f ef       	ldi	r18, 0xFF	; 255
    2848:	3f ef       	ldi	r19, 0xFF	; 255
    284a:	03 c0       	rjmp	.+6      	; 0x2852 <uart1GetByte+0x26>
		return c;
    284c:	89 81       	ldd	r24, Y+1	; 0x01
    284e:	28 2f       	mov	r18, r24
    2850:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    2852:	c9 01       	movw	r24, r18
    2854:	0f 90       	pop	r0
    2856:	cf 91       	pop	r28
    2858:	df 91       	pop	r29
    285a:	08 95       	ret

0000285c <uart0GetByte>:
	// send byte on UART1
	uartSendByte(1, data);
}

int uart0GetByte(void)
{
    285c:	df 93       	push	r29
    285e:	cf 93       	push	r28
    2860:	0f 92       	push	r0
    2862:	cd b7       	in	r28, 0x3d	; 61
    2864:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(0,&c))
    2866:	80 e0       	ldi	r24, 0x00	; 0
    2868:	be 01       	movw	r22, r28
    286a:	6f 5f       	subi	r22, 0xFF	; 255
    286c:	7f 4f       	sbci	r23, 0xFF	; 255
    286e:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <uartReceiveByte>
    2872:	88 23       	and	r24, r24
    2874:	19 f4       	brne	.+6      	; 0x287c <uart0GetByte+0x20>
    2876:	2f ef       	ldi	r18, 0xFF	; 255
    2878:	3f ef       	ldi	r19, 0xFF	; 255
    287a:	03 c0       	rjmp	.+6      	; 0x2882 <uart0GetByte+0x26>
		return c;
    287c:	89 81       	ldd	r24, Y+1	; 0x01
    287e:	28 2f       	mov	r18, r24
    2880:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    2882:	c9 01       	movw	r24, r18
    2884:	0f 90       	pop	r0
    2886:	cf 91       	pop	r28
    2888:	df 91       	pop	r29
    288a:	08 95       	ret

0000288c <uartFlushReceiveBuffer>:
}

void uartFlushReceiveBuffer(u08 nUart)
{
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
    288c:	90 e0       	ldi	r25, 0x00	; 0
    288e:	23 e0       	ldi	r18, 0x03	; 3
    2890:	88 0f       	add	r24, r24
    2892:	99 1f       	adc	r25, r25
    2894:	2a 95       	dec	r18
    2896:	e1 f7       	brne	.-8      	; 0x2890 <uartFlushReceiveBuffer+0x4>
    2898:	8f 5a       	subi	r24, 0xAF	; 175
    289a:	9a 4f       	sbci	r25, 0xFA	; 250
    289c:	0e 94 ca 07 	call	0xf94	; 0xf94 <bufferFlush>
}
    28a0:	08 95       	ret

000028a2 <uart1InitBuffers>:

void uart1InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*)uart1RxData, UART1_RX_BUFFER_SIZE);
    28a2:	89 e5       	ldi	r24, 0x59	; 89
    28a4:	95 e0       	ldi	r25, 0x05	; 5
    28a6:	61 e1       	ldi	r22, 0x11	; 17
    28a8:	74 e0       	ldi	r23, 0x04	; 4
    28aa:	42 e3       	ldi	r20, 0x32	; 50
    28ac:	50 e0       	ldi	r21, 0x00	; 0
    28ae:	0e 94 21 07 	call	0xe42	; 0xe42 <bufferInit>
		bufferInit(&uartTxBuffer[1], (u08*)uart1TxData, UART1_TX_BUFFER_SIZE);
    28b2:	8b e6       	ldi	r24, 0x6B	; 107
    28b4:	95 e0       	ldi	r25, 0x05	; 5
    28b6:	63 e4       	ldi	r22, 0x43	; 67
    28b8:	74 e0       	ldi	r23, 0x04	; 4
    28ba:	44 e6       	ldi	r20, 0x64	; 100
    28bc:	50 e0       	ldi	r21, 0x00	; 0
    28be:	0e 94 21 07 	call	0xe42	; 0xe42 <bufferInit>
	#else
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*) UART1_RX_BUFFER_ADDR, UART1_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[1], (u08*) UART1_TX_BUFFER_ADDR, UART1_TX_BUFFER_SIZE);
	#endif
}
    28c2:	08 95       	ret

000028c4 <uart1Init>:
}

void uart1Init(void)
{
	// initialize the buffers
	uart1InitBuffers();
    28c4:	0e 94 51 14 	call	0x28a2	; 0x28a2 <uart1InitBuffers>
	// initialize user receive handlers
	UartRxFunc[1] = 0;
    28c8:	10 92 aa 04 	sts	0x04AA, r1
    28cc:	10 92 a9 04 	sts	0x04A9, r1
	// enable RxD/TxD and interrupts
	outb(UCSR1B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    28d0:	88 ed       	ldi	r24, 0xD8	; 216
    28d2:	80 93 c9 00 	sts	0x00C9, r24
	// set default baud rate
	uartSetBaudRate(1, UART1_DEFAULT_BAUD_RATE);
    28d6:	81 e0       	ldi	r24, 0x01	; 1
    28d8:	40 e0       	ldi	r20, 0x00	; 0
    28da:	5b e4       	ldi	r21, 0x4B	; 75
    28dc:	60 e0       	ldi	r22, 0x00	; 0
    28de:	70 e0       	ldi	r23, 0x00	; 0
    28e0:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <uartSetBaudRate>
	// initialize states
	uartReadyTx[1] = TRUE;
    28e4:	8f ef       	ldi	r24, 0xFF	; 255
    28e6:	80 93 50 05 	sts	0x0550, r24
	uartBufferedTx[1] = FALSE;
    28ea:	10 92 62 05 	sts	0x0562, r1
	// clear overflow count
	uartRxOverflow[1] = 0;
    28ee:	10 92 76 05 	sts	0x0576, r1
    28f2:	10 92 75 05 	sts	0x0575, r1
	// enable interrupts
	sei();
    28f6:	78 94       	sei
}
    28f8:	08 95       	ret

000028fa <uart0InitBuffers>:

void uart0InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*)uart0RxData, UART0_RX_BUFFER_SIZE);
    28fa:	81 e5       	ldi	r24, 0x51	; 81
    28fc:	95 e0       	ldi	r25, 0x05	; 5
    28fe:	6a ec       	ldi	r22, 0xCA	; 202
    2900:	72 e0       	ldi	r23, 0x02	; 2
    2902:	4f ef       	ldi	r20, 0xFF	; 255
    2904:	50 e0       	ldi	r21, 0x00	; 0
    2906:	0e 94 21 07 	call	0xe42	; 0xe42 <bufferInit>
		bufferInit(&uartTxBuffer[0], (u08*)uart0TxData, UART0_TX_BUFFER_SIZE);
    290a:	83 e6       	ldi	r24, 0x63	; 99
    290c:	95 e0       	ldi	r25, 0x05	; 5
    290e:	69 ec       	ldi	r22, 0xC9	; 201
    2910:	73 e0       	ldi	r23, 0x03	; 3
    2912:	48 e4       	ldi	r20, 0x48	; 72
    2914:	50 e0       	ldi	r21, 0x00	; 0
    2916:	0e 94 21 07 	call	0xe42	; 0xe42 <bufferInit>
	#else
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*) UART0_RX_BUFFER_ADDR, UART0_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[0], (u08*) UART0_TX_BUFFER_ADDR, UART0_TX_BUFFER_SIZE);
	#endif
}
    291a:	08 95       	ret

0000291c <uart0Init>:
}

void uart0Init(void)
{
	// initialize the buffers
	uart0InitBuffers();
    291c:	0e 94 7d 14 	call	0x28fa	; 0x28fa <uart0InitBuffers>
	// initialize user receive handlers
	UartRxFunc[0] = 0;
    2920:	10 92 a8 04 	sts	0x04A8, r1
    2924:	10 92 a7 04 	sts	0x04A7, r1
	// enable RxD/TxD and interrupts
	outb(UCSR0B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    2928:	88 ed       	ldi	r24, 0xD8	; 216
    292a:	80 93 c1 00 	sts	0x00C1, r24
	// set default baud rate
	uartSetBaudRate(0, UART0_DEFAULT_BAUD_RATE); 
    292e:	80 e0       	ldi	r24, 0x00	; 0
    2930:	40 e0       	ldi	r20, 0x00	; 0
    2932:	5b e4       	ldi	r21, 0x4B	; 75
    2934:	60 e0       	ldi	r22, 0x00	; 0
    2936:	70 e0       	ldi	r23, 0x00	; 0
    2938:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <uartSetBaudRate>
	// initialize states
	uartReadyTx[0] = TRUE;
    293c:	8f ef       	ldi	r24, 0xFF	; 255
    293e:	80 93 4f 05 	sts	0x054F, r24
	uartBufferedTx[0] = FALSE;
    2942:	10 92 61 05 	sts	0x0561, r1
	// clear overflow count
	uartRxOverflow[0] = 0;
    2946:	10 92 74 05 	sts	0x0574, r1
    294a:	10 92 73 05 	sts	0x0573, r1
	// enable interrupts
	sei();
    294e:	78 94       	sei
}
    2950:	08 95       	ret

00002952 <uartInit>:
volatile static voidFuncPtru08 UartRxFunc[2];

void uartInit(void)
{
	// initialize both uarts
	uart0Init();
    2952:	0e 94 8e 14 	call	0x291c	; 0x291c <uart0Init>
	uart1Init();
    2956:	0e 94 62 14 	call	0x28c4	; 0x28c4 <uart1Init>
}
    295a:	08 95       	ret

0000295c <vt100SetCursorPos>:

	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100SetCursorPos(u08 line, u08 col)
{
    295c:	0f 93       	push	r16
    295e:	1f 93       	push	r17
    2960:	df 93       	push	r29
    2962:	cf 93       	push	r28
    2964:	cd b7       	in	r28, 0x3d	; 61
    2966:	de b7       	in	r29, 0x3e	; 62
    2968:	60 97       	sbiw	r28, 0x10	; 16
    296a:	0f b6       	in	r0, 0x3f	; 63
    296c:	f8 94       	cli
    296e:	de bf       	out	0x3e, r29	; 62
    2970:	0f be       	out	0x3f, r0	; 63
    2972:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];

	sprintf_P(tmpBuf,PSTR("\x1B[%d;%dH") ,line, col);
    2974:	2d b7       	in	r18, 0x3d	; 61
    2976:	3e b7       	in	r19, 0x3e	; 62
    2978:	28 50       	subi	r18, 0x08	; 8
    297a:	30 40       	sbci	r19, 0x00	; 0
    297c:	0f b6       	in	r0, 0x3f	; 63
    297e:	f8 94       	cli
    2980:	3e bf       	out	0x3e, r19	; 62
    2982:	0f be       	out	0x3f, r0	; 63
    2984:	2d bf       	out	0x3d, r18	; 61
    2986:	ed b7       	in	r30, 0x3d	; 61
    2988:	fe b7       	in	r31, 0x3e	; 62
    298a:	31 96       	adiw	r30, 0x01	; 1
    298c:	8e 01       	movw	r16, r28
    298e:	0f 5f       	subi	r16, 0xFF	; 255
    2990:	1f 4f       	sbci	r17, 0xFF	; 255
    2992:	ad b7       	in	r26, 0x3d	; 61
    2994:	be b7       	in	r27, 0x3e	; 62
    2996:	12 96       	adiw	r26, 0x02	; 2
    2998:	1c 93       	st	X, r17
    299a:	0e 93       	st	-X, r16
    299c:	11 97       	sbiw	r26, 0x01	; 1
    299e:	29 eb       	ldi	r18, 0xB9	; 185
    29a0:	30 e0       	ldi	r19, 0x00	; 0
    29a2:	33 83       	std	Z+3, r19	; 0x03
    29a4:	22 83       	std	Z+2, r18	; 0x02
    29a6:	84 83       	std	Z+4, r24	; 0x04
    29a8:	15 82       	std	Z+5, r1	; 0x05
    29aa:	66 83       	std	Z+6, r22	; 0x06
    29ac:	17 82       	std	Z+7, r1	; 0x07
    29ae:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
	// ESC [ Pl ; Pc H
	vt100OutputFunc(UART_PRINT, tmpBuf);
    29b2:	2d b7       	in	r18, 0x3d	; 61
    29b4:	3e b7       	in	r19, 0x3e	; 62
    29b6:	28 5f       	subi	r18, 0xF8	; 248
    29b8:	3f 4f       	sbci	r19, 0xFF	; 255
    29ba:	0f b6       	in	r0, 0x3f	; 63
    29bc:	f8 94       	cli
    29be:	3e bf       	out	0x3e, r19	; 62
    29c0:	0f be       	out	0x3f, r0	; 63
    29c2:	2d bf       	out	0x3d, r18	; 61
    29c4:	e0 91 ab 04 	lds	r30, 0x04AB
    29c8:	f0 91 ac 04 	lds	r31, 0x04AC
    29cc:	81 e0       	ldi	r24, 0x01	; 1
    29ce:	b8 01       	movw	r22, r16
    29d0:	09 95       	icall
}
    29d2:	60 96       	adiw	r28, 0x10	; 16
    29d4:	0f b6       	in	r0, 0x3f	; 63
    29d6:	f8 94       	cli
    29d8:	de bf       	out	0x3e, r29	; 62
    29da:	0f be       	out	0x3f, r0	; 63
    29dc:	cd bf       	out	0x3d, r28	; 61
    29de:	cf 91       	pop	r28
    29e0:	df 91       	pop	r29
    29e2:	1f 91       	pop	r17
    29e4:	0f 91       	pop	r16
    29e6:	08 95       	ret

000029e8 <vt100SetCursorMode>:
	// ESC [ Ps m
	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100SetCursorMode(u08 visible)
{
    29e8:	df 93       	push	r29
    29ea:	cf 93       	push	r28
    29ec:	cd b7       	in	r28, 0x3d	; 61
    29ee:	de b7       	in	r29, 0x3e	; 62
    29f0:	60 97       	sbiw	r28, 0x10	; 16
    29f2:	0f b6       	in	r0, 0x3f	; 63
    29f4:	f8 94       	cli
    29f6:	de bf       	out	0x3e, r29	; 62
    29f8:	0f be       	out	0x3f, r0	; 63
    29fa:	cd bf       	out	0x3d, r28	; 61
    29fc:	9e 01       	movw	r18, r28
    29fe:	2f 5f       	subi	r18, 0xFF	; 255
    2a00:	3f 4f       	sbci	r19, 0xFF	; 255
	char tmpBuf[16];

	if(visible)
    2a02:	88 23       	and	r24, r24
    2a04:	49 f0       	breq	.+18     	; 0x2a18 <vt100SetCursorMode+0x30>
		// ESC [ ? 25 h
		sprintf_P(tmpBuf,PSTR("\x1B[?25h"));
    2a06:	00 d0       	rcall	.+0      	; 0x2a08 <vt100SetCursorMode+0x20>
    2a08:	00 d0       	rcall	.+0      	; 0x2a0a <vt100SetCursorMode+0x22>
    2a0a:	ed b7       	in	r30, 0x3d	; 61
    2a0c:	fe b7       	in	r31, 0x3e	; 62
    2a0e:	32 83       	std	Z+2, r19	; 0x02
    2a10:	21 83       	std	Z+1, r18	; 0x01
    2a12:	89 ec       	ldi	r24, 0xC9	; 201
    2a14:	90 e0       	ldi	r25, 0x00	; 0
    2a16:	08 c0       	rjmp	.+16     	; 0x2a28 <vt100SetCursorMode+0x40>
	else
		// ESC [ ? 25 l
		sprintf_P(tmpBuf,PSTR("\x1B[?25l"));
    2a18:	00 d0       	rcall	.+0      	; 0x2a1a <vt100SetCursorMode+0x32>
    2a1a:	00 d0       	rcall	.+0      	; 0x2a1c <vt100SetCursorMode+0x34>
    2a1c:	ed b7       	in	r30, 0x3d	; 61
    2a1e:	fe b7       	in	r31, 0x3e	; 62
    2a20:	32 83       	std	Z+2, r19	; 0x02
    2a22:	21 83       	std	Z+1, r18	; 0x01
    2a24:	82 ec       	ldi	r24, 0xC2	; 194
    2a26:	90 e0       	ldi	r25, 0x00	; 0
    2a28:	94 83       	std	Z+4, r25	; 0x04
    2a2a:	83 83       	std	Z+3, r24	; 0x03
    2a2c:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    2a30:	0f 90       	pop	r0
    2a32:	0f 90       	pop	r0
    2a34:	0f 90       	pop	r0
    2a36:	0f 90       	pop	r0

	vt100OutputFunc(UART_PRINT, tmpBuf);
    2a38:	e0 91 ab 04 	lds	r30, 0x04AB
    2a3c:	f0 91 ac 04 	lds	r31, 0x04AC
    2a40:	81 e0       	ldi	r24, 0x01	; 1
    2a42:	be 01       	movw	r22, r28
    2a44:	6f 5f       	subi	r22, 0xFF	; 255
    2a46:	7f 4f       	sbci	r23, 0xFF	; 255
    2a48:	09 95       	icall
}
    2a4a:	60 96       	adiw	r28, 0x10	; 16
    2a4c:	0f b6       	in	r0, 0x3f	; 63
    2a4e:	f8 94       	cli
    2a50:	de bf       	out	0x3e, r29	; 62
    2a52:	0f be       	out	0x3f, r0	; 63
    2a54:	cd bf       	out	0x3d, r28	; 61
    2a56:	cf 91       	pop	r28
    2a58:	df 91       	pop	r29
    2a5a:	08 95       	ret

00002a5c <vt100SetAttr>:
	sprintf_P(tmpBuf,PSTR("\x1B[2J"));
	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100SetAttr(u08 attr)
{
    2a5c:	0f 93       	push	r16
    2a5e:	1f 93       	push	r17
    2a60:	df 93       	push	r29
    2a62:	cf 93       	push	r28
    2a64:	cd b7       	in	r28, 0x3d	; 61
    2a66:	de b7       	in	r29, 0x3e	; 62
    2a68:	60 97       	sbiw	r28, 0x10	; 16
    2a6a:	0f b6       	in	r0, 0x3f	; 63
    2a6c:	f8 94       	cli
    2a6e:	de bf       	out	0x3e, r29	; 62
    2a70:	0f be       	out	0x3f, r0	; 63
    2a72:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];

	sprintf_P(tmpBuf, PSTR("\x1B[%dm"), attr);
    2a74:	00 d0       	rcall	.+0      	; 0x2a76 <vt100SetAttr+0x1a>
    2a76:	00 d0       	rcall	.+0      	; 0x2a78 <vt100SetAttr+0x1c>
    2a78:	00 d0       	rcall	.+0      	; 0x2a7a <vt100SetAttr+0x1e>
    2a7a:	ed b7       	in	r30, 0x3d	; 61
    2a7c:	fe b7       	in	r31, 0x3e	; 62
    2a7e:	31 96       	adiw	r30, 0x01	; 1
    2a80:	8e 01       	movw	r16, r28
    2a82:	0f 5f       	subi	r16, 0xFF	; 255
    2a84:	1f 4f       	sbci	r17, 0xFF	; 255
    2a86:	ad b7       	in	r26, 0x3d	; 61
    2a88:	be b7       	in	r27, 0x3e	; 62
    2a8a:	12 96       	adiw	r26, 0x02	; 2
    2a8c:	1c 93       	st	X, r17
    2a8e:	0e 93       	st	-X, r16
    2a90:	11 97       	sbiw	r26, 0x01	; 1
    2a92:	20 ed       	ldi	r18, 0xD0	; 208
    2a94:	30 e0       	ldi	r19, 0x00	; 0
    2a96:	33 83       	std	Z+3, r19	; 0x03
    2a98:	22 83       	std	Z+2, r18	; 0x02
    2a9a:	84 83       	std	Z+4, r24	; 0x04
    2a9c:	15 82       	std	Z+5, r1	; 0x05
    2a9e:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
	// ESC [ Ps m
	vt100OutputFunc(UART_PRINT, tmpBuf);
    2aa2:	8d b7       	in	r24, 0x3d	; 61
    2aa4:	9e b7       	in	r25, 0x3e	; 62
    2aa6:	06 96       	adiw	r24, 0x06	; 6
    2aa8:	0f b6       	in	r0, 0x3f	; 63
    2aaa:	f8 94       	cli
    2aac:	9e bf       	out	0x3e, r25	; 62
    2aae:	0f be       	out	0x3f, r0	; 63
    2ab0:	8d bf       	out	0x3d, r24	; 61
    2ab2:	e0 91 ab 04 	lds	r30, 0x04AB
    2ab6:	f0 91 ac 04 	lds	r31, 0x04AC
    2aba:	81 e0       	ldi	r24, 0x01	; 1
    2abc:	b8 01       	movw	r22, r16
    2abe:	09 95       	icall
}
    2ac0:	60 96       	adiw	r28, 0x10	; 16
    2ac2:	0f b6       	in	r0, 0x3f	; 63
    2ac4:	f8 94       	cli
    2ac6:	de bf       	out	0x3e, r29	; 62
    2ac8:	0f be       	out	0x3f, r0	; 63
    2aca:	cd bf       	out	0x3d, r28	; 61
    2acc:	cf 91       	pop	r28
    2ace:	df 91       	pop	r29
    2ad0:	1f 91       	pop	r17
    2ad2:	0f 91       	pop	r16
    2ad4:	08 95       	ret

00002ad6 <vt100ClearScreen>:
	sprintf_P(tmpBuf,PSTR("\x1B\x63"));
	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100ClearScreen(void)
{
    2ad6:	0f 93       	push	r16
    2ad8:	1f 93       	push	r17
    2ada:	df 93       	push	r29
    2adc:	cf 93       	push	r28
    2ade:	cd b7       	in	r28, 0x3d	; 61
    2ae0:	de b7       	in	r29, 0x3e	; 62
    2ae2:	60 97       	sbiw	r28, 0x10	; 16
    2ae4:	0f b6       	in	r0, 0x3f	; 63
    2ae6:	f8 94       	cli
    2ae8:	de bf       	out	0x3e, r29	; 62
    2aea:	0f be       	out	0x3f, r0	; 63
    2aec:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];
	// ESC [ 2 J
	sprintf_P(tmpBuf,PSTR("\x1B[2J"));
    2aee:	00 d0       	rcall	.+0      	; 0x2af0 <vt100ClearScreen+0x1a>
    2af0:	00 d0       	rcall	.+0      	; 0x2af2 <vt100ClearScreen+0x1c>
    2af2:	8e 01       	movw	r16, r28
    2af4:	0f 5f       	subi	r16, 0xFF	; 255
    2af6:	1f 4f       	sbci	r17, 0xFF	; 255
    2af8:	ed b7       	in	r30, 0x3d	; 61
    2afa:	fe b7       	in	r31, 0x3e	; 62
    2afc:	12 83       	std	Z+2, r17	; 0x02
    2afe:	01 83       	std	Z+1, r16	; 0x01
    2b00:	86 ed       	ldi	r24, 0xD6	; 214
    2b02:	90 e0       	ldi	r25, 0x00	; 0
    2b04:	94 83       	std	Z+4, r25	; 0x04
    2b06:	83 83       	std	Z+3, r24	; 0x03
    2b08:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
	vt100OutputFunc(UART_PRINT, tmpBuf);
    2b0c:	0f 90       	pop	r0
    2b0e:	0f 90       	pop	r0
    2b10:	0f 90       	pop	r0
    2b12:	0f 90       	pop	r0
    2b14:	e0 91 ab 04 	lds	r30, 0x04AB
    2b18:	f0 91 ac 04 	lds	r31, 0x04AC
    2b1c:	81 e0       	ldi	r24, 0x01	; 1
    2b1e:	b8 01       	movw	r22, r16
    2b20:	09 95       	icall
}
    2b22:	60 96       	adiw	r28, 0x10	; 16
    2b24:	0f b6       	in	r0, 0x3f	; 63
    2b26:	f8 94       	cli
    2b28:	de bf       	out	0x3e, r29	; 62
    2b2a:	0f be       	out	0x3f, r0	; 63
    2b2c:	cd bf       	out	0x3d, r28	; 61
    2b2e:	cf 91       	pop	r28
    2b30:	df 91       	pop	r29
    2b32:	1f 91       	pop	r17
    2b34:	0f 91       	pop	r16
    2b36:	08 95       	ret

00002b38 <vt100Init>:

// Global variables

// Functions
void vt100Init(void(*output_func)(unsigned char nUart, char *p))
{
    2b38:	0f 93       	push	r16
    2b3a:	1f 93       	push	r17
    2b3c:	df 93       	push	r29
    2b3e:	cf 93       	push	r28
    2b40:	cd b7       	in	r28, 0x3d	; 61
    2b42:	de b7       	in	r29, 0x3e	; 62
    2b44:	60 97       	sbiw	r28, 0x10	; 16
    2b46:	0f b6       	in	r0, 0x3f	; 63
    2b48:	f8 94       	cli
    2b4a:	de bf       	out	0x3e, r29	; 62
    2b4c:	0f be       	out	0x3f, r0	; 63
    2b4e:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];

	vt100OutputFunc = output_func;
    2b50:	90 93 ac 04 	sts	0x04AC, r25
    2b54:	80 93 ab 04 	sts	0x04AB, r24
	// ESC c
	sprintf_P(tmpBuf,PSTR("\x1B\x63"));
    2b58:	00 d0       	rcall	.+0      	; 0x2b5a <vt100Init+0x22>
    2b5a:	00 d0       	rcall	.+0      	; 0x2b5c <vt100Init+0x24>
    2b5c:	8e 01       	movw	r16, r28
    2b5e:	0f 5f       	subi	r16, 0xFF	; 255
    2b60:	1f 4f       	sbci	r17, 0xFF	; 255
    2b62:	ed b7       	in	r30, 0x3d	; 61
    2b64:	fe b7       	in	r31, 0x3e	; 62
    2b66:	12 83       	std	Z+2, r17	; 0x02
    2b68:	01 83       	std	Z+1, r16	; 0x01
    2b6a:	8b ed       	ldi	r24, 0xDB	; 219
    2b6c:	90 e0       	ldi	r25, 0x00	; 0
    2b6e:	94 83       	std	Z+4, r25	; 0x04
    2b70:	83 83       	std	Z+3, r24	; 0x03
    2b72:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
	vt100OutputFunc(UART_PRINT, tmpBuf);
    2b76:	0f 90       	pop	r0
    2b78:	0f 90       	pop	r0
    2b7a:	0f 90       	pop	r0
    2b7c:	0f 90       	pop	r0
    2b7e:	e0 91 ab 04 	lds	r30, 0x04AB
    2b82:	f0 91 ac 04 	lds	r31, 0x04AC
    2b86:	81 e0       	ldi	r24, 0x01	; 1
    2b88:	b8 01       	movw	r22, r16
    2b8a:	09 95       	icall
}
    2b8c:	60 96       	adiw	r28, 0x10	; 16
    2b8e:	0f b6       	in	r0, 0x3f	; 63
    2b90:	f8 94       	cli
    2b92:	de bf       	out	0x3e, r29	; 62
    2b94:	0f be       	out	0x3f, r0	; 63
    2b96:	cd bf       	out	0x3d, r28	; 61
    2b98:	cf 91       	pop	r28
    2b9a:	df 91       	pop	r29
    2b9c:	1f 91       	pop	r17
    2b9e:	0f 91       	pop	r16
    2ba0:	08 95       	ret

00002ba2 <batteryReadVoltageMeasure>:
{
	unsigned short a2dValue;
	uint32_t u32Calc;

	// adc value converted to milivolts.
	a2dValue = measure_adcGetSampleChannel(BATT_VTG);
    2ba2:	81 e0       	ldi	r24, 0x01	; 1
    2ba4:	0e 94 53 1a 	call	0x34a6	; 0x34a6 <measure_adcGetSampleChannel>
	u32Calc = a2dValue*2560UL;	// reference voltage = 2560mV.
    2ba8:	a0 e0       	ldi	r26, 0x00	; 0
    2baa:	b0 e0       	ldi	r27, 0x00	; 0
    2bac:	bc 01       	movw	r22, r24
    2bae:	cd 01       	movw	r24, r26
    2bb0:	20 e0       	ldi	r18, 0x00	; 0
    2bb2:	3a e0       	ldi	r19, 0x0A	; 10
    2bb4:	40 e0       	ldi	r20, 0x00	; 0
    2bb6:	50 e0       	ldi	r21, 0x00	; 0
    2bb8:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    2bbc:	9b 01       	movw	r18, r22
    2bbe:	ac 01       	movw	r20, r24
	u32Calc = u32Calc/1024UL;	// a2d full scale = 1024 = 10bits
    2bc0:	9a e0       	ldi	r25, 0x0A	; 10
    2bc2:	56 95       	lsr	r21
    2bc4:	47 95       	ror	r20
    2bc6:	37 95       	ror	r19
    2bc8:	27 95       	ror	r18
    2bca:	9a 95       	dec	r25
    2bcc:	d1 f7       	brne	.-12     	; 0x2bc2 <batteryReadVoltageMeasure+0x20>
    2bce:	22 0f       	add	r18, r18
    2bd0:	33 1f       	adc	r19, r19
    2bd2:	44 1f       	adc	r20, r20
    2bd4:	55 1f       	adc	r21, r21
	// network resistor: 100K+100K
	// Vi = Vo*2
	u32Calc = u32Calc*2u;

	return u32Calc;
}
    2bd6:	b9 01       	movw	r22, r18
    2bd8:	ca 01       	movw	r24, r20
    2bda:	08 95       	ret

00002bdc <batteryReadChargerMeasure>:

void batteryReadChargerMeasure(void)
{
    2bdc:	ef 92       	push	r14
    2bde:	ff 92       	push	r15
    2be0:	0f 93       	push	r16
    2be2:	1f 93       	push	r17
    2be4:	df 93       	push	r29
    2be6:	cf 93       	push	r28
    2be8:	cd b7       	in	r28, 0x3d	; 61
    2bea:	de b7       	in	r29, 0x3e	; 62
    2bec:	a0 97       	sbiw	r28, 0x20	; 32
    2bee:	0f b6       	in	r0, 0x3f	; 63
    2bf0:	f8 94       	cli
    2bf2:	de bf       	out	0x3e, r29	; 62
    2bf4:	0f be       	out	0x3f, r0	; 63
    2bf6:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[32];
	unsigned short a2dValue;
	uint32_t u32Calc;

	// adc value converted to milivolts.
	a2dValue = measure_adcGetSampleChannel(ICHRG_MONITOR);
    2bf8:	80 e0       	ldi	r24, 0x00	; 0
    2bfa:	0e 94 53 1a 	call	0x34a6	; 0x34a6 <measure_adcGetSampleChannel>
	u32Calc = a2dValue*2560UL;	// reference voltage = 2560mV.
    2bfe:	a0 e0       	ldi	r26, 0x00	; 0
    2c00:	b0 e0       	ldi	r27, 0x00	; 0
    2c02:	bc 01       	movw	r22, r24
    2c04:	cd 01       	movw	r24, r26
    2c06:	20 e0       	ldi	r18, 0x00	; 0
    2c08:	3a e0       	ldi	r19, 0x0A	; 10
    2c0a:	40 e0       	ldi	r20, 0x00	; 0
    2c0c:	50 e0       	ldi	r21, 0x00	; 0
    2c0e:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
	/*
	 * Ichg = (Hprog*Vprog)/Rprog
	 * Hprog = 988
	 * Rprog = 3010
	 */
	u32Calc = (u32Calc*H_PROG)/R_PROG;	// Charge Current Monitor
    2c12:	2a e0       	ldi	r18, 0x0A	; 10
    2c14:	96 95       	lsr	r25
    2c16:	87 95       	ror	r24
    2c18:	77 95       	ror	r23
    2c1a:	67 95       	ror	r22
    2c1c:	2a 95       	dec	r18
    2c1e:	d1 f7       	brne	.-12     	; 0x2c14 <batteryReadChargerMeasure+0x38>
    2c20:	2c ed       	ldi	r18, 0xDC	; 220
    2c22:	33 e0       	ldi	r19, 0x03	; 3
    2c24:	40 e0       	ldi	r20, 0x00	; 0
    2c26:	50 e0       	ldi	r21, 0x00	; 0
    2c28:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>

	if(sprintf_P(tmpBuf, PSTR("Charge Current Monitor: %dmA."), u32Calc)) UART_DBG(tmpBuf);
    2c2c:	2d b7       	in	r18, 0x3d	; 61
    2c2e:	3e b7       	in	r19, 0x3e	; 62
    2c30:	28 50       	subi	r18, 0x08	; 8
    2c32:	30 40       	sbci	r19, 0x00	; 0
    2c34:	0f b6       	in	r0, 0x3f	; 63
    2c36:	f8 94       	cli
    2c38:	3e bf       	out	0x3e, r19	; 62
    2c3a:	0f be       	out	0x3f, r0	; 63
    2c3c:	2d bf       	out	0x3d, r18	; 61
    2c3e:	0d b7       	in	r16, 0x3d	; 61
    2c40:	1e b7       	in	r17, 0x3e	; 62
    2c42:	0f 5f       	subi	r16, 0xFF	; 255
    2c44:	1f 4f       	sbci	r17, 0xFF	; 255
    2c46:	7e 01       	movw	r14, r28
    2c48:	08 94       	sec
    2c4a:	e1 1c       	adc	r14, r1
    2c4c:	f1 1c       	adc	r15, r1
    2c4e:	ed b7       	in	r30, 0x3d	; 61
    2c50:	fe b7       	in	r31, 0x3e	; 62
    2c52:	f2 82       	std	Z+2, r15	; 0x02
    2c54:	e1 82       	std	Z+1, r14	; 0x01
    2c56:	2e ed       	ldi	r18, 0xDE	; 222
    2c58:	30 e0       	ldi	r19, 0x00	; 0
    2c5a:	f8 01       	movw	r30, r16
    2c5c:	33 83       	std	Z+3, r19	; 0x03
    2c5e:	22 83       	std	Z+2, r18	; 0x02
    2c60:	22 ec       	ldi	r18, 0xC2	; 194
    2c62:	3b e0       	ldi	r19, 0x0B	; 11
    2c64:	40 e0       	ldi	r20, 0x00	; 0
    2c66:	50 e0       	ldi	r21, 0x00	; 0
    2c68:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2c6c:	f8 01       	movw	r30, r16
    2c6e:	24 83       	std	Z+4, r18	; 0x04
    2c70:	35 83       	std	Z+5, r19	; 0x05
    2c72:	46 83       	std	Z+6, r20	; 0x06
    2c74:	57 83       	std	Z+7, r21	; 0x07
    2c76:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    2c7a:	2d b7       	in	r18, 0x3d	; 61
    2c7c:	3e b7       	in	r19, 0x3e	; 62
    2c7e:	28 5f       	subi	r18, 0xF8	; 248
    2c80:	3f 4f       	sbci	r19, 0xFF	; 255
    2c82:	0f b6       	in	r0, 0x3f	; 63
    2c84:	f8 94       	cli
    2c86:	3e bf       	out	0x3e, r19	; 62
    2c88:	0f be       	out	0x3f, r0	; 63
    2c8a:	2d bf       	out	0x3d, r18	; 61
    2c8c:	89 2b       	or	r24, r25
    2c8e:	19 f0       	breq	.+6      	; 0x2c96 <batteryReadChargerMeasure+0xba>
    2c90:	c7 01       	movw	r24, r14
    2c92:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
/*
	u32Calc = (u32Calc*100)/MAX_CHRG_CURRENT_200;	// Battery Charge Monitor Percent
	if(sprintf_P(tmpBuf, PSTR("Battery Charge: %d%%."), u32Calc)) UART_DBG(tmpBuf);*/

}
    2c96:	a0 96       	adiw	r28, 0x20	; 32
    2c98:	0f b6       	in	r0, 0x3f	; 63
    2c9a:	f8 94       	cli
    2c9c:	de bf       	out	0x3e, r29	; 62
    2c9e:	0f be       	out	0x3f, r0	; 63
    2ca0:	cd bf       	out	0x3d, r28	; 61
    2ca2:	cf 91       	pop	r28
    2ca4:	df 91       	pop	r29
    2ca6:	1f 91       	pop	r17
    2ca8:	0f 91       	pop	r16
    2caa:	ff 90       	pop	r15
    2cac:	ef 90       	pop	r14
    2cae:	08 95       	ret

00002cb0 <batteryVoltage>:
 * 		1	Battery faulty
 * 		2	Low battery
 * 		3	Over voltage battery
 */
uint8_t batteryVoltage(void)
{
    2cb0:	af 92       	push	r10
    2cb2:	bf 92       	push	r11
    2cb4:	df 92       	push	r13
    2cb6:	ef 92       	push	r14
    2cb8:	ff 92       	push	r15
    2cba:	0f 93       	push	r16
    2cbc:	1f 93       	push	r17
    2cbe:	df 93       	push	r29
    2cc0:	cf 93       	push	r28
    2cc2:	cd b7       	in	r28, 0x3d	; 61
    2cc4:	de b7       	in	r29, 0x3e	; 62
    2cc6:	a0 97       	sbiw	r28, 0x20	; 32
    2cc8:	0f b6       	in	r0, 0x3f	; 63
    2cca:	f8 94       	cli
    2ccc:	de bf       	out	0x3e, r29	; 62
    2cce:	0f be       	out	0x3f, r0	; 63
    2cd0:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[32];
	uint8_t	retError = 0;

	uint32_t u32BattValue;

	if(!(PINA & (1<<BATT_FAULT))){
    2cd2:	03 9b       	sbis	0x00, 3	; 0
    2cd4:	02 c0       	rjmp	.+4      	; 0x2cda <batteryVoltage+0x2a>
    2cd6:	dd 24       	eor	r13, r13
    2cd8:	06 c0       	rjmp	.+12     	; 0x2ce6 <batteryVoltage+0x36>
		TXT_DBG("Battery Faulty!");
    2cda:	83 e6       	ldi	r24, 0x63	; 99
    2cdc:	91 e0       	ldi	r25, 0x01	; 1
    2cde:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    2ce2:	dd 24       	eor	r13, r13
    2ce4:	d3 94       	inc	r13
		retError = 1;
	}

	if(!(PINA & (1<<BATT_CHRG))) TXT_DBG("Battery Charging!");
    2ce6:	02 99       	sbic	0x00, 2	; 0
    2ce8:	04 c0       	rjmp	.+8      	; 0x2cf2 <batteryVoltage+0x42>
    2cea:	81 e5       	ldi	r24, 0x51	; 81
    2cec:	91 e0       	ldi	r25, 0x01	; 1
    2cee:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>

	u32BattValue = batteryReadVoltageMeasure();
    2cf2:	0e 94 d1 15 	call	0x2ba2	; 0x2ba2 <batteryReadVoltageMeasure>
    2cf6:	7b 01       	movw	r14, r22
    2cf8:	8c 01       	movw	r16, r24
	if(sprintf_P(tmpBuf, PSTR("Battery Voltage: %dmV."), u32BattValue)) UART_DBG(tmpBuf);
    2cfa:	2d b7       	in	r18, 0x3d	; 61
    2cfc:	3e b7       	in	r19, 0x3e	; 62
    2cfe:	28 50       	subi	r18, 0x08	; 8
    2d00:	30 40       	sbci	r19, 0x00	; 0
    2d02:	0f b6       	in	r0, 0x3f	; 63
    2d04:	f8 94       	cli
    2d06:	3e bf       	out	0x3e, r19	; 62
    2d08:	0f be       	out	0x3f, r0	; 63
    2d0a:	2d bf       	out	0x3d, r18	; 61
    2d0c:	ed b7       	in	r30, 0x3d	; 61
    2d0e:	fe b7       	in	r31, 0x3e	; 62
    2d10:	31 96       	adiw	r30, 0x01	; 1
    2d12:	5e 01       	movw	r10, r28
    2d14:	08 94       	sec
    2d16:	a1 1c       	adc	r10, r1
    2d18:	b1 1c       	adc	r11, r1
    2d1a:	ad b7       	in	r26, 0x3d	; 61
    2d1c:	be b7       	in	r27, 0x3e	; 62
    2d1e:	12 96       	adiw	r26, 0x02	; 2
    2d20:	bc 92       	st	X, r11
    2d22:	ae 92       	st	-X, r10
    2d24:	11 97       	sbiw	r26, 0x01	; 1
    2d26:	8a e3       	ldi	r24, 0x3A	; 58
    2d28:	91 e0       	ldi	r25, 0x01	; 1
    2d2a:	93 83       	std	Z+3, r25	; 0x03
    2d2c:	82 83       	std	Z+2, r24	; 0x02
    2d2e:	e4 82       	std	Z+4, r14	; 0x04
    2d30:	f5 82       	std	Z+5, r15	; 0x05
    2d32:	06 83       	std	Z+6, r16	; 0x06
    2d34:	17 83       	std	Z+7, r17	; 0x07
    2d36:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    2d3a:	2d b7       	in	r18, 0x3d	; 61
    2d3c:	3e b7       	in	r19, 0x3e	; 62
    2d3e:	28 5f       	subi	r18, 0xF8	; 248
    2d40:	3f 4f       	sbci	r19, 0xFF	; 255
    2d42:	0f b6       	in	r0, 0x3f	; 63
    2d44:	f8 94       	cli
    2d46:	3e bf       	out	0x3e, r19	; 62
    2d48:	0f be       	out	0x3f, r0	; 63
    2d4a:	2d bf       	out	0x3d, r18	; 61
    2d4c:	89 2b       	or	r24, r25
    2d4e:	19 f0       	breq	.+6      	; 0x2d56 <batteryVoltage+0xa6>
    2d50:	c5 01       	movw	r24, r10
    2d52:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>

	if(u32BattValue < 3300u){
    2d56:	34 ee       	ldi	r19, 0xE4	; 228
    2d58:	e3 16       	cp	r14, r19
    2d5a:	3c e0       	ldi	r19, 0x0C	; 12
    2d5c:	f3 06       	cpc	r15, r19
    2d5e:	30 e0       	ldi	r19, 0x00	; 0
    2d60:	03 07       	cpc	r16, r19
    2d62:	30 e0       	ldi	r19, 0x00	; 0
    2d64:	13 07       	cpc	r17, r19
    2d66:	88 f4       	brcc	.+34     	; 0x2d8a <batteryVoltage+0xda>
		TXT_DBG("Low threshold battery...Need to protect.");
    2d68:	81 e1       	ldi	r24, 0x11	; 17
    2d6a:	91 e0       	ldi	r25, 0x01	; 1
    2d6c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		TXT_DBG("wireless module OFF!");
    2d70:	8c ef       	ldi	r24, 0xFC	; 252
    2d72:	90 e0       	ldi	r25, 0x00	; 0
    2d74:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		cbi(PORTD, RADIO_PWR_ENA);
    2d78:	5e 98       	cbi	0x0b, 6	; 11

		ledControl(LED1, LED_OFF);
    2d7a:	10 92 78 05 	sts	0x0578, r1
		ledControl(LED2, LED_OFF);
    2d7e:	10 92 79 05 	sts	0x0579, r1
		ledControl(LED3, LED_OFF);
    2d82:	10 92 7a 05 	sts	0x057A, r1
    2d86:	32 e0       	ldi	r19, 0x02	; 2
    2d88:	d3 2e       	mov	r13, r19
		retError = 2;

	}

	return retError;
}
    2d8a:	8d 2d       	mov	r24, r13
    2d8c:	a0 96       	adiw	r28, 0x20	; 32
    2d8e:	0f b6       	in	r0, 0x3f	; 63
    2d90:	f8 94       	cli
    2d92:	de bf       	out	0x3e, r29	; 62
    2d94:	0f be       	out	0x3f, r0	; 63
    2d96:	cd bf       	out	0x3d, r28	; 61
    2d98:	cf 91       	pop	r28
    2d9a:	df 91       	pop	r29
    2d9c:	1f 91       	pop	r17
    2d9e:	0f 91       	pop	r16
    2da0:	ff 90       	pop	r15
    2da2:	ef 90       	pop	r14
    2da4:	df 90       	pop	r13
    2da6:	bf 90       	pop	r11
    2da8:	af 90       	pop	r10
    2daa:	08 95       	ret

00002dac <date_time_to_epoch>:
    { 731, 762, 790, 821, 851, 882, 912, 943, 974,1004,1035,1065},
    {1096,1127,1155,1186,1216,1247,1277,1308,1339,1369,1400,1430},
};

unsigned long date_time_to_epoch(date_time_t* date_time)
{
    2dac:	0f 93       	push	r16
    2dae:	1f 93       	push	r17
    2db0:	8c 01       	movw	r16, r24
    unsigned char second = date_time->second;  // 0-59
    unsigned char minute = date_time->minute;  // 0-59
    unsigned char hour   = date_time->hour;    // 0-23
    unsigned char day    = date_time->day-1;   // 0-30
    unsigned char month  = date_time->month-1; // 0-11
    unsigned char year   = date_time->year;    // 0-99
    2db2:	dc 01       	movw	r26, r24
    2db4:	15 96       	adiw	r26, 0x05	; 5
    2db6:	4c 91       	ld	r20, X
    2db8:	15 97       	sbiw	r26, 0x05	; 5
    x = year/4*(365*4+1)+ days[year%4][month] + day;
    y = x*24 + hour;
    x = y*60 + minute;
    2dba:	14 96       	adiw	r26, 0x04	; 4
    2dbc:	2c 91       	ld	r18, X
    2dbe:	14 97       	sbiw	r26, 0x04	; 4
    2dc0:	21 50       	subi	r18, 0x01	; 1
    2dc2:	84 2f       	mov	r24, r20
    2dc4:	90 e0       	ldi	r25, 0x00	; 0
    2dc6:	83 70       	andi	r24, 0x03	; 3
    2dc8:	90 70       	andi	r25, 0x00	; 0
    2dca:	fc 01       	movw	r30, r24
    2dcc:	ee 0f       	add	r30, r30
    2dce:	ff 1f       	adc	r31, r31
    2dd0:	e8 0f       	add	r30, r24
    2dd2:	f9 1f       	adc	r31, r25
    2dd4:	ee 0f       	add	r30, r30
    2dd6:	ff 1f       	adc	r31, r31
    2dd8:	ee 0f       	add	r30, r30
    2dda:	ff 1f       	adc	r31, r31
    2ddc:	e2 0f       	add	r30, r18
    2dde:	f1 1d       	adc	r31, r1
    2de0:	ee 0f       	add	r30, r30
    2de2:	ff 1f       	adc	r31, r31
    2de4:	e3 5d       	subi	r30, 0xD3	; 211
    2de6:	fe 4f       	sbci	r31, 0xFE	; 254
    2de8:	13 96       	adiw	r26, 0x03	; 3
    2dea:	2c 91       	ld	r18, X
    2dec:	21 50       	subi	r18, 0x01	; 1
    2dee:	60 81       	ld	r22, Z
    2df0:	71 81       	ldd	r23, Z+1	; 0x01
    2df2:	62 0f       	add	r22, r18
    2df4:	71 1d       	adc	r23, r1
    2df6:	46 95       	lsr	r20
    2df8:	46 95       	lsr	r20
    2dfa:	50 e0       	ldi	r21, 0x00	; 0
    2dfc:	25 eb       	ldi	r18, 0xB5	; 181
    2dfe:	35 e0       	ldi	r19, 0x05	; 5
    2e00:	f9 01       	movw	r30, r18
    2e02:	4e 9f       	mul	r20, r30
    2e04:	90 01       	movw	r18, r0
    2e06:	4f 9f       	mul	r20, r31
    2e08:	30 0d       	add	r19, r0
    2e0a:	5e 9f       	mul	r21, r30
    2e0c:	30 0d       	add	r19, r0
    2e0e:	11 24       	eor	r1, r1
    2e10:	62 0f       	add	r22, r18
    2e12:	73 1f       	adc	r23, r19
    2e14:	80 e0       	ldi	r24, 0x00	; 0
    2e16:	90 e0       	ldi	r25, 0x00	; 0
    2e18:	28 e1       	ldi	r18, 0x18	; 24
    2e1a:	30 e0       	ldi	r19, 0x00	; 0
    2e1c:	40 e0       	ldi	r20, 0x00	; 0
    2e1e:	50 e0       	ldi	r21, 0x00	; 0
    2e20:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    2e24:	d8 01       	movw	r26, r16
    2e26:	12 96       	adiw	r26, 0x02	; 2
    2e28:	2c 91       	ld	r18, X
    2e2a:	62 0f       	add	r22, r18
    2e2c:	71 1d       	adc	r23, r1
    2e2e:	81 1d       	adc	r24, r1
    2e30:	91 1d       	adc	r25, r1
    2e32:	2c e3       	ldi	r18, 0x3C	; 60
    2e34:	30 e0       	ldi	r19, 0x00	; 0
    2e36:	40 e0       	ldi	r20, 0x00	; 0
    2e38:	50 e0       	ldi	r21, 0x00	; 0
    2e3a:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    2e3e:	f8 01       	movw	r30, r16
    2e40:	21 81       	ldd	r18, Z+1	; 0x01
    2e42:	62 0f       	add	r22, r18
    2e44:	71 1d       	adc	r23, r1
    2e46:	81 1d       	adc	r24, r1
    2e48:	91 1d       	adc	r25, r1
    2e4a:	2c e3       	ldi	r18, 0x3C	; 60
    2e4c:	30 e0       	ldi	r19, 0x00	; 0
    2e4e:	40 e0       	ldi	r20, 0x00	; 0
    2e50:	50 e0       	ldi	r21, 0x00	; 0
    2e52:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    2e56:	9b 01       	movw	r18, r22
    2e58:	ac 01       	movw	r20, r24
    2e5a:	d8 01       	movw	r26, r16
    2e5c:	8c 91       	ld	r24, X
    2e5e:	28 0f       	add	r18, r24
    2e60:	31 1d       	adc	r19, r1
    2e62:	41 1d       	adc	r20, r1
    2e64:	51 1d       	adc	r21, r1
    y = x*60 + second;
    //return (((year/4*(365*4+1)+days[year%4][month]+day)*24+hour)*60+minute)*60+second;
    return y;
}
    2e66:	b9 01       	movw	r22, r18
    2e68:	ca 01       	movw	r24, r20
    2e6a:	1f 91       	pop	r17
    2e6c:	0f 91       	pop	r16
    2e6e:	08 95       	ret

00002e70 <epoch_to_date_time>:


void epoch_to_date_time(date_time_t* date_time,unsigned long epoch)
{
    2e70:	6f 92       	push	r6
    2e72:	7f 92       	push	r7
    2e74:	8f 92       	push	r8
    2e76:	9f 92       	push	r9
    2e78:	af 92       	push	r10
    2e7a:	bf 92       	push	r11
    2e7c:	cf 92       	push	r12
    2e7e:	df 92       	push	r13
    2e80:	ef 92       	push	r14
    2e82:	ff 92       	push	r15
    2e84:	0f 93       	push	r16
    2e86:	1f 93       	push	r17
    2e88:	cf 93       	push	r28
    2e8a:	df 93       	push	r29
    2e8c:	5c 01       	movw	r10, r24
    2e8e:	7a 01       	movw	r14, r20
    2e90:	8b 01       	movw	r16, r22
    date_time->second = epoch%60; epoch /= 60;
    2e92:	cb 01       	movw	r24, r22
    2e94:	ba 01       	movw	r22, r20
    2e96:	2c e3       	ldi	r18, 0x3C	; 60
    2e98:	30 e0       	ldi	r19, 0x00	; 0
    2e9a:	40 e0       	ldi	r20, 0x00	; 0
    2e9c:	50 e0       	ldi	r21, 0x00	; 0
    2e9e:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2ea2:	f5 01       	movw	r30, r10
    2ea4:	60 83       	st	Z, r22
    2ea6:	c8 01       	movw	r24, r16
    2ea8:	b7 01       	movw	r22, r14
    2eaa:	2c e3       	ldi	r18, 0x3C	; 60
    2eac:	30 e0       	ldi	r19, 0x00	; 0
    2eae:	40 e0       	ldi	r20, 0x00	; 0
    2eb0:	50 e0       	ldi	r21, 0x00	; 0
    2eb2:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2eb6:	12 2f       	mov	r17, r18
    2eb8:	03 2f       	mov	r16, r19
    2eba:	f4 2e       	mov	r15, r20
    2ebc:	e5 2e       	mov	r14, r21
    date_time->minute = epoch%60; epoch /= 60;
    2ebe:	62 2f       	mov	r22, r18
    2ec0:	73 2f       	mov	r23, r19
    2ec2:	84 2f       	mov	r24, r20
    2ec4:	95 2f       	mov	r25, r21
    2ec6:	2c e3       	ldi	r18, 0x3C	; 60
    2ec8:	30 e0       	ldi	r19, 0x00	; 0
    2eca:	40 e0       	ldi	r20, 0x00	; 0
    2ecc:	50 e0       	ldi	r21, 0x00	; 0
    2ece:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2ed2:	f5 01       	movw	r30, r10
    2ed4:	61 83       	std	Z+1, r22	; 0x01
    2ed6:	61 2f       	mov	r22, r17
    2ed8:	70 2f       	mov	r23, r16
    2eda:	8f 2d       	mov	r24, r15
    2edc:	9e 2d       	mov	r25, r14
    2ede:	2c e3       	ldi	r18, 0x3C	; 60
    2ee0:	30 e0       	ldi	r19, 0x00	; 0
    2ee2:	40 e0       	ldi	r20, 0x00	; 0
    2ee4:	50 e0       	ldi	r21, 0x00	; 0
    2ee6:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2eea:	12 2f       	mov	r17, r18
    2eec:	03 2f       	mov	r16, r19
    2eee:	f4 2e       	mov	r15, r20
    2ef0:	e5 2e       	mov	r14, r21
    date_time->hour   = epoch%24; epoch /= 24;
    2ef2:	62 2f       	mov	r22, r18
    2ef4:	73 2f       	mov	r23, r19
    2ef6:	84 2f       	mov	r24, r20
    2ef8:	95 2f       	mov	r25, r21
    2efa:	28 e1       	ldi	r18, 0x18	; 24
    2efc:	30 e0       	ldi	r19, 0x00	; 0
    2efe:	40 e0       	ldi	r20, 0x00	; 0
    2f00:	50 e0       	ldi	r21, 0x00	; 0
    2f02:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2f06:	f5 01       	movw	r30, r10
    2f08:	62 83       	std	Z+2, r22	; 0x02
    2f0a:	61 2f       	mov	r22, r17
    2f0c:	70 2f       	mov	r23, r16
    2f0e:	8f 2d       	mov	r24, r15
    2f10:	9e 2d       	mov	r25, r14
    2f12:	28 e1       	ldi	r18, 0x18	; 24
    2f14:	30 e0       	ldi	r19, 0x00	; 0
    2f16:	40 e0       	ldi	r20, 0x00	; 0
    2f18:	50 e0       	ldi	r21, 0x00	; 0
    2f1a:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2f1e:	92 2e       	mov	r9, r18
    2f20:	83 2e       	mov	r8, r19
    2f22:	74 2e       	mov	r7, r20
    2f24:	65 2e       	mov	r6, r21

    unsigned int years = epoch/(365*4+1)*4; epoch %= 365*4+1;
    2f26:	62 2f       	mov	r22, r18
    2f28:	73 2f       	mov	r23, r19
    2f2a:	84 2f       	mov	r24, r20
    2f2c:	95 2f       	mov	r25, r21
    2f2e:	25 eb       	ldi	r18, 0xB5	; 181
    2f30:	35 e0       	ldi	r19, 0x05	; 5
    2f32:	40 e0       	ldi	r20, 0x00	; 0
    2f34:	50 e0       	ldi	r21, 0x00	; 0
    2f36:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2f3a:	7b 01       	movw	r14, r22
    2f3c:	8c 01       	movw	r16, r24

    unsigned int year;
    for (year=3; year>0; year--)
    {
        if (epoch >= days[year][0])
    2f3e:	80 91 75 01 	lds	r24, 0x0175
    2f42:	90 91 76 01 	lds	r25, 0x0176
    2f46:	a0 e0       	ldi	r26, 0x00	; 0
    2f48:	b0 e0       	ldi	r27, 0x00	; 0
    2f4a:	e8 16       	cp	r14, r24
    2f4c:	f9 06       	cpc	r15, r25
    2f4e:	0a 07       	cpc	r16, r26
    2f50:	1b 07       	cpc	r17, r27
    2f52:	18 f0       	brcs	.+6      	; 0x2f5a <epoch_to_date_time+0xea>
    2f54:	c3 e0       	ldi	r28, 0x03	; 3
    2f56:	d0 e0       	ldi	r29, 0x00	; 0
    2f58:	1e c0       	rjmp	.+60     	; 0x2f96 <epoch_to_date_time+0x126>
    2f5a:	80 91 5d 01 	lds	r24, 0x015D
    2f5e:	90 91 5e 01 	lds	r25, 0x015E
    2f62:	a0 e0       	ldi	r26, 0x00	; 0
    2f64:	b0 e0       	ldi	r27, 0x00	; 0
    2f66:	e8 16       	cp	r14, r24
    2f68:	f9 06       	cpc	r15, r25
    2f6a:	0a 07       	cpc	r16, r26
    2f6c:	1b 07       	cpc	r17, r27
    2f6e:	18 f0       	brcs	.+6      	; 0x2f76 <epoch_to_date_time+0x106>
    2f70:	c2 e0       	ldi	r28, 0x02	; 2
    2f72:	d0 e0       	ldi	r29, 0x00	; 0
    2f74:	10 c0       	rjmp	.+32     	; 0x2f96 <epoch_to_date_time+0x126>
    2f76:	80 91 45 01 	lds	r24, 0x0145
    2f7a:	90 91 46 01 	lds	r25, 0x0146
    2f7e:	a0 e0       	ldi	r26, 0x00	; 0
    2f80:	b0 e0       	ldi	r27, 0x00	; 0
    2f82:	e8 16       	cp	r14, r24
    2f84:	f9 06       	cpc	r15, r25
    2f86:	0a 07       	cpc	r16, r26
    2f88:	1b 07       	cpc	r17, r27
    2f8a:	18 f4       	brcc	.+6      	; 0x2f92 <epoch_to_date_time+0x122>
            break;
    2f8c:	c0 e0       	ldi	r28, 0x00	; 0
    2f8e:	d0 e0       	ldi	r29, 0x00	; 0
    2f90:	02 c0       	rjmp	.+4      	; 0x2f96 <epoch_to_date_time+0x126>
    2f92:	c1 e0       	ldi	r28, 0x01	; 1
    2f94:	d0 e0       	ldi	r29, 0x00	; 0
    2f96:	fe 01       	movw	r30, r28
    2f98:	ee 0f       	add	r30, r30
    2f9a:	ff 1f       	adc	r31, r31
    2f9c:	ec 0f       	add	r30, r28
    2f9e:	fd 1f       	adc	r31, r29
    2fa0:	a3 e0       	ldi	r26, 0x03	; 3
    2fa2:	ee 0f       	add	r30, r30
    2fa4:	ff 1f       	adc	r31, r31
    2fa6:	aa 95       	dec	r26
    2fa8:	e1 f7       	brne	.-8      	; 0x2fa2 <epoch_to_date_time+0x132>
    2faa:	ed 5b       	subi	r30, 0xBD	; 189
    2fac:	fe 4f       	sbci	r31, 0xFE	; 254
    2fae:	7b e0       	ldi	r23, 0x0B	; 11
    2fb0:	c7 2e       	mov	r12, r23
    2fb2:	d1 2c       	mov	r13, r1
    }

    unsigned int month;
    for (month=11; month>0; month--)
    {
        if (epoch >= days[year][month])
    2fb4:	80 81       	ld	r24, Z
    2fb6:	91 81       	ldd	r25, Z+1	; 0x01
    2fb8:	a0 e0       	ldi	r26, 0x00	; 0
    2fba:	b0 e0       	ldi	r27, 0x00	; 0
    2fbc:	e8 16       	cp	r14, r24
    2fbe:	f9 06       	cpc	r15, r25
    2fc0:	0a 07       	cpc	r16, r26
    2fc2:	1b 07       	cpc	r17, r27
    2fc4:	38 f4       	brcc	.+14     	; 0x2fd4 <epoch_to_date_time+0x164>
        if (epoch >= days[year][0])
            break;
    }

    unsigned int month;
    for (month=11; month>0; month--)
    2fc6:	08 94       	sec
    2fc8:	c1 08       	sbc	r12, r1
    2fca:	d1 08       	sbc	r13, r1
    2fcc:	32 97       	sbiw	r30, 0x02	; 2
    2fce:	c1 14       	cp	r12, r1
    2fd0:	d1 04       	cpc	r13, r1
    2fd2:	81 f7       	brne	.-32     	; 0x2fb4 <epoch_to_date_time+0x144>
    {
        if (epoch >= days[year][month])
            break;
    }

    date_time->year  = years+year;
    2fd4:	69 2d       	mov	r22, r9
    2fd6:	78 2d       	mov	r23, r8
    2fd8:	87 2d       	mov	r24, r7
    2fda:	96 2d       	mov	r25, r6
    2fdc:	25 eb       	ldi	r18, 0xB5	; 181
    2fde:	35 e0       	ldi	r19, 0x05	; 5
    2fe0:	40 e0       	ldi	r20, 0x00	; 0
    2fe2:	50 e0       	ldi	r21, 0x00	; 0
    2fe4:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    2fe8:	22 0f       	add	r18, r18
    2fea:	22 0f       	add	r18, r18
    2fec:	2c 0f       	add	r18, r28
    2fee:	f5 01       	movw	r30, r10
    2ff0:	25 83       	std	Z+5, r18	; 0x05
    date_time->month = month+1;
    2ff2:	8c 2d       	mov	r24, r12
    2ff4:	8f 5f       	subi	r24, 0xFF	; 255
    2ff6:	84 83       	std	Z+4, r24	; 0x04
    date_time->day   = epoch-days[year][month]+1;
    2ff8:	9e 2d       	mov	r25, r14
    2ffa:	9f 5f       	subi	r25, 0xFF	; 255
    2ffc:	fe 01       	movw	r30, r28
    2ffe:	ee 0f       	add	r30, r30
    3000:	ff 1f       	adc	r31, r31
    3002:	ec 0f       	add	r30, r28
    3004:	fd 1f       	adc	r31, r29
    3006:	ee 0f       	add	r30, r30
    3008:	ff 1f       	adc	r31, r31
    300a:	ee 0f       	add	r30, r30
    300c:	ff 1f       	adc	r31, r31
    300e:	ec 0d       	add	r30, r12
    3010:	fd 1d       	adc	r31, r13
    3012:	ee 0f       	add	r30, r30
    3014:	ff 1f       	adc	r31, r31
    3016:	e3 5d       	subi	r30, 0xD3	; 211
    3018:	fe 4f       	sbci	r31, 0xFE	; 254
    301a:	80 81       	ld	r24, Z
    301c:	98 1b       	sub	r25, r24
    301e:	f5 01       	movw	r30, r10
    3020:	93 83       	std	Z+3, r25	; 0x03
}
    3022:	df 91       	pop	r29
    3024:	cf 91       	pop	r28
    3026:	1f 91       	pop	r17
    3028:	0f 91       	pop	r16
    302a:	ff 90       	pop	r15
    302c:	ef 90       	pop	r14
    302e:	df 90       	pop	r13
    3030:	cf 90       	pop	r12
    3032:	bf 90       	pop	r11
    3034:	af 90       	pop	r10
    3036:	9f 90       	pop	r9
    3038:	8f 90       	pop	r8
    303a:	7f 90       	pop	r7
    303c:	6f 90       	pop	r6
    303e:	08 95       	ret

00003040 <eeAt24xxWritePage>:
 * return:
 * 		0 - successful
 * 		1 - error: overrun maximum pages size
 */
uint8_t eeAt24xxWritePage(uint16_t pageNum, uint8_t aPage[])
{
    3040:	df 93       	push	r29
    3042:	cf 93       	push	r28
    3044:	cd b7       	in	r28, 0x3d	; 61
    3046:	de b7       	in	r29, 0x3e	; 62
    3048:	c2 54       	subi	r28, 0x42	; 66
    304a:	d0 40       	sbci	r29, 0x00	; 0
    304c:	0f b6       	in	r0, 0x3f	; 63
    304e:	f8 94       	cli
    3050:	de bf       	out	0x3e, r29	; 62
    3052:	0f be       	out	0x3f, r0	; 63
    3054:	cd bf       	out	0x3d, r28	; 61
	uint8_t aData[DEVICE_ADDR_LEN + PAGE_SIZE];
	uint16_t  addressData,i;

    if(pageNum < MAX_PAGE_SIZE){
    3056:	22 e0       	ldi	r18, 0x02	; 2
    3058:	80 30       	cpi	r24, 0x00	; 0
    305a:	92 07       	cpc	r25, r18
    305c:	10 f0       	brcs	.+4      	; 0x3062 <eeAt24xxWritePage+0x22>
    305e:	81 e0       	ldi	r24, 0x01	; 1
    3060:	22 c0       	rjmp	.+68     	; 0x30a6 <eeAt24xxWritePage+0x66>
    	addressData = pageNum*PAGE_SIZE;
    3062:	a0 e0       	ldi	r26, 0x00	; 0
    3064:	b0 e0       	ldi	r27, 0x00	; 0
    3066:	26 e0       	ldi	r18, 0x06	; 6
    3068:	88 0f       	add	r24, r24
    306a:	99 1f       	adc	r25, r25
    306c:	aa 1f       	adc	r26, r26
    306e:	bb 1f       	adc	r27, r27
    3070:	2a 95       	dec	r18
    3072:	d1 f7       	brne	.-12     	; 0x3068 <eeAt24xxWritePage+0x28>
    	aData[0] = (uint8_t )((addressData >> 8) & 0x00FF); 	// high data address
    3074:	99 83       	std	Y+1, r25	; 0x01
    	aData[1] = (uint8_t )(addressData & 0x00FF);			// low data address
    3076:	8a 83       	std	Y+2, r24	; 0x02
    3078:	db 01       	movw	r26, r22
    307a:	fe 01       	movw	r30, r28
    307c:	33 96       	adiw	r30, 0x03	; 3

        for(i=0; i < PAGE_SIZE; i++){
    307e:	9e 01       	movw	r18, r28
    3080:	2d 5b       	subi	r18, 0xBD	; 189
    3082:	3f 4f       	sbci	r19, 0xFF	; 255
        	aData[i + DEVICE_ADDR_LEN] = aPage[i];
    3084:	8d 91       	ld	r24, X+
    3086:	81 93       	st	Z+, r24
    if(pageNum < MAX_PAGE_SIZE){
    	addressData = pageNum*PAGE_SIZE;
    	aData[0] = (uint8_t )((addressData >> 8) & 0x00FF); 	// high data address
    	aData[1] = (uint8_t )(addressData & 0x00FF);			// low data address

        for(i=0; i < PAGE_SIZE; i++){
    3088:	e2 17       	cp	r30, r18
    308a:	f3 07       	cpc	r31, r19
    308c:	d9 f7       	brne	.-10     	; 0x3084 <eeAt24xxWritePage+0x44>
        	aData[i + DEVICE_ADDR_LEN] = aPage[i];
        }
        i2cMasterSendNI(DEVICE_ADDR, DEVICE_ADDR_LEN + PAGE_SIZE, aData);
    308e:	80 ea       	ldi	r24, 0xA0	; 160
    3090:	62 e4       	ldi	r22, 0x42	; 66
    3092:	ae 01       	movw	r20, r28
    3094:	4f 5f       	subi	r20, 0xFF	; 255
    3096:	5f 4f       	sbci	r21, 0xFF	; 255
    3098:	0e 94 13 0c 	call	0x1826	; 0x1826 <i2cMasterSendNI>
    309c:	80 e0       	ldi	r24, 0x00	; 0
    309e:	92 e1       	ldi	r25, 0x12	; 18
    30a0:	01 97       	sbiw	r24, 0x01	; 1
    30a2:	f1 f7       	brne	.-4      	; 0x30a0 <eeAt24xxWritePage+0x60>
    30a4:	80 e0       	ldi	r24, 0x00	; 0
        _delay_ms(5);
    }else
    	return 1;

    return 0;
}
    30a6:	ce 5b       	subi	r28, 0xBE	; 190
    30a8:	df 4f       	sbci	r29, 0xFF	; 255
    30aa:	0f b6       	in	r0, 0x3f	; 63
    30ac:	f8 94       	cli
    30ae:	de bf       	out	0x3e, r29	; 62
    30b0:	0f be       	out	0x3f, r0	; 63
    30b2:	cd bf       	out	0x3d, r28	; 61
    30b4:	cf 91       	pop	r28
    30b6:	df 91       	pop	r29
    30b8:	08 95       	ret

000030ba <eeWriteTest>:
 * return:
 * 		0 - successful
 * 		1 - error:
 */
uint8_t eeWriteTest(uint8_t aToWrite[])
{
    30ba:	0f 93       	push	r16
    30bc:	1f 93       	push	r17
    30be:	cf 93       	push	r28
    30c0:	df 93       	push	r29
    30c2:	8c 01       	movw	r16, r24
    30c4:	cd ea       	ldi	r28, 0xAD	; 173
    30c6:	d4 e0       	ldi	r29, 0x04	; 4
	uint16_t i;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
		if(eeAt24xxWritePage(ai2cEERandomAddr[i], aToWrite)) return 1;
    30c8:	88 81       	ld	r24, Y
    30ca:	99 81       	ldd	r25, Y+1	; 0x01
    30cc:	b8 01       	movw	r22, r16
    30ce:	0e 94 20 18 	call	0x3040	; 0x3040 <eeAt24xxWritePage>
    30d2:	88 23       	and	r24, r24
    30d4:	11 f0       	breq	.+4      	; 0x30da <eeWriteTest+0x20>
    30d6:	81 e0       	ldi	r24, 0x01	; 1
    30d8:	06 c0       	rjmp	.+12     	; 0x30e6 <eeWriteTest+0x2c>
    30da:	22 96       	adiw	r28, 0x02	; 2
 */
uint8_t eeWriteTest(uint8_t aToWrite[])
{
	uint16_t i;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
    30dc:	84 e0       	ldi	r24, 0x04	; 4
    30de:	cd 3e       	cpi	r28, 0xED	; 237
    30e0:	d8 07       	cpc	r29, r24
    30e2:	91 f7       	brne	.-28     	; 0x30c8 <eeWriteTest+0xe>
    30e4:	80 e0       	ldi	r24, 0x00	; 0
		if(eeAt24xxWritePage(ai2cEERandomAddr[i], aToWrite)) return 1;
	}

	return 0;
}
    30e6:	df 91       	pop	r29
    30e8:	cf 91       	pop	r28
    30ea:	1f 91       	pop	r17
    30ec:	0f 91       	pop	r16
    30ee:	08 95       	ret

000030f0 <eeAt24xxReadPage>:
 * return:
 * 		0 - successful
 * 		1 - error: overrun maximum pages size
 */
uint8_t eeAt24xxReadPage(uint16_t pageNum, uint8_t aPage[])
{
    30f0:	0f 93       	push	r16
    30f2:	1f 93       	push	r17
    30f4:	df 93       	push	r29
    30f6:	cf 93       	push	r28
    30f8:	00 d0       	rcall	.+0      	; 0x30fa <eeAt24xxReadPage+0xa>
    30fa:	0f 92       	push	r0
    30fc:	cd b7       	in	r28, 0x3d	; 61
    30fe:	de b7       	in	r29, 0x3e	; 62
    3100:	8b 01       	movw	r16, r22
	uint8_t aAddress[DEVICE_ADDR_LEN + 1];
	uint16_t  addressData;

	if(pageNum < MAX_PAGE_SIZE ){
    3102:	22 e0       	ldi	r18, 0x02	; 2
    3104:	80 30       	cpi	r24, 0x00	; 0
    3106:	92 07       	cpc	r25, r18
    3108:	10 f0       	brcs	.+4      	; 0x310e <eeAt24xxReadPage+0x1e>
    310a:	81 e0       	ldi	r24, 0x01	; 1
    310c:	18 c0       	rjmp	.+48     	; 0x313e <eeAt24xxReadPage+0x4e>
		addressData   =  pageNum*PAGE_SIZE;
    310e:	a0 e0       	ldi	r26, 0x00	; 0
    3110:	b0 e0       	ldi	r27, 0x00	; 0
    3112:	36 e0       	ldi	r19, 0x06	; 6
    3114:	88 0f       	add	r24, r24
    3116:	99 1f       	adc	r25, r25
    3118:	aa 1f       	adc	r26, r26
    311a:	bb 1f       	adc	r27, r27
    311c:	3a 95       	dec	r19
    311e:	d1 f7       	brne	.-12     	; 0x3114 <eeAt24xxReadPage+0x24>
		aAddress[0]   = (uint8_t )((addressData >> 8) & 0x00FF); 		// high data address
    3120:	99 83       	std	Y+1, r25	; 0x01
		aAddress[1]   = (uint8_t )(addressData & 0x00FF);				// low data address
    3122:	8a 83       	std	Y+2, r24	; 0x02
		i2cMasterSend(DEVICE_ADDR,DEVICE_ADDR_LEN,aAddress );
    3124:	80 ea       	ldi	r24, 0xA0	; 160
    3126:	62 e0       	ldi	r22, 0x02	; 2
    3128:	ae 01       	movw	r20, r28
    312a:	4f 5f       	subi	r20, 0xFF	; 255
    312c:	5f 4f       	sbci	r21, 0xFF	; 255
    312e:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>
		i2cMasterReceive(DEVICE_ADDR, PAGE_SIZE, aPage);
    3132:	80 ea       	ldi	r24, 0xA0	; 160
    3134:	60 e4       	ldi	r22, 0x40	; 64
    3136:	a8 01       	movw	r20, r16
    3138:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>
    313c:	80 e0       	ldi	r24, 0x00	; 0
		return 0;
	}else return 1;
}
    313e:	0f 90       	pop	r0
    3140:	0f 90       	pop	r0
    3142:	0f 90       	pop	r0
    3144:	cf 91       	pop	r28
    3146:	df 91       	pop	r29
    3148:	1f 91       	pop	r17
    314a:	0f 91       	pop	r16
    314c:	08 95       	ret

0000314e <eeVerifyTest>:
 * return:
 * 		0 - successful
 * 		1 - error:
 */
uint8_t eeVerifyTest(uint8_t aToTest[])
{
    314e:	ef 92       	push	r14
    3150:	ff 92       	push	r15
    3152:	0f 93       	push	r16
    3154:	1f 93       	push	r17
    3156:	df 93       	push	r29
    3158:	cf 93       	push	r28
    315a:	cd b7       	in	r28, 0x3d	; 61
    315c:	de b7       	in	r29, 0x3e	; 62
    315e:	c4 54       	subi	r28, 0x44	; 68
    3160:	d0 40       	sbci	r29, 0x00	; 0
    3162:	0f b6       	in	r0, 0x3f	; 63
    3164:	f8 94       	cli
    3166:	de bf       	out	0x3e, r29	; 62
    3168:	0f be       	out	0x3f, r0	; 63
    316a:	cd bf       	out	0x3d, r28	; 61
    316c:	7c 01       	movw	r14, r24
	uint8_t aReadPage[PAGE_SIZE + 2];
	uint16_t i,j;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
    316e:	1a 82       	std	Y+2, r1	; 0x02
    3170:	19 82       	std	Y+1, r1	; 0x01
		if(eeAt24xxReadPage(ai2cEERandomAddr[i], aReadPage)) return 1;
    3172:	8e 01       	movw	r16, r28
    3174:	0d 5f       	subi	r16, 0xFD	; 253
    3176:	1f 4f       	sbci	r17, 0xFF	; 255
    3178:	2f c0       	rjmp	.+94     	; 0x31d8 <eeVerifyTest+0x8a>
    317a:	ee 0f       	add	r30, r30
    317c:	ff 1f       	adc	r31, r31
    317e:	e3 55       	subi	r30, 0x53	; 83
    3180:	fb 4f       	sbci	r31, 0xFB	; 251
    3182:	80 81       	ld	r24, Z
    3184:	91 81       	ldd	r25, Z+1	; 0x01
    3186:	b8 01       	movw	r22, r16
    3188:	0e 94 78 18 	call	0x30f0	; 0x30f0 <eeAt24xxReadPage>
    318c:	88 23       	and	r24, r24
    318e:	59 f5       	brne	.+86     	; 0x31e6 <eeVerifyTest+0x98>
    3190:	20 e0       	ldi	r18, 0x00	; 0
    3192:	30 e0       	ldi	r19, 0x00	; 0
		for(j=0; j<PAGE_SIZE;j++){
			if(aReadPage[j] != aToTest[j]){
    3194:	f8 01       	movw	r30, r16
    3196:	e2 0f       	add	r30, r18
    3198:	f3 1f       	adc	r31, r19
    319a:	d7 01       	movw	r26, r14
    319c:	a2 0f       	add	r26, r18
    319e:	b3 1f       	adc	r27, r19
    31a0:	90 81       	ld	r25, Z
    31a2:	8c 91       	ld	r24, X
    31a4:	98 17       	cp	r25, r24
    31a6:	71 f0       	breq	.+28     	; 0x31c4 <eeVerifyTest+0x76>
				if(debugON){
    31a8:	80 91 77 05 	lds	r24, 0x0577
    31ac:	88 23       	and	r24, r24
    31ae:	d9 f0       	breq	.+54     	; 0x31e6 <eeVerifyTest+0x98>
					UART_DGB_HEX2ASCII((uint8_t *)&i, 1);
    31b0:	ce 01       	movw	r24, r28
    31b2:	01 96       	adiw	r24, 0x01	; 1
    31b4:	61 e0       	ldi	r22, 0x01	; 1
    31b6:	0e 94 38 29 	call	0x5270	; 0x5270 <DbgHex2AsciiPrint>
					UART_DGB_HEX2ASCII(aReadPage, PAGE_SIZE);
    31ba:	c8 01       	movw	r24, r16
    31bc:	60 e4       	ldi	r22, 0x40	; 64
    31be:	0e 94 38 29 	call	0x5270	; 0x5270 <DbgHex2AsciiPrint>
    31c2:	11 c0       	rjmp	.+34     	; 0x31e6 <eeVerifyTest+0x98>
	uint8_t aReadPage[PAGE_SIZE + 2];
	uint16_t i,j;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
		if(eeAt24xxReadPage(ai2cEERandomAddr[i], aReadPage)) return 1;
		for(j=0; j<PAGE_SIZE;j++){
    31c4:	2f 5f       	subi	r18, 0xFF	; 255
    31c6:	3f 4f       	sbci	r19, 0xFF	; 255
    31c8:	20 34       	cpi	r18, 0x40	; 64
    31ca:	31 05       	cpc	r19, r1
    31cc:	19 f7       	brne	.-58     	; 0x3194 <eeVerifyTest+0x46>
uint8_t eeVerifyTest(uint8_t aToTest[])
{
	uint8_t aReadPage[PAGE_SIZE + 2];
	uint16_t i,j;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
    31ce:	89 81       	ldd	r24, Y+1	; 0x01
    31d0:	9a 81       	ldd	r25, Y+2	; 0x02
    31d2:	01 96       	adiw	r24, 0x01	; 1
    31d4:	9a 83       	std	Y+2, r25	; 0x02
    31d6:	89 83       	std	Y+1, r24	; 0x01
    31d8:	e9 81       	ldd	r30, Y+1	; 0x01
    31da:	fa 81       	ldd	r31, Y+2	; 0x02
    31dc:	e0 32       	cpi	r30, 0x20	; 32
    31de:	f1 05       	cpc	r31, r1
    31e0:	60 f2       	brcs	.-104    	; 0x317a <eeVerifyTest+0x2c>
    31e2:	80 e0       	ldi	r24, 0x00	; 0
    31e4:	01 c0       	rjmp	.+2      	; 0x31e8 <eeVerifyTest+0x9a>
    31e6:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
	}

	return 0;
}
    31e8:	cc 5b       	subi	r28, 0xBC	; 188
    31ea:	df 4f       	sbci	r29, 0xFF	; 255
    31ec:	0f b6       	in	r0, 0x3f	; 63
    31ee:	f8 94       	cli
    31f0:	de bf       	out	0x3e, r29	; 62
    31f2:	0f be       	out	0x3f, r0	; 63
    31f4:	cd bf       	out	0x3d, r28	; 61
    31f6:	cf 91       	pop	r28
    31f8:	df 91       	pop	r29
    31fa:	1f 91       	pop	r17
    31fc:	0f 91       	pop	r16
    31fe:	ff 90       	pop	r15
    3200:	ef 90       	pop	r14
    3202:	08 95       	ret

00003204 <eeTest24xx>:
 * return:
 * 		0 - successful
 * 		1 - error:
 */
uint8_t eeTest24xx(void)
{
    3204:	6f 92       	push	r6
    3206:	7f 92       	push	r7
    3208:	8f 92       	push	r8
    320a:	9f 92       	push	r9
    320c:	af 92       	push	r10
    320e:	bf 92       	push	r11
    3210:	cf 92       	push	r12
    3212:	df 92       	push	r13
    3214:	ef 92       	push	r14
    3216:	ff 92       	push	r15
    3218:	0f 93       	push	r16
    321a:	1f 93       	push	r17
    321c:	df 93       	push	r29
    321e:	cf 93       	push	r28
    3220:	cd b7       	in	r28, 0x3d	; 61
    3222:	de b7       	in	r29, 0x3e	; 62
    3224:	c0 54       	subi	r28, 0x40	; 64
    3226:	d0 40       	sbci	r29, 0x00	; 0
    3228:	0f b6       	in	r0, 0x3f	; 63
    322a:	f8 94       	cli
    322c:	de bf       	out	0x3e, r29	; 62
    322e:	0f be       	out	0x3f, r0	; 63
    3230:	cd bf       	out	0x3d, r28	; 61
    3232:	0d ea       	ldi	r16, 0xAD	; 173
    3234:	14 e0       	ldi	r17, 0x04	; 4
	uint8_t strTmp[PAGE_SIZE];
	uint16_t *pTmpBuf;
	uint8_t cntIdx,idx,i, sawIdx;

	for(idx=0;idx < EE_ADDR_RANDOM_MAX;idx++){ // create randomly numbers
		ai2cEERandomAddr[idx] = (uint16_t)(RANDINT(0x3FFF) & 0x00003FFF)/64;
    3236:	0e 94 7d 2f 	call	0x5efa	; 0x5efa <random>
    323a:	29 e0       	ldi	r18, 0x09	; 9
    323c:	30 e0       	ldi	r19, 0x00	; 0
    323e:	42 e0       	ldi	r20, 0x02	; 2
    3240:	50 e0       	ldi	r21, 0x00	; 0
    3242:	0e 94 0a 2e 	call	0x5c14	; 0x5c14 <__divmodsi4>
    3246:	3f 73       	andi	r19, 0x3F	; 63
    3248:	a6 e0       	ldi	r26, 0x06	; 6
    324a:	36 95       	lsr	r19
    324c:	27 95       	ror	r18
    324e:	aa 95       	dec	r26
    3250:	e1 f7       	brne	.-8      	; 0x324a <eeTest24xx+0x46>
    3252:	f8 01       	movw	r30, r16
    3254:	21 93       	st	Z+, r18
    3256:	31 93       	st	Z+, r19
    3258:	8f 01       	movw	r16, r30
{
	uint8_t strTmp[PAGE_SIZE];
	uint16_t *pTmpBuf;
	uint8_t cntIdx,idx,i, sawIdx;

	for(idx=0;idx < EE_ADDR_RANDOM_MAX;idx++){ // create randomly numbers
    325a:	f4 e0       	ldi	r31, 0x04	; 4
    325c:	0d 3e       	cpi	r16, 0xED	; 237
    325e:	1f 07       	cpc	r17, r31
    3260:	51 f7       	brne	.-44     	; 0x3236 <eeTest24xx+0x32>
    3262:	88 24       	eor	r8, r8
    3264:	44 c0       	rjmp	.+136    	; 0x32ee <eeTest24xx+0xea>
    3266:	65 01       	movw	r12, r10
    3268:	99 24       	eor	r9, r9
    326a:	93 94       	inc	r9
	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
			pTmpBuf = &ai2cEERandomAddr[idx] + sawIdx;
			for(cntIdx=1; cntIdx <  EE_ADDR_RANDOM_MAX - sawIdx; cntIdx++){
				if(ai2cEERandomAddr[idx] == *pTmpBuf++){
    326c:	fe ef       	ldi	r31, 0xFE	; 254
    326e:	6f 2e       	mov	r6, r31
    3270:	ff ef       	ldi	r31, 0xFF	; 255
    3272:	7f 2e       	mov	r7, r31
    3274:	6a 0c       	add	r6, r10
    3276:	7b 1c       	adc	r7, r11
    3278:	25 c0       	rjmp	.+74     	; 0x32c4 <eeTest24xx+0xc0>
    327a:	f3 01       	movw	r30, r6
    327c:	20 81       	ld	r18, Z
    327e:	31 81       	ldd	r19, Z+1	; 0x01
    3280:	f6 01       	movw	r30, r12
    3282:	80 81       	ld	r24, Z
    3284:	91 81       	ldd	r25, Z+1	; 0x01
    3286:	28 17       	cp	r18, r24
    3288:	39 07       	cpc	r19, r25
    328a:	b9 f4       	brne	.+46     	; 0x32ba <eeTest24xx+0xb6>
					ai2cEERandomAddr[idx + cntIdx] = (uint16_t)(RANDINT(0x3FFF) & 0x00003FFF)/64;
    328c:	0e 94 7d 2f 	call	0x5efa	; 0x5efa <random>
    3290:	0e 0d       	add	r16, r14
    3292:	1f 1d       	adc	r17, r15
    3294:	00 0f       	add	r16, r16
    3296:	11 1f       	adc	r17, r17
    3298:	03 55       	subi	r16, 0x53	; 83
    329a:	1b 4f       	sbci	r17, 0xFB	; 251
    329c:	29 e0       	ldi	r18, 0x09	; 9
    329e:	30 e0       	ldi	r19, 0x00	; 0
    32a0:	42 e0       	ldi	r20, 0x02	; 2
    32a2:	50 e0       	ldi	r21, 0x00	; 0
    32a4:	0e 94 0a 2e 	call	0x5c14	; 0x5c14 <__divmodsi4>
    32a8:	3f 73       	andi	r19, 0x3F	; 63
    32aa:	66 e0       	ldi	r22, 0x06	; 6
    32ac:	36 95       	lsr	r19
    32ae:	27 95       	ror	r18
    32b0:	6a 95       	dec	r22
    32b2:	e1 f7       	brne	.-8      	; 0x32ac <eeTest24xx+0xa8>
    32b4:	f8 01       	movw	r30, r16
    32b6:	31 83       	std	Z+1, r19	; 0x01
    32b8:	20 83       	st	Z, r18
	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
			pTmpBuf = &ai2cEERandomAddr[idx] + sawIdx;
			for(cntIdx=1; cntIdx <  EE_ADDR_RANDOM_MAX - sawIdx; cntIdx++){
				if(ai2cEERandomAddr[idx] == *pTmpBuf++){
    32ba:	82 e0       	ldi	r24, 0x02	; 2
    32bc:	90 e0       	ldi	r25, 0x00	; 0
    32be:	c8 0e       	add	r12, r24
    32c0:	d9 1e       	adc	r13, r25

	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
			pTmpBuf = &ai2cEERandomAddr[idx] + sawIdx;
			for(cntIdx=1; cntIdx <  EE_ADDR_RANDOM_MAX - sawIdx; cntIdx++){
    32c2:	93 94       	inc	r9
    32c4:	09 2d       	mov	r16, r9
    32c6:	10 e0       	ldi	r17, 0x00	; 0
    32c8:	9f e1       	ldi	r25, 0x1F	; 31
    32ca:	99 16       	cp	r9, r25
    32cc:	b1 f6       	brne	.-84     	; 0x327a <eeTest24xx+0x76>
    32ce:	08 94       	sec
    32d0:	e1 1c       	adc	r14, r1
    32d2:	f1 1c       	adc	r15, r1
    32d4:	e2 e0       	ldi	r30, 0x02	; 2
    32d6:	f0 e0       	ldi	r31, 0x00	; 0
    32d8:	ae 0e       	add	r10, r30
    32da:	bf 1e       	adc	r11, r31
		ai2cEERandomAddr[idx] = (uint16_t)(RANDINT(0x3FFF) & 0x00003FFF)/64;
	}

	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
    32dc:	ff e1       	ldi	r31, 0x1F	; 31
    32de:	ef 16       	cp	r14, r31
    32e0:	f1 04       	cpc	r15, r1
    32e2:	09 f0       	breq	.+2      	; 0x32e6 <eeTest24xx+0xe2>
    32e4:	c0 cf       	rjmp	.-128    	; 0x3266 <eeTest24xx+0x62>

	for(idx=0;idx < EE_ADDR_RANDOM_MAX;idx++){ // create randomly numbers
		ai2cEERandomAddr[idx] = (uint16_t)(RANDINT(0x3FFF) & 0x00003FFF)/64;
	}

	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
    32e6:	83 94       	inc	r8
    32e8:	88 e0       	ldi	r24, 0x08	; 8
    32ea:	88 16       	cp	r8, r24
    32ec:	39 f0       	breq	.+14     	; 0x32fc <eeTest24xx+0xf8>
    32ee:	5f ea       	ldi	r21, 0xAF	; 175
    32f0:	a5 2e       	mov	r10, r21
    32f2:	54 e0       	ldi	r21, 0x04	; 4
    32f4:	b5 2e       	mov	r11, r21
    32f6:	ee 24       	eor	r14, r14
    32f8:	ff 24       	eor	r15, r15
    32fa:	b5 cf       	rjmp	.-150    	; 0x3266 <eeTest24xx+0x62>
			}
		}
	}


	memset(strTmp, 0xAA, PAGE_SIZE);
    32fc:	ce 01       	movw	r24, r28
    32fe:	01 96       	adiw	r24, 0x01	; 1
    3300:	6a ea       	ldi	r22, 0xAA	; 170
    3302:	70 e0       	ldi	r23, 0x00	; 0
    3304:	40 e4       	ldi	r20, 0x40	; 64
    3306:	50 e0       	ldi	r21, 0x00	; 0
    3308:	0e 94 15 31 	call	0x622a	; 0x622a <memset>
	if(debugON) TXT_DBG("EEPROM Write Page(64bytes) 0xAA.");
    330c:	80 91 77 05 	lds	r24, 0x0577
    3310:	88 23       	and	r24, r24
    3312:	21 f0       	breq	.+8      	; 0x331c <eeTest24xx+0x118>
    3314:	81 ec       	ldi	r24, 0xC1	; 193
    3316:	91 e0       	ldi	r25, 0x01	; 1
    3318:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(!eeWriteTest(strTmp)){
    331c:	8e 01       	movw	r16, r28
    331e:	0f 5f       	subi	r16, 0xFF	; 255
    3320:	1f 4f       	sbci	r17, 0xFF	; 255
    3322:	c8 01       	movw	r24, r16
    3324:	0e 94 5d 18 	call	0x30ba	; 0x30ba <eeWriteTest>
    3328:	88 23       	and	r24, r24
    332a:	49 f4       	brne	.+18     	; 0x333e <eeTest24xx+0x13a>
		TXT_DBG("Verify eeprom.");
    332c:	82 eb       	ldi	r24, 0xB2	; 178
    332e:	91 e0       	ldi	r25, 0x01	; 1
    3330:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		if(eeVerifyTest(strTmp)) return 1;
    3334:	c8 01       	movw	r24, r16
    3336:	0e 94 a7 18 	call	0x314e	; 0x314e <eeVerifyTest>
    333a:	88 23       	and	r24, r24
    333c:	e9 f5       	brne	.+122    	; 0x33b8 <eeTest24xx+0x1b4>
	}

	memset(strTmp, 0x55, PAGE_SIZE);
    333e:	ce 01       	movw	r24, r28
    3340:	01 96       	adiw	r24, 0x01	; 1
    3342:	65 e5       	ldi	r22, 0x55	; 85
    3344:	70 e0       	ldi	r23, 0x00	; 0
    3346:	40 e4       	ldi	r20, 0x40	; 64
    3348:	50 e0       	ldi	r21, 0x00	; 0
    334a:	0e 94 15 31 	call	0x622a	; 0x622a <memset>
	if(debugON) TXT_DBG("EEPROM Write Page(64bytes) 0x55.");
    334e:	80 91 77 05 	lds	r24, 0x0577
    3352:	88 23       	and	r24, r24
    3354:	21 f0       	breq	.+8      	; 0x335e <eeTest24xx+0x15a>
    3356:	81 e9       	ldi	r24, 0x91	; 145
    3358:	91 e0       	ldi	r25, 0x01	; 1
    335a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(!eeWriteTest(strTmp)){
    335e:	8e 01       	movw	r16, r28
    3360:	0f 5f       	subi	r16, 0xFF	; 255
    3362:	1f 4f       	sbci	r17, 0xFF	; 255
    3364:	c8 01       	movw	r24, r16
    3366:	0e 94 5d 18 	call	0x30ba	; 0x30ba <eeWriteTest>
    336a:	88 23       	and	r24, r24
    336c:	29 f5       	brne	.+74     	; 0x33b8 <eeTest24xx+0x1b4>
		TXT_DBG("Verify eeprom.");
    336e:	82 e8       	ldi	r24, 0x82	; 130
    3370:	91 e0       	ldi	r25, 0x01	; 1
    3372:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		if(!eeVerifyTest(strTmp)){
    3376:	c8 01       	movw	r24, r16
    3378:	0e 94 a7 18 	call	0x314e	; 0x314e <eeVerifyTest>
    337c:	88 23       	and	r24, r24
    337e:	e1 f4       	brne	.+56     	; 0x33b8 <eeTest24xx+0x1b4>
			if(debugON)  TXT_DBG("Delete EEPROM.");
    3380:	80 91 77 05 	lds	r24, 0x0577
    3384:	88 23       	and	r24, r24
    3386:	21 f0       	breq	.+8      	; 0x3390 <eeTest24xx+0x18c>
    3388:	83 e7       	ldi	r24, 0x73	; 115
    338a:	91 e0       	ldi	r25, 0x01	; 1
    338c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
			memset(strTmp, 0xFF, PAGE_SIZE);
    3390:	8e 01       	movw	r16, r28
    3392:	0f 5f       	subi	r16, 0xFF	; 255
    3394:	1f 4f       	sbci	r17, 0xFF	; 255
    3396:	c8 01       	movw	r24, r16
    3398:	6f ef       	ldi	r22, 0xFF	; 255
    339a:	70 e0       	ldi	r23, 0x00	; 0
    339c:	40 e4       	ldi	r20, 0x40	; 64
    339e:	50 e0       	ldi	r21, 0x00	; 0
    33a0:	0e 94 15 31 	call	0x622a	; 0x622a <memset>
			if(!eeWriteTest(strTmp)) return 0;
    33a4:	c8 01       	movw	r24, r16
    33a6:	0e 94 5d 18 	call	0x30ba	; 0x30ba <eeWriteTest>
    33aa:	90 e0       	ldi	r25, 0x00	; 0
    33ac:	88 23       	and	r24, r24
    33ae:	09 f4       	brne	.+2      	; 0x33b2 <eeTest24xx+0x1ae>
    33b0:	91 e0       	ldi	r25, 0x01	; 1
    33b2:	81 e0       	ldi	r24, 0x01	; 1
    33b4:	98 27       	eor	r25, r24
    33b6:	01 c0       	rjmp	.+2      	; 0x33ba <eeTest24xx+0x1b6>
    33b8:	91 e0       	ldi	r25, 0x01	; 1
		}
	}

	return 1;
}
    33ba:	89 2f       	mov	r24, r25
    33bc:	c0 5c       	subi	r28, 0xC0	; 192
    33be:	df 4f       	sbci	r29, 0xFF	; 255
    33c0:	0f b6       	in	r0, 0x3f	; 63
    33c2:	f8 94       	cli
    33c4:	de bf       	out	0x3e, r29	; 62
    33c6:	0f be       	out	0x3f, r0	; 63
    33c8:	cd bf       	out	0x3d, r28	; 61
    33ca:	cf 91       	pop	r28
    33cc:	df 91       	pop	r29
    33ce:	1f 91       	pop	r17
    33d0:	0f 91       	pop	r16
    33d2:	ff 90       	pop	r15
    33d4:	ef 90       	pop	r14
    33d6:	df 90       	pop	r13
    33d8:	cf 90       	pop	r12
    33da:	bf 90       	pop	r11
    33dc:	af 90       	pop	r10
    33de:	9f 90       	pop	r9
    33e0:	8f 90       	pop	r8
    33e2:	7f 90       	pop	r7
    33e4:	6f 90       	pop	r6
    33e6:	08 95       	ret

000033e8 <eeAt24xxInt>:
// pages to test.
#define NUMBER_PAGE_TO_TEST		EE_ADDR_RANDOM_MAX		// 128(pages)*64(bytes) = 8192 bytes = 8 Kilobytes

void eeAt24xxInt(void)
{
	i2cInit();
    33e8:	0e 94 6d 0b 	call	0x16da	; 0x16da <i2cInit>
}
    33ec:	08 95       	ret

000033ee <ledIni>:
static unsigned ledTime;
static uint32_t led_tick_10ms_counter;

void ledIni(void)
{
	DDRA |= (1<<LED3_IO) | (1<<LED2_IO) | (1<<LED1_IO);
    33ee:	81 b1       	in	r24, 0x01	; 1
    33f0:	80 6e       	ori	r24, 0xE0	; 224
    33f2:	81 b9       	out	0x01, r24	; 1
	PORTA &= ~((1<<LED3_IO) | (1<<LED2_IO) | (1<<LED1_IO));
    33f4:	82 b1       	in	r24, 0x02	; 2
    33f6:	8f 71       	andi	r24, 0x1F	; 31
    33f8:	82 b9       	out	0x02, r24	; 2

}
    33fa:	08 95       	ret

000033fc <ledTasking>:
{
	uint8_t i;

	// over 1seconds => timer0 70ms overflow => 14*70 = 980ms.
	// changed timer0, compareA, tick 10ms.
	ledTime++;
    33fc:	60 91 ed 04 	lds	r22, 0x04ED
    3400:	70 91 ee 04 	lds	r23, 0x04EE
    3404:	6f 5f       	subi	r22, 0xFF	; 255
    3406:	7f 4f       	sbci	r23, 0xFF	; 255
    3408:	70 93 ee 04 	sts	0x04EE, r23
    340c:	60 93 ed 04 	sts	0x04ED, r22
    3410:	45 e0       	ldi	r20, 0x05	; 5
    3412:	50 e0       	ldi	r21, 0x00	; 0
			else{
				if(led_stat[i] & ledTime) led_on(i);
				else led_off(i);
			}

		}else led_off(i);
    3414:	a1 e0       	ldi	r26, 0x01	; 1
    3416:	b0 e0       	ldi	r27, 0x00	; 0

	// over 1seconds => timer0 70ms overflow => 14*70 = 980ms.
	// changed timer0, compareA, tick 10ms.
	ledTime++;
	for(i=0;i<3;i++){
		if(led_stat[i]){
    3418:	fa 01       	movw	r30, r20
    341a:	ed 58       	subi	r30, 0x8D	; 141
    341c:	fa 4f       	sbci	r31, 0xFA	; 250
    341e:	80 81       	ld	r24, Z
    3420:	88 23       	and	r24, r24
    3422:	a1 f0       	breq	.+40     	; 0x344c <ledTasking+0x50>
			if(led_stat[i] == 255) led_on(i);
    3424:	80 81       	ld	r24, Z
    3426:	8f 3f       	cpi	r24, 0xFF	; 255
    3428:	31 f0       	breq	.+12     	; 0x3436 <ledTasking+0x3a>
			else{
				if(led_stat[i] & ledTime) led_on(i);
    342a:	80 81       	ld	r24, Z
    342c:	90 e0       	ldi	r25, 0x00	; 0
    342e:	86 23       	and	r24, r22
    3430:	97 23       	and	r25, r23
    3432:	89 2b       	or	r24, r25
    3434:	59 f0       	breq	.+22     	; 0x344c <ledTasking+0x50>
    3436:	22 b1       	in	r18, 0x02	; 2
    3438:	cd 01       	movw	r24, r26
    343a:	04 2e       	mov	r0, r20
    343c:	02 c0       	rjmp	.+4      	; 0x3442 <ledTasking+0x46>
    343e:	88 0f       	add	r24, r24
    3440:	99 1f       	adc	r25, r25
    3442:	0a 94       	dec	r0
    3444:	e2 f7       	brpl	.-8      	; 0x343e <ledTasking+0x42>
    3446:	28 2b       	or	r18, r24
    3448:	22 b9       	out	0x02, r18	; 2
    344a:	0b c0       	rjmp	.+22     	; 0x3462 <ledTasking+0x66>
				else led_off(i);
			}

		}else led_off(i);
    344c:	22 b1       	in	r18, 0x02	; 2
    344e:	cd 01       	movw	r24, r26
    3450:	04 2e       	mov	r0, r20
    3452:	02 c0       	rjmp	.+4      	; 0x3458 <ledTasking+0x5c>
    3454:	88 0f       	add	r24, r24
    3456:	99 1f       	adc	r25, r25
    3458:	0a 94       	dec	r0
    345a:	e2 f7       	brpl	.-8      	; 0x3454 <ledTasking+0x58>
    345c:	80 95       	com	r24
    345e:	82 23       	and	r24, r18
    3460:	82 b9       	out	0x02, r24	; 2
    3462:	4f 5f       	subi	r20, 0xFF	; 255
    3464:	5f 4f       	sbci	r21, 0xFF	; 255
	uint8_t i;

	// over 1seconds => timer0 70ms overflow => 14*70 = 980ms.
	// changed timer0, compareA, tick 10ms.
	ledTime++;
	for(i=0;i<3;i++){
    3466:	48 30       	cpi	r20, 0x08	; 8
    3468:	51 05       	cpc	r21, r1
    346a:	b1 f6       	brne	.-84     	; 0x3418 <ledTasking+0x1c>
			}

		}else led_off(i);
	}// for

	led_tick_10ms_counter++;
    346c:	80 91 ef 04 	lds	r24, 0x04EF
    3470:	90 91 f0 04 	lds	r25, 0x04F0
    3474:	a0 91 f1 04 	lds	r26, 0x04F1
    3478:	b0 91 f2 04 	lds	r27, 0x04F2
    347c:	01 96       	adiw	r24, 0x01	; 1
    347e:	a1 1d       	adc	r26, r1
    3480:	b1 1d       	adc	r27, r1
    3482:	80 93 ef 04 	sts	0x04EF, r24
    3486:	90 93 f0 04 	sts	0x04F0, r25
    348a:	a0 93 f1 04 	sts	0x04F1, r26
    348e:	b0 93 f2 04 	sts	0x04F2, r27
}
    3492:	08 95       	ret

00003494 <ledGetTickCounter>:

uint32_t ledGetTickCounter(void)
{
    3494:	60 91 ef 04 	lds	r22, 0x04EF
    3498:	70 91 f0 04 	lds	r23, 0x04F0
	return led_tick_10ms_counter;
}
    349c:	80 91 f1 04 	lds	r24, 0x04F1
    34a0:	90 91 f2 04 	lds	r25, 0x04F2
    34a4:	08 95       	ret

000034a6 <measure_adcGetSampleChannel>:

#include "a2d.h"
#include "measure_adc.h"

uint16_t measure_adcGetSampleChannel(uint8_t numChannel)
{
    34a6:	cf 92       	push	r12
    34a8:	df 92       	push	r13
    34aa:	ef 92       	push	r14
    34ac:	ff 92       	push	r15
    34ae:	0f 93       	push	r16
    34b0:	1f 93       	push	r17
    34b2:	f8 2e       	mov	r15, r24
	uint8_t  didr0Save, ddraSave, portaSave;
	uint16_t a2dValue;

	didr0Save = DIDR0;
    34b4:	0e e7       	ldi	r16, 0x7E	; 126
    34b6:	10 e0       	ldi	r17, 0x00	; 0
    34b8:	f8 01       	movw	r30, r16
    34ba:	e0 80       	ld	r14, Z
	ddraSave = DDRA;
    34bc:	d1 b0       	in	r13, 0x01	; 1
	portaSave = PORTA;
    34be:	c2 b0       	in	r12, 0x02	; 2

	DIDR0 |= (1<<numChannel);
    34c0:	20 81       	ld	r18, Z
    34c2:	81 e0       	ldi	r24, 0x01	; 1
    34c4:	90 e0       	ldi	r25, 0x00	; 0
    34c6:	0f 2c       	mov	r0, r15
    34c8:	02 c0       	rjmp	.+4      	; 0x34ce <measure_adcGetSampleChannel+0x28>
    34ca:	88 0f       	add	r24, r24
    34cc:	99 1f       	adc	r25, r25
    34ce:	0a 94       	dec	r0
    34d0:	e2 f7       	brpl	.-8      	; 0x34ca <measure_adcGetSampleChannel+0x24>
    34d2:	28 2b       	or	r18, r24
    34d4:	20 83       	st	Z, r18
	DDRA &= ~(1<<numChannel);
    34d6:	21 b1       	in	r18, 0x01	; 1
    34d8:	80 95       	com	r24
    34da:	28 23       	and	r18, r24
    34dc:	21 b9       	out	0x01, r18	; 1
	PORTA &= ~(1<<numChannel);
    34de:	22 b1       	in	r18, 0x02	; 2
    34e0:	82 23       	and	r24, r18
    34e2:	82 b9       	out	0x02, r24	; 2

	a2dSetReference(ADC_REFERENCE_256V);	// set internal reference
    34e4:	83 e0       	ldi	r24, 0x03	; 3
    34e6:	0e 94 ba 06 	call	0xd74	; 0xd74 <a2dSetReference>
	timer_sysDelay_msec(300UL);
    34ea:	6c e2       	ldi	r22, 0x2C	; 44
    34ec:	71 e0       	ldi	r23, 0x01	; 1
    34ee:	80 e0       	ldi	r24, 0x00	; 0
    34f0:	90 e0       	ldi	r25, 0x00	; 0
    34f2:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>

	//! Start a conversion
	/// returns the 10-bit value of the conversion when it is finished.
	a2dValue = a2dConvert10bit(numChannel);
    34f6:	8f 2d       	mov	r24, r15
    34f8:	0e 94 da 06 	call	0xdb4	; 0xdb4 <a2dConvert10bit>

	DIDR0 = didr0Save;
    34fc:	f8 01       	movw	r30, r16
    34fe:	e0 82       	st	Z, r14
	DDRA = ddraSave;
    3500:	d1 b8       	out	0x01, r13	; 1
	PORTA = portaSave;
    3502:	c2 b8       	out	0x02, r12	; 2

	return a2dValue;
}
    3504:	1f 91       	pop	r17
    3506:	0f 91       	pop	r16
    3508:	ff 90       	pop	r15
    350a:	ef 90       	pop	r14
    350c:	df 90       	pop	r13
    350e:	cf 90       	pop	r12
    3510:	08 95       	ret

00003512 <__vector_8>:

	return 1;
}

volatile uint8_t wdt_cnt, wdt_flag;
ISR(WDT_vect){
    3512:	1f 92       	push	r1
    3514:	0f 92       	push	r0
    3516:	0f b6       	in	r0, 0x3f	; 63
    3518:	0f 92       	push	r0
    351a:	11 24       	eor	r1, r1
    351c:	8f 93       	push	r24
	wdt_cnt++;
    351e:	80 91 82 05 	lds	r24, 0x0582
    3522:	8f 5f       	subi	r24, 0xFF	; 255
    3524:	80 93 82 05 	sts	0x0582, r24
	if(wdt_cnt & 1)
    3528:	80 91 82 05 	lds	r24, 0x0582
    352c:	80 ff       	sbrs	r24, 0
    352e:	04 c0       	rjmp	.+8      	; 0x3538 <__vector_8+0x26>
		ledControl(LED1, LED_ON);
    3530:	8f ef       	ldi	r24, 0xFF	; 255
    3532:	80 93 78 05 	sts	0x0578, r24
    3536:	02 c0       	rjmp	.+4      	; 0x353c <__vector_8+0x2a>
	else
		ledControl(LED1, LED_OFF);
    3538:	10 92 78 05 	sts	0x0578, r1
}
    353c:	8f 91       	pop	r24
    353e:	0f 90       	pop	r0
    3540:	0f be       	out	0x3f, r0	; 63
    3542:	0f 90       	pop	r0
    3544:	1f 90       	pop	r1
    3546:	18 95       	reti

00003548 <modemHwShDwnUnconditional>:
*/
uint8_t modemHwShDwnUnconditional(void)
{

#if defined(__DEBUG_GSM_MODEM)
	TXT_DBG("modem3GHwShDwnUnconditional");
    3548:	8d ec       	ldi	r24, 0xCD	; 205
    354a:	93 e0       	ldi	r25, 0x03	; 3
    354c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
#endif
	sbi(PORTC, GSM_SHDW_ENA); 	// start pulse low
    3550:	46 9a       	sbi	0x08, 6	; 8
	timer_sysDelay_msec(200);
    3552:	68 ec       	ldi	r22, 0xC8	; 200
    3554:	70 e0       	ldi	r23, 0x00	; 0
    3556:	80 e0       	ldi	r24, 0x00	; 0
    3558:	90 e0       	ldi	r25, 0x00	; 0
    355a:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
	cbi(PORTC, GSM_SHDW_ENA);	// end pulse. released
    355e:	46 98       	cbi	0x08, 6	; 8
	timer_sysDelay_sec(1);
    3560:	81 e0       	ldi	r24, 0x01	; 1
    3562:	90 e0       	ldi	r25, 0x00	; 0
    3564:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
	return(PINC & (1<<GSM_PWR_MON));
    3568:	86 b1       	in	r24, 0x06	; 6
}
    356a:	80 78       	andi	r24, 0x80	; 128
    356c:	08 95       	ret

0000356e <modemGetResponseBuff>:

	return 0;
}

char *modemGetResponseBuff(uint8_t nUart)
{
    356e:	ff 92       	push	r15
    3570:	0f 93       	push	r16
    3572:	1f 93       	push	r17
    3574:	f8 2e       	mov	r15, r24
	unsigned short idx = uartGetRxBuffer(nUart)->dataindex;
    3576:	0e 94 03 12 	call	0x2406	; 0x2406 <uartGetRxBuffer>
    357a:	fc 01       	movw	r30, r24
    357c:	06 81       	ldd	r16, Z+6	; 0x06
    357e:	17 81       	ldd	r17, Z+7	; 0x07
	return  (char *)&uartGetRxBuffer(nUart)->dataptr[idx];
    3580:	8f 2d       	mov	r24, r15
    3582:	0e 94 03 12 	call	0x2406	; 0x2406 <uartGetRxBuffer>
    3586:	fc 01       	movw	r30, r24
    3588:	20 81       	ld	r18, Z
    358a:	31 81       	ldd	r19, Z+1	; 0x01
    358c:	20 0f       	add	r18, r16
    358e:	31 1f       	adc	r19, r17
}
    3590:	c9 01       	movw	r24, r18
    3592:	1f 91       	pop	r17
    3594:	0f 91       	pop	r16
    3596:	ff 90       	pop	r15
    3598:	08 95       	ret

0000359a <modemGetAtCmdResponse>:
 * return:
 *			0 - no data receive
 * 			1 - data receive
 */
uint8_t modemGetAtCmdResponse(uint8_t nUart, uint8_t timeout_sec)
{
    359a:	1f 93       	push	r17
    359c:	18 2f       	mov	r17, r24
    359e:	86 2f       	mov	r24, r22
	timer_sysSetTimeout_sec(timeout_sec);
    35a0:	90 e0       	ldi	r25, 0x00	; 0
    35a2:	0e 94 62 28 	call	0x50c4	; 0x50c4 <timer_sysSetTimeout_sec>

	do{
		if (!uartReceiveBufferIsEmpty(nUart)){	// data in the uart
    35a6:	81 2f       	mov	r24, r17
    35a8:	0e 94 3f 12 	call	0x247e	; 0x247e <uartReceiveBufferIsEmpty>
    35ac:	88 23       	and	r24, r24
    35ae:	81 f4       	brne	.+32     	; 0x35d0 <modemGetAtCmdResponse+0x36>
			timer_sysDelay_msec((200UL*10UL*1000UL)/19200UL); // aprox. 200 bytes for baudrate 19200
    35b0:	68 e6       	ldi	r22, 0x68	; 104
    35b2:	70 e0       	ldi	r23, 0x00	; 0
    35b4:	80 e0       	ldi	r24, 0x00	; 0
    35b6:	90 e0       	ldi	r25, 0x00	; 0
    35b8:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
			//timer_sysDelay_msec(250);
			if (bufferAddToEnd(uartGetRxBuffer(nUart), '\0')){
    35bc:	81 2f       	mov	r24, r17
    35be:	0e 94 03 12 	call	0x2406	; 0x2406 <uartGetRxBuffer>
    35c2:	60 e0       	ldi	r22, 0x00	; 0
    35c4:	0e 94 97 07 	call	0xf2e	; 0xf2e <bufferAddToEnd>
    35c8:	88 23       	and	r24, r24
    35ca:	39 f0       	breq	.+14     	; 0x35da <modemGetAtCmdResponse+0x40>
    35cc:	81 e0       	ldi	r24, 0x01	; 1
    35ce:	05 c0       	rjmp	.+10     	; 0x35da <modemGetAtCmdResponse+0x40>
				return 1;
			}
			return 0;
		}
	}while(timer_sysGetTimeout_sec());
    35d0:	0e 94 5c 28 	call	0x50b8	; 0x50b8 <timer_sysGetTimeout_sec>
    35d4:	89 2b       	or	r24, r25
    35d6:	39 f7       	brne	.-50     	; 0x35a6 <modemGetAtCmdResponse+0xc>
    35d8:	80 e0       	ldi	r24, 0x00	; 0

	return 0;
}
    35da:	1f 91       	pop	r17
    35dc:	08 95       	ret

000035de <modemChkAtCmdResponse>:
 * str_cmd_response
 * timeout_sec
 */

char *modemChkAtCmdResponse(uint8_t nUart, const char str_cmd_response[], uint8_t timeout_sec)
{
    35de:	ff 92       	push	r15
    35e0:	0f 93       	push	r16
    35e2:	1f 93       	push	r17
    35e4:	cf 93       	push	r28
    35e6:	df 93       	push	r29
    35e8:	f8 2e       	mov	r15, r24
    35ea:	8b 01       	movw	r16, r22
	char *res;//, isData;
	//unsigned short int idx;

	//isData = modemGetAtCmdResponse(nUart, timeout_sec);
	if(str_cmd_response != NULL){
    35ec:	61 15       	cp	r22, r1
    35ee:	71 05       	cpc	r23, r1
    35f0:	71 f0       	breq	.+28     	; 0x360e <modemChkAtCmdResponse+0x30>
		if(modemGetAtCmdResponse(nUart, timeout_sec)){
    35f2:	64 2f       	mov	r22, r20
    35f4:	0e 94 cd 1a 	call	0x359a	; 0x359a <modemGetAtCmdResponse>
    35f8:	88 23       	and	r24, r24
    35fa:	49 f0       	breq	.+18     	; 0x360e <modemChkAtCmdResponse+0x30>
			//idx = uartGetRxBuffer(nUart)->dataindex;
			//res = (char *)&uartGetRxBuffer(nUart)->dataptr[idx];
			res = modemGetResponseBuff(nUart);
    35fc:	8f 2d       	mov	r24, r15
    35fe:	0e 94 b7 1a 	call	0x356e	; 0x356e <modemGetResponseBuff>
    3602:	ec 01       	movw	r28, r24
			if(strstr( res , str_cmd_response) != NULL) return res;
    3604:	b8 01       	movw	r22, r16
    3606:	0e 94 31 31 	call	0x6262	; 0x6262 <strstr>
    360a:	00 97       	sbiw	r24, 0x00	; 0
    360c:	11 f4       	brne	.+4      	; 0x3612 <modemChkAtCmdResponse+0x34>
    360e:	c0 e0       	ldi	r28, 0x00	; 0
    3610:	d0 e0       	ldi	r29, 0x00	; 0
		}
	}

	return NULL;
}
    3612:	ce 01       	movw	r24, r28
    3614:	df 91       	pop	r29
    3616:	cf 91       	pop	r28
    3618:	1f 91       	pop	r17
    361a:	0f 91       	pop	r16
    361c:	ff 90       	pop	r15
    361e:	08 95       	ret

00003620 <modemSendAtCmd>:
 * return:
 * 	NULL 	- AT response fail
 * 	OTHER 	- AT response successful
 */
char *modemSendAtCmd(uint8_t nUart, const char str_cmd[], const char str_cmd_response[], uint8_t timeout_sec)
{
    3620:	ef 92       	push	r14
    3622:	ff 92       	push	r15
    3624:	0f 93       	push	r16
    3626:	1f 93       	push	r17
    3628:	cf 93       	push	r28
    362a:	df 93       	push	r29
    362c:	f8 2e       	mov	r15, r24
    362e:	16 2f       	mov	r17, r22
    3630:	07 2f       	mov	r16, r23
    3632:	ea 01       	movw	r28, r20
    3634:	e2 2e       	mov	r14, r18
	char *res = NULL;

#ifdef __DEBUG_GSM_MODEM
	if(debugON)	UART_DBG((char*)str_cmd);
    3636:	80 91 77 05 	lds	r24, 0x0577
    363a:	88 23       	and	r24, r24
    363c:	21 f0       	breq	.+8      	; 0x3646 <modemSendAtCmd+0x26>
    363e:	86 2f       	mov	r24, r22
    3640:	97 2f       	mov	r25, r23
    3642:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
#endif

	uartFlushReceiveBuffer(nUart);
    3646:	8f 2d       	mov	r24, r15
    3648:	0e 94 46 14 	call	0x288c	; 0x288c <uartFlushReceiveBuffer>
	uartSendBuffer(nUart, (char*)str_cmd, strlen(str_cmd));
    364c:	e1 2f       	mov	r30, r17
    364e:	f0 2f       	mov	r31, r16
    3650:	df 01       	movw	r26, r30
    3652:	0d 90       	ld	r0, X+
    3654:	00 20       	and	r0, r0
    3656:	e9 f7       	brne	.-6      	; 0x3652 <modemSendAtCmd+0x32>
    3658:	11 97       	sbiw	r26, 0x01	; 1
    365a:	ae 1b       	sub	r26, r30
    365c:	bf 0b       	sbc	r27, r31
    365e:	8f 2d       	mov	r24, r15
    3660:	61 2f       	mov	r22, r17
    3662:	70 2f       	mov	r23, r16
    3664:	ad 01       	movw	r20, r26
    3666:	0e 94 6d 13 	call	0x26da	; 0x26da <uartSendBuffer>
	// add for transmitter only
	if(timeout_sec){
    366a:	ee 20       	and	r14, r14
    366c:	19 f4       	brne	.+6      	; 0x3674 <modemSendAtCmd+0x54>
    366e:	c0 e0       	ldi	r28, 0x00	; 0
    3670:	d0 e0       	ldi	r29, 0x00	; 0
    3672:	0f c0       	rjmp	.+30     	; 0x3692 <modemSendAtCmd+0x72>
		res = modemChkAtCmdResponse(nUart, str_cmd_response, timeout_sec);
    3674:	8f 2d       	mov	r24, r15
    3676:	be 01       	movw	r22, r28
    3678:	4e 2d       	mov	r20, r14
    367a:	0e 94 ef 1a 	call	0x35de	; 0x35de <modemChkAtCmdResponse>
    367e:	ec 01       	movw	r28, r24
#ifdef __DEBUG_GSM_MODEM
		if(res != NULL){// Send AT Command Successful
    3680:	00 97       	sbiw	r24, 0x00	; 0
    3682:	39 f0       	breq	.+14     	; 0x3692 <modemSendAtCmd+0x72>
			if(debugON) UART_DBG(res);
    3684:	80 91 77 05 	lds	r24, 0x0577
    3688:	88 23       	and	r24, r24
    368a:	19 f0       	breq	.+6      	; 0x3692 <modemSendAtCmd+0x72>
    368c:	ce 01       	movw	r24, r28
    368e:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
		}
#endif
	}

	return res;
}
    3692:	ce 01       	movw	r24, r28
    3694:	df 91       	pop	r29
    3696:	cf 91       	pop	r28
    3698:	1f 91       	pop	r17
    369a:	0f 91       	pop	r16
    369c:	ff 90       	pop	r15
    369e:	ef 90       	pop	r14
    36a0:	08 95       	ret

000036a2 <modemSendAtCmd_P>:


char *modemSendAtCmd_P(uint8_t nUart, const char str_cmd[], const char str_cmd_response[], uint8_t timeout_sec)
{
    36a2:	af 92       	push	r10
    36a4:	bf 92       	push	r11
    36a6:	cf 92       	push	r12
    36a8:	df 92       	push	r13
    36aa:	ef 92       	push	r14
    36ac:	ff 92       	push	r15
    36ae:	0f 93       	push	r16
    36b0:	1f 93       	push	r17
    36b2:	df 93       	push	r29
    36b4:	cf 93       	push	r28
    36b6:	cd b7       	in	r28, 0x3d	; 61
    36b8:	de b7       	in	r29, 0x3e	; 62
    36ba:	c0 55       	subi	r28, 0x50	; 80
    36bc:	d0 40       	sbci	r29, 0x00	; 0
    36be:	0f b6       	in	r0, 0x3f	; 63
    36c0:	f8 94       	cli
    36c2:	de bf       	out	0x3e, r29	; 62
    36c4:	0f be       	out	0x3f, r0	; 63
    36c6:	cd bf       	out	0x3d, r28	; 61
    36c8:	b8 2e       	mov	r11, r24
    36ca:	8b 01       	movw	r16, r22
    36cc:	7a 01       	movw	r14, r20
    36ce:	a2 2e       	mov	r10, r18
	char cmd_response_buff[16];
	char cmd_buffer[64];

	if( (strlen_P(str_cmd) < 64) && strlen_P(str_cmd) ){/*sizeof(cmd_buffer)*/
    36d0:	cb 01       	movw	r24, r22
    36d2:	0e 94 f2 30 	call	0x61e4	; 0x61e4 <strlen_P>
    36d6:	01 97       	sbiw	r24, 0x01	; 1
    36d8:	cf 97       	sbiw	r24, 0x3f	; 63
    36da:	10 f5       	brcc	.+68     	; 0x3720 <modemSendAtCmd_P+0x7e>
		if(strcpy_P(&cmd_buffer[0], str_cmd) == NULL)		return NULL;
    36dc:	81 e1       	ldi	r24, 0x11	; 17
    36de:	c8 2e       	mov	r12, r24
    36e0:	d1 2c       	mov	r13, r1
    36e2:	cc 0e       	add	r12, r28
    36e4:	dd 1e       	adc	r13, r29
    36e6:	c6 01       	movw	r24, r12
    36e8:	b8 01       	movw	r22, r16
    36ea:	0e 94 eb 30 	call	0x61d6	; 0x61d6 <strcpy_P>
    36ee:	89 2b       	or	r24, r25
    36f0:	b9 f0       	breq	.+46     	; 0x3720 <modemSendAtCmd_P+0x7e>
	}else
		return NULL;

	if((strlen_P(str_cmd_response) < 16) && strlen_P(str_cmd_response)){ /*sizeof(strCmdResp)*/
    36f2:	c7 01       	movw	r24, r14
    36f4:	0e 94 f2 30 	call	0x61e4	; 0x61e4 <strlen_P>
    36f8:	01 97       	sbiw	r24, 0x01	; 1
    36fa:	0f 97       	sbiw	r24, 0x0f	; 15
    36fc:	88 f4       	brcc	.+34     	; 0x3720 <modemSendAtCmd_P+0x7e>
		if(strcpy_P(&cmd_response_buff[0], str_cmd_response) == NULL)	return NULL;
    36fe:	8e 01       	movw	r16, r28
    3700:	0f 5f       	subi	r16, 0xFF	; 255
    3702:	1f 4f       	sbci	r17, 0xFF	; 255
    3704:	c8 01       	movw	r24, r16
    3706:	b7 01       	movw	r22, r14
    3708:	0e 94 eb 30 	call	0x61d6	; 0x61d6 <strcpy_P>
    370c:	89 2b       	or	r24, r25
    370e:	41 f0       	breq	.+16     	; 0x3720 <modemSendAtCmd_P+0x7e>
	}else
		return NULL;

	return modemSendAtCmd(nUart, cmd_buffer, cmd_response_buff, timeout_sec);
    3710:	8b 2d       	mov	r24, r11
    3712:	b6 01       	movw	r22, r12
    3714:	a8 01       	movw	r20, r16
    3716:	2a 2d       	mov	r18, r10
    3718:	0e 94 10 1b 	call	0x3620	; 0x3620 <modemSendAtCmd>
    371c:	9c 01       	movw	r18, r24
    371e:	02 c0       	rjmp	.+4      	; 0x3724 <modemSendAtCmd_P+0x82>
    3720:	20 e0       	ldi	r18, 0x00	; 0
    3722:	30 e0       	ldi	r19, 0x00	; 0
}
    3724:	c9 01       	movw	r24, r18
    3726:	c0 5b       	subi	r28, 0xB0	; 176
    3728:	df 4f       	sbci	r29, 0xFF	; 255
    372a:	0f b6       	in	r0, 0x3f	; 63
    372c:	f8 94       	cli
    372e:	de bf       	out	0x3e, r29	; 62
    3730:	0f be       	out	0x3f, r0	; 63
    3732:	cd bf       	out	0x3d, r28	; 61
    3734:	cf 91       	pop	r28
    3736:	df 91       	pop	r29
    3738:	1f 91       	pop	r17
    373a:	0f 91       	pop	r16
    373c:	ff 90       	pop	r15
    373e:	ef 90       	pop	r14
    3740:	df 90       	pop	r13
    3742:	cf 90       	pop	r12
    3744:	bf 90       	pop	r11
    3746:	af 90       	pop	r10
    3748:	08 95       	ret

0000374a <modemOperatorDiscovery>:

	return 0;
}

uint8_t modemOperatorDiscovery(uint8_t nUart, t_mccOperatorList *p_mccOperatorList)
{
    374a:	2f 92       	push	r2
    374c:	3f 92       	push	r3
    374e:	4f 92       	push	r4
    3750:	5f 92       	push	r5
    3752:	7f 92       	push	r7
    3754:	8f 92       	push	r8
    3756:	9f 92       	push	r9
    3758:	af 92       	push	r10
    375a:	bf 92       	push	r11
    375c:	cf 92       	push	r12
    375e:	df 92       	push	r13
    3760:	ef 92       	push	r14
    3762:	ff 92       	push	r15
    3764:	0f 93       	push	r16
    3766:	1f 93       	push	r17
    3768:	df 93       	push	r29
    376a:	cf 93       	push	r28
    376c:	cd b7       	in	r28, 0x3d	; 61
    376e:	de b7       	in	r29, 0x3e	; 62
    3770:	c2 55       	subi	r28, 0x52	; 82
    3772:	d0 40       	sbci	r29, 0x00	; 0
    3774:	0f b6       	in	r0, 0x3f	; 63
    3776:	f8 94       	cli
    3778:	de bf       	out	0x3e, r29	; 62
    377a:	0f be       	out	0x3f, r0	; 63
    377c:	cd bf       	out	0x3d, r28	; 61
    377e:	4b 01       	movw	r8, r22
	char *res ;
	char *pStart, *pEnd, *p_idx;
	uint8_t i,j, MobileCountryCodeLen;

	MobileCountryCodeLen = 0;
	p_mccOperatorList->numOperatorsFound = 0;
    3780:	db 01       	movw	r26, r22
    3782:	1c 92       	st	X, r1

	res = SendAtCmd_P(nUart, "AT+COPS=?\r", "OK", 60);
    3784:	6d ee       	ldi	r22, 0xED	; 237
    3786:	71 e0       	ldi	r23, 0x01	; 1
    3788:	4a ee       	ldi	r20, 0xEA	; 234
    378a:	51 e0       	ldi	r21, 0x01	; 1
    378c:	2c e3       	ldi	r18, 0x3C	; 60
    378e:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
	if(res != NULL){
    3792:	00 97       	sbiw	r24, 0x00	; 0
    3794:	09 f4       	brne	.+2      	; 0x3798 <modemOperatorDiscovery+0x4e>
    3796:	b6 c0       	rjmp	.+364    	; 0x3904 <modemOperatorDiscovery+0x1ba>
    3798:	5c 01       	movw	r10, r24
    379a:	00 e0       	ldi	r16, 0x00	; 0
    379c:	10 e0       	ldi	r17, 0x00	; 0
    379e:	77 24       	eor	r7, r7
		for(p_idx = res; *p_idx; p_idx++){
			if(*p_idx == '('){
				pStart = p_idx + 1;
			}else if(*p_idx == ')'){
				pEnd = p_idx;
				j = (pEnd - pStart);
    37a0:	a3 e2       	ldi	r26, 0x23	; 35
    37a2:	2a 2e       	mov	r2, r26
    37a4:	31 2c       	mov	r3, r1
    37a6:	2c 0e       	add	r2, r28
    37a8:	3d 1e       	adc	r3, r29
				pStart = strstr_P(strOperatorList,PSTR("\""));
				if(pStart != NULL){
					pStart += 1;
					pEnd = strstr_P(pStart,PSTR("\""));
					if(pEnd != NULL){
						j = pEnd - pStart;
    37aa:	f3 e0       	ldi	r31, 0x03	; 3
    37ac:	4f 2e       	mov	r4, r31
    37ae:	51 2c       	mov	r5, r1
    37b0:	4c 0e       	add	r4, r28
    37b2:	5d 1e       	adc	r5, r29
    37b4:	9c c0       	rjmp	.+312    	; 0x38ee <modemOperatorDiscovery+0x1a4>

	res = SendAtCmd_P(nUart, "AT+COPS=?\r", "OK", 60);
	if(res != NULL){
		pStart = pEnd = NULL;
		for(p_idx = res; *p_idx; p_idx++){
			if(*p_idx == '('){
    37b6:	88 32       	cpi	r24, 0x28	; 40
    37b8:	21 f4       	brne	.+8      	; 0x37c2 <modemOperatorDiscovery+0x78>
    37ba:	85 01       	movw	r16, r10
    37bc:	0f 5f       	subi	r16, 0xFF	; 255
    37be:	1f 4f       	sbci	r17, 0xFF	; 255
    37c0:	93 c0       	rjmp	.+294    	; 0x38e8 <modemOperatorDiscovery+0x19e>
				pStart = p_idx + 1;
			}else if(*p_idx == ')'){
    37c2:	89 32       	cpi	r24, 0x29	; 41
    37c4:	09 f0       	breq	.+2      	; 0x37c8 <modemOperatorDiscovery+0x7e>
    37c6:	90 c0       	rjmp	.+288    	; 0x38e8 <modemOperatorDiscovery+0x19e>
				pEnd = p_idx;
				j = (pEnd - pStart);
    37c8:	9a 2d       	mov	r25, r10
    37ca:	90 1b       	sub	r25, r16
    37cc:	d1 01       	movw	r26, r2
    37ce:	f8 01       	movw	r30, r16
    37d0:	02 c0       	rjmp	.+4      	; 0x37d6 <modemOperatorDiscovery+0x8c>
				for(i=0; i<j; i++) strOperatorList[i] = *pStart++;
    37d2:	81 91       	ld	r24, Z+
    37d4:	8d 93       	st	X+, r24
    37d6:	8e 2f       	mov	r24, r30
    37d8:	80 1b       	sub	r24, r16
    37da:	89 17       	cp	r24, r25
    37dc:	d0 f3       	brcs	.-12     	; 0x37d2 <modemOperatorDiscovery+0x88>
				strOperatorList[i] = '\0';
    37de:	f1 01       	movw	r30, r2
    37e0:	e9 0f       	add	r30, r25
    37e2:	f1 1d       	adc	r31, r1
    37e4:	10 82       	st	Z, r1
				//UART_DBG(strOperatorList);
				////////   operator name
				pStart = strstr_P(strOperatorList,PSTR("\""));
    37e6:	c1 01       	movw	r24, r2
    37e8:	68 ee       	ldi	r22, 0xE8	; 232
    37ea:	71 e0       	ldi	r23, 0x01	; 1
    37ec:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    37f0:	8c 01       	movw	r16, r24
				if(pStart != NULL){
    37f2:	00 97       	sbiw	r24, 0x00	; 0
    37f4:	11 f4       	brne	.+4      	; 0x37fa <modemOperatorDiscovery+0xb0>
    37f6:	75 01       	movw	r14, r10
    37f8:	2b c0       	rjmp	.+86     	; 0x3850 <modemOperatorDiscovery+0x106>
					pStart += 1;
    37fa:	6c 01       	movw	r12, r24
    37fc:	08 94       	sec
    37fe:	c1 1c       	adc	r12, r1
    3800:	d1 1c       	adc	r13, r1
					pEnd = strstr_P(pStart,PSTR("\""));
    3802:	c6 01       	movw	r24, r12
    3804:	66 ee       	ldi	r22, 0xE6	; 230
    3806:	71 e0       	ldi	r23, 0x01	; 1
    3808:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    380c:	7c 01       	movw	r14, r24
					if(pEnd != NULL){
    380e:	00 97       	sbiw	r24, 0x00	; 0
    3810:	f9 f0       	breq	.+62     	; 0x3850 <modemOperatorDiscovery+0x106>
						j = pEnd - pStart;
    3812:	8c 19       	sub	r24, r12
    3814:	b8 01       	movw	r22, r16
    3816:	92 01       	movw	r18, r4
						for(i=0; i<j; i++) strOperatorName[i] = pStart[i];
    3818:	e8 2f       	mov	r30, r24
    381a:	f0 e0       	ldi	r31, 0x00	; 0
    381c:	31 96       	adiw	r30, 0x01	; 1
    381e:	a8 01       	movw	r20, r16
    3820:	4e 0f       	add	r20, r30
    3822:	5f 1f       	adc	r21, r31
    3824:	31 97       	sbiw	r30, 0x01	; 1
    3826:	05 c0       	rjmp	.+10     	; 0x3832 <modemOperatorDiscovery+0xe8>
    3828:	db 01       	movw	r26, r22
    382a:	8c 91       	ld	r24, X
    382c:	d9 01       	movw	r26, r18
    382e:	8d 93       	st	X+, r24
    3830:	9d 01       	movw	r18, r26
    3832:	6f 5f       	subi	r22, 0xFF	; 255
    3834:	7f 4f       	sbci	r23, 0xFF	; 255
    3836:	64 17       	cp	r22, r20
    3838:	75 07       	cpc	r23, r21
    383a:	b1 f7       	brne	.-20     	; 0x3828 <modemOperatorDiscovery+0xde>
						strOperatorName[i] = '\0';
    383c:	e4 0d       	add	r30, r4
    383e:	f5 1d       	adc	r31, r5
    3840:	10 82       	st	Z, r1
						if(debugON) UART_DBG(strOperatorName);
    3842:	80 91 77 05 	lds	r24, 0x0577
    3846:	88 23       	and	r24, r24
    3848:	19 f0       	breq	.+6      	; 0x3850 <modemOperatorDiscovery+0x106>
    384a:	c2 01       	movw	r24, r4
    384c:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
					}
				}
				////////   operator number
				pStart = pEnd + 1;
				pStart = strstr_P(pStart,PSTR("\""));
    3850:	c7 01       	movw	r24, r14
    3852:	01 96       	adiw	r24, 0x01	; 1
    3854:	64 ee       	ldi	r22, 0xE4	; 228
    3856:	71 e0       	ldi	r23, 0x01	; 1
    3858:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    385c:	8c 01       	movw	r16, r24
				if(pStart != NULL){
    385e:	00 97       	sbiw	r24, 0x00	; 0
    3860:	09 f4       	brne	.+2      	; 0x3864 <modemOperatorDiscovery+0x11a>
    3862:	42 c0       	rjmp	.+132    	; 0x38e8 <modemOperatorDiscovery+0x19e>
					pEnd = strstr_P(pStart + 1,PSTR("\""));
    3864:	01 96       	adiw	r24, 0x01	; 1
    3866:	62 ee       	ldi	r22, 0xE2	; 226
    3868:	71 e0       	ldi	r23, 0x01	; 1
    386a:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
					if(pEnd != NULL){
    386e:	00 97       	sbiw	r24, 0x00	; 0
    3870:	c9 f1       	breq	.+114    	; 0x38e4 <modemOperatorDiscovery+0x19a>
						if(MobileCountryCodeLen < 8){
    3872:	b7 e0       	ldi	r27, 0x07	; 7
    3874:	b7 15       	cp	r27, r7
    3876:	b0 f1       	brcs	.+108    	; 0x38e4 <modemOperatorDiscovery+0x19a>
							pEnd += 1;
    3878:	bc 01       	movw	r22, r24
    387a:	6f 5f       	subi	r22, 0xFF	; 255
    387c:	7f 4f       	sbci	r23, 0xFF	; 255
							j = pEnd - pStart;
    387e:	f6 2e       	mov	r15, r22
    3880:	f0 1a       	sub	r15, r16
    3882:	d8 01       	movw	r26, r16
    3884:	90 e0       	ldi	r25, 0x00	; 0
    3886:	47 2d       	mov	r20, r7
    3888:	50 e0       	ldi	r21, 0x00	; 0

							for(i=0; i<j; i++) p_mccOperatorList->strMobileCountryCode[MobileCountryCodeLen][i] = pStart[i];
    388a:	9a 01       	movw	r18, r20
    388c:	e3 e0       	ldi	r30, 0x03	; 3
    388e:	22 0f       	add	r18, r18
    3890:	33 1f       	adc	r19, r19
    3892:	ea 95       	dec	r30
    3894:	e1 f7       	brne	.-8      	; 0x388e <modemOperatorDiscovery+0x144>
    3896:	24 0f       	add	r18, r20
    3898:	35 1f       	adc	r19, r21
    389a:	28 0d       	add	r18, r8
    389c:	39 1d       	adc	r19, r9
    389e:	06 c0       	rjmp	.+12     	; 0x38ac <modemOperatorDiscovery+0x162>
    38a0:	f9 01       	movw	r30, r18
    38a2:	e9 0f       	add	r30, r25
    38a4:	f1 1d       	adc	r31, r1
    38a6:	8d 91       	ld	r24, X+
    38a8:	81 83       	std	Z+1, r24	; 0x01
    38aa:	9f 5f       	subi	r25, 0xFF	; 255
    38ac:	9f 15       	cp	r25, r15
    38ae:	c0 f3       	brcs	.-16     	; 0x38a0 <modemOperatorDiscovery+0x156>
							p_mccOperatorList->strMobileCountryCode[MobileCountryCodeLen][i] = '\0';
    38b0:	fa 01       	movw	r30, r20
    38b2:	93 e0       	ldi	r25, 0x03	; 3
    38b4:	ee 0f       	add	r30, r30
    38b6:	ff 1f       	adc	r31, r31
    38b8:	9a 95       	dec	r25
    38ba:	e1 f7       	brne	.-8      	; 0x38b4 <modemOperatorDiscovery+0x16a>
    38bc:	e4 0f       	add	r30, r20
    38be:	f5 1f       	adc	r31, r21
    38c0:	e8 0d       	add	r30, r8
    38c2:	f9 1d       	adc	r31, r9
    38c4:	ef 0d       	add	r30, r15
    38c6:	f1 1d       	adc	r31, r1
    38c8:	11 82       	std	Z+1, r1	; 0x01

							//UART_DBG(&p_mccOperatorList->strMobileCountryCode[MobileCountryCodeLen][0]);
							MobileCountryCodeLen++;
    38ca:	73 94       	inc	r7

							////////   Access Technology
							strAccessTechnology[0] = *(pEnd + 1);
    38cc:	fb 01       	movw	r30, r22
    38ce:	81 81       	ldd	r24, Z+1	; 0x01
    38d0:	89 83       	std	Y+1, r24	; 0x01
							strAccessTechnology[1] = '\0';
    38d2:	1a 82       	std	Y+2, r1	; 0x02
							if(debugON) UART_DBG(&strAccessTechnology[0]);
    38d4:	80 91 77 05 	lds	r24, 0x0577
    38d8:	88 23       	and	r24, r24
    38da:	21 f0       	breq	.+8      	; 0x38e4 <modemOperatorDiscovery+0x19a>
    38dc:	ce 01       	movw	r24, r28
    38de:	01 96       	adiw	r24, 0x01	; 1
    38e0:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
    38e4:	00 e0       	ldi	r16, 0x00	; 0
    38e6:	10 e0       	ldi	r17, 0x00	; 0
	p_mccOperatorList->numOperatorsFound = 0;

	res = SendAtCmd_P(nUart, "AT+COPS=?\r", "OK", 60);
	if(res != NULL){
		pStart = pEnd = NULL;
		for(p_idx = res; *p_idx; p_idx++){
    38e8:	08 94       	sec
    38ea:	a1 1c       	adc	r10, r1
    38ec:	b1 1c       	adc	r11, r1
    38ee:	d5 01       	movw	r26, r10
    38f0:	8c 91       	ld	r24, X
    38f2:	88 23       	and	r24, r24
    38f4:	09 f0       	breq	.+2      	; 0x38f8 <modemOperatorDiscovery+0x1ae>
    38f6:	5f cf       	rjmp	.-322    	; 0x37b6 <modemOperatorDiscovery+0x6c>
				pStart = pEnd = NULL;
			}
		}// end for
	}

	if(!MobileCountryCodeLen) return 0;
    38f8:	77 20       	and	r7, r7
    38fa:	21 f0       	breq	.+8      	; 0x3904 <modemOperatorDiscovery+0x1ba>

	p_mccOperatorList->numOperatorsFound = MobileCountryCodeLen;
    38fc:	f4 01       	movw	r30, r8
    38fe:	70 82       	st	Z, r7
    3900:	81 e0       	ldi	r24, 0x01	; 1
    3902:	01 c0       	rjmp	.+2      	; 0x3906 <modemOperatorDiscovery+0x1bc>

	return 1;
    3904:	80 e0       	ldi	r24, 0x00	; 0
}
    3906:	ce 5a       	subi	r28, 0xAE	; 174
    3908:	df 4f       	sbci	r29, 0xFF	; 255
    390a:	0f b6       	in	r0, 0x3f	; 63
    390c:	f8 94       	cli
    390e:	de bf       	out	0x3e, r29	; 62
    3910:	0f be       	out	0x3f, r0	; 63
    3912:	cd bf       	out	0x3d, r28	; 61
    3914:	cf 91       	pop	r28
    3916:	df 91       	pop	r29
    3918:	1f 91       	pop	r17
    391a:	0f 91       	pop	r16
    391c:	ff 90       	pop	r15
    391e:	ef 90       	pop	r14
    3920:	df 90       	pop	r13
    3922:	cf 90       	pop	r12
    3924:	bf 90       	pop	r11
    3926:	af 90       	pop	r10
    3928:	9f 90       	pop	r9
    392a:	8f 90       	pop	r8
    392c:	7f 90       	pop	r7
    392e:	5f 90       	pop	r5
    3930:	4f 90       	pop	r4
    3932:	3f 90       	pop	r3
    3934:	2f 90       	pop	r2
    3936:	08 95       	ret

00003938 <modemGPRSNetworkRegistrationStatus>:
 * return:
 * 			0 - GPRS not registered
 * 			1 - GPRS registered
 */
uint8_t modemGPRSNetworkRegistrationStatus(uint8_t nUart, uint16_t  nIntervals_sec, uint8_t nRetries)
{
    3938:	ef 92       	push	r14
    393a:	ff 92       	push	r15
    393c:	0f 93       	push	r16
    393e:	1f 93       	push	r17
    3940:	cf 93       	push	r28
    3942:	df 93       	push	r29
    3944:	e8 2e       	mov	r14, r24
    3946:	eb 01       	movw	r28, r22
    3948:	f4 2e       	mov	r15, r20
	char *res = NULL;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("GPRS Registration.");
    394a:	80 91 77 05 	lds	r24, 0x0577
    394e:	88 23       	and	r24, r24
    3950:	21 f4       	brne	.+8      	; 0x395a <modemGPRSNetworkRegistrationStatus+0x22>
    3952:	8e e6       	ldi	r24, 0x6E	; 110
    3954:	92 e0       	ldi	r25, 0x02	; 2
    3956:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    395a:	00 e0       	ldi	r16, 0x00	; 0
    395c:	10 e0       	ldi	r17, 0x00	; 0
    395e:	20 c0       	rjmp	.+64     	; 0x39a0 <modemGPRSNetworkRegistrationStatus+0x68>
	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
		if((res = SendAtCmd_P(nUart, "AT+CGREG?\r", "OK", 2)) == NULL) continue;
    3960:	8e 2d       	mov	r24, r14
    3962:	63 e6       	ldi	r22, 0x63	; 99
    3964:	72 e0       	ldi	r23, 0x02	; 2
    3966:	40 e6       	ldi	r20, 0x60	; 96
    3968:	52 e0       	ldi	r21, 0x02	; 2
    396a:	22 e0       	ldi	r18, 0x02	; 2
    396c:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    3970:	00 97       	sbiw	r24, 0x00	; 0
    3972:	91 f0       	breq	.+36     	; 0x3998 <modemGPRSNetworkRegistrationStatus+0x60>
		else{
			res = strstr_P(res, PSTR(","));
    3974:	6e e5       	ldi	r22, 0x5E	; 94
    3976:	72 e0       	ldi	r23, 0x02	; 2
    3978:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    397c:	fc 01       	movw	r30, r24
			if(res != NULL){
    397e:	00 97       	sbiw	r24, 0x00	; 0
    3980:	59 f0       	breq	.+22     	; 0x3998 <modemGPRSNetworkRegistrationStatus+0x60>
				nRegStatus = res[1];
    3982:	81 81       	ldd	r24, Z+1	; 0x01
				if(nRegStatus == '3'){
    3984:	83 33       	cpi	r24, 0x33	; 51
    3986:	21 f4       	brne	.+8      	; 0x3990 <modemGPRSNetworkRegistrationStatus+0x58>
					cnt_denied++;
    3988:	1f 5f       	subi	r17, 0xFF	; 255
					// 3 time registration denied exit.
					if(cnt_denied == 3) return 0;
    398a:	13 30       	cpi	r17, 0x03	; 3
    398c:	29 f4       	brne	.+10     	; 0x3998 <modemGPRSNetworkRegistrationStatus+0x60>
    398e:	0a c0       	rjmp	.+20     	; 0x39a4 <modemGPRSNetworkRegistrationStatus+0x6c>
				}

				if((nRegStatus == '1') || (nRegStatus == '5')) return 1;
    3990:	81 33       	cpi	r24, 0x31	; 49
    3992:	51 f0       	breq	.+20     	; 0x39a8 <modemGPRSNetworkRegistrationStatus+0x70>
    3994:	85 33       	cpi	r24, 0x35	; 53
    3996:	41 f0       	breq	.+16     	; 0x39a8 <modemGPRSNetworkRegistrationStatus+0x70>
{
	char *res = NULL;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("GPRS Registration.");
	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
    3998:	0f 5f       	subi	r16, 0xFF	; 255
    399a:	ce 01       	movw	r24, r28
    399c:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    39a0:	0f 15       	cp	r16, r15
    39a2:	f0 f2       	brcs	.-68     	; 0x3960 <modemGPRSNetworkRegistrationStatus+0x28>
    39a4:	80 e0       	ldi	r24, 0x00	; 0
    39a6:	01 c0       	rjmp	.+2      	; 0x39aa <modemGPRSNetworkRegistrationStatus+0x72>
    39a8:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
	}// for

	return 0;
}
    39aa:	df 91       	pop	r29
    39ac:	cf 91       	pop	r28
    39ae:	1f 91       	pop	r17
    39b0:	0f 91       	pop	r16
    39b2:	ff 90       	pop	r15
    39b4:	ef 90       	pop	r14
    39b6:	08 95       	ret

000039b8 <modemNetworkRegistrationReport>:
 * return:
 * 			0 - not registered
 * 			1 - registered
 */
uint8_t modemNetworkRegistrationReport(uint8_t nUart, uint16_t  nIntervals_sec, uint8_t nRetries)
{
    39b8:	ef 92       	push	r14
    39ba:	ff 92       	push	r15
    39bc:	0f 93       	push	r16
    39be:	1f 93       	push	r17
    39c0:	cf 93       	push	r28
    39c2:	df 93       	push	r29
    39c4:	e8 2e       	mov	r14, r24
    39c6:	eb 01       	movw	r28, r22
    39c8:	f4 2e       	mov	r15, r20
	char *res = NULL, c;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("\r\nNetwork Registration Report.");
    39ca:	80 91 77 05 	lds	r24, 0x0577
    39ce:	88 23       	and	r24, r24
    39d0:	21 f4       	brne	.+8      	; 0x39da <modemNetworkRegistrationReport+0x22>
    39d2:	8e e8       	ldi	r24, 0x8E	; 142
    39d4:	92 e0       	ldi	r25, 0x02	; 2
    39d6:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    39da:	10 e0       	ldi	r17, 0x00	; 0
    39dc:	00 e0       	ldi	r16, 0x00	; 0
    39de:	27 c0       	rjmp	.+78     	; 0x3a2e <modemNetworkRegistrationReport+0x76>

	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
		if(!debugON){
    39e0:	80 91 77 05 	lds	r24, 0x0577
    39e4:	88 23       	and	r24, r24
    39e6:	49 f4       	brne	.+18     	; 0x39fa <modemNetworkRegistrationReport+0x42>
			if(n & 0x01){
    39e8:	10 ff       	sbrs	r17, 0
    39ea:	03 c0       	rjmp	.+6      	; 0x39f2 <modemNetworkRegistrationReport+0x3a>
				c = '\\';
				uartSendByte(UART1, c);
    39ec:	81 e0       	ldi	r24, 0x01	; 1
    39ee:	6c e5       	ldi	r22, 0x5C	; 92
    39f0:	02 c0       	rjmp	.+4      	; 0x39f6 <modemNetworkRegistrationReport+0x3e>
			}
			else{
				c = '/';
				uartSendByte(UART1, c);
    39f2:	81 e0       	ldi	r24, 0x01	; 1
    39f4:	6f e2       	ldi	r22, 0x2F	; 47
    39f6:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
			}
		}

		if((res = SendAtCmd_P(nUart, "AT+CREG?\r","OK", 2)) == NULL) continue;
    39fa:	8e 2d       	mov	r24, r14
    39fc:	64 e8       	ldi	r22, 0x84	; 132
    39fe:	72 e0       	ldi	r23, 0x02	; 2
    3a00:	41 e8       	ldi	r20, 0x81	; 129
    3a02:	52 e0       	ldi	r21, 0x02	; 2
    3a04:	22 e0       	ldi	r18, 0x02	; 2
    3a06:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    3a0a:	fc 01       	movw	r30, r24
    3a0c:	00 97       	sbiw	r24, 0x00	; 0
    3a0e:	59 f0       	breq	.+22     	; 0x3a26 <modemNetworkRegistrationReport+0x6e>
		else{
			nRegStatus = res[11];
    3a10:	83 85       	ldd	r24, Z+11	; 0x0b
			if(nRegStatus == '3'){
    3a12:	83 33       	cpi	r24, 0x33	; 51
    3a14:	21 f4       	brne	.+8      	; 0x3a1e <modemNetworkRegistrationReport+0x66>
				cnt_denied++;
    3a16:	0f 5f       	subi	r16, 0xFF	; 255
				// 3 time registration denied exit.
				if(cnt_denied == 3) return 0;
    3a18:	03 30       	cpi	r16, 0x03	; 3
    3a1a:	29 f4       	brne	.+10     	; 0x3a26 <modemNetworkRegistrationReport+0x6e>
    3a1c:	0a c0       	rjmp	.+20     	; 0x3a32 <modemNetworkRegistrationReport+0x7a>
			}
			if((nRegStatus == '1') || (nRegStatus == '5')){
    3a1e:	81 33       	cpi	r24, 0x31	; 49
    3a20:	51 f0       	breq	.+20     	; 0x3a36 <modemNetworkRegistrationReport+0x7e>
    3a22:	85 33       	cpi	r24, 0x35	; 53
    3a24:	41 f0       	breq	.+16     	; 0x3a36 <modemNetworkRegistrationReport+0x7e>
	char *res = NULL, c;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("\r\nNetwork Registration Report.");

	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
    3a26:	1f 5f       	subi	r17, 0xFF	; 255
    3a28:	ce 01       	movw	r24, r28
    3a2a:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    3a2e:	1f 15       	cp	r17, r15
    3a30:	b8 f2       	brcs	.-82     	; 0x39e0 <modemNetworkRegistrationReport+0x28>
    3a32:	80 e0       	ldi	r24, 0x00	; 0
    3a34:	01 c0       	rjmp	.+2      	; 0x3a38 <modemNetworkRegistrationReport+0x80>
    3a36:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
	}// end for

	return 0;
}
    3a38:	df 91       	pop	r29
    3a3a:	cf 91       	pop	r28
    3a3c:	1f 91       	pop	r17
    3a3e:	0f 91       	pop	r16
    3a40:	ff 90       	pop	r15
    3a42:	ef 90       	pop	r14
    3a44:	08 95       	ret

00003a46 <modemSearchBaudrate>:
 * return:
 * 		0 - failed
 * 		1 - found modem baudrate
 */
uint8_t modemSearchBaudrate(uint8_t nUart, uint32_t *modemBaudrateFound)
{
    3a46:	4f 92       	push	r4
    3a48:	5f 92       	push	r5
    3a4a:	6f 92       	push	r6
    3a4c:	7f 92       	push	r7
    3a4e:	8f 92       	push	r8
    3a50:	9f 92       	push	r9
    3a52:	bf 92       	push	r11
    3a54:	cf 92       	push	r12
    3a56:	df 92       	push	r13
    3a58:	ef 92       	push	r14
    3a5a:	ff 92       	push	r15
    3a5c:	0f 93       	push	r16
    3a5e:	1f 93       	push	r17
    3a60:	df 93       	push	r29
    3a62:	cf 93       	push	r28
    3a64:	cd b7       	in	r28, 0x3d	; 61
    3a66:	de b7       	in	r29, 0x3e	; 62
    3a68:	e0 97       	sbiw	r28, 0x30	; 48
    3a6a:	0f b6       	in	r0, 0x3f	; 63
    3a6c:	f8 94       	cli
    3a6e:	de bf       	out	0x3e, r29	; 62
    3a70:	0f be       	out	0x3f, r0	; 63
    3a72:	cd bf       	out	0x3d, r28	; 61
    3a74:	b8 2e       	mov	r11, r24
    3a76:	4b 01       	movw	r8, r22
    3a78:	1d e8       	ldi	r17, 0x8D	; 141
    3a7a:	c1 2e       	mov	r12, r17
    3a7c:	11 e0       	ldi	r17, 0x01	; 1
    3a7e:	d1 2e       	mov	r13, r17

	for(i=0; i < MAX_BAUDRATE; i++){
		modemBaudrate = aBaudrate[i];
		uartSetBaudRate(nUart, modemBaudrate);
		timer_sysDelay_msec(100u);
		if(sprintf_P(&strTmp[0], PSTR("Searching:%lubsp"), modemBaudrate)){
    3a80:	3e 01       	movw	r6, r28
    3a82:	08 94       	sec
    3a84:	61 1c       	adc	r6, r1
    3a86:	71 1c       	adc	r7, r1
    3a88:	bc ec       	ldi	r27, 0xCC	; 204
    3a8a:	4b 2e       	mov	r4, r27
    3a8c:	b2 e0       	ldi	r27, 0x02	; 2
    3a8e:	5b 2e       	mov	r5, r27
	char strTmp[48];
	uint32_t modemBaudrate;
	uint8_t i;

	for(i=0; i < MAX_BAUDRATE; i++){
		modemBaudrate = aBaudrate[i];
    3a90:	d6 01       	movw	r26, r12
    3a92:	ed 90       	ld	r14, X+
    3a94:	fd 90       	ld	r15, X+
    3a96:	0d 91       	ld	r16, X+
    3a98:	1c 91       	ld	r17, X
		uartSetBaudRate(nUart, modemBaudrate);
    3a9a:	8b 2d       	mov	r24, r11
    3a9c:	b8 01       	movw	r22, r16
    3a9e:	a7 01       	movw	r20, r14
    3aa0:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <uartSetBaudRate>
		timer_sysDelay_msec(100u);
    3aa4:	64 e6       	ldi	r22, 0x64	; 100
    3aa6:	70 e0       	ldi	r23, 0x00	; 0
    3aa8:	80 e0       	ldi	r24, 0x00	; 0
    3aaa:	90 e0       	ldi	r25, 0x00	; 0
    3aac:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
		if(sprintf_P(&strTmp[0], PSTR("Searching:%lubsp"), modemBaudrate)){
    3ab0:	ed b7       	in	r30, 0x3d	; 61
    3ab2:	fe b7       	in	r31, 0x3e	; 62
    3ab4:	38 97       	sbiw	r30, 0x08	; 8
    3ab6:	0f b6       	in	r0, 0x3f	; 63
    3ab8:	f8 94       	cli
    3aba:	fe bf       	out	0x3e, r31	; 62
    3abc:	0f be       	out	0x3f, r0	; 63
    3abe:	ed bf       	out	0x3d, r30	; 61
    3ac0:	31 96       	adiw	r30, 0x01	; 1
    3ac2:	ad b7       	in	r26, 0x3d	; 61
    3ac4:	be b7       	in	r27, 0x3e	; 62
    3ac6:	12 96       	adiw	r26, 0x02	; 2
    3ac8:	7c 92       	st	X, r7
    3aca:	6e 92       	st	-X, r6
    3acc:	11 97       	sbiw	r26, 0x01	; 1
    3ace:	53 82       	std	Z+3, r5	; 0x03
    3ad0:	42 82       	std	Z+2, r4	; 0x02
    3ad2:	e4 82       	std	Z+4, r14	; 0x04
    3ad4:	f5 82       	std	Z+5, r15	; 0x05
    3ad6:	06 83       	std	Z+6, r16	; 0x06
    3ad8:	17 83       	std	Z+7, r17	; 0x07
    3ada:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    3ade:	ed b7       	in	r30, 0x3d	; 61
    3ae0:	fe b7       	in	r31, 0x3e	; 62
    3ae2:	38 96       	adiw	r30, 0x08	; 8
    3ae4:	0f b6       	in	r0, 0x3f	; 63
    3ae6:	f8 94       	cli
    3ae8:	fe bf       	out	0x3e, r31	; 62
    3aea:	0f be       	out	0x3f, r0	; 63
    3aec:	ed bf       	out	0x3d, r30	; 61
    3aee:	89 2b       	or	r24, r25
    3af0:	e9 f0       	breq	.+58     	; 0x3b2c <modemSearchBaudrate+0xe6>
			UART_DBG(strTmp);
    3af2:	c3 01       	movw	r24, r6
    3af4:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
			if(SendAtCmd_P(nUart,"AT\r", "OK", 2) != NULL){
    3af8:	8b 2d       	mov	r24, r11
    3afa:	68 ec       	ldi	r22, 0xC8	; 200
    3afc:	72 e0       	ldi	r23, 0x02	; 2
    3afe:	45 ec       	ldi	r20, 0xC5	; 197
    3b00:	52 e0       	ldi	r21, 0x02	; 2
    3b02:	22 e0       	ldi	r18, 0x02	; 2
    3b04:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    3b08:	89 2b       	or	r24, r25
    3b0a:	81 f0       	breq	.+32     	; 0x3b2c <modemSearchBaudrate+0xe6>
				*modemBaudrateFound = modemBaudrate;
    3b0c:	d4 01       	movw	r26, r8
    3b0e:	ed 92       	st	X+, r14
    3b10:	fd 92       	st	X+, r15
    3b12:	0d 93       	st	X+, r16
    3b14:	1c 93       	st	X, r17
    3b16:	13 97       	sbiw	r26, 0x03	; 3
				(void)SendAtCmd_P(nUart,"ATE0\r", "OK", 2);
    3b18:	8b 2d       	mov	r24, r11
    3b1a:	6f eb       	ldi	r22, 0xBF	; 191
    3b1c:	72 e0       	ldi	r23, 0x02	; 2
    3b1e:	4c eb       	ldi	r20, 0xBC	; 188
    3b20:	52 e0       	ldi	r21, 0x02	; 2
    3b22:	22 e0       	ldi	r18, 0x02	; 2
    3b24:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    3b28:	81 e0       	ldi	r24, 0x01	; 1
    3b2a:	0b c0       	rjmp	.+22     	; 0x3b42 <modemSearchBaudrate+0xfc>
				return 1;
    3b2c:	e4 e0       	ldi	r30, 0x04	; 4
    3b2e:	f0 e0       	ldi	r31, 0x00	; 0
    3b30:	ce 0e       	add	r12, r30
    3b32:	df 1e       	adc	r13, r31
{
	char strTmp[48];
	uint32_t modemBaudrate;
	uint8_t i;

	for(i=0; i < MAX_BAUDRATE; i++){
    3b34:	fd ea       	ldi	r31, 0xAD	; 173
    3b36:	cf 16       	cp	r12, r31
    3b38:	f1 e0       	ldi	r31, 0x01	; 1
    3b3a:	df 06       	cpc	r13, r31
    3b3c:	09 f0       	breq	.+2      	; 0x3b40 <modemSearchBaudrate+0xfa>
    3b3e:	a8 cf       	rjmp	.-176    	; 0x3a90 <modemSearchBaudrate+0x4a>
    3b40:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}// end for

	return 0;
}
    3b42:	e0 96       	adiw	r28, 0x30	; 48
    3b44:	0f b6       	in	r0, 0x3f	; 63
    3b46:	f8 94       	cli
    3b48:	de bf       	out	0x3e, r29	; 62
    3b4a:	0f be       	out	0x3f, r0	; 63
    3b4c:	cd bf       	out	0x3d, r28	; 61
    3b4e:	cf 91       	pop	r28
    3b50:	df 91       	pop	r29
    3b52:	1f 91       	pop	r17
    3b54:	0f 91       	pop	r16
    3b56:	ff 90       	pop	r15
    3b58:	ef 90       	pop	r14
    3b5a:	df 90       	pop	r13
    3b5c:	cf 90       	pop	r12
    3b5e:	bf 90       	pop	r11
    3b60:	9f 90       	pop	r9
    3b62:	8f 90       	pop	r8
    3b64:	7f 90       	pop	r7
    3b66:	6f 90       	pop	r6
    3b68:	5f 90       	pop	r5
    3b6a:	4f 90       	pop	r4
    3b6c:	08 95       	ret

00003b6e <modemOperatorSelection>:
	return 0;
}


uint8_t modemOperatorSelection(uint8_t nUart, uint8_t roamingSim)
{
    3b6e:	8f 92       	push	r8
    3b70:	9f 92       	push	r9
    3b72:	bf 92       	push	r11
    3b74:	cf 92       	push	r12
    3b76:	df 92       	push	r13
    3b78:	ef 92       	push	r14
    3b7a:	ff 92       	push	r15
    3b7c:	0f 93       	push	r16
    3b7e:	1f 93       	push	r17
    3b80:	df 93       	push	r29
    3b82:	cf 93       	push	r28
    3b84:	cd b7       	in	r28, 0x3d	; 61
    3b86:	de b7       	in	r29, 0x3e	; 62
    3b88:	c9 56       	subi	r28, 0x69	; 105
    3b8a:	d0 40       	sbci	r29, 0x00	; 0
    3b8c:	0f b6       	in	r0, 0x3f	; 63
    3b8e:	f8 94       	cli
    3b90:	de bf       	out	0x3e, r29	; 62
    3b92:	0f be       	out	0x3f, r0	; 63
    3b94:	cd bf       	out	0x3d, r28	; 61
    3b96:	f8 2e       	mov	r15, r24
	t_mccOperatorList	mccOperatorList;
	char strTmp[32];
	uint8_t idx, n, j;

	if(roamingSim){
    3b98:	66 23       	and	r22, r22
    3b9a:	09 f4       	brne	.+2      	; 0x3b9e <modemOperatorSelection+0x30>
    3b9c:	82 c0       	rjmp	.+260    	; 0x3ca2 <modemOperatorSelection+0x134>
		if(!debugON) modemKeepAliveDisplayEna = 1;
    3b9e:	80 91 77 05 	lds	r24, 0x0577
    3ba2:	88 23       	and	r24, r24
    3ba4:	19 f4       	brne	.+6      	; 0x3bac <modemOperatorSelection+0x3e>
    3ba6:	81 e0       	ldi	r24, 0x01	; 1
    3ba8:	80 93 81 05 	sts	0x0581, r24
    3bac:	10 e0       	ldi	r17, 0x00	; 0
		for(j=0; (j < 20) && !modemOperatorDiscovery(nUart, &mccOperatorList); timer_sysDelay_sec(5), j++);// tries 20 times - all the operators in the list
    3bae:	91 e2       	ldi	r25, 0x21	; 33
    3bb0:	c9 2e       	mov	r12, r25
    3bb2:	d1 2c       	mov	r13, r1
    3bb4:	cc 0e       	add	r12, r28
    3bb6:	dd 1e       	adc	r13, r29
    3bb8:	07 c0       	rjmp	.+14     	; 0x3bc8 <modemOperatorSelection+0x5a>
    3bba:	85 e0       	ldi	r24, 0x05	; 5
    3bbc:	90 e0       	ldi	r25, 0x00	; 0
    3bbe:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    3bc2:	1f 5f       	subi	r17, 0xFF	; 255
    3bc4:	14 31       	cpi	r17, 0x14	; 20
    3bc6:	31 f0       	breq	.+12     	; 0x3bd4 <modemOperatorSelection+0x66>
    3bc8:	8f 2d       	mov	r24, r15
    3bca:	b6 01       	movw	r22, r12
    3bcc:	0e 94 a5 1b 	call	0x374a	; 0x374a <modemOperatorDiscovery>
    3bd0:	88 23       	and	r24, r24
    3bd2:	99 f3       	breq	.-26     	; 0x3bba <modemOperatorSelection+0x4c>
		if(mccOperatorList.numOperatorsFound){
    3bd4:	b9 a0       	ldd	r11, Y+33	; 0x21
    3bd6:	bb 20       	and	r11, r11
    3bd8:	09 f4       	brne	.+2      	; 0x3bdc <modemOperatorSelection+0x6e>
    3bda:	5c c0       	rjmp	.+184    	; 0x3c94 <modemOperatorSelection+0x126>
    3bdc:	8e 01       	movw	r16, r28
    3bde:	0e 5d       	subi	r16, 0xDE	; 222
    3be0:	1f 4f       	sbci	r17, 0xFF	; 255
    3be2:	ee 24       	eor	r14, r14
			n = mccOperatorList.numOperatorsFound;
			for(idx=0; idx< n; idx++){ // select manual operator.
				if(sprintf_P(strTmp, PSTR("AT+COPS=1,2,%s\r"), &mccOperatorList.strMobileCountryCode[idx][0])){
    3be4:	6e 01       	movw	r12, r28
    3be6:	08 94       	sec
    3be8:	c1 1c       	adc	r12, r1
    3bea:	d1 1c       	adc	r13, r1
    3bec:	8e e4       	ldi	r24, 0x4E	; 78
    3bee:	88 2e       	mov	r8, r24
    3bf0:	82 e0       	ldi	r24, 0x02	; 2
    3bf2:	98 2e       	mov	r9, r24
    3bf4:	4c c0       	rjmp	.+152    	; 0x3c8e <modemOperatorSelection+0x120>
    3bf6:	00 d0       	rcall	.+0      	; 0x3bf8 <modemOperatorSelection+0x8a>
    3bf8:	00 d0       	rcall	.+0      	; 0x3bfa <modemOperatorSelection+0x8c>
    3bfa:	00 d0       	rcall	.+0      	; 0x3bfc <modemOperatorSelection+0x8e>
    3bfc:	ed b7       	in	r30, 0x3d	; 61
    3bfe:	fe b7       	in	r31, 0x3e	; 62
    3c00:	31 96       	adiw	r30, 0x01	; 1
    3c02:	ad b7       	in	r26, 0x3d	; 61
    3c04:	be b7       	in	r27, 0x3e	; 62
    3c06:	12 96       	adiw	r26, 0x02	; 2
    3c08:	dc 92       	st	X, r13
    3c0a:	ce 92       	st	-X, r12
    3c0c:	11 97       	sbiw	r26, 0x01	; 1
    3c0e:	93 82       	std	Z+3, r9	; 0x03
    3c10:	82 82       	std	Z+2, r8	; 0x02
    3c12:	15 83       	std	Z+5, r17	; 0x05
    3c14:	04 83       	std	Z+4, r16	; 0x04
    3c16:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    3c1a:	2d b7       	in	r18, 0x3d	; 61
    3c1c:	3e b7       	in	r19, 0x3e	; 62
    3c1e:	2a 5f       	subi	r18, 0xFA	; 250
    3c20:	3f 4f       	sbci	r19, 0xFF	; 255
    3c22:	0f b6       	in	r0, 0x3f	; 63
    3c24:	f8 94       	cli
    3c26:	3e bf       	out	0x3e, r19	; 62
    3c28:	0f be       	out	0x3f, r0	; 63
    3c2a:	2d bf       	out	0x3d, r18	; 61
    3c2c:	89 2b       	or	r24, r25
    3c2e:	61 f1       	breq	.+88     	; 0x3c88 <modemOperatorSelection+0x11a>
					if(SendAtCmd(nUart, strTmp, "OK", 5) != NULL){// operator is selected
    3c30:	8f 2d       	mov	r24, r15
    3c32:	b6 01       	movw	r22, r12
    3c34:	40 e0       	ldi	r20, 0x00	; 0
    3c36:	51 e0       	ldi	r21, 0x01	; 1
    3c38:	25 e0       	ldi	r18, 0x05	; 5
    3c3a:	0e 94 10 1b 	call	0x3620	; 0x3620 <modemSendAtCmd>
    3c3e:	89 2b       	or	r24, r25
    3c40:	19 f1       	breq	.+70     	; 0x3c88 <modemOperatorSelection+0x11a>
						timer_sysDelay_msec(5);
    3c42:	65 e0       	ldi	r22, 0x05	; 5
    3c44:	70 e0       	ldi	r23, 0x00	; 0
    3c46:	80 e0       	ldi	r24, 0x00	; 0
    3c48:	90 e0       	ldi	r25, 0x00	; 0
    3c4a:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
						if(modemKeepAliveDisplayEna) modemKeepAliveDisplayEna = 0;
    3c4e:	80 91 81 05 	lds	r24, 0x0581
    3c52:	88 23       	and	r24, r24
    3c54:	11 f0       	breq	.+4      	; 0x3c5a <modemOperatorSelection+0xec>
    3c56:	10 92 81 05 	sts	0x0581, r1

						if(modemNetworkRegistrationReport(nUart, 10, 10)){// operator registration each 10 seconds retries 5 times
    3c5a:	8f 2d       	mov	r24, r15
    3c5c:	6a e0       	ldi	r22, 0x0A	; 10
    3c5e:	70 e0       	ldi	r23, 0x00	; 0
    3c60:	4a e0       	ldi	r20, 0x0A	; 10
    3c62:	0e 94 dc 1c 	call	0x39b8	; 0x39b8 <modemNetworkRegistrationReport>
    3c66:	88 23       	and	r24, r24
    3c68:	59 f0       	breq	.+22     	; 0x3c80 <modemOperatorSelection+0x112>
							if(modemGPRSNetworkRegistrationStatus(nUart, 10,5)){// GPRS registered. can send data.
    3c6a:	8f 2d       	mov	r24, r15
    3c6c:	6a e0       	ldi	r22, 0x0A	; 10
    3c6e:	70 e0       	ldi	r23, 0x00	; 0
    3c70:	45 e0       	ldi	r20, 0x05	; 5
    3c72:	0e 94 9c 1c 	call	0x3938	; 0x3938 <modemGPRSNetworkRegistrationStatus>
    3c76:	88 23       	and	r24, r24
    3c78:	61 f5       	brne	.+88     	; 0x3cd2 <modemOperatorSelection+0x164>
								return 1;	// operator + GPRS is selected & registered
							}else TXT_DBG("GPRS access denied.");
    3c7a:	8a e3       	ldi	r24, 0x3A	; 58
    3c7c:	92 e0       	ldi	r25, 0x02	; 2
    3c7e:	02 c0       	rjmp	.+4      	; 0x3c84 <modemOperatorSelection+0x116>
						}else TXT_DBG("Network access denied.");
    3c80:	83 e2       	ldi	r24, 0x23	; 35
    3c82:	92 e0       	ldi	r25, 0x02	; 2
    3c84:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(roamingSim){
		if(!debugON) modemKeepAliveDisplayEna = 1;
		for(j=0; (j < 20) && !modemOperatorDiscovery(nUart, &mccOperatorList); timer_sysDelay_sec(5), j++);// tries 20 times - all the operators in the list
		if(mccOperatorList.numOperatorsFound){
			n = mccOperatorList.numOperatorsFound;
			for(idx=0; idx< n; idx++){ // select manual operator.
    3c88:	e3 94       	inc	r14
    3c8a:	07 5f       	subi	r16, 0xF7	; 247
    3c8c:	1f 4f       	sbci	r17, 0xFF	; 255
    3c8e:	eb 14       	cp	r14, r11
    3c90:	08 f4       	brcc	.+2      	; 0x3c94 <modemOperatorSelection+0x126>
    3c92:	b1 cf       	rjmp	.-158    	; 0x3bf6 <modemOperatorSelection+0x88>
						}else TXT_DBG("Network access denied.");
					}
				}
			}// end for
		}
		if(modemKeepAliveDisplayEna) modemKeepAliveDisplayEna = 0;
    3c94:	80 91 81 05 	lds	r24, 0x0581
    3c98:	88 23       	and	r24, r24
    3c9a:	e1 f0       	breq	.+56     	; 0x3cd4 <modemOperatorSelection+0x166>
    3c9c:	10 92 81 05 	sts	0x0581, r1
    3ca0:	13 c0       	rjmp	.+38     	; 0x3cc8 <modemOperatorSelection+0x15a>
	}else{
		if(modemNetworkRegistrationReport(nUart, 10, 10)){// operator registration each 10 seconds retries 10 times
    3ca2:	6a e0       	ldi	r22, 0x0A	; 10
    3ca4:	70 e0       	ldi	r23, 0x00	; 0
    3ca6:	4a e0       	ldi	r20, 0x0A	; 10
    3ca8:	0e 94 dc 1c 	call	0x39b8	; 0x39b8 <modemNetworkRegistrationReport>
    3cac:	88 23       	and	r24, r24
    3cae:	71 f0       	breq	.+28     	; 0x3ccc <modemOperatorSelection+0x15e>
			if(modemGPRSNetworkRegistrationStatus(nUart, 10,5)){// GPRS registered. can send data.
    3cb0:	8f 2d       	mov	r24, r15
    3cb2:	6a e0       	ldi	r22, 0x0A	; 10
    3cb4:	70 e0       	ldi	r23, 0x00	; 0
    3cb6:	45 e0       	ldi	r20, 0x05	; 5
    3cb8:	0e 94 9c 1c 	call	0x3938	; 0x3938 <modemGPRSNetworkRegistrationStatus>
    3cbc:	88 23       	and	r24, r24
    3cbe:	49 f4       	brne	.+18     	; 0x3cd2 <modemOperatorSelection+0x164>
				return 1;	// operator + GPRS is selected & registered
			}else TXT_DBG("GPRS access denied.");
    3cc0:	8f e0       	ldi	r24, 0x0F	; 15
    3cc2:	92 e0       	ldi	r25, 0x02	; 2
    3cc4:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    3cc8:	80 e0       	ldi	r24, 0x00	; 0
    3cca:	04 c0       	rjmp	.+8      	; 0x3cd4 <modemOperatorSelection+0x166>
		}else TXT_DBG("Network access denied.");
    3ccc:	88 ef       	ldi	r24, 0xF8	; 248
    3cce:	91 e0       	ldi	r25, 0x01	; 1
    3cd0:	f9 cf       	rjmp	.-14     	; 0x3cc4 <modemOperatorSelection+0x156>
    3cd2:	81 e0       	ldi	r24, 0x01	; 1
	}

	return 0;
}
    3cd4:	c7 59       	subi	r28, 0x97	; 151
    3cd6:	df 4f       	sbci	r29, 0xFF	; 255
    3cd8:	0f b6       	in	r0, 0x3f	; 63
    3cda:	f8 94       	cli
    3cdc:	de bf       	out	0x3e, r29	; 62
    3cde:	0f be       	out	0x3f, r0	; 63
    3ce0:	cd bf       	out	0x3d, r28	; 61
    3ce2:	cf 91       	pop	r28
    3ce4:	df 91       	pop	r29
    3ce6:	1f 91       	pop	r17
    3ce8:	0f 91       	pop	r16
    3cea:	ff 90       	pop	r15
    3cec:	ef 90       	pop	r14
    3cee:	df 90       	pop	r13
    3cf0:	cf 90       	pop	r12
    3cf2:	bf 90       	pop	r11
    3cf4:	9f 90       	pop	r9
    3cf6:	8f 90       	pop	r8
    3cf8:	08 95       	ret

00003cfa <modemSetBaudrate>:
 * return:
 * 		0 - failed
 * 		1 - set modem baudrate
 */
uint8_t modemSetBaudrate(uint8_t nUart, uint32_t nModemBaudrate)
{
    3cfa:	af 92       	push	r10
    3cfc:	bf 92       	push	r11
    3cfe:	df 92       	push	r13
    3d00:	ef 92       	push	r14
    3d02:	ff 92       	push	r15
    3d04:	0f 93       	push	r16
    3d06:	1f 93       	push	r17
    3d08:	df 93       	push	r29
    3d0a:	cf 93       	push	r28
    3d0c:	cd b7       	in	r28, 0x3d	; 61
    3d0e:	de b7       	in	r29, 0x3e	; 62
    3d10:	a4 97       	sbiw	r28, 0x24	; 36
    3d12:	0f b6       	in	r0, 0x3f	; 63
    3d14:	f8 94       	cli
    3d16:	de bf       	out	0x3e, r29	; 62
    3d18:	0f be       	out	0x3f, r0	; 63
    3d1a:	cd bf       	out	0x3d, r28	; 61
    3d1c:	d8 2e       	mov	r13, r24
    3d1e:	7a 01       	movw	r14, r20
    3d20:	8b 01       	movw	r16, r22
	char strTmpBuf[32];
	uint32_t nBaudrate;

	if(modemSearchBaudrate(nUart, &nBaudrate)){
    3d22:	be 01       	movw	r22, r28
    3d24:	6f 5f       	subi	r22, 0xFF	; 255
    3d26:	7f 4f       	sbci	r23, 0xFF	; 255
    3d28:	0e 94 23 1d 	call	0x3a46	; 0x3a46 <modemSearchBaudrate>
    3d2c:	88 23       	and	r24, r24
    3d2e:	09 f4       	brne	.+2      	; 0x3d32 <modemSetBaudrate+0x38>
    3d30:	40 c0       	rjmp	.+128    	; 0x3db2 <modemSetBaudrate+0xb8>
		if(sprintf_P(strTmpBuf, PSTR("AT+IPR=%lu;&W\r"),nModemBaudrate)){
    3d32:	2d b7       	in	r18, 0x3d	; 61
    3d34:	3e b7       	in	r19, 0x3e	; 62
    3d36:	28 50       	subi	r18, 0x08	; 8
    3d38:	30 40       	sbci	r19, 0x00	; 0
    3d3a:	0f b6       	in	r0, 0x3f	; 63
    3d3c:	f8 94       	cli
    3d3e:	3e bf       	out	0x3e, r19	; 62
    3d40:	0f be       	out	0x3f, r0	; 63
    3d42:	2d bf       	out	0x3d, r18	; 61
    3d44:	ed b7       	in	r30, 0x3d	; 61
    3d46:	fe b7       	in	r31, 0x3e	; 62
    3d48:	31 96       	adiw	r30, 0x01	; 1
    3d4a:	25 e0       	ldi	r18, 0x05	; 5
    3d4c:	a2 2e       	mov	r10, r18
    3d4e:	b1 2c       	mov	r11, r1
    3d50:	ac 0e       	add	r10, r28
    3d52:	bd 1e       	adc	r11, r29
    3d54:	ad b7       	in	r26, 0x3d	; 61
    3d56:	be b7       	in	r27, 0x3e	; 62
    3d58:	12 96       	adiw	r26, 0x02	; 2
    3d5a:	bc 92       	st	X, r11
    3d5c:	ae 92       	st	-X, r10
    3d5e:	11 97       	sbiw	r26, 0x01	; 1
    3d60:	8d ea       	ldi	r24, 0xAD	; 173
    3d62:	92 e0       	ldi	r25, 0x02	; 2
    3d64:	93 83       	std	Z+3, r25	; 0x03
    3d66:	82 83       	std	Z+2, r24	; 0x02
    3d68:	e4 82       	std	Z+4, r14	; 0x04
    3d6a:	f5 82       	std	Z+5, r15	; 0x05
    3d6c:	06 83       	std	Z+6, r16	; 0x06
    3d6e:	17 83       	std	Z+7, r17	; 0x07
    3d70:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    3d74:	2d b7       	in	r18, 0x3d	; 61
    3d76:	3e b7       	in	r19, 0x3e	; 62
    3d78:	28 5f       	subi	r18, 0xF8	; 248
    3d7a:	3f 4f       	sbci	r19, 0xFF	; 255
    3d7c:	0f b6       	in	r0, 0x3f	; 63
    3d7e:	f8 94       	cli
    3d80:	3e bf       	out	0x3e, r19	; 62
    3d82:	0f be       	out	0x3f, r0	; 63
    3d84:	2d bf       	out	0x3d, r18	; 61
    3d86:	89 2b       	or	r24, r25
    3d88:	a1 f0       	breq	.+40     	; 0x3db2 <modemSetBaudrate+0xb8>
			if(SendAtCmd(nUart, strTmpBuf, "OK", 5) != NULL){
    3d8a:	8d 2d       	mov	r24, r13
    3d8c:	b5 01       	movw	r22, r10
    3d8e:	40 e0       	ldi	r20, 0x00	; 0
    3d90:	51 e0       	ldi	r21, 0x01	; 1
    3d92:	25 e0       	ldi	r18, 0x05	; 5
    3d94:	0e 94 10 1b 	call	0x3620	; 0x3620 <modemSendAtCmd>
    3d98:	89 2b       	or	r24, r25
    3d9a:	59 f0       	breq	.+22     	; 0x3db2 <modemSetBaudrate+0xb8>
				uartSetBaudRate(nUart, nModemBaudrate);
    3d9c:	8d 2d       	mov	r24, r13
    3d9e:	b8 01       	movw	r22, r16
    3da0:	a7 01       	movw	r20, r14
    3da2:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <uartSetBaudRate>
				timer_sysDelay_sec(5u);
    3da6:	85 e0       	ldi	r24, 0x05	; 5
    3da8:	90 e0       	ldi	r25, 0x00	; 0
    3daa:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    3dae:	81 e0       	ldi	r24, 0x01	; 1
    3db0:	01 c0       	rjmp	.+2      	; 0x3db4 <modemSetBaudrate+0xba>
				return 1;
    3db2:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}
	return 0;
}
    3db4:	a4 96       	adiw	r28, 0x24	; 36
    3db6:	0f b6       	in	r0, 0x3f	; 63
    3db8:	f8 94       	cli
    3dba:	de bf       	out	0x3e, r29	; 62
    3dbc:	0f be       	out	0x3f, r0	; 63
    3dbe:	cd bf       	out	0x3d, r28	; 61
    3dc0:	cf 91       	pop	r28
    3dc2:	df 91       	pop	r29
    3dc4:	1f 91       	pop	r17
    3dc6:	0f 91       	pop	r16
    3dc8:	ff 90       	pop	r15
    3dca:	ef 90       	pop	r14
    3dcc:	df 90       	pop	r13
    3dce:	bf 90       	pop	r11
    3dd0:	af 90       	pop	r10
    3dd2:	08 95       	ret

00003dd4 <modemPwrOffProc>:
	return powerUp;
}


void modemPwrOffProc(uint8_t nUart)
{
    3dd4:	1f 93       	push	r17
    3dd6:	18 2f       	mov	r17, r24

	TXT_DBG("start modemPwrOffProc.");
    3dd8:	83 e5       	ldi	r24, 0x53	; 83
    3dda:	93 e0       	ldi	r25, 0x03	; 3
    3ddc:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(!(PINC & (1<<GSM_PWR_MON))){// power monitor is on
    3de0:	37 99       	sbic	0x06, 7	; 6
    3de2:	36 c0       	rjmp	.+108    	; 0x3e50 <modemPwrOffProc+0x7c>
		TXT_DBG("GSM Modem Power is ON.");
    3de4:	8c e3       	ldi	r24, 0x3C	; 60
    3de6:	93 e0       	ldi	r25, 0x03	; 3
    3de8:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		if(SendAtCmd_P(nUart, "AT#SHDN\r", "OK", 5) == NULL){
    3dec:	81 2f       	mov	r24, r17
    3dee:	63 e3       	ldi	r22, 0x33	; 51
    3df0:	73 e0       	ldi	r23, 0x03	; 3
    3df2:	40 e3       	ldi	r20, 0x30	; 48
    3df4:	53 e0       	ldi	r21, 0x03	; 3
    3df6:	25 e0       	ldi	r18, 0x05	; 5
    3df8:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    3dfc:	89 2b       	or	r24, r25
    3dfe:	51 f4       	brne	.+20     	; 0x3e14 <modemPwrOffProc+0x40>
			// off mode key procedure
			TXT_DBG("off mode key procedure");
    3e00:	89 e1       	ldi	r24, 0x19	; 25
    3e02:	93 e0       	ldi	r25, 0x03	; 3
    3e04:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
			sbi(PORTC, GSM_IGNITION); 	// start ignition pulse low
    3e08:	45 9a       	sbi	0x08, 5	; 8
			timer_sysDelay_sec(4);
    3e0a:	84 e0       	ldi	r24, 0x04	; 4
    3e0c:	90 e0       	ldi	r25, 0x00	; 0
    3e0e:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
			cbi(PORTC, GSM_IGNITION);	// end ignition pulse released
    3e12:	45 98       	cbi	0x08, 5	; 8
		}
		timer_sysSetTimeout_sec(15);
    3e14:	8f e0       	ldi	r24, 0x0F	; 15
    3e16:	90 e0       	ldi	r25, 0x00	; 0
    3e18:	0e 94 62 28 	call	0x50c4	; 0x50c4 <timer_sysSetTimeout_sec>
		while(!(PINC & (1<<GSM_PWR_MON)) && timer_sysGetTimeout_sec());
    3e1c:	37 99       	sbic	0x06, 7	; 6
    3e1e:	04 c0       	rjmp	.+8      	; 0x3e28 <modemPwrOffProc+0x54>
    3e20:	0e 94 5c 28 	call	0x50b8	; 0x50b8 <timer_sysGetTimeout_sec>
    3e24:	89 2b       	or	r24, r25
    3e26:	d1 f7       	brne	.-12     	; 0x3e1c <modemPwrOffProc+0x48>
		if(!timer_sysGetTimeout_sec()){
    3e28:	0e 94 5c 28 	call	0x50b8	; 0x50b8 <timer_sysGetTimeout_sec>
    3e2c:	89 2b       	or	r24, r25
    3e2e:	61 f4       	brne	.+24     	; 0x3e48 <modemPwrOffProc+0x74>
			if(modemHwShDwnUnconditional()){
    3e30:	0e 94 a4 1a 	call	0x3548	; 0x3548 <modemHwShDwnUnconditional>
    3e34:	88 23       	and	r24, r24
    3e36:	61 f0       	breq	.+24     	; 0x3e50 <modemPwrOffProc+0x7c>

#if defined(__DEBUG_GSM_MODEM)
				TXT_DBG("GSM Modem Power OFF Serious Problem!!!");
    3e38:	82 ef       	ldi	r24, 0xF2	; 242
    3e3a:	92 e0       	ldi	r25, 0x02	; 2
    3e3c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
#endif
				modemPwrOffProc(nUart); // infinite loop
    3e40:	81 2f       	mov	r24, r17
    3e42:	0e 94 ea 1e 	call	0x3dd4	; 0x3dd4 <modemPwrOffProc>
    3e46:	04 c0       	rjmp	.+8      	; 0x3e50 <modemPwrOffProc+0x7c>
			}
		}else{
			timer_sysDelay_sec(5);
    3e48:	85 e0       	ldi	r24, 0x05	; 5
    3e4a:	90 e0       	ldi	r25, 0x00	; 0
    3e4c:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
		}
	}

	TXT_DBG("GSM Modem Power OFF.");
    3e50:	8d ed       	ldi	r24, 0xDD	; 221
    3e52:	92 e0       	ldi	r25, 0x02	; 2
    3e54:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
}
    3e58:	1f 91       	pop	r17
    3e5a:	08 95       	ret

00003e5c <modemInit>:
volatile uint8_t modemKeepAliveDisplayEna;


void modemInit(void)
{
	modemKeepAliveDisplayEna = 0;
    3e5c:	10 92 81 05 	sts	0x0581, r1
	modemPwrOffProc(COM_GSM);
    3e60:	80 e0       	ldi	r24, 0x00	; 0
    3e62:	0e 94 ea 1e 	call	0x3dd4	; 0x3dd4 <modemPwrOffProc>
}
    3e66:	08 95       	ret

00003e68 <modemPwrOnProc>:
 * return:
 * 		0	- failed
 * 		1	- successful
*/
uint8_t modemPwrOnProc(void)
{
    3e68:	1f 93       	push	r17
	uint32_t u32BattValue;
	uint8_t powerUp = 0;

	TXT_DBG("start modemPwrOnProc.");
    3e6a:	87 eb       	ldi	r24, 0xB7	; 183
    3e6c:	93 e0       	ldi	r25, 0x03	; 3
    3e6e:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	u32BattValue = batteryReadVoltageMeasure();
    3e72:	0e 94 d1 15 	call	0x2ba2	; 0x2ba2 <batteryReadVoltageMeasure>
	if(u32BattValue > 3220u){
    3e76:	65 59       	subi	r22, 0x95	; 149
    3e78:	7c 40       	sbci	r23, 0x0C	; 12
    3e7a:	80 40       	sbci	r24, 0x00	; 0
    3e7c:	90 40       	sbci	r25, 0x00	; 0
    3e7e:	e8 f0       	brcs	.+58     	; 0x3eba <modemPwrOnProc+0x52>
		if(PINC & (1<<GSM_PWR_MON)){// power monitor is off
    3e80:	37 9b       	sbis	0x06, 7	; 6
    3e82:	15 c0       	rjmp	.+42     	; 0x3eae <modemPwrOnProc+0x46>
			TXT_DBG("GSM Modem Power is OFF.");
    3e84:	8f e9       	ldi	r24, 0x9F	; 159
    3e86:	93 e0       	ldi	r25, 0x03	; 3
    3e88:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
			sbi(PORTC, GSM_IGNITION); 	// start ignition pulse low
    3e8c:	45 9a       	sbi	0x08, 5	; 8
			timer_sysDelay_sec(10);
    3e8e:	8a e0       	ldi	r24, 0x0A	; 10
    3e90:	90 e0       	ldi	r25, 0x00	; 0
    3e92:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
			cbi(PORTC, GSM_IGNITION);	// end ignition pulse released
    3e96:	45 98       	cbi	0x08, 5	; 8
			timer_sysDelay_sec(1);
    3e98:	81 e0       	ldi	r24, 0x01	; 1
    3e9a:	90 e0       	ldi	r25, 0x00	; 0
    3e9c:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
			if(PINC & (1<<GSM_PWR_MON)){// power monitor is off
    3ea0:	37 9b       	sbis	0x06, 7	; 6
    3ea2:	05 c0       	rjmp	.+10     	; 0x3eae <modemPwrOnProc+0x46>
				if(!modemHwShDwnUnconditional()){
    3ea4:	0e 94 a4 1a 	call	0x3548	; 0x3548 <modemHwShDwnUnconditional>
    3ea8:	10 e0       	ldi	r17, 0x00	; 0
    3eaa:	88 23       	and	r24, r24
    3eac:	09 f4       	brne	.+2      	; 0x3eb0 <modemPwrOnProc+0x48>
    3eae:	11 e0       	ldi	r17, 0x01	; 1
					powerUp = 1;
				}
			}else powerUp = 1;
		}else powerUp = 1;
		TXT_DBG("GSM Modem Power ON.");
    3eb0:	8b e8       	ldi	r24, 0x8B	; 139
    3eb2:	93 e0       	ldi	r25, 0x03	; 3
    3eb4:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    3eb8:	05 c0       	rjmp	.+10     	; 0x3ec4 <modemPwrOnProc+0x5c>

	}else{
#if defined(__DEBUG_GSM_MODEM)
		TXT_DBG("Protect modem 3G... Low battery.");
    3eba:	8a e6       	ldi	r24, 0x6A	; 106
    3ebc:	93 e0       	ldi	r25, 0x03	; 3
    3ebe:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    3ec2:	10 e0       	ldi	r17, 0x00	; 0
#endif
	}
	timer_sysDelay_sec(1);
    3ec4:	81 e0       	ldi	r24, 0x01	; 1
    3ec6:	90 e0       	ldi	r25, 0x00	; 0
    3ec8:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>

	return powerUp;
}
    3ecc:	81 2f       	mov	r24, r17
    3ece:	1f 91       	pop	r17
    3ed0:	08 95       	ret

00003ed2 <modemBypassUart>:
	else
		ledControl(LED1, LED_OFF);
}

void modemBypassUart(void)
{
    3ed2:	0f 93       	push	r16
    3ed4:	1f 93       	push	r17
    3ed6:	df 93       	push	r29
    3ed8:	cf 93       	push	r28
    3eda:	0f 92       	push	r0
    3edc:	cd b7       	in	r28, 0x3d	; 61
    3ede:	de b7       	in	r29, 0x3e	; 62
	unsigned char c;


	uart1_splitPortSelect(UART1_SPLIT_DBG);
    3ee0:	82 e0       	ldi	r24, 0x02	; 2
    3ee2:	0e 94 80 28 	call	0x5100	; 0x5100 <uart1_splitPortSelect>
	WDTCSR |= (1<<WDIF);
    3ee6:	80 91 60 00 	lds	r24, 0x0060
    3eea:	80 68       	ori	r24, 0x80	; 128
    3eec:	80 93 60 00 	sts	0x0060, r24
	WDTCSR |= (1<<WDIE);
    3ef0:	80 91 60 00 	lds	r24, 0x0060
    3ef4:	80 64       	ori	r24, 0x40	; 64
    3ef6:	80 93 60 00 	sts	0x0060, r24

	if(modemPwrOnProc()){
    3efa:	0e 94 34 1f 	call	0x3e68	; 0x3e68 <modemPwrOnProc>
    3efe:	88 23       	and	r24, r24
    3f00:	09 f4       	brne	.+2      	; 0x3f04 <modemBypassUart+0x32>
    3f02:	38 c0       	rjmp	.+112    	; 0x3f74 <modemBypassUart+0xa2>
		wdt_enable(WDTO_500MS);
    3f04:	2d e0       	ldi	r18, 0x0D	; 13
    3f06:	88 e1       	ldi	r24, 0x18	; 24
    3f08:	90 e0       	ldi	r25, 0x00	; 0
    3f0a:	0f b6       	in	r0, 0x3f	; 63
    3f0c:	f8 94       	cli
    3f0e:	a8 95       	wdr
    3f10:	80 93 60 00 	sts	0x0060, r24
    3f14:	0f be       	out	0x3f, r0	; 63
    3f16:	20 93 60 00 	sts	0x0060, r18
		while(1){
			cli();
			wdt_flag |= 1;
			sei();
			if(uartReceiveByte(COM_GSM, &c)){
    3f1a:	8e 01       	movw	r16, r28
    3f1c:	0f 5f       	subi	r16, 0xFF	; 255
    3f1e:	1f 4f       	sbci	r17, 0xFF	; 255
	WDTCSR |= (1<<WDIE);

	if(modemPwrOnProc()){
		wdt_enable(WDTO_500MS);
		while(1){
			cli();
    3f20:	f8 94       	cli
			wdt_flag |= 1;
    3f22:	80 91 7f 05 	lds	r24, 0x057F
    3f26:	81 60       	ori	r24, 0x01	; 1
    3f28:	80 93 7f 05 	sts	0x057F, r24
			sei();
    3f2c:	78 94       	sei
			if(uartReceiveByte(COM_GSM, &c)){
    3f2e:	80 e0       	ldi	r24, 0x00	; 0
    3f30:	b8 01       	movw	r22, r16
    3f32:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <uartReceiveByte>
    3f36:	88 23       	and	r24, r24
    3f38:	21 f0       	breq	.+8      	; 0x3f42 <modemBypassUart+0x70>
				uartSendByte(COM_DBG,c);
    3f3a:	81 e0       	ldi	r24, 0x01	; 1
    3f3c:	69 81       	ldd	r22, Y+1	; 0x01
    3f3e:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
			}
			cli();
    3f42:	f8 94       	cli
			wdt_flag |= 2;
    3f44:	80 91 7f 05 	lds	r24, 0x057F
    3f48:	82 60       	ori	r24, 0x02	; 2
    3f4a:	80 93 7f 05 	sts	0x057F, r24
			sei();
    3f4e:	78 94       	sei
			if(uartReceiveByte(COM_DBG, &c)){
    3f50:	81 e0       	ldi	r24, 0x01	; 1
    3f52:	b8 01       	movw	r22, r16
    3f54:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <uartReceiveByte>
    3f58:	88 23       	and	r24, r24
    3f5a:	21 f0       	breq	.+8      	; 0x3f64 <modemBypassUart+0x92>
				uartSendByte(COM_GSM,c);
    3f5c:	80 e0       	ldi	r24, 0x00	; 0
    3f5e:	69 81       	ldd	r22, Y+1	; 0x01
    3f60:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
			}

			if(wdt_flag == 3){
    3f64:	80 91 7f 05 	lds	r24, 0x057F
    3f68:	83 30       	cpi	r24, 0x03	; 3
    3f6a:	d1 f6       	brne	.-76     	; 0x3f20 <modemBypassUart+0x4e>
				wdt_reset();
    3f6c:	a8 95       	wdr
				wdt_flag = 0;
    3f6e:	10 92 7f 05 	sts	0x057F, r1
    3f72:	d6 cf       	rjmp	.-84     	; 0x3f20 <modemBypassUart+0x4e>
			}

		}
	}
}
    3f74:	0f 90       	pop	r0
    3f76:	cf 91       	pop	r28
    3f78:	df 91       	pop	r29
    3f7a:	1f 91       	pop	r17
    3f7c:	0f 91       	pop	r16
    3f7e:	08 95       	ret

00003f80 <nmeaInit>:
//extern GpsInfoType GpsInfo;
u08 NmeaPacket[NMEA_BUFFERSIZE];

void nmeaInit(void)
{
}
    3f80:	08 95       	ret

00003f82 <nmeaGetPacketBuffer>:

u08* nmeaGetPacketBuffer(void)
{
	return NmeaPacket;
}
    3f82:	83 e8       	ldi	r24, 0x83	; 131
    3f84:	95 e0       	ldi	r25, 0x05	; 5
    3f86:	08 95       	ret

00003f88 <nmeaProcess>:

u08 nmeaProcess(cBuffer* rxBuffer)
{
    3f88:	ef 92       	push	r14
    3f8a:	ff 92       	push	r15
    3f8c:	0f 93       	push	r16
    3f8e:	1f 93       	push	r17
    3f90:	cf 93       	push	r28
    3f92:	df 93       	push	r29
    3f94:	8c 01       	movw	r16, r24
    3f96:	0e c0       	rjmp	.+28     	; 0x3fb4 <nmeaProcess+0x2c>

	// process the receive buffer
	// go through buffer looking for packets
	while(rxBuffer->datalength){
		// look for a start of NMEA packet
		if(bufferGetAtIndex(rxBuffer,0) == '$')
    3f98:	c8 01       	movw	r24, r16
    3f9a:	60 e0       	ldi	r22, 0x00	; 0
    3f9c:	70 e0       	ldi	r23, 0x00	; 0
    3f9e:	0e 94 83 07 	call	0xf06	; 0xf06 <bufferGetAtIndex>
    3fa2:	84 32       	cpi	r24, 0x24	; 36
    3fa4:	21 f4       	brne	.+8      	; 0x3fae <nmeaProcess+0x26>
    3fa6:	81 e0       	ldi	r24, 0x01	; 1
    3fa8:	e8 2e       	mov	r14, r24
    3faa:	f1 2c       	mov	r15, r1
    3fac:	43 c0       	rjmp	.+134    	; 0x4034 <nmeaProcess+0xac>
			// start will be detected in the next nmeaProcess iteration.

			// done looking for start
			break;
		}else
			bufferGetFromFront(rxBuffer);
    3fae:	c8 01       	movw	r24, r16
    3fb0:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
	//u08 data;
	u16 i,j;

	// process the receive buffer
	// go through buffer looking for packets
	while(rxBuffer->datalength){
    3fb4:	f8 01       	movw	r30, r16
    3fb6:	84 81       	ldd	r24, Z+4	; 0x04
    3fb8:	95 81       	ldd	r25, Z+5	; 0x05
    3fba:	89 2b       	or	r24, r25
    3fbc:	69 f7       	brne	.-38     	; 0x3f98 <nmeaProcess+0x10>
    3fbe:	42 c0       	rjmp	.+132    	; 0x4044 <nmeaProcess+0xbc>
	
	// if we detected a start, look for end of packet
	if(startFlag){
		for(i=1; i<(rxBuffer->datalength)-1; i++){
			// check for end of NMEA packet <CR><LF>
			if((bufferGetAtIndex(rxBuffer,i) == '\r') && (bufferGetAtIndex(rxBuffer,i+1) == '\n')){
    3fc0:	c8 01       	movw	r24, r16
    3fc2:	b7 01       	movw	r22, r14
    3fc4:	0e 94 83 07 	call	0xf06	; 0xf06 <bufferGetAtIndex>
    3fc8:	8d 30       	cpi	r24, 0x0D	; 13
    3fca:	89 f5       	brne	.+98     	; 0x402e <nmeaProcess+0xa6>
    3fcc:	b7 01       	movw	r22, r14
    3fce:	6f 5f       	subi	r22, 0xFF	; 255
    3fd0:	7f 4f       	sbci	r23, 0xFF	; 255
    3fd2:	c8 01       	movw	r24, r16
    3fd4:	0e 94 83 07 	call	0xf06	; 0xf06 <bufferGetAtIndex>
    3fd8:	8a 30       	cpi	r24, 0x0A	; 10
    3fda:	49 f5       	brne	.+82     	; 0x402e <nmeaProcess+0xa6>
				// have a packet end
				// dump initial '$'
				bufferGetFromFront(rxBuffer);
    3fdc:	c8 01       	movw	r24, r16
    3fde:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    3fe2:	c0 e0       	ldi	r28, 0x00	; 0
    3fe4:	d0 e0       	ldi	r29, 0x00	; 0
				// copy packet to NmeaPacket
				for(j=0; j<(i-1); j++){
    3fe6:	08 94       	sec
    3fe8:	e1 08       	sbc	r14, r1
    3fea:	f1 08       	sbc	r15, r1
    3fec:	0f c0       	rjmp	.+30     	; 0x400c <nmeaProcess+0x84>
					// although NMEA strings should be 80 characters or less,
					// receive buffer errors can generate erroneous packets.
					// Protect against packet buffer overflow
					if(j<(NMEA_BUFFERSIZE-1))
    3fee:	cf 34       	cpi	r28, 0x4F	; 79
    3ff0:	d1 05       	cpc	r29, r1
    3ff2:	40 f4       	brcc	.+16     	; 0x4004 <nmeaProcess+0x7c>
						NmeaPacket[j] = bufferGetFromFront(rxBuffer);
    3ff4:	c8 01       	movw	r24, r16
    3ff6:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    3ffa:	fe 01       	movw	r30, r28
    3ffc:	ed 57       	subi	r30, 0x7D	; 125
    3ffe:	fa 4f       	sbci	r31, 0xFA	; 250
    4000:	80 83       	st	Z, r24
    4002:	03 c0       	rjmp	.+6      	; 0x400a <nmeaProcess+0x82>
					else
						bufferGetFromFront(rxBuffer);
    4004:	c8 01       	movw	r24, r16
    4006:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
			if((bufferGetAtIndex(rxBuffer,i) == '\r') && (bufferGetAtIndex(rxBuffer,i+1) == '\n')){
				// have a packet end
				// dump initial '$'
				bufferGetFromFront(rxBuffer);
				// copy packet to NmeaPacket
				for(j=0; j<(i-1); j++){
    400a:	21 96       	adiw	r28, 0x01	; 1
    400c:	ce 15       	cp	r28, r14
    400e:	df 05       	cpc	r29, r15
    4010:	70 f3       	brcs	.-36     	; 0x3fee <nmeaProcess+0x66>
						NmeaPacket[j] = bufferGetFromFront(rxBuffer);
					else
						bufferGetFromFront(rxBuffer);
				}
				// null terminate it
				NmeaPacket[j] = 0;
    4012:	83 e8       	ldi	r24, 0x83	; 131
    4014:	95 e0       	ldi	r25, 0x05	; 5
    4016:	e8 0e       	add	r14, r24
    4018:	f9 1e       	adc	r15, r25
    401a:	f7 01       	movw	r30, r14
    401c:	10 82       	st	Z, r1
				// dump <CR><LF> from rxBuffer
				bufferGetFromFront(rxBuffer);
    401e:	c8 01       	movw	r24, r16
    4020:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
				bufferGetFromFront(rxBuffer);
    4024:	c8 01       	movw	r24, r16
    4026:	0e 94 2e 07 	call	0xe5c	; 0xe5c <bufferGetFromFront>
    402a:	8f ef       	ldi	r24, 0xFF	; 255
    402c:	0c c0       	rjmp	.+24     	; 0x4046 <nmeaProcess+0xbe>
			bufferGetFromFront(rxBuffer);
	}
	
	// if we detected a start, look for end of packet
	if(startFlag){
		for(i=1; i<(rxBuffer->datalength)-1; i++){
    402e:	08 94       	sec
    4030:	e1 1c       	adc	r14, r1
    4032:	f1 1c       	adc	r15, r1
    4034:	f8 01       	movw	r30, r16
    4036:	84 81       	ldd	r24, Z+4	; 0x04
    4038:	95 81       	ldd	r25, Z+5	; 0x05
    403a:	01 97       	sbiw	r24, 0x01	; 1
    403c:	e8 16       	cp	r14, r24
    403e:	f9 06       	cpc	r15, r25
    4040:	08 f4       	brcc	.+2      	; 0x4044 <nmeaProcess+0xbc>
    4042:	be cf       	rjmp	.-132    	; 0x3fc0 <nmeaProcess+0x38>
    4044:	80 e0       	ldi	r24, 0x00	; 0
		// we're logjammed, flush entire buffer
		bufferFlush(rxBuffer);
	}
	*/
	return foundpacket;
}
    4046:	df 91       	pop	r29
    4048:	cf 91       	pop	r28
    404a:	1f 91       	pop	r17
    404c:	0f 91       	pop	r16
    404e:	ff 90       	pop	r15
    4050:	ef 90       	pop	r14
    4052:	08 95       	ret

00004054 <rtcTestTimer1>:
	rtcWriteReg(CMND_STATUS2, 1, (uint8_t *)&STATUS2_REG);
}

void rtcTestTimer1(void)
{
	gPulseTimeOut = 0;
    4054:	10 92 e2 05 	sts	0x05E2, r1
    4058:	10 92 e1 05 	sts	0x05E1, r1
	cbi(EIMSK, EXTINT2);	// disable EXTINT2
    405c:	ea 98       	cbi	0x1d, 2	; 29
}
    405e:	08 95       	ret

00004060 <extInt2Counter>:

volatile uint16_t rtcPulseCounter;

void extInt2Counter(void)
{
	rtcPulseCounter++;
    4060:	80 91 d4 05 	lds	r24, 0x05D4
    4064:	90 91 d5 05 	lds	r25, 0x05D5
    4068:	01 96       	adiw	r24, 0x01	; 1
    406a:	90 93 d5 05 	sts	0x05D5, r25
    406e:	80 93 d4 05 	sts	0x05D4, r24
}
    4072:	08 95       	ret

00004074 <u8SwapBits>:
	rtcWriteReg(CMND_STATUS2, 1, (unsigned char *)&STATUS2_REG);
}


uint8_t u8SwapBits(uint8_t u8DataIn)
{
    4074:	90 e0       	ldi	r25, 0x00	; 0
    4076:	40 e0       	ldi	r20, 0x00	; 0
    4078:	50 e0       	ldi	r21, 0x00	; 0

    for(i=u8Data=0; i < 8; i++)
    {
        u8Carry = (u8DataIn & (1 << i)) ? 1 : 0;
        u8Data <<= 1;
        u8Data |= u8Carry;
    407a:	68 2f       	mov	r22, r24
    407c:	70 e0       	ldi	r23, 0x00	; 0
    char i;

    for(i=u8Data=0; i < 8; i++)
    {
        u8Carry = (u8DataIn & (1 << i)) ? 1 : 0;
        u8Data <<= 1;
    407e:	29 2f       	mov	r18, r25
    4080:	22 0f       	add	r18, r18
        u8Data |= u8Carry;
    4082:	cb 01       	movw	r24, r22
    4084:	04 2e       	mov	r0, r20
    4086:	02 c0       	rjmp	.+4      	; 0x408c <u8SwapBits+0x18>
    4088:	95 95       	asr	r25
    408a:	87 95       	ror	r24
    408c:	0a 94       	dec	r0
    408e:	e2 f7       	brpl	.-8      	; 0x4088 <u8SwapBits+0x14>
    4090:	98 2f       	mov	r25, r24
    4092:	91 70       	andi	r25, 0x01	; 1
    4094:	92 2b       	or	r25, r18
    4096:	4f 5f       	subi	r20, 0xFF	; 255
    4098:	5f 4f       	sbci	r21, 0xFF	; 255
uint8_t u8SwapBits(uint8_t u8DataIn)
{
	uint8_t  u8Carry, u8Data;
    char i;

    for(i=u8Data=0; i < 8; i++)
    409a:	48 30       	cpi	r20, 0x08	; 8
    409c:	51 05       	cpc	r21, r1
    409e:	79 f7       	brne	.-34     	; 0x407e <u8SwapBits+0xa>
        u8Data <<= 1;
        u8Data |= u8Carry;
    }

    return u8Data;
}
    40a0:	89 2f       	mov	r24, r25
    40a2:	08 95       	ret

000040a4 <u8Hex2Bcd>:

// Hex to BCD for values less than 0x64.
uint8_t u8Hex2Bcd(uint8_t u8HexValue)
{
    40a4:	28 2f       	mov	r18, r24
    40a6:	6a e0       	ldi	r22, 0x0A	; 10
    40a8:	0e 94 c8 2d 	call	0x5b90	; 0x5b90 <__udivmodqi4>
    40ac:	39 2f       	mov	r19, r25
    40ae:	82 2f       	mov	r24, r18
    40b0:	0e 94 c8 2d 	call	0x5b90	; 0x5b90 <__udivmodqi4>
    40b4:	82 95       	swap	r24
    40b6:	80 7f       	andi	r24, 0xF0	; 240
        u8HexValue -= 10;

    u8BcdValue = ((uint8_t)(i << 4) | (uint8_t)(u8HexValue & 0x0F));

    return u8BcdValue;
}
    40b8:	83 2b       	or	r24, r19
    40ba:	08 95       	ret

000040bc <u8Bcd2Hex>:

uint8_t u8Bcd2Hex(uint8_t u8BcdValue)
{
    40bc:	98 2f       	mov	r25, r24
	uint8_t u8HexValue;

    u8HexValue = (u8BcdValue >> 4)*10;
    40be:	82 95       	swap	r24
    40c0:	8f 70       	andi	r24, 0x0F	; 15
    40c2:	2a e0       	ldi	r18, 0x0A	; 10
    40c4:	82 9f       	mul	r24, r18
    40c6:	80 2d       	mov	r24, r0
    40c8:	11 24       	eor	r1, r1
    40ca:	9f 70       	andi	r25, 0x0F	; 15
    u8HexValue += (u8BcdValue & 0x0F);

    return u8HexValue;
}
    40cc:	89 0f       	add	r24, r25
    40ce:	08 95       	ret

000040d0 <rtcWriteReg>:

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    40d0:	88 0f       	add	r24, r24
    40d2:	80 66       	ori	r24, 0x60	; 96
    40d4:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>

}
    40d8:	08 95       	ret

000040da <rtcSleepConfig>:
}

void rtcSleepConfig(void)
{
	// sleep configuration register Status2
	TEST 	= 0;
    40da:	80 91 de 05 	lds	r24, 0x05DE
    40de:	8e 7f       	andi	r24, 0xFE	; 254
    40e0:	80 93 de 05 	sts	0x05DE, r24
	// INT2 disable
	INT2AE 	= 0;
    40e4:	80 91 de 05 	lds	r24, 0x05DE
    40e8:	8d 7f       	andi	r24, 0xFD	; 253
    40ea:	80 93 de 05 	sts	0x05DE, r24
	INT2ME 	= 0;
    40ee:	80 91 de 05 	lds	r24, 0x05DE
    40f2:	8b 7f       	andi	r24, 0xFB	; 251
    40f4:	80 93 de 05 	sts	0x05DE, r24
	INT2FE	= 0;
    40f8:	80 91 de 05 	lds	r24, 0x05DE
    40fc:	87 7f       	andi	r24, 0xF7	; 247
    40fe:	80 93 de 05 	sts	0x05DE, r24
	_32KE	= 0;
    4102:	80 91 de 05 	lds	r24, 0x05DE
    4106:	8f 7e       	andi	r24, 0xEF	; 239
    4108:	80 93 de 05 	sts	0x05DE, r24
	// Minute-periodical interrupt 2
	INT1AE	= 1;
    410c:	80 91 de 05 	lds	r24, 0x05DE
    4110:	80 62       	ori	r24, 0x20	; 32
    4112:	80 93 de 05 	sts	0x05DE, r24
	INT1ME	= 1;
    4116:	80 91 de 05 	lds	r24, 0x05DE
    411a:	80 64       	ori	r24, 0x40	; 64
    411c:	80 93 de 05 	sts	0x05DE, r24
	INT1FE	= 1;
    4120:	80 91 de 05 	lds	r24, 0x05DE
    4124:	80 68       	ori	r24, 0x80	; 128
    4126:	80 93 de 05 	sts	0x05DE, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    412a:	82 e6       	ldi	r24, 0x62	; 98
    412c:	61 e0       	ldi	r22, 0x01	; 1
    412e:	4e ed       	ldi	r20, 0xDE	; 222
    4130:	55 e0       	ldi	r21, 0x05	; 5
    4132:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>
	INT1AE	= 1;
	INT1ME	= 1;
	INT1FE	= 1;
	// Update register Status2
	rtcWriteReg(CMND_STATUS2, 1, (unsigned char *)&STATUS2_REG);
}
    4136:	08 95       	ret

00004138 <rtcSetData_2>:
	rtcWriteReg(CMND_DATA1, 7, aDataBuf);
}

// Hours to Seconds.
void rtcSetData_2(void)
{
    4138:	df 93       	push	r29
    413a:	cf 93       	push	r28
    413c:	cd b7       	in	r28, 0x3d	; 61
    413e:	de b7       	in	r29, 0x3e	; 62
    4140:	28 97       	sbiw	r28, 0x08	; 8
    4142:	0f b6       	in	r0, 0x3f	; 63
    4144:	f8 94       	cli
    4146:	de bf       	out	0x3e, r29	; 62
    4148:	0f be       	out	0x3f, r0	; 63
    414a:	cd bf       	out	0x3d, r28	; 61
	uint8_t i, aDataBuf[8];
	uint8_t *p_u8Data = (uint8_t *)&DATA2_REG;

	for(i=0; i < 3; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);
    414c:	80 91 db 05 	lds	r24, 0x05DB
    4150:	0e 94 3a 20 	call	0x4074	; 0x4074 <u8SwapBits>
    4154:	89 83       	std	Y+1, r24	; 0x01
    4156:	80 91 dc 05 	lds	r24, 0x05DC
    415a:	0e 94 3a 20 	call	0x4074	; 0x4074 <u8SwapBits>
    415e:	8a 83       	std	Y+2, r24	; 0x02
    4160:	80 91 dd 05 	lds	r24, 0x05DD
    4164:	0e 94 3a 20 	call	0x4074	; 0x4074 <u8SwapBits>
    4168:	8b 83       	std	Y+3, r24	; 0x03

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    416a:	86 e6       	ldi	r24, 0x66	; 102
    416c:	63 e0       	ldi	r22, 0x03	; 3
    416e:	ae 01       	movw	r20, r28
    4170:	4f 5f       	subi	r20, 0xFF	; 255
    4172:	5f 4f       	sbci	r21, 0xFF	; 255
    4174:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>

	for(i=0; i < 3; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);

	rtcWriteReg(CMND_DATA2,3,aDataBuf);
}
    4178:	28 96       	adiw	r28, 0x08	; 8
    417a:	0f b6       	in	r0, 0x3f	; 63
    417c:	f8 94       	cli
    417e:	de bf       	out	0x3e, r29	; 62
    4180:	0f be       	out	0x3f, r0	; 63
    4182:	cd bf       	out	0x3d, r28	; 61
    4184:	cf 91       	pop	r28
    4186:	df 91       	pop	r29
    4188:	08 95       	ret

0000418a <rtcSetData_1>:
}


// Year to Seconds.
void rtcSetData_1(void)
{
    418a:	ef 92       	push	r14
    418c:	ff 92       	push	r15
    418e:	0f 93       	push	r16
    4190:	1f 93       	push	r17
    4192:	df 93       	push	r29
    4194:	cf 93       	push	r28
    4196:	cd b7       	in	r28, 0x3d	; 61
    4198:	de b7       	in	r29, 0x3e	; 62
    419a:	28 97       	sbiw	r28, 0x08	; 8
    419c:	0f b6       	in	r0, 0x3f	; 63
    419e:	f8 94       	cli
    41a0:	de bf       	out	0x3e, r29	; 62
    41a2:	0f be       	out	0x3f, r0	; 63
    41a4:	cd bf       	out	0x3d, r28	; 61
    41a6:	00 e0       	ldi	r16, 0x00	; 0
    41a8:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t i, aDataBuf[8];
	uint8_t *p_u8Data = (uint8_t *)&DATA1_REG;

	 for(i=0; i < 7; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);
    41aa:	7e 01       	movw	r14, r28
    41ac:	08 94       	sec
    41ae:	e1 1c       	adc	r14, r1
    41b0:	f1 1c       	adc	r15, r1
    41b2:	f8 01       	movw	r30, r16
    41b4:	e9 52       	subi	r30, 0x29	; 41
    41b6:	fa 4f       	sbci	r31, 0xFA	; 250
    41b8:	80 81       	ld	r24, Z
    41ba:	0e 94 3a 20 	call	0x4074	; 0x4074 <u8SwapBits>
    41be:	f7 01       	movw	r30, r14
    41c0:	e0 0f       	add	r30, r16
    41c2:	f1 1f       	adc	r31, r17
    41c4:	80 83       	st	Z, r24
    41c6:	0f 5f       	subi	r16, 0xFF	; 255
    41c8:	1f 4f       	sbci	r17, 0xFF	; 255
void rtcSetData_1(void)
{
	uint8_t i, aDataBuf[8];
	uint8_t *p_u8Data = (uint8_t *)&DATA1_REG;

	 for(i=0; i < 7; i++)
    41ca:	07 30       	cpi	r16, 0x07	; 7
    41cc:	11 05       	cpc	r17, r1
    41ce:	89 f7       	brne	.-30     	; 0x41b2 <rtcSetData_1+0x28>

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    41d0:	84 e6       	ldi	r24, 0x64	; 100
    41d2:	67 e0       	ldi	r22, 0x07	; 7
    41d4:	a7 01       	movw	r20, r14
    41d6:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>

	 for(i=0; i < 7; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);

	rtcWriteReg(CMND_DATA1, 7, aDataBuf);
}
    41da:	28 96       	adiw	r28, 0x08	; 8
    41dc:	0f b6       	in	r0, 0x3f	; 63
    41de:	f8 94       	cli
    41e0:	de bf       	out	0x3e, r29	; 62
    41e2:	0f be       	out	0x3f, r0	; 63
    41e4:	cd bf       	out	0x3d, r28	; 61
    41e6:	cf 91       	pop	r28
    41e8:	df 91       	pop	r29
    41ea:	1f 91       	pop	r17
    41ec:	0f 91       	pop	r16
    41ee:	ff 90       	pop	r15
    41f0:	ef 90       	pop	r14
    41f2:	08 95       	ret

000041f4 <rtcReadReg>:
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    41f4:	88 0f       	add	r24, r24
    41f6:	80 66       	ori	r24, 0x60	; 96
    41f8:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>

}
    41fc:	08 95       	ret

000041fe <rtcGetUpdate>:

	rtcWriteReg(CMND_DATA2,3,aDataBuf);
}

int rtcGetUpdate(char str[])
{
    41fe:	ef 92       	push	r14
    4200:	ff 92       	push	r15
    4202:	0f 93       	push	r16
    4204:	1f 93       	push	r17
    4206:	cf 93       	push	r28
    4208:	df 93       	push	r29
    420a:	7c 01       	movw	r14, r24
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    420c:	84 e6       	ldi	r24, 0x64	; 100
    420e:	67 e0       	ldi	r22, 0x07	; 7
    4210:	47 ed       	ldi	r20, 0xD7	; 215
    4212:	55 e0       	ldi	r21, 0x05	; 5
    4214:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>
    4218:	c0 e0       	ldi	r28, 0x00	; 0
    421a:	d0 e0       	ldi	r29, 0x00	; 0
{
	int n;

	rtcReadReg(CMND_DATA1, 7, (uint8_t *)&DATA1_REG );
	uint8_t *pReg = (uint8_t *)&DATA1_REG;
	for(uint8_t i=0; i < 7; i++) pReg[i] = u8SwapBits(pReg[i]);
    421c:	8e 01       	movw	r16, r28
    421e:	09 52       	subi	r16, 0x29	; 41
    4220:	1a 4f       	sbci	r17, 0xFA	; 250
    4222:	d8 01       	movw	r26, r16
    4224:	8c 91       	ld	r24, X
    4226:	0e 94 3a 20 	call	0x4074	; 0x4074 <u8SwapBits>
    422a:	f8 01       	movw	r30, r16
    422c:	80 83       	st	Z, r24
    422e:	21 96       	adiw	r28, 0x01	; 1
    4230:	c7 30       	cpi	r28, 0x07	; 7
    4232:	d1 05       	cpc	r29, r1
    4234:	99 f7       	brne	.-26     	; 0x421c <rtcGetUpdate+0x1e>

	n = sprintf_P(str, PSTR("Date:%x/%x/%x  "), DAY, MONTH, YEAR);
    4236:	20 91 d9 05 	lds	r18, 0x05D9
    423a:	2f 73       	andi	r18, 0x3F	; 63
    423c:	30 91 d8 05 	lds	r19, 0x05D8
    4240:	3f 71       	andi	r19, 0x1F	; 31
    4242:	40 91 d7 05 	lds	r20, 0x05D7
    4246:	8d b7       	in	r24, 0x3d	; 61
    4248:	9e b7       	in	r25, 0x3e	; 62
    424a:	0a 97       	sbiw	r24, 0x0a	; 10
    424c:	0f b6       	in	r0, 0x3f	; 63
    424e:	f8 94       	cli
    4250:	9e bf       	out	0x3e, r25	; 62
    4252:	0f be       	out	0x3f, r0	; 63
    4254:	8d bf       	out	0x3d, r24	; 61
    4256:	ed b7       	in	r30, 0x3d	; 61
    4258:	fe b7       	in	r31, 0x3e	; 62
    425a:	31 96       	adiw	r30, 0x01	; 1
    425c:	ad b7       	in	r26, 0x3d	; 61
    425e:	be b7       	in	r27, 0x3e	; 62
    4260:	12 96       	adiw	r26, 0x02	; 2
    4262:	fc 92       	st	X, r15
    4264:	ee 92       	st	-X, r14
    4266:	11 97       	sbiw	r26, 0x01	; 1
    4268:	89 ef       	ldi	r24, 0xF9	; 249
    426a:	93 e0       	ldi	r25, 0x03	; 3
    426c:	93 83       	std	Z+3, r25	; 0x03
    426e:	82 83       	std	Z+2, r24	; 0x02
    4270:	24 83       	std	Z+4, r18	; 0x04
    4272:	15 82       	std	Z+5, r1	; 0x05
    4274:	36 83       	std	Z+6, r19	; 0x06
    4276:	17 82       	std	Z+7, r1	; 0x07
    4278:	40 87       	std	Z+8, r20	; 0x08
    427a:	11 86       	std	Z+9, r1	; 0x09
    427c:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    4280:	8c 01       	movw	r16, r24
	n += sprintf_P((char *)(str + n),PSTR("Time:%x:%x:%x\r\n"),HOUR,MINUTE,SECOND);
    4282:	20 91 db 05 	lds	r18, 0x05DB
    4286:	2f 73       	andi	r18, 0x3F	; 63
    4288:	30 91 dc 05 	lds	r19, 0x05DC
    428c:	3f 77       	andi	r19, 0x7F	; 127
    428e:	40 91 dd 05 	lds	r20, 0x05DD
    4292:	4f 77       	andi	r20, 0x7F	; 127
    4294:	ed b7       	in	r30, 0x3d	; 61
    4296:	fe b7       	in	r31, 0x3e	; 62
    4298:	31 96       	adiw	r30, 0x01	; 1
    429a:	e8 0e       	add	r14, r24
    429c:	f9 1e       	adc	r15, r25
    429e:	ad b7       	in	r26, 0x3d	; 61
    42a0:	be b7       	in	r27, 0x3e	; 62
    42a2:	12 96       	adiw	r26, 0x02	; 2
    42a4:	fc 92       	st	X, r15
    42a6:	ee 92       	st	-X, r14
    42a8:	11 97       	sbiw	r26, 0x01	; 1
    42aa:	89 ee       	ldi	r24, 0xE9	; 233
    42ac:	93 e0       	ldi	r25, 0x03	; 3
    42ae:	93 83       	std	Z+3, r25	; 0x03
    42b0:	82 83       	std	Z+2, r24	; 0x02
    42b2:	24 83       	std	Z+4, r18	; 0x04
    42b4:	15 82       	std	Z+5, r1	; 0x05
    42b6:	36 83       	std	Z+6, r19	; 0x06
    42b8:	17 82       	std	Z+7, r1	; 0x07
    42ba:	40 87       	std	Z+8, r20	; 0x08
    42bc:	11 86       	std	Z+9, r1	; 0x09
    42be:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    42c2:	9c 01       	movw	r18, r24
    42c4:	20 0f       	add	r18, r16
    42c6:	31 1f       	adc	r19, r17
    42c8:	ed b7       	in	r30, 0x3d	; 61
    42ca:	fe b7       	in	r31, 0x3e	; 62
    42cc:	3a 96       	adiw	r30, 0x0a	; 10
    42ce:	0f b6       	in	r0, 0x3f	; 63
    42d0:	f8 94       	cli
    42d2:	fe bf       	out	0x3e, r31	; 62
    42d4:	0f be       	out	0x3f, r0	; 63
    42d6:	ed bf       	out	0x3d, r30	; 61

	return n;
}
    42d8:	c9 01       	movw	r24, r18
    42da:	df 91       	pop	r29
    42dc:	cf 91       	pop	r28
    42de:	1f 91       	pop	r17
    42e0:	0f 91       	pop	r16
    42e2:	ff 90       	pop	r15
    42e4:	ef 90       	pop	r14
    42e6:	08 95       	ret

000042e8 <rtcConfigFrequencyInt>:
#define RTC_INT1_32K_OUT			4

#define RTC_FRQ_USER_16HZ			1

void rtcConfigFrequencyInt(uint8_t cnfFrqMsg, uint8_t cnfUserFrq)
{
    42e8:	0f 93       	push	r16
    42ea:	1f 93       	push	r17
    42ec:	18 2f       	mov	r17, r24
    42ee:	06 2f       	mov	r16, r22

	sbi(CLK_INT_PORT, CLK_INT_PIN);	// pullup
    42f0:	2a 9a       	sbi	0x05, 2	; 5
	cbi(CLK_INT_DDR, CLK_INT_PIN);	// configure clock interrupt 0 as input
    42f2:	22 98       	cbi	0x04, 2	; 4
	gbRTCInt = FALSE;
    42f4:	10 92 d3 05 	sts	0x05D3, r1
	gPulseTimeOut = 0;
    42f8:	10 92 e2 05 	sts	0x05E2, r1
    42fc:	10 92 e1 05 	sts	0x05E1, r1
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    4300:	80 e6       	ldi	r24, 0x60	; 96
    4302:	61 e0       	ldi	r22, 0x01	; 1
    4304:	43 ee       	ldi	r20, 0xE3	; 227
    4306:	55 e0       	ldi	r21, 0x05	; 5
    4308:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>
    430c:	82 e6       	ldi	r24, 0x62	; 98
    430e:	61 e0       	ldi	r22, 0x01	; 1
    4310:	4e ed       	ldi	r20, 0xDE	; 222
    4312:	55 e0       	ldi	r21, 0x05	; 5
    4314:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>
	gPulseTimeOut = 0;

	rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
	rtcReadReg(CMND_STATUS2, 1, (uint8_t *)&STATUS2_REG);	// get register
	// Configure register Status2
	TEST 	= 0;
    4318:	80 91 de 05 	lds	r24, 0x05DE
    431c:	8e 7f       	andi	r24, 0xFE	; 254
    431e:	80 93 de 05 	sts	0x05DE, r24
	INT2AE 	= 0;
    4322:	80 91 de 05 	lds	r24, 0x05DE
    4326:	8d 7f       	andi	r24, 0xFD	; 253
    4328:	80 93 de 05 	sts	0x05DE, r24
	INT2ME 	= 0;
    432c:	80 91 de 05 	lds	r24, 0x05DE
    4330:	8b 7f       	andi	r24, 0xFB	; 251
    4332:	80 93 de 05 	sts	0x05DE, r24
	INT2FE	= 0;
    4336:	80 91 de 05 	lds	r24, 0x05DE
    433a:	87 7f       	andi	r24, 0xF7	; 247
    433c:	80 93 de 05 	sts	0x05DE, r24
	_32KE	= 0;
    4340:	80 91 de 05 	lds	r24, 0x05DE
    4344:	8f 7e       	andi	r24, 0xEF	; 239
    4346:	80 93 de 05 	sts	0x05DE, r24

	switch(cnfFrqMsg){
    434a:	12 30       	cpi	r17, 0x02	; 2
    434c:	d1 f0       	breq	.+52     	; 0x4382 <rtcConfigFrequencyInt+0x9a>
    434e:	13 30       	cpi	r17, 0x03	; 3
    4350:	20 f4       	brcc	.+8      	; 0x435a <rtcConfigFrequencyInt+0x72>
    4352:	11 30       	cpi	r17, 0x01	; 1
    4354:	09 f0       	breq	.+2      	; 0x4358 <rtcConfigFrequencyInt+0x70>
    4356:	46 c0       	rjmp	.+140    	; 0x43e4 <rtcConfigFrequencyInt+0xfc>
    4358:	06 c0       	rjmp	.+12     	; 0x4366 <rtcConfigFrequencyInt+0x7e>
    435a:	13 30       	cpi	r17, 0x03	; 3
    435c:	d9 f0       	breq	.+54     	; 0x4394 <rtcConfigFrequencyInt+0xac>
    435e:	14 30       	cpi	r17, 0x04	; 4
    4360:	09 f0       	breq	.+2      	; 0x4364 <rtcConfigFrequencyInt+0x7c>
    4362:	40 c0       	rjmp	.+128    	; 0x43e4 <rtcConfigFrequencyInt+0xfc>
    4364:	2e c0       	rjmp	.+92     	; 0x43c2 <rtcConfigFrequencyInt+0xda>
	case RTC_CNFG_FRQ_50_PORCENT:
		// Minute-periodical interrupt output
		INT1AE  = 0;
    4366:	80 91 de 05 	lds	r24, 0x05DE
    436a:	8f 7d       	andi	r24, 0xDF	; 223
    436c:	80 93 de 05 	sts	0x05DE, r24
		INT1ME	= 1;
    4370:	80 91 de 05 	lds	r24, 0x05DE
    4374:	80 64       	ori	r24, 0x40	; 64
    4376:	80 93 de 05 	sts	0x05DE, r24
		INT1FE	= 1;
    437a:	80 91 de 05 	lds	r24, 0x05DE
    437e:	80 68       	ori	r24, 0x80	; 128
    4380:	23 c0       	rjmp	.+70     	; 0x43c8 <rtcConfigFrequencyInt+0xe0>
		break;
	case RTC_CNFG_FRQ_PER_MINUTE:
		// Per-minute edge interrupt
		INT1ME	= 1;
    4382:	80 91 de 05 	lds	r24, 0x05DE
    4386:	80 64       	ori	r24, 0x40	; 64
    4388:	80 93 de 05 	sts	0x05DE, r24
		INT1FE	= 0;
    438c:	80 91 de 05 	lds	r24, 0x05DE
    4390:	8f 77       	andi	r24, 0x7F	; 127
    4392:	1a c0       	rjmp	.+52     	; 0x43c8 <rtcConfigFrequencyInt+0xe0>
		break;
	case RTC_SET_FRQ_USER:
		// Configure register Status2
		// Output of user-set frequency
		INT1AE  = 0;
    4394:	80 91 de 05 	lds	r24, 0x05DE
    4398:	8f 7d       	andi	r24, 0xDF	; 223
    439a:	80 93 de 05 	sts	0x05DE, r24
		INT1ME	= 0;
    439e:	80 91 de 05 	lds	r24, 0x05DE
    43a2:	8f 7b       	andi	r24, 0xBF	; 191
    43a4:	80 93 de 05 	sts	0x05DE, r24
		INT1FE	= 1;
    43a8:	80 91 de 05 	lds	r24, 0x05DE
    43ac:	80 68       	ori	r24, 0x80	; 128
    43ae:	80 93 de 05 	sts	0x05DE, r24

		switch(cnfUserFrq){
    43b2:	01 30       	cpi	r16, 0x01	; 1
    43b4:	59 f4       	brne	.+22     	; 0x43cc <rtcConfigFrequencyInt+0xe4>
		case RTC_FRQ_USER_16HZ:
			// Configure register Status1
			// 16Hz frequency select
			INT1_REG_FRQCY_16HZ = 1;
    43b6:	80 91 e5 05 	lds	r24, 0x05E5
    43ba:	88 60       	ori	r24, 0x08	; 8
    43bc:	80 93 e5 05 	sts	0x05E5, r24
    43c0:	05 c0       	rjmp	.+10     	; 0x43cc <rtcConfigFrequencyInt+0xe4>
			break;
		}
		break;

	case RTC_INT1_32K_OUT:	// Output Modes for INT1 Pin
		_32KE = 1;			// 32.768 kHz output
    43c2:	80 91 de 05 	lds	r24, 0x05DE
    43c6:	80 61       	ori	r24, 0x10	; 16
    43c8:	80 93 de 05 	sts	0x05DE, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    43cc:	88 e6       	ldi	r24, 0x68	; 104
    43ce:	61 e0       	ldi	r22, 0x01	; 1
    43d0:	45 ee       	ldi	r20, 0xE5	; 229
    43d2:	55 e0       	ldi	r21, 0x05	; 5
    43d4:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>
    43d8:	82 e6       	ldi	r24, 0x62	; 98
    43da:	61 e0       	ldi	r22, 0x01	; 1
    43dc:	4e ed       	ldi	r20, 0xDE	; 222
    43de:	55 e0       	ldi	r21, 0x05	; 5
    43e0:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>
	}

	// Update registers
	rtcWriteReg(CMND_INT1, 1, (uint8_t *)&INT1_REG);
	rtcWriteReg(CMND_STATUS2, 1, (uint8_t *)&STATUS2_REG);
}
    43e4:	1f 91       	pop	r17
    43e6:	0f 91       	pop	r16
    43e8:	08 95       	ret

000043ea <rtcInt>:
volatile uint8_t startCrystalTest;
volatile uint8_t rtcLowIntChk;
volatile uint8_t rtcHighIntChk;

void rtcInt(void)
{
    43ea:	cf 93       	push	r28
    43ec:	df 93       	push	r29
	uint16_t saveCTimer1 = TCNT1;
    43ee:	20 91 84 00 	lds	r18, 0x0084
    43f2:	30 91 85 00 	lds	r19, 0x0085
	TCNT1 = 0;
    43f6:	10 92 85 00 	sts	0x0085, r1
    43fa:	10 92 84 00 	sts	0x0084, r1

	gbRTCInt = TRUE;
    43fe:	8f ef       	ldi	r24, 0xFF	; 255
    4400:	80 93 d3 05 	sts	0x05D3, r24

	if(startCrystalTest){
    4404:	80 91 df 05 	lds	r24, 0x05DF
    4408:	88 23       	and	r24, r24
    440a:	71 f1       	breq	.+92     	; 0x4468 <rtcInt+0x7e>
    440c:	e9 01       	movw	r28, r18
    440e:	cf 5a       	subi	r28, 0xAF	; 175
    4410:	d6 40       	sbci	r29, 0x06	; 6
		if(CLK_INT_IN & (1<<CLK_INT_PIN)){ // test high pulse
    4412:	1a 9b       	sbis	0x03, 2	; 3
    4414:	0e c0       	rjmp	.+28     	; 0x4432 <rtcInt+0x48>
			extintConfigure(EXTINT2, EXTINT_EDGE_FALLING);
    4416:	82 e0       	ldi	r24, 0x02	; 2
    4418:	62 e0       	ldi	r22, 0x02	; 2
    441a:	0e 94 8e 0a 	call	0x151c	; 0x151c <extintConfigure>
			if((saveCTimer1 > 1710) && (saveCTimer1 <= 1800)) rtcHighIntChk = 1;
    441e:	ca 35       	cpi	r28, 0x5A	; 90
    4420:	d1 05       	cpc	r29, r1
    4422:	20 f4       	brcc	.+8      	; 0x442c <rtcInt+0x42>
    4424:	81 e0       	ldi	r24, 0x01	; 1
    4426:	80 93 e0 05 	sts	0x05E0, r24
    442a:	10 c0       	rjmp	.+32     	; 0x444c <rtcInt+0x62>
			else rtcHighIntChk = 0;
    442c:	10 92 e0 05 	sts	0x05E0, r1
    4430:	0d c0       	rjmp	.+26     	; 0x444c <rtcInt+0x62>
		}else{ // test low pulse
			extintConfigure(EXTINT2, EXTINT_EDGE_RISING);
    4432:	82 e0       	ldi	r24, 0x02	; 2
    4434:	63 e0       	ldi	r22, 0x03	; 3
    4436:	0e 94 8e 0a 	call	0x151c	; 0x151c <extintConfigure>
			if((saveCTimer1 > 1710) && (saveCTimer1 <= 1800)) rtcLowIntChk = 1;
    443a:	ca 35       	cpi	r28, 0x5A	; 90
    443c:	d1 05       	cpc	r29, r1
    443e:	20 f4       	brcc	.+8      	; 0x4448 <rtcInt+0x5e>
    4440:	81 e0       	ldi	r24, 0x01	; 1
    4442:	80 93 e4 05 	sts	0x05E4, r24
    4446:	02 c0       	rjmp	.+4      	; 0x444c <rtcInt+0x62>
			else rtcLowIntChk = 0;
    4448:	10 92 e4 05 	sts	0x05E4, r1
		}
		//startCrystalTest = 0;
		if(rtcLowIntChk && rtcHighIntChk) ledControl(LED3, LED_ON);
    444c:	80 91 e4 05 	lds	r24, 0x05E4
    4450:	88 23       	and	r24, r24
    4452:	41 f0       	breq	.+16     	; 0x4464 <rtcInt+0x7a>
    4454:	80 91 e0 05 	lds	r24, 0x05E0
    4458:	88 23       	and	r24, r24
    445a:	21 f0       	breq	.+8      	; 0x4464 <rtcInt+0x7a>
    445c:	8f ef       	ldi	r24, 0xFF	; 255
    445e:	80 93 7a 05 	sts	0x057A, r24
    4462:	02 c0       	rjmp	.+4      	; 0x4468 <rtcInt+0x7e>
		else
			ledControl(LED3, LED_OFF);
    4464:	10 92 7a 05 	sts	0x057A, r1
	}
}
    4468:	df 91       	pop	r29
    446a:	cf 91       	pop	r28
    446c:	08 95       	ret

0000446e <extInt2Ini>:
	rtcPulseCounter++;
}

void extInt2Ini(void)
{
	extintConfigure(EXTINT2, EXTINT_EDGE_FALLING);
    446e:	82 e0       	ldi	r24, 0x02	; 2
    4470:	62 e0       	ldi	r22, 0x02	; 2
    4472:	0e 94 8e 0a 	call	0x151c	; 0x151c <extintConfigure>
	extintDetach(EXTINT2);
    4476:	82 e0       	ldi	r24, 0x02	; 2
    4478:	0e 94 c1 0a 	call	0x1582	; 0x1582 <extintDetach>
	extintAttach(EXTINT2,extInt2Counter);
    447c:	82 e0       	ldi	r24, 0x02	; 2
    447e:	60 e3       	ldi	r22, 0x30	; 48
    4480:	70 e2       	ldi	r23, 0x20	; 32
    4482:	0e 94 b6 0a 	call	0x156c	; 0x156c <extintAttach>

}
    4486:	08 95       	ret

00004488 <rtcCrystalFrequencyTest>:

uint8_t rtcCrystalFrequencyTest(void)
{
    4488:	cf 92       	push	r12
    448a:	df 92       	push	r13
    448c:	ef 92       	push	r14
    448e:	ff 92       	push	r15
    4490:	0f 93       	push	r16
    4492:	1f 93       	push	r17
    4494:	df 93       	push	r29
    4496:	cf 93       	push	r28
    4498:	cd b7       	in	r28, 0x3d	; 61
    449a:	de b7       	in	r29, 0x3e	; 62
    449c:	e0 97       	sbiw	r28, 0x30	; 48
    449e:	0f b6       	in	r0, 0x3f	; 63
    44a0:	f8 94       	cli
    44a2:	de bf       	out	0x3e, r29	; 62
    44a4:	0f be       	out	0x3f, r0	; 63
    44a6:	cd bf       	out	0x3d, r28	; 61
	char bufferTmp[48];
	uint8_t ret=0;
	// save backup register
	uint8_t tmr0IESave 	= TIMSK0;
    44a8:	c0 90 6e 00 	lds	r12, 0x006E
	uint8_t tmr2IESave 	= TIMSK2;
    44ac:	d0 90 70 00 	lds	r13, 0x0070
	uint8_t adcIESave 	= ADCSRA;
    44b0:	e0 90 7a 00 	lds	r14, 0x007A
	uint8_t twiIESave 	= TWCR;
    44b4:	f0 90 bc 00 	lds	r15, 0x00BC
	uint8_t uart0IESave = UCSR0B;
    44b8:	00 91 c1 00 	lds	r16, 0x00C1
	uint8_t uart1IESave = UCSR1B;
    44bc:	10 91 c9 00 	lds	r17, 0x00C9

	//rtcConfigFrequencyInt(RTC_SET_FRQ_USER, RTC_FRQ_USER_16HZ);
	rtcConfigFrequencyInt(RTC_INT1_32K_OUT, 0);
    44c0:	84 e0       	ldi	r24, 0x04	; 4
    44c2:	60 e0       	ldi	r22, 0x00	; 0
    44c4:	0e 94 74 21 	call	0x42e8	; 0x42e8 <rtcConfigFrequencyInt>
	TXT_DBG("Waiting 2 second...");
    44c8:	80 e5       	ldi	r24, 0x50	; 80
    44ca:	94 e0       	ldi	r25, 0x04	; 4
    44cc:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	timer_sysDelay_msec(250UL);
    44d0:	6a ef       	ldi	r22, 0xFA	; 250
    44d2:	70 e0       	ldi	r23, 0x00	; 0
    44d4:	80 e0       	ldi	r24, 0x00	; 0
    44d6:	90 e0       	ldi	r25, 0x00	; 0
    44d8:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
	//_delay_ms(250);

	TIMSK0 	= 0;
    44dc:	10 92 6e 00 	sts	0x006E, r1
	TIMSK2 	= 0;
    44e0:	10 92 70 00 	sts	0x0070, r1
	ADCSRA 	= 0;
    44e4:	10 92 7a 00 	sts	0x007A, r1
	TWCR 	= 0;
    44e8:	10 92 bc 00 	sts	0x00BC, r1
	UCSR0B 	= 0;
    44ec:	10 92 c1 00 	sts	0x00C1, r1
	UCSR1B 	= 0;
    44f0:	10 92 c9 00 	sts	0x00C9, r1

	extInt2Ini();
    44f4:	0e 94 37 22 	call	0x446e	; 0x446e <extInt2Ini>
	// initialize timer 1
	TCCR1B |= (1 << WGM12); // Configure timer 1 for CTC mode
    44f8:	80 91 81 00 	lds	r24, 0x0081
    44fc:	88 60       	ori	r24, 0x08	; 8
    44fe:	80 93 81 00 	sts	0x0081, r24
	// formula:
	// Target Timer Count = ((1 / Target Frequency) / (Prescale / Input Frequency)) - 1
	// Set CTC compare value to 0.5Hz at 36686400Hz AVR clock, with a prescaler of 1024
	//OCR1A   = (F_CPU/(1024UL/2UL)) - 1UL;
	// Set CTC compare value to 1Hz at 36686400Hz AVR clock, with a prescaler of 1024
	OCR1A   = (F_CPU/1024UL) - 1UL;
    4502:	8f e0       	ldi	r24, 0x0F	; 15
    4504:	9e e0       	ldi	r25, 0x0E	; 14
    4506:	90 93 89 00 	sts	0x0089, r25
    450a:	80 93 88 00 	sts	0x0088, r24
	// set prescaler
	timer1SetPrescaler( TIMER_CLK_DIV1024 );
    450e:	85 e0       	ldi	r24, 0x05	; 5
    4510:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <timer1SetPrescaler>
	timerAttach(TIMER1OUTCOMPAREA_INT, rtcTestTimer1);
    4514:	82 e0       	ldi	r24, 0x02	; 2
    4516:	6a e2       	ldi	r22, 0x2A	; 42
    4518:	70 e2       	ldi	r23, 0x20	; 32
    451a:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <timerAttach>
	TCNT1 = 0;				// reset TCNT1
    451e:	10 92 85 00 	sts	0x0085, r1
    4522:	10 92 84 00 	sts	0x0084, r1
	sbi(TIFR1, OCF1A);
    4526:	b1 9a       	sbi	0x16, 1	; 22
	sbi(TIMSK1, OCIE1A);	// enable CTC interrupt
    4528:	80 91 6f 00 	lds	r24, 0x006F
    452c:	82 60       	ori	r24, 0x02	; 2
    452e:	80 93 6f 00 	sts	0x006F, r24
	sbi(EIFR, INTF2);
    4532:	e2 9a       	sbi	0x1c, 2	; 28
	sbi(EIMSK, EXTINT2);	// enable EXTINT2
    4534:	ea 9a       	sbi	0x1d, 2	; 29
	sei();
    4536:	78 94       	sei
	rtcPulseCounter = 0;
    4538:	10 92 d5 05 	sts	0x05D5, r1
    453c:	10 92 d4 05 	sts	0x05D4, r1
	gPulseTimeOut = 1;
    4540:	81 e0       	ldi	r24, 0x01	; 1
    4542:	90 e0       	ldi	r25, 0x00	; 0
    4544:	90 93 e2 05 	sts	0x05E2, r25
    4548:	80 93 e1 05 	sts	0x05E1, r24
	// wait for 5 seconds.
	while(gPulseTimeOut);
    454c:	80 91 e1 05 	lds	r24, 0x05E1
    4550:	90 91 e2 05 	lds	r25, 0x05E2
    4554:	89 2b       	or	r24, r25
    4556:	d1 f7       	brne	.-12     	; 0x454c <rtcCrystalFrequencyTest+0xc4>
	cbi(TIMSK1, OCIE1A);	// disable CTC interrupt
    4558:	80 91 6f 00 	lds	r24, 0x006F
    455c:	8d 7f       	andi	r24, 0xFD	; 253
    455e:	80 93 6f 00 	sts	0x006F, r24
	// reposit backup register
	TIMSK0 	= tmr0IESave;
    4562:	c0 92 6e 00 	sts	0x006E, r12
	TIMSK2 	= tmr2IESave;
    4566:	d0 92 70 00 	sts	0x0070, r13
	ADCSRA 	= adcIESave;
    456a:	e0 92 7a 00 	sts	0x007A, r14
	TWCR 	= twiIESave;
    456e:	f0 92 bc 00 	sts	0x00BC, r15
	UCSR0B 	= uart0IESave;
    4572:	00 93 c1 00 	sts	0x00C1, r16
	UCSR1B 	= uart1IESave;
    4576:	10 93 c9 00 	sts	0x00C9, r17

	timer_sysDelay_msec(250UL);
    457a:	6a ef       	ldi	r22, 0xFA	; 250
    457c:	70 e0       	ldi	r23, 0x00	; 0
    457e:	80 e0       	ldi	r24, 0x00	; 0
    4580:	90 e0       	ldi	r25, 0x00	; 0
    4582:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
	//_delay_ms(250);
	if(debugON)  TXT_DBG("Desirable crystal value 32768Hz/0.5%.");
    4586:	80 91 77 05 	lds	r24, 0x0577
    458a:	88 23       	and	r24, r24
    458c:	21 f0       	breq	.+8      	; 0x4596 <rtcCrystalFrequencyTest+0x10e>
    458e:	8a e2       	ldi	r24, 0x2A	; 42
    4590:	94 e0       	ldi	r25, 0x04	; 4
    4592:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(sprintf_P(&bufferTmp[0],PSTR("Measure: RTC_CRYSTAL_FRQ = %uHz."), rtcPulseCounter))	UART_DBG(bufferTmp);
    4596:	20 91 d4 05 	lds	r18, 0x05D4
    459a:	30 91 d5 05 	lds	r19, 0x05D5
    459e:	00 d0       	rcall	.+0      	; 0x45a0 <rtcCrystalFrequencyTest+0x118>
    45a0:	00 d0       	rcall	.+0      	; 0x45a2 <rtcCrystalFrequencyTest+0x11a>
    45a2:	00 d0       	rcall	.+0      	; 0x45a4 <rtcCrystalFrequencyTest+0x11c>
    45a4:	ed b7       	in	r30, 0x3d	; 61
    45a6:	fe b7       	in	r31, 0x3e	; 62
    45a8:	31 96       	adiw	r30, 0x01	; 1
    45aa:	8e 01       	movw	r16, r28
    45ac:	0f 5f       	subi	r16, 0xFF	; 255
    45ae:	1f 4f       	sbci	r17, 0xFF	; 255
    45b0:	ad b7       	in	r26, 0x3d	; 61
    45b2:	be b7       	in	r27, 0x3e	; 62
    45b4:	12 96       	adiw	r26, 0x02	; 2
    45b6:	1c 93       	st	X, r17
    45b8:	0e 93       	st	-X, r16
    45ba:	11 97       	sbiw	r26, 0x01	; 1
    45bc:	89 e0       	ldi	r24, 0x09	; 9
    45be:	94 e0       	ldi	r25, 0x04	; 4
    45c0:	93 83       	std	Z+3, r25	; 0x03
    45c2:	82 83       	std	Z+2, r24	; 0x02
    45c4:	35 83       	std	Z+5, r19	; 0x05
    45c6:	24 83       	std	Z+4, r18	; 0x04
    45c8:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    45cc:	2d b7       	in	r18, 0x3d	; 61
    45ce:	3e b7       	in	r19, 0x3e	; 62
    45d0:	2a 5f       	subi	r18, 0xFA	; 250
    45d2:	3f 4f       	sbci	r19, 0xFF	; 255
    45d4:	0f b6       	in	r0, 0x3f	; 63
    45d6:	f8 94       	cli
    45d8:	3e bf       	out	0x3e, r19	; 62
    45da:	0f be       	out	0x3f, r0	; 63
    45dc:	2d bf       	out	0x3d, r18	; 61
    45de:	89 2b       	or	r24, r25
    45e0:	19 f0       	breq	.+6      	; 0x45e8 <rtcCrystalFrequencyTest+0x160>
    45e2:	c8 01       	movw	r24, r16
    45e4:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
	if(rtcPulseCounter){
    45e8:	80 91 d4 05 	lds	r24, 0x05D4
    45ec:	90 91 d5 05 	lds	r25, 0x05D5
    45f0:	89 2b       	or	r24, r25
    45f2:	89 f0       	breq	.+34     	; 0x4616 <rtcCrystalFrequencyTest+0x18e>
		if((rtcPulseCounter >= 32687) && (rtcPulseCounter <= 32849)) ret = 1;
    45f4:	80 91 d4 05 	lds	r24, 0x05D4
    45f8:	90 91 d5 05 	lds	r25, 0x05D5
    45fc:	8f 5a       	subi	r24, 0xAF	; 175
    45fe:	9f 47       	sbci	r25, 0x7F	; 127
    4600:	50 f0       	brcs	.+20     	; 0x4616 <rtcCrystalFrequencyTest+0x18e>
    4602:	80 91 d4 05 	lds	r24, 0x05D4
    4606:	90 91 d5 05 	lds	r25, 0x05D5
    460a:	20 e0       	ldi	r18, 0x00	; 0
    460c:	82 55       	subi	r24, 0x52	; 82
    460e:	90 48       	sbci	r25, 0x80	; 128
    4610:	18 f4       	brcc	.+6      	; 0x4618 <rtcCrystalFrequencyTest+0x190>
    4612:	21 e0       	ldi	r18, 0x01	; 1
    4614:	01 c0       	rjmp	.+2      	; 0x4618 <rtcCrystalFrequencyTest+0x190>
    4616:	20 e0       	ldi	r18, 0x00	; 0
	}
	return ret;
}
    4618:	82 2f       	mov	r24, r18
    461a:	e0 96       	adiw	r28, 0x30	; 48
    461c:	0f b6       	in	r0, 0x3f	; 63
    461e:	f8 94       	cli
    4620:	de bf       	out	0x3e, r29	; 62
    4622:	0f be       	out	0x3f, r0	; 63
    4624:	cd bf       	out	0x3d, r28	; 61
    4626:	cf 91       	pop	r28
    4628:	df 91       	pop	r29
    462a:	1f 91       	pop	r17
    462c:	0f 91       	pop	r16
    462e:	ff 90       	pop	r15
    4630:	ef 90       	pop	r14
    4632:	df 90       	pop	r13
    4634:	cf 90       	pop	r12
    4636:	08 95       	ret

00004638 <rtcInit>:
//EIMSK=(1<<INT2) | (0<<INT1) | (0<<INT0);
//EIFR=(1<<INTF2) | (0<<INTF1) | (0<<INTF0);
//PCICR=(0<<PCIE3) | (0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);

uint8_t rtcInit(void)
{
    4638:	1f 93       	push	r17
	uint8_t u8Ret = FALSE;

	startCrystalTest = 0;
    463a:	10 92 df 05 	sts	0x05DF, r1

	i2cInit();
    463e:	0e 94 6d 0b 	call	0x16da	; 0x16da <i2cInit>
	timer_sysDelay_msec(500UL);
    4642:	64 ef       	ldi	r22, 0xF4	; 244
    4644:	71 e0       	ldi	r23, 0x01	; 1
    4646:	80 e0       	ldi	r24, 0x00	; 0
    4648:	90 e0       	ldi	r25, 0x00	; 0
    464a:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    464e:	80 e6       	ldi	r24, 0x60	; 96
    4650:	61 e0       	ldi	r22, 0x01	; 1
    4652:	43 ee       	ldi	r20, 0xE3	; 227
    4654:	55 e0       	ldi	r21, 0x05	; 5
    4656:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>

	i2cInit();
	timer_sysDelay_msec(500UL);
	// Initial Status register 1, after initialization.
	rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
	gu8Cntrl1Reg = STATUS1_REG; // view register before
    465a:	80 91 e3 05 	lds	r24, 0x05E3
    465e:	80 93 d6 05 	sts	0x05D6, r24

	if(POC || BLD){ // power on detected
    4662:	80 91 e3 05 	lds	r24, 0x05E3
    4666:	80 fd       	sbrc	r24, 0
    4668:	06 c0       	rjmp	.+12     	; 0x4676 <rtcInit+0x3e>
    466a:	80 91 e3 05 	lds	r24, 0x05E3
    466e:	81 fd       	sbrc	r24, 1
    4670:	02 c0       	rjmp	.+4      	; 0x4676 <rtcInit+0x3e>
    4672:	10 e0       	ldi	r17, 0x00	; 0
    4674:	20 c0       	rjmp	.+64     	; 0x46b6 <rtcInit+0x7e>
		timer_sysDelay_msec(500UL);
    4676:	64 ef       	ldi	r22, 0xF4	; 244
    4678:	71 e0       	ldi	r23, 0x01	; 1
    467a:	80 e0       	ldi	r24, 0x00	; 0
    467c:	90 e0       	ldi	r25, 0x00	; 0
    467e:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
		do{
			//SC0 = 1;			// b5 set
			RTC_RESET = 1;		// b7 set
    4682:	80 91 e3 05 	lds	r24, 0x05E3
    4686:	80 68       	ori	r24, 0x80	; 128
    4688:	80 93 e3 05 	sts	0x05E3, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    468c:	80 e6       	ldi	r24, 0x60	; 96
    468e:	61 e0       	ldi	r22, 0x01	; 1
    4690:	43 ee       	ldi	r20, 0xE3	; 227
    4692:	55 e0       	ldi	r21, 0x05	; 5
    4694:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    4698:	80 e6       	ldi	r24, 0x60	; 96
    469a:	61 e0       	ldi	r22, 0x01	; 1
    469c:	43 ee       	ldi	r20, 0xE3	; 227
    469e:	55 e0       	ldi	r21, 0x05	; 5
    46a0:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>
		do{
			//SC0 = 1;			// b5 set
			RTC_RESET = 1;		// b7 set
			rtcWriteReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);
			rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
		}while(POC || BLD);
    46a4:	80 91 e3 05 	lds	r24, 0x05E3
    46a8:	80 fd       	sbrc	r24, 0
    46aa:	eb cf       	rjmp	.-42     	; 0x4682 <rtcInit+0x4a>
    46ac:	80 91 e3 05 	lds	r24, 0x05E3
    46b0:	81 fd       	sbrc	r24, 1
    46b2:	e7 cf       	rjmp	.-50     	; 0x4682 <rtcInit+0x4a>
    46b4:	1f ef       	ldi	r17, 0xFF	; 255

		u8Ret = TRUE;
	}

	do{
		_12_24 = 1;		// 24-hour expression
    46b6:	80 91 e3 05 	lds	r24, 0x05E3
    46ba:	80 64       	ori	r24, 0x40	; 64
    46bc:	80 93 e3 05 	sts	0x05E3, r24
		RTC_INT1 = 0;
    46c0:	80 91 e3 05 	lds	r24, 0x05E3
    46c4:	8b 7f       	andi	r24, 0xFB	; 251
    46c6:	80 93 e3 05 	sts	0x05E3, r24
		RTC_INT2 = 0;
    46ca:	80 91 e3 05 	lds	r24, 0x05E3
    46ce:	87 7f       	andi	r24, 0xF7	; 247
    46d0:	80 93 e3 05 	sts	0x05E3, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    46d4:	80 e6       	ldi	r24, 0x60	; 96
    46d6:	61 e0       	ldi	r22, 0x01	; 1
    46d8:	43 ee       	ldi	r20, 0xE3	; 227
    46da:	55 e0       	ldi	r21, 0x05	; 5
    46dc:	0e 94 cf 0b 	call	0x179e	; 0x179e <i2cMasterSend>
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    46e0:	80 e6       	ldi	r24, 0x60	; 96
    46e2:	61 e0       	ldi	r22, 0x01	; 1
    46e4:	43 ee       	ldi	r20, 0xE3	; 227
    46e6:	55 e0       	ldi	r21, 0x05	; 5
    46e8:	0e 94 ef 0b 	call	0x17de	; 0x17de <i2cMasterReceive>
		_12_24 = 1;		// 24-hour expression
		RTC_INT1 = 0;
		RTC_INT2 = 0;
		rtcWriteReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);
		rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
	}while(!_12_24);
    46ec:	80 91 e3 05 	lds	r24, 0x05E3
    46f0:	86 ff       	sbrs	r24, 6
    46f2:	e1 cf       	rjmp	.-62     	; 0x46b6 <rtcInit+0x7e>

	return u8Ret;
}
    46f4:	81 2f       	mov	r24, r17
    46f6:	1f 91       	pop	r17
    46f8:	08 95       	ret

000046fa <exitFunction>:
}

void exitFunction(void)
{
	// to exit, we set Run to FALSE
	run = FALSE;
    46fa:	10 92 e8 05 	sts	0x05E8, r1
}
    46fe:	08 95       	ret

00004700 <ShutOffADC>:
/*
 *  ShutOffADC      shut down the ADC and prepare for power reduction
 **/
void  ShutOffADC(void)
{
    ACSR = (1<<ACD);                        // disable A/D comparator
    4700:	80 e8       	ldi	r24, 0x80	; 128
    4702:	80 bf       	out	0x30, r24	; 48
    ADCSRA = (0<<ADEN);                     // disable A/D converter
    4704:	10 92 7a 00 	sts	0x007A, r1
    DIDR0 = 0x3F;                           // disable all A/D inputs (ADC0-ADC5)
    4708:	8f e3       	ldi	r24, 0x3F	; 63
    470a:	80 93 7e 00 	sts	0x007E, r24
    DIDR1 = 0x03;                           // disable AIN0 and AIN1
    470e:	83 e0       	ldi	r24, 0x03	; 3
    4710:	80 93 7f 00 	sts	0x007F, r24
}
    4714:	08 95       	ret

00004716 <charger_test>:
	}
}

void charger_test(void)
{
	TXT_DBG("start charger_test.");
    4716:	84 e6       	ldi	r24, 0x64	; 100
    4718:	94 e0       	ldi	r25, 0x04	; 4
    471a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	batteryReadChargerMeasure();
    471e:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <batteryReadChargerMeasure>

}
    4722:	08 95       	ret

00004724 <gps_test>:

void gps_test(void)
{
	uint8_t gpsRxPacketFoud = 0;

	TXT_DBG("\r\nWelcome to GPS Test!");
    4724:	85 e8       	ldi	r24, 0x85	; 133
    4726:	94 e0       	ldi	r25, 0x04	; 4
    4728:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("gps power ON");
    472c:	88 e7       	ldi	r24, 0x78	; 120
    472e:	94 e0       	ldi	r25, 0x04	; 4
    4730:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	// gps power on
	sbi(PORTB, GPS_PWR_ENA);
    4734:	28 9a       	sbi	0x05, 0	; 5
	timer_sysDelay_sec(5u);
    4736:	85 e0       	ldi	r24, 0x05	; 5
    4738:	90 e0       	ldi	r25, 0x00	; 0
    473a:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
	sbi(PORTB, GPS_IGNITION);
    473e:	29 9a       	sbi	0x05, 1	; 5
	timer_sysDelay_msec(500u);
    4740:	64 ef       	ldi	r22, 0xF4	; 244
    4742:	71 e0       	ldi	r23, 0x01	; 1
    4744:	80 e0       	ldi	r24, 0x00	; 0
    4746:	90 e0       	ldi	r25, 0x00	; 0
    4748:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
	cbi(PORTB, GPS_IGNITION);
    474c:	29 98       	cbi	0x05, 1	; 5

	uart1_splitPortSelect(UART1_SPLIT_GPS);
    474e:	81 e0       	ldi	r24, 0x01	; 1
    4750:	0e 94 80 28 	call	0x5100	; 0x5100 <uart1_splitPortSelect>

	// begin gps packet processing loop
	while(1){

		timer_sysSetTimeout_sec(5u);
    4754:	85 e0       	ldi	r24, 0x05	; 5
    4756:	90 e0       	ldi	r25, 0x00	; 0
    4758:	0e 94 62 28 	call	0x50c4	; 0x50c4 <timer_sysSetTimeout_sec>
		uartFlushReceiveBuffer(COM_GPS);
    475c:	81 e0       	ldi	r24, 0x01	; 1
    475e:	0e 94 46 14 	call	0x288c	; 0x288c <uartFlushReceiveBuffer>
		do{
			if(!uartReceiveBufferIsEmpty(COM_GPS)){
    4762:	81 e0       	ldi	r24, 0x01	; 1
    4764:	0e 94 3f 12 	call	0x247e	; 0x247e <uartReceiveBufferIsEmpty>
    4768:	88 23       	and	r24, r24
    476a:	69 f4       	brne	.+26     	; 0x4786 <gps_test+0x62>
				timer_sysDelay_msec(80u);
    476c:	60 e5       	ldi	r22, 0x50	; 80
    476e:	70 e0       	ldi	r23, 0x00	; 0
    4770:	80 e0       	ldi	r24, 0x00	; 0
    4772:	90 e0       	ldi	r25, 0x00	; 0
    4774:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
				if(nmeaProcess(uartGetRxBuffer(COM_GPS))){
    4778:	81 e0       	ldi	r24, 0x01	; 1
    477a:	0e 94 03 12 	call	0x2406	; 0x2406 <uartGetRxBuffer>
    477e:	0e 94 c4 1f 	call	0x3f88	; 0x3f88 <nmeaProcess>
    4782:	88 23       	and	r24, r24
    4784:	29 f4       	brne	.+10     	; 0x4790 <gps_test+0x6c>
					gpsRxPacketFoud = 1;
					break;
				}
			}
		}while(timer_sysGetTimeout_sec());
    4786:	0e 94 5c 28 	call	0x50b8	; 0x50b8 <timer_sysGetTimeout_sec>
    478a:	89 2b       	or	r24, r25
    478c:	51 f7       	brne	.-44     	; 0x4762 <gps_test+0x3e>
    478e:	e2 cf       	rjmp	.-60     	; 0x4754 <gps_test+0x30>

		if(gpsRxPacketFoud){
			gpsRxPacketFoud = 0;
			UART_DBG((char *)nmeaGetPacketBuffer());
    4790:	0e 94 c1 1f 	call	0x3f82	; 0x3f82 <nmeaGetPacketBuffer>
    4794:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
    4798:	dd cf       	rjmp	.-70     	; 0x4754 <gps_test+0x30>

0000479a <radio_uhf_test>:
	   _delay_ms(250);
   }
}

void radio_uhf_test(void)
{
    479a:	ef 92       	push	r14
    479c:	ff 92       	push	r15
    479e:	0f 93       	push	r16
    47a0:	1f 93       	push	r17
    47a2:	df 93       	push	r29
    47a4:	cf 93       	push	r28
    47a6:	cd b7       	in	r28, 0x3d	; 61
    47a8:	de b7       	in	r29, 0x3e	; 62
    47aa:	a0 97       	sbiw	r28, 0x20	; 32
    47ac:	0f b6       	in	r0, 0x3f	; 63
    47ae:	f8 94       	cli
    47b0:	de bf       	out	0x3e, r29	; 62
    47b2:	0f be       	out	0x3f, r0	; 63
    47b4:	cd bf       	out	0x3d, r28	; 61
	uint8_t strTmp[32];
	uint8_t lenRxBuffer;

	TXT_DBG("start radio UHF test.");
    47b6:	8c e9       	ldi	r24, 0x9C	; 156
    47b8:	94 e0       	ldi	r25, 0x04	; 4
    47ba:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	ledControl(LED3, LED_OFF); ledControl(LED2, LED_OFF); ledControl(LED1, LED_OFF);
    47be:	10 92 7a 05 	sts	0x057A, r1
    47c2:	10 92 79 05 	sts	0x0579, r1
    47c6:	10 92 78 05 	sts	0x0578, r1
	sbi(PORTD, RADIO_PWR_ENA); // radio UHF Power ON
    47ca:	5e 9a       	sbi	0x0b, 6	; 11

	// test wireless
	uart1_splitPortSelect(UART1_SPLIT_RADIO_UHF);
    47cc:	80 e0       	ldi	r24, 0x00	; 0
    47ce:	0e 94 80 28 	call	0x5100	; 0x5100 <uart1_splitPortSelect>
	wirelessInit();
    47d2:	0e 94 07 2a 	call	0x540e	; 0x540e <wirelessInit>
	while(1){
		ledControl(LED1, LED_ON);
    47d6:	0f ef       	ldi	r16, 0xFF	; 255
		cbi(PORTD, RADIO_CTS);
		lenRxBuffer = wirelessPacketRx(COM_UHF, strTmp, 32, 2);
    47d8:	7e 01       	movw	r14, r28
    47da:	08 94       	sec
    47dc:	e1 1c       	adc	r14, r1
    47de:	f1 1c       	adc	r15, r1

	// test wireless
	uart1_splitPortSelect(UART1_SPLIT_RADIO_UHF);
	wirelessInit();
	while(1){
		ledControl(LED1, LED_ON);
    47e0:	00 93 78 05 	sts	0x0578, r16
		cbi(PORTD, RADIO_CTS);
    47e4:	5f 98       	cbi	0x0b, 7	; 11
		lenRxBuffer = wirelessPacketRx(COM_UHF, strTmp, 32, 2);
    47e6:	81 e0       	ldi	r24, 0x01	; 1
    47e8:	b7 01       	movw	r22, r14
    47ea:	40 e2       	ldi	r20, 0x20	; 32
    47ec:	22 e0       	ldi	r18, 0x02	; 2
    47ee:	0e 94 bf 29 	call	0x537e	; 0x537e <wirelessPacketRx>
    47f2:	18 2f       	mov	r17, r24
		if(lenRxBuffer){
    47f4:	88 23       	and	r24, r24
    47f6:	71 f0       	breq	.+28     	; 0x4814 <radio_uhf_test+0x7a>
			ledControl(LED2, LED_ON);
    47f8:	00 93 79 05 	sts	0x0579, r16
			wirelessPacketTx(COM_UHF);
    47fc:	81 e0       	ldi	r24, 0x01	; 1
    47fe:	0e 94 bb 29 	call	0x5376	; 0x5376 <wirelessPacketTx>
			strTmp[lenRxBuffer] = '\0';
    4802:	f7 01       	movw	r30, r14
    4804:	e1 0f       	add	r30, r17
    4806:	f1 1d       	adc	r31, r1
    4808:	10 82       	st	Z, r1
			UART_DBG((char *)strTmp);
    480a:	c7 01       	movw	r24, r14
    480c:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
			ledControl(LED2, LED_OFF);
    4810:	10 92 79 05 	sts	0x0579, r1
		}
		sbi(PORTD, RADIO_CTS);
    4814:	5f 9a       	sbi	0x0b, 7	; 11

		ledControl(LED1, LED_OFF);
    4816:	10 92 78 05 	sts	0x0578, r1

		timer_sysDelay_sec(10UL);
    481a:	8a e0       	ldi	r24, 0x0A	; 10
    481c:	90 e0       	ldi	r25, 0x00	; 0
    481e:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>

		if(rtcGetUpdate((char *)strTmp)) UART_DBG((char *)strTmp);
    4822:	c7 01       	movw	r24, r14
    4824:	0e 94 ff 20 	call	0x41fe	; 0x41fe <rtcGetUpdate>
    4828:	89 2b       	or	r24, r25
    482a:	19 f0       	breq	.+6      	; 0x4832 <radio_uhf_test+0x98>
    482c:	c7 01       	movw	r24, r14
    482e:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
		(void)batteryVoltage();
    4832:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <batteryVoltage>
		timer_sysDelay_sec(1UL);
    4836:	81 e0       	ldi	r24, 0x01	; 1
    4838:	90 e0       	ldi	r25, 0x00	; 0
    483a:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    483e:	d0 cf       	rjmp	.-96     	; 0x47e0 <radio_uhf_test+0x46>

00004840 <sleep_test>:
}

// RTS20 Sleep Testing.
void sleep_test(void)
{
	TXT_DBG("Starting Sleep Test.");
    4840:	88 ec       	ldi	r24, 0xC8	; 200
    4842:	94 e0       	ldi	r25, 0x04	; 4
    4844:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("Sleep Current < 50uA.");
    4848:	82 eb       	ldi	r24, 0xB2	; 178
    484a:	94 e0       	ldi	r25, 0x04	; 4
    484c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>

	// sleep configuration register Status2
	rtcSleepConfig();
    4850:	0e 94 6d 20 	call	0x40da	; 0x40da <rtcSleepConfig>

	//_delay_ms(500);
	timer_sysDelay_msec(500u);
    4854:	64 ef       	ldi	r22, 0xF4	; 244
    4856:	71 e0       	ldi	r23, 0x01	; 1
    4858:	80 e0       	ldi	r24, 0x00	; 0
    485a:	90 e0       	ldi	r25, 0x00	; 0
    485c:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
	UCSR0B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    4860:	80 91 c1 00 	lds	r24, 0x00C1
    4864:	87 72       	andi	r24, 0x27	; 39
    4866:	80 93 c1 00 	sts	0x00C1, r24
	UCSR1B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    486a:	80 91 c9 00 	lds	r24, 0x00C9
    486e:	87 72       	andi	r24, 0x27	; 39
    4870:	80 93 c9 00 	sts	0x00C9, r24
	// disable TWI (two-wire interface)
	cbi(TWCR, TWEN);
    4874:	80 91 bc 00 	lds	r24, 0x00BC
    4878:	8b 7f       	andi	r24, 0xFB	; 251
    487a:	80 93 bc 00 	sts	0x00BC, r24
/*
 *  ShutOffADC      shut down the ADC and prepare for power reduction
 **/
void  ShutOffADC(void)
{
    ACSR = (1<<ACD);                        // disable A/D comparator
    487e:	80 e8       	ldi	r24, 0x80	; 128
    4880:	80 bf       	out	0x30, r24	; 48
    ADCSRA = (0<<ADEN);                     // disable A/D converter
    4882:	10 92 7a 00 	sts	0x007A, r1
    DIDR0 = 0x3F;                           // disable all A/D inputs (ADC0-ADC5)
    4886:	8f e3       	ldi	r24, 0x3F	; 63
    4888:	80 93 7e 00 	sts	0x007E, r24
    DIDR1 = 0x03;                           // disable AIN0 and AIN1
    488c:	83 e0       	ldi	r24, 0x03	; 3
    488e:	80 93 7f 00 	sts	0x007F, r24
	UCSR0B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
	UCSR1B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
	// disable TWI (two-wire interface)
	cbi(TWCR, TWEN);
	ShutOffADC();
	EIFR = 0;
    4892:	1c ba       	out	0x1c, r1	; 28
	EIMSK = 0;
    4894:	1d ba       	out	0x1d, r1	; 29
	PCICR = 0x00;
    4896:	10 92 68 00 	sts	0x0068, r1
	PCIFR = 0;
    489a:	1b ba       	out	0x1b, r1	; 27

	//_delay_ms(100);
	timer_sysDelay_msec(100u);
    489c:	64 e6       	ldi	r22, 0x64	; 100
    489e:	70 e0       	ldi	r23, 0x00	; 0
    48a0:	80 e0       	ldi	r24, 0x00	; 0
    48a2:	90 e0       	ldi	r25, 0x00	; 0
    48a4:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
	//  Power Reduction Register
	PRR = 0xFF;
    48a8:	8f ef       	ldi	r24, 0xFF	; 255
    48aa:	80 93 64 00 	sts	0x0064, r24
	// Bit 4 - PRUSART1: 	Logic one to this bit shuts down the USART1
	// Bit 3 - PRTIM1: 		Logic one to this bit shuts down the Timer/Counter1 module
	// Bit 2 - PRSPI: 		Logic one to this bit shuts down the Serial Peripheral Interface
	// Bit 1 - PRUSART0: 	Logic one to this bit shuts down the USART0
	// Bit 0 - PRADC: 		Logic one to this bit shuts down the ADC
	cli();
    48ae:	f8 94       	cli

	BSP_SLEEP_CONFIG();
    48b0:	80 ee       	ldi	r24, 0xE0	; 224
    48b2:	81 b9       	out	0x01, r24	; 1
    48b4:	12 b8       	out	0x02, r1	; 2
    48b6:	93 e0       	ldi	r25, 0x03	; 3
    48b8:	94 b9       	out	0x04, r25	; 4
    48ba:	15 b8       	out	0x05, r1	; 5
    48bc:	87 e7       	ldi	r24, 0x77	; 119
    48be:	87 b9       	out	0x07, r24	; 7
    48c0:	98 b9       	out	0x08, r25	; 8
    48c2:	8a e7       	ldi	r24, 0x7A	; 122
    48c4:	8a b9       	out	0x0a, r24	; 10
    48c6:	80 e3       	ldi	r24, 0x30	; 48
    48c8:	8b b9       	out	0x0b, r24	; 11
    48ca:	88 e8       	ldi	r24, 0x88	; 136
    48cc:	93 e1       	ldi	r25, 0x13	; 19
    48ce:	2c e5       	ldi	r18, 0x5C	; 92
    48d0:	30 e0       	ldi	r19, 0x00	; 0
    48d2:	f9 01       	movw	r30, r18
    48d4:	31 97       	sbiw	r30, 0x01	; 1
    48d6:	f1 f7       	brne	.-4      	; 0x48d4 <sleep_test+0x94>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    48d8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    48da:	d9 f7       	brne	.-10     	; 0x48d2 <sleep_test+0x92>
    48dc:	2c e5       	ldi	r18, 0x5C	; 92
    48de:	30 e0       	ldi	r19, 0x00	; 0
	_delay_ms(500);
	/// Input/Output Ports initialization for sleep


   while(1){
	   set_sleep_mode(SLEEP_MODE_PWR_DOWN);
    48e0:	83 b7       	in	r24, 0x33	; 51
    48e2:	81 7f       	andi	r24, 0xF1	; 241
    48e4:	84 60       	ori	r24, 0x04	; 4
    48e6:	83 bf       	out	0x33, r24	; 51
	   sleep_enable();
    48e8:	83 b7       	in	r24, 0x33	; 51
    48ea:	81 60       	ori	r24, 0x01	; 1
    48ec:	83 bf       	out	0x33, r24	; 51
	   sleep_cpu();
    48ee:	88 95       	sleep
	   sleep_disable();
    48f0:	83 b7       	in	r24, 0x33	; 51
    48f2:	8e 7f       	andi	r24, 0xFE	; 254
    48f4:	83 bf       	out	0x33, r24	; 51
	   PORTA |= 1<<PA5;
    48f6:	15 9a       	sbi	0x02, 5	; 2
    48f8:	84 ec       	ldi	r24, 0xC4	; 196
    48fa:	99 e0       	ldi	r25, 0x09	; 9
    48fc:	f9 01       	movw	r30, r18
    48fe:	31 97       	sbiw	r30, 0x01	; 1
    4900:	f1 f7       	brne	.-4      	; 0x48fe <sleep_test+0xbe>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4902:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4904:	d9 f7       	brne	.-10     	; 0x48fc <sleep_test+0xbc>
    4906:	ec cf       	rjmp	.-40     	; 0x48e0 <sleep_test+0xa0>

00004908 <gsm_test>:
void gsm_test(void)
{
	uint8_t isCommunicationSuccessful = 0, isModemDetect = 0;

	/* parsing */
	char *ptrArgStr = (char *)cmdlineGetArgStr(1);
    4908:	81 e0       	ldi	r24, 0x01	; 1
    490a:	0e 94 78 08 	call	0x10f0	; 0x10f0 <cmdlineGetArgStr>
    490e:	fc 01       	movw	r30, r24
	if(ptrArgStr != NULL){
    4910:	00 97       	sbiw	r24, 0x00	; 0
    4912:	31 f0       	breq	.+12     	; 0x4920 <gsm_test+0x18>
		if(*ptrArgStr == '1') debugON = 1;
    4914:	80 81       	ld	r24, Z
    4916:	81 33       	cpi	r24, 0x31	; 49
    4918:	19 f4       	brne	.+6      	; 0x4920 <gsm_test+0x18>
    491a:	81 e0       	ldi	r24, 0x01	; 1
    491c:	80 93 77 05 	sts	0x0577, r24
	}

	ledControl(LED1, LED_OFF);
    4920:	10 92 78 05 	sts	0x0578, r1
	ledControl(LED2, LED_OFF);
    4924:	10 92 79 05 	sts	0x0579, r1
	vt100SetAttr(0);
    4928:	80 e0       	ldi	r24, 0x00	; 0
    492a:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>

	TXT_DBG("start modem gsm test.");
    492e:	83 e8       	ldi	r24, 0x83	; 131
    4930:	95 e0       	ldi	r25, 0x05	; 5
    4932:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	// Modem power ON
	TXT_DBG("Ignition modem...");
    4936:	81 e7       	ldi	r24, 0x71	; 113
    4938:	95 e0       	ldi	r25, 0x05	; 5
    493a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(modemPwrOnProc()){
    493e:	0e 94 34 1f 	call	0x3e68	; 0x3e68 <modemPwrOnProc>
    4942:	88 23       	and	r24, r24
    4944:	09 f4       	brne	.+2      	; 0x4948 <gsm_test+0x40>
    4946:	44 c0       	rjmp	.+136    	; 0x49d0 <gsm_test+0xc8>
		ledControl(LED2, 2);
    4948:	82 e0       	ldi	r24, 0x02	; 2
    494a:	80 93 79 05 	sts	0x0579, r24
		ledControl(LED3, 16);
    494e:	80 e1       	ldi	r24, 0x10	; 16
    4950:	80 93 7a 05 	sts	0x057A, r24
		TXT_DBG("Set modem baudrate 19200bsp.");
    4954:	84 e5       	ldi	r24, 0x54	; 84
    4956:	95 e0       	ldi	r25, 0x05	; 5
    4958:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		if(modemSetBaudrate(COM_GSM, 19200UL)){
    495c:	80 e0       	ldi	r24, 0x00	; 0
    495e:	40 e0       	ldi	r20, 0x00	; 0
    4960:	5b e4       	ldi	r21, 0x4B	; 75
    4962:	60 e0       	ldi	r22, 0x00	; 0
    4964:	70 e0       	ldi	r23, 0x00	; 0
    4966:	0e 94 7d 1e 	call	0x3cfa	; 0x3cfa <modemSetBaudrate>
    496a:	88 23       	and	r24, r24
    496c:	89 f1       	breq	.+98     	; 0x49d0 <gsm_test+0xc8>
			ledControl(LED3, LED_OFF);
    496e:	10 92 7a 05 	sts	0x057A, r1
			if(!debugON) TXT_DBG("OK...");
    4972:	80 91 77 05 	lds	r24, 0x0577
    4976:	88 23       	and	r24, r24
    4978:	21 f4       	brne	.+8      	; 0x4982 <gsm_test+0x7a>
    497a:	8e e4       	ldi	r24, 0x4E	; 78
    497c:	95 e0       	ldi	r25, 0x05	; 5
    497e:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
			if(SendAtCmd_P(COM_GSM, "AT\r", "OK", 2) != NULL){
    4982:	80 e0       	ldi	r24, 0x00	; 0
    4984:	6a e4       	ldi	r22, 0x4A	; 74
    4986:	75 e0       	ldi	r23, 0x05	; 5
    4988:	47 e4       	ldi	r20, 0x47	; 71
    498a:	55 e0       	ldi	r21, 0x05	; 5
    498c:	22 e0       	ldi	r18, 0x02	; 2
    498e:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    4992:	89 2b       	or	r24, r25
    4994:	e9 f0       	breq	.+58     	; 0x49d0 <gsm_test+0xc8>
				isModemDetect = 1;	// modem detected.
				if(!xE910tSetParm(COM_GSM)){
    4996:	80 e0       	ldi	r24, 0x00	; 0
    4998:	0e 94 9f 2a 	call	0x553e	; 0x553e <xE910tSetParm>
    499c:	88 23       	and	r24, r24
    499e:	c1 f4       	brne	.+48     	; 0x49d0 <gsm_test+0xc8>
					TXT_DBG("Start Test Communication.");
    49a0:	8d e2       	ldi	r24, 0x2D	; 45
    49a2:	95 e0       	ldi	r25, 0x05	; 5
    49a4:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
					if(!xE910CommunicationTest(COM_GSM)){
    49a8:	80 e0       	ldi	r24, 0x00	; 0
    49aa:	0e 94 73 2b 	call	0x56e6	; 0x56e6 <xE910CommunicationTest>
    49ae:	88 23       	and	r24, r24
    49b0:	79 f4       	brne	.+30     	; 0x49d0 <gsm_test+0xc8>
						vt100SetAttr(32);
    49b2:	80 e2       	ldi	r24, 0x20	; 32
    49b4:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
						TXT_DBG("Test Communication Successful...");
    49b8:	8c e0       	ldi	r24, 0x0C	; 12
    49ba:	95 e0       	ldi	r25, 0x05	; 5
    49bc:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
						TXT_DBG("Set modem Successful...");
    49c0:	84 ef       	ldi	r24, 0xF4	; 244
    49c2:	94 e0       	ldi	r25, 0x04	; 4
    49c4:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
						isCommunicationSuccessful = 1;	// communication successful.
						vt100SetAttr(0);
    49c8:	80 e0       	ldi	r24, 0x00	; 0
    49ca:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
    49ce:	0a c0       	rjmp	.+20     	; 0x49e4 <gsm_test+0xdc>
		}
	}


	if(!isCommunicationSuccessful){
		vt100SetAttr(31);
    49d0:	8f e1       	ldi	r24, 0x1F	; 31
    49d2:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		vt100SetAttr(5);
    49d6:	85 e0       	ldi	r24, 0x05	; 5
    49d8:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		TXT_DBG("modem gsm test failed.");
    49dc:	8d ed       	ldi	r24, 0xDD	; 221
    49de:	94 e0       	ldi	r25, 0x04	; 4
    49e0:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	}
	vt100SetAttr(0);
    49e4:	80 e0       	ldi	r24, 0x00	; 0
    49e6:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
	modemPwrOffProc(COM_GSM);
    49ea:	80 e0       	ldi	r24, 0x00	; 0
    49ec:	0e 94 ea 1e 	call	0x3dd4	; 0x3dd4 <modemPwrOffProc>

	debugON = 0;
    49f0:	10 92 77 05 	sts	0x0577, r1
}
    49f4:	08 95       	ret

000049f6 <eeprom_test>:

// Eeprom 24LC64 Testing.
void eeprom_test(void)
{
	/* parsing */
	char *ptrArgStr = (char *)cmdlineGetArgStr(1);
    49f6:	81 e0       	ldi	r24, 0x01	; 1
    49f8:	0e 94 78 08 	call	0x10f0	; 0x10f0 <cmdlineGetArgStr>
    49fc:	fc 01       	movw	r30, r24
	if(ptrArgStr != NULL){
    49fe:	00 97       	sbiw	r24, 0x00	; 0
    4a00:	31 f0       	breq	.+12     	; 0x4a0e <eeprom_test+0x18>
		if(*ptrArgStr == '1') debugON = 1;
    4a02:	80 81       	ld	r24, Z
    4a04:	81 33       	cpi	r24, 0x31	; 49
    4a06:	19 f4       	brne	.+6      	; 0x4a0e <eeprom_test+0x18>
    4a08:	81 e0       	ldi	r24, 0x01	; 1
    4a0a:	80 93 77 05 	sts	0x0577, r24
	}
	// Test Eeprom Atmel: 24LC64
	eeAt24xxInt();
    4a0e:	0e 94 f4 19 	call	0x33e8	; 0x33e8 <eeAt24xxInt>
	TXT_DBG("Start Testing EEprom: 24LC64/256");
    4a12:	81 ec       	ldi	r24, 0xC1	; 193
    4a14:	95 e0       	ldi	r25, 0x05	; 5
    4a16:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(!eeTest24xx()){
    4a1a:	0e 94 02 19 	call	0x3204	; 0x3204 <eeTest24xx>
    4a1e:	88 23       	and	r24, r24
    4a20:	31 f4       	brne	.+12     	; 0x4a2e <eeprom_test+0x38>
		vt100SetAttr(32);
    4a22:	80 e2       	ldi	r24, 0x20	; 32
    4a24:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		TXT_DBG("EEprom is successful.");
    4a28:	8b ea       	ldi	r24, 0xAB	; 171
    4a2a:	95 e0       	ldi	r25, 0x05	; 5
    4a2c:	08 c0       	rjmp	.+16     	; 0x4a3e <eeprom_test+0x48>
	}else{
		vt100SetAttr(31);
    4a2e:	8f e1       	ldi	r24, 0x1F	; 31
    4a30:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		vt100SetAttr(5);
    4a34:	85 e0       	ldi	r24, 0x05	; 5
    4a36:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		TXT_DBG("EEprom is failed.");
    4a3a:	89 e9       	ldi	r24, 0x99	; 153
    4a3c:	95 e0       	ldi	r25, 0x05	; 5
    4a3e:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	}
	vt100SetAttr(0);
    4a42:	80 e0       	ldi	r24, 0x00	; 0
    4a44:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
	debugON = 0;
    4a48:	10 92 77 05 	sts	0x0577, r1
}
    4a4c:	08 95       	ret

00004a4e <rtc_test>:
#endif
}

// Real Time Clock S35390 Testing.
void rtc_test(void)
{
    4a4e:	bf 92       	push	r11
    4a50:	cf 92       	push	r12
    4a52:	df 92       	push	r13
    4a54:	ef 92       	push	r14
    4a56:	ff 92       	push	r15
    4a58:	0f 93       	push	r16
    4a5a:	1f 93       	push	r17
    4a5c:	df 93       	push	r29
    4a5e:	cf 93       	push	r28
    4a60:	cd b7       	in	r28, 0x3d	; 61
    4a62:	de b7       	in	r29, 0x3e	; 62
    4a64:	c0 54       	subi	r28, 0x40	; 64
    4a66:	d0 40       	sbci	r29, 0x00	; 0
    4a68:	0f b6       	in	r0, 0x3f	; 63
    4a6a:	f8 94       	cli
    4a6c:	de bf       	out	0x3e, r29	; 62
    4a6e:	0f be       	out	0x3f, r0	; 63
    4a70:	cd bf       	out	0x3d, r28	; 61
	char strTmp[64];
	char *ptrEnd;
	uint8_t argStrLen,i,dateValidation=0,timeValidation=0;

	/* parsing */
	char *ptrArgStr = (char *)cmdlineGetArgStr(1);
    4a72:	81 e0       	ldi	r24, 0x01	; 1
    4a74:	0e 94 78 08 	call	0x10f0	; 0x10f0 <cmdlineGetArgStr>
    4a78:	fc 01       	movw	r30, r24
	if(ptrArgStr != NULL){
    4a7a:	00 97       	sbiw	r24, 0x00	; 0
    4a7c:	31 f0       	breq	.+12     	; 0x4a8a <rtc_test+0x3c>
		if(*ptrArgStr == '9') debugON = 1;
    4a7e:	80 81       	ld	r24, Z
    4a80:	89 33       	cpi	r24, 0x39	; 57
    4a82:	19 f4       	brne	.+6      	; 0x4a8a <rtc_test+0x3c>
    4a84:	81 e0       	ldi	r24, 0x01	; 1
    4a86:	80 93 77 05 	sts	0x0577, r24
/*
 * Update time & date
 * format: DD/MM/YY HH:MM:SS
 */
	/* parsing update date: DD/MM/YY */
	ptrArgStr = (char *)cmdlineGetArgStr(1);
    4a8a:	81 e0       	ldi	r24, 0x01	; 1
    4a8c:	0e 94 78 08 	call	0x10f0	; 0x10f0 <cmdlineGetArgStr>
    4a90:	7c 01       	movw	r14, r24
	if(ptrArgStr != NULL){
    4a92:	00 97       	sbiw	r24, 0x00	; 0
    4a94:	09 f4       	brne	.+2      	; 0x4a98 <rtc_test+0x4a>
    4a96:	8c c0       	rjmp	.+280    	; 0x4bb0 <rtc_test+0x162>
		ptrEnd = strstr_P(ptrArgStr,PSTR("/" ));
    4a98:	6e e6       	ldi	r22, 0x6E	; 110
    4a9a:	76 e0       	ldi	r23, 0x06	; 6
    4a9c:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
		if(ptrEnd != NULL){
    4aa0:	00 97       	sbiw	r24, 0x00	; 0
    4aa2:	09 f4       	brne	.+2      	; 0x4aa6 <rtc_test+0x58>
    4aa4:	85 c0       	rjmp	.+266    	; 0x4bb0 <rtc_test+0x162>
			argStrLen = ptrEnd - ptrArgStr;
    4aa6:	98 2f       	mov	r25, r24
    4aa8:	9e 19       	sub	r25, r14
    4aaa:	6e 01       	movw	r12, r28
    4aac:	08 94       	sec
    4aae:	c1 1c       	adc	r12, r1
    4ab0:	d1 1c       	adc	r13, r1
    4ab2:	d7 01       	movw	r26, r14
    4ab4:	f6 01       	movw	r30, r12
    4ab6:	02 c0       	rjmp	.+4      	; 0x4abc <rtc_test+0x6e>
			for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    4ab8:	8d 91       	ld	r24, X+
    4aba:	81 93       	st	Z+, r24
    4abc:	8a 2f       	mov	r24, r26
    4abe:	8e 19       	sub	r24, r14
    4ac0:	89 17       	cp	r24, r25
    4ac2:	d0 f3       	brcs	.-12     	; 0x4ab8 <rtc_test+0x6a>
    4ac4:	e9 2f       	mov	r30, r25
    4ac6:	f0 e0       	ldi	r31, 0x00	; 0
    4ac8:	87 01       	movw	r16, r14
    4aca:	0e 0f       	add	r16, r30
    4acc:	1f 1f       	adc	r17, r31
			strTmp[i] = '\0';
    4ace:	ce 01       	movw	r24, r28
    4ad0:	01 96       	adiw	r24, 0x01	; 1
    4ad2:	e8 0f       	add	r30, r24
    4ad4:	f9 1f       	adc	r31, r25
    4ad6:	10 82       	st	Z, r1
			DAY = u8Hex2Bcd(atoi(strTmp));
    4ad8:	0e 94 ba 30 	call	0x6174	; 0x6174 <atoi>
    4adc:	0e 94 52 20 	call	0x40a4	; 0x40a4 <u8Hex2Bcd>
    4ae0:	8f 73       	andi	r24, 0x3F	; 63
    4ae2:	90 91 d9 05 	lds	r25, 0x05D9
    4ae6:	90 7c       	andi	r25, 0xC0	; 192
    4ae8:	98 2b       	or	r25, r24
    4aea:	90 93 d9 05 	sts	0x05D9, r25

			ptrArgStr++;
    4aee:	78 01       	movw	r14, r16
    4af0:	08 94       	sec
    4af2:	e1 1c       	adc	r14, r1
    4af4:	f1 1c       	adc	r15, r1
			ptrEnd = strstr_P(ptrArgStr,PSTR("/" ));
    4af6:	c7 01       	movw	r24, r14
    4af8:	6c e6       	ldi	r22, 0x6C	; 108
    4afa:	76 e0       	ldi	r23, 0x06	; 6
    4afc:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
			if(ptrEnd != NULL){
    4b00:	00 97       	sbiw	r24, 0x00	; 0
    4b02:	09 f4       	brne	.+2      	; 0x4b06 <rtc_test+0xb8>
    4b04:	55 c0       	rjmp	.+170    	; 0x4bb0 <rtc_test+0x162>
				argStrLen = ptrEnd - ptrArgStr;
    4b06:	8e 19       	sub	r24, r14
    4b08:	b8 01       	movw	r22, r16
    4b0a:	96 01       	movw	r18, r12
#endif
}

// Real Time Clock S35390 Testing.
void rtc_test(void)
{
    4b0c:	e8 2f       	mov	r30, r24
    4b0e:	f0 e0       	ldi	r31, 0x00	; 0

			ptrArgStr++;
			ptrEnd = strstr_P(ptrArgStr,PSTR("/" ));
			if(ptrEnd != NULL){
				argStrLen = ptrEnd - ptrArgStr;
				for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    4b10:	31 96       	adiw	r30, 0x01	; 1
    4b12:	a8 01       	movw	r20, r16
    4b14:	4e 0f       	add	r20, r30
    4b16:	5f 1f       	adc	r21, r31
    4b18:	31 97       	sbiw	r30, 0x01	; 1
    4b1a:	05 c0       	rjmp	.+10     	; 0x4b26 <rtc_test+0xd8>
    4b1c:	db 01       	movw	r26, r22
    4b1e:	8c 91       	ld	r24, X
    4b20:	d9 01       	movw	r26, r18
    4b22:	8d 93       	st	X+, r24
    4b24:	9d 01       	movw	r18, r26
    4b26:	6f 5f       	subi	r22, 0xFF	; 255
    4b28:	7f 4f       	sbci	r23, 0xFF	; 255
    4b2a:	64 17       	cp	r22, r20
    4b2c:	75 07       	cpc	r23, r21
    4b2e:	b1 f7       	brne	.-20     	; 0x4b1c <rtc_test+0xce>
    4b30:	87 01       	movw	r16, r14
    4b32:	0e 0f       	add	r16, r30
    4b34:	1f 1f       	adc	r17, r31
				strTmp[i] = '\0';
    4b36:	ce 01       	movw	r24, r28
    4b38:	01 96       	adiw	r24, 0x01	; 1
    4b3a:	e8 0f       	add	r30, r24
    4b3c:	f9 1f       	adc	r31, r25
    4b3e:	10 82       	st	Z, r1
				MONTH = u8Hex2Bcd(atoi(strTmp));
    4b40:	0e 94 ba 30 	call	0x6174	; 0x6174 <atoi>
    4b44:	0e 94 52 20 	call	0x40a4	; 0x40a4 <u8Hex2Bcd>
    4b48:	8f 71       	andi	r24, 0x1F	; 31
    4b4a:	90 91 d8 05 	lds	r25, 0x05D8
    4b4e:	90 7e       	andi	r25, 0xE0	; 224
    4b50:	98 2b       	or	r25, r24
    4b52:	90 93 d8 05 	sts	0x05D8, r25

				ptrArgStr++;
    4b56:	78 01       	movw	r14, r16
    4b58:	08 94       	sec
    4b5a:	e1 1c       	adc	r14, r1
    4b5c:	f1 1c       	adc	r15, r1
				ptrEnd = strstr_P(ptrArgStr,PSTR(" " ));
    4b5e:	c7 01       	movw	r24, r14
    4b60:	6a e6       	ldi	r22, 0x6A	; 106
    4b62:	76 e0       	ldi	r23, 0x06	; 6
    4b64:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
				if(ptrEnd != NULL){
    4b68:	00 97       	sbiw	r24, 0x00	; 0
    4b6a:	11 f1       	breq	.+68     	; 0x4bb0 <rtc_test+0x162>
					argStrLen = ptrEnd - ptrArgStr;
    4b6c:	8e 19       	sub	r24, r14
    4b6e:	a8 01       	movw	r20, r16
					for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    4b70:	e8 2f       	mov	r30, r24
    4b72:	f0 e0       	ldi	r31, 0x00	; 0
    4b74:	31 96       	adiw	r30, 0x01	; 1
    4b76:	98 01       	movw	r18, r16
    4b78:	2e 0f       	add	r18, r30
    4b7a:	3f 1f       	adc	r19, r31
    4b7c:	31 97       	sbiw	r30, 0x01	; 1
    4b7e:	05 c0       	rjmp	.+10     	; 0x4b8a <rtc_test+0x13c>
    4b80:	da 01       	movw	r26, r20
    4b82:	8c 91       	ld	r24, X
    4b84:	d6 01       	movw	r26, r12
    4b86:	8d 93       	st	X+, r24
    4b88:	6d 01       	movw	r12, r26
    4b8a:	4f 5f       	subi	r20, 0xFF	; 255
    4b8c:	5f 4f       	sbci	r21, 0xFF	; 255
    4b8e:	42 17       	cp	r20, r18
    4b90:	53 07       	cpc	r21, r19
    4b92:	b1 f7       	brne	.-20     	; 0x4b80 <rtc_test+0x132>
					strTmp[i] = '\0';
    4b94:	ce 01       	movw	r24, r28
    4b96:	01 96       	adiw	r24, 0x01	; 1
    4b98:	e8 0f       	add	r30, r24
    4b9a:	f9 1f       	adc	r31, r25
    4b9c:	10 82       	st	Z, r1
					YEAR = u8Hex2Bcd(atoi(strTmp));
    4b9e:	0e 94 ba 30 	call	0x6174	; 0x6174 <atoi>
    4ba2:	0e 94 52 20 	call	0x40a4	; 0x40a4 <u8Hex2Bcd>
    4ba6:	80 93 d7 05 	sts	0x05D7, r24
    4baa:	bb 24       	eor	r11, r11
    4bac:	b3 94       	inc	r11
    4bae:	01 c0       	rjmp	.+2      	; 0x4bb2 <rtc_test+0x164>
    4bb0:	bb 24       	eor	r11, r11
			}
		}
	}

	/* parsing update time: HH:MM:SS */
	ptrArgStr = (char *)cmdlineGetArgStr(2);
    4bb2:	82 e0       	ldi	r24, 0x02	; 2
    4bb4:	0e 94 78 08 	call	0x10f0	; 0x10f0 <cmdlineGetArgStr>
    4bb8:	7c 01       	movw	r14, r24
	if(ptrArgStr != NULL){
    4bba:	00 97       	sbiw	r24, 0x00	; 0
    4bbc:	09 f4       	brne	.+2      	; 0x4bc0 <rtc_test+0x172>
    4bbe:	82 c0       	rjmp	.+260    	; 0x4cc4 <rtc_test+0x276>
		ptrEnd = strstr_P(ptrArgStr,PSTR(":"));
    4bc0:	68 e6       	ldi	r22, 0x68	; 104
    4bc2:	76 e0       	ldi	r23, 0x06	; 6
    4bc4:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
		if(ptrEnd != NULL){
    4bc8:	00 97       	sbiw	r24, 0x00	; 0
    4bca:	09 f4       	brne	.+2      	; 0x4bce <rtc_test+0x180>
    4bcc:	7b c0       	rjmp	.+246    	; 0x4cc4 <rtc_test+0x276>
			argStrLen = ptrEnd - ptrArgStr;
    4bce:	98 2f       	mov	r25, r24
    4bd0:	9e 19       	sub	r25, r14
    4bd2:	8e 01       	movw	r16, r28
    4bd4:	0f 5f       	subi	r16, 0xFF	; 255
    4bd6:	1f 4f       	sbci	r17, 0xFF	; 255
    4bd8:	d7 01       	movw	r26, r14
    4bda:	f8 01       	movw	r30, r16
    4bdc:	02 c0       	rjmp	.+4      	; 0x4be2 <rtc_test+0x194>
			for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    4bde:	8d 91       	ld	r24, X+
    4be0:	81 93       	st	Z+, r24
    4be2:	8a 2f       	mov	r24, r26
    4be4:	8e 19       	sub	r24, r14
    4be6:	89 17       	cp	r24, r25
    4be8:	d0 f3       	brcs	.-12     	; 0x4bde <rtc_test+0x190>
    4bea:	e9 2f       	mov	r30, r25
    4bec:	f0 e0       	ldi	r31, 0x00	; 0
    4bee:	ee 0e       	add	r14, r30
    4bf0:	ff 1e       	adc	r15, r31
			strTmp[i] = '\0';
    4bf2:	ce 01       	movw	r24, r28
    4bf4:	01 96       	adiw	r24, 0x01	; 1
    4bf6:	e8 0f       	add	r30, r24
    4bf8:	f9 1f       	adc	r31, r25
    4bfa:	10 82       	st	Z, r1
			HOUR = u8Hex2Bcd(atoi(strTmp));
    4bfc:	0e 94 ba 30 	call	0x6174	; 0x6174 <atoi>
    4c00:	0e 94 52 20 	call	0x40a4	; 0x40a4 <u8Hex2Bcd>
    4c04:	8f 73       	andi	r24, 0x3F	; 63
    4c06:	90 91 db 05 	lds	r25, 0x05DB
    4c0a:	90 7c       	andi	r25, 0xC0	; 192
    4c0c:	98 2b       	or	r25, r24
    4c0e:	90 93 db 05 	sts	0x05DB, r25

			ptrArgStr++;
    4c12:	67 01       	movw	r12, r14
    4c14:	08 94       	sec
    4c16:	c1 1c       	adc	r12, r1
    4c18:	d1 1c       	adc	r13, r1
			ptrEnd = strstr_P(ptrArgStr,PSTR(":" ));
    4c1a:	c6 01       	movw	r24, r12
    4c1c:	66 e6       	ldi	r22, 0x66	; 102
    4c1e:	76 e0       	ldi	r23, 0x06	; 6
    4c20:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
			if(ptrEnd != NULL){
    4c24:	00 97       	sbiw	r24, 0x00	; 0
    4c26:	09 f4       	brne	.+2      	; 0x4c2a <rtc_test+0x1dc>
    4c28:	4d c0       	rjmp	.+154    	; 0x4cc4 <rtc_test+0x276>
				argStrLen = ptrEnd - ptrArgStr;
    4c2a:	8c 19       	sub	r24, r12
    4c2c:	f7 01       	movw	r30, r14
#endif
}

// Real Time Clock S35390 Testing.
void rtc_test(void)
{
    4c2e:	e8 2e       	mov	r14, r24
    4c30:	ff 24       	eor	r15, r15

			ptrArgStr++;
			ptrEnd = strstr_P(ptrArgStr,PSTR(":" ));
			if(ptrEnd != NULL){
				argStrLen = ptrEnd - ptrArgStr;
				for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    4c32:	08 94       	sec
    4c34:	e1 1c       	adc	r14, r1
    4c36:	f1 1c       	adc	r15, r1
    4c38:	9f 01       	movw	r18, r30
    4c3a:	2e 0d       	add	r18, r14
    4c3c:	3f 1d       	adc	r19, r15
    4c3e:	08 94       	sec
    4c40:	e1 08       	sbc	r14, r1
    4c42:	f1 08       	sbc	r15, r1
    4c44:	04 c0       	rjmp	.+8      	; 0x4c4e <rtc_test+0x200>
    4c46:	80 81       	ld	r24, Z
    4c48:	d8 01       	movw	r26, r16
    4c4a:	8d 93       	st	X+, r24
    4c4c:	8d 01       	movw	r16, r26
    4c4e:	31 96       	adiw	r30, 0x01	; 1
    4c50:	e2 17       	cp	r30, r18
    4c52:	f3 07       	cpc	r31, r19
    4c54:	c1 f7       	brne	.-16     	; 0x4c46 <rtc_test+0x1f8>
				strTmp[i] = '\0';
    4c56:	8e 01       	movw	r16, r28
    4c58:	0f 5f       	subi	r16, 0xFF	; 255
    4c5a:	1f 4f       	sbci	r17, 0xFF	; 255
    4c5c:	f8 01       	movw	r30, r16
    4c5e:	ee 0d       	add	r30, r14
    4c60:	ff 1d       	adc	r31, r15
    4c62:	10 82       	st	Z, r1
				MINUTE = u8Hex2Bcd(atoi(strTmp));
    4c64:	c8 01       	movw	r24, r16
    4c66:	0e 94 ba 30 	call	0x6174	; 0x6174 <atoi>
    4c6a:	0e 94 52 20 	call	0x40a4	; 0x40a4 <u8Hex2Bcd>
    4c6e:	8f 77       	andi	r24, 0x7F	; 127
    4c70:	90 91 dc 05 	lds	r25, 0x05DC
    4c74:	90 78       	andi	r25, 0x80	; 128
    4c76:	98 2b       	or	r25, r24
    4c78:	90 93 dc 05 	sts	0x05DC, r25
    4c7c:	a6 01       	movw	r20, r12
    4c7e:	4e 0d       	add	r20, r14
    4c80:	5f 1d       	adc	r21, r15
    4c82:	da 01       	movw	r26, r20
    4c84:	98 01       	movw	r18, r16
    4c86:	03 c0       	rjmp	.+6      	; 0x4c8e <rtc_test+0x240>

				ptrArgStr++;
				for(i=0; *ptrArgStr; i++) strTmp[i] =  *ptrArgStr++;
    4c88:	e2 0f       	add	r30, r18
    4c8a:	f3 1f       	adc	r31, r19
    4c8c:	90 83       	st	Z, r25
    4c8e:	8a 2f       	mov	r24, r26
    4c90:	84 1b       	sub	r24, r20
    4c92:	11 96       	adiw	r26, 0x01	; 1
    4c94:	9c 91       	ld	r25, X
    4c96:	11 97       	sbiw	r26, 0x01	; 1
    4c98:	11 96       	adiw	r26, 0x01	; 1
    4c9a:	e8 2f       	mov	r30, r24
    4c9c:	f0 e0       	ldi	r31, 0x00	; 0
    4c9e:	99 23       	and	r25, r25
    4ca0:	99 f7       	brne	.-26     	; 0x4c88 <rtc_test+0x23a>
				strTmp[i] = '\0';
    4ca2:	e2 0f       	add	r30, r18
    4ca4:	f3 1f       	adc	r31, r19
    4ca6:	10 82       	st	Z, r1
				SECOND = u8Hex2Bcd(atoi(strTmp));
    4ca8:	c9 01       	movw	r24, r18
    4caa:	0e 94 ba 30 	call	0x6174	; 0x6174 <atoi>
    4cae:	0e 94 52 20 	call	0x40a4	; 0x40a4 <u8Hex2Bcd>
    4cb2:	8f 77       	andi	r24, 0x7F	; 127
    4cb4:	90 91 dd 05 	lds	r25, 0x05DD
    4cb8:	90 78       	andi	r25, 0x80	; 128
    4cba:	98 2b       	or	r25, r24
    4cbc:	90 93 dd 05 	sts	0x05DD, r25
    4cc0:	81 e0       	ldi	r24, 0x01	; 1
    4cc2:	01 c0       	rjmp	.+2      	; 0x4cc6 <rtc_test+0x278>
    4cc4:	80 e0       	ldi	r24, 0x00	; 0
				timeValidation = 1;
			}
		}
	}

	if(dateValidation && timeValidation) rtcSetData_1(); /* Update time & date */
    4cc6:	bb 20       	and	r11, r11
    4cc8:	29 f0       	breq	.+10     	; 0x4cd4 <rtc_test+0x286>
    4cca:	88 23       	and	r24, r24
    4ccc:	19 f0       	breq	.+6      	; 0x4cd4 <rtc_test+0x286>
    4cce:	0e 94 c5 20 	call	0x418a	; 0x418a <rtcSetData_1>
    4cd2:	04 c0       	rjmp	.+8      	; 0x4cdc <rtc_test+0x28e>
	else TXT_DBG("Format: DD/MM/YY HH:MM:SS - Updated not done.");
    4cd4:	88 e3       	ldi	r24, 0x38	; 56
    4cd6:	96 e0       	ldi	r25, 0x06	; 6
    4cd8:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>

	// Display RTC time
	if(rtcGetUpdate(strTmp)) uartSendBuffer(COM_DBG, strTmp, strlen(strTmp));
    4cdc:	7e 01       	movw	r14, r28
    4cde:	08 94       	sec
    4ce0:	e1 1c       	adc	r14, r1
    4ce2:	f1 1c       	adc	r15, r1
    4ce4:	c7 01       	movw	r24, r14
    4ce6:	0e 94 ff 20 	call	0x41fe	; 0x41fe <rtcGetUpdate>
    4cea:	89 2b       	or	r24, r25
    4cec:	61 f0       	breq	.+24     	; 0x4d06 <rtc_test+0x2b8>
    4cee:	f7 01       	movw	r30, r14
    4cf0:	01 90       	ld	r0, Z+
    4cf2:	00 20       	and	r0, r0
    4cf4:	e9 f7       	brne	.-6      	; 0x4cf0 <rtc_test+0x2a2>
    4cf6:	31 97       	sbiw	r30, 0x01	; 1
    4cf8:	ee 19       	sub	r30, r14
    4cfa:	ff 09       	sbc	r31, r15
    4cfc:	81 e0       	ldi	r24, 0x01	; 1
    4cfe:	b7 01       	movw	r22, r14
    4d00:	af 01       	movw	r20, r30
    4d02:	0e 94 6d 13 	call	0x26da	; 0x26da <uartSendBuffer>

	// Test RTC crystal oscillator
	TXT_DBG("Start testing RTC oscillator...");
    4d06:	88 e1       	ldi	r24, 0x18	; 24
    4d08:	96 e0       	ldi	r25, 0x06	; 6
    4d0a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	if(rtcCrystalFrequencyTest()){
    4d0e:	0e 94 44 22 	call	0x4488	; 0x4488 <rtcCrystalFrequencyTest>
    4d12:	88 23       	and	r24, r24
    4d14:	31 f0       	breq	.+12     	; 0x4d22 <rtc_test+0x2d4>
		vt100SetAttr(32);
    4d16:	80 e2       	ldi	r24, 0x20	; 32
    4d18:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		TXT_DBG("RTC oscillator successful.");
    4d1c:	8d ef       	ldi	r24, 0xFD	; 253
    4d1e:	95 e0       	ldi	r25, 0x05	; 5
    4d20:	08 c0       	rjmp	.+16     	; 0x4d32 <rtc_test+0x2e4>
		vt100SetAttr(0);
	}else{
		vt100SetAttr(31);
    4d22:	8f e1       	ldi	r24, 0x1F	; 31
    4d24:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		vt100SetAttr(5);
    4d28:	85 e0       	ldi	r24, 0x05	; 5
    4d2a:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
		TXT_DBG("RTC oscillator failed.....");
    4d2e:	82 ee       	ldi	r24, 0xE2	; 226
    4d30:	95 e0       	ldi	r25, 0x05	; 5
    4d32:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		vt100SetAttr(0);
    4d36:	80 e0       	ldi	r24, 0x00	; 0
    4d38:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <vt100SetAttr>
	}

	debugON = 0;
    4d3c:	10 92 77 05 	sts	0x0577, r1
}
    4d40:	c0 5c       	subi	r28, 0xC0	; 192
    4d42:	df 4f       	sbci	r29, 0xFF	; 255
    4d44:	0f b6       	in	r0, 0x3f	; 63
    4d46:	f8 94       	cli
    4d48:	de bf       	out	0x3e, r29	; 62
    4d4a:	0f be       	out	0x3f, r0	; 63
    4d4c:	cd bf       	out	0x3d, r28	; 61
    4d4e:	cf 91       	pop	r28
    4d50:	df 91       	pop	r29
    4d52:	1f 91       	pop	r17
    4d54:	0f 91       	pop	r16
    4d56:	ff 90       	pop	r15
    4d58:	ef 90       	pop	r14
    4d5a:	df 90       	pop	r13
    4d5c:	cf 90       	pop	r12
    4d5e:	bf 90       	pop	r11
    4d60:	08 95       	ret

00004d62 <helpFunction>:
	run = FALSE;
}

void helpFunction(void)
{
	vt100ClearScreen();
    4d62:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <vt100ClearScreen>
	vt100SetCursorPos(0,0);
    4d66:	80 e0       	ldi	r24, 0x00	; 0
    4d68:	60 e0       	ldi	r22, 0x00	; 0
    4d6a:	0e 94 ae 14 	call	0x295c	; 0x295c <vt100SetCursorPos>

	TXT_DBG("Available commands are:");
    4d6e:	83 e0       	ldi	r24, 0x03	; 3
    4d70:	97 e0       	ldi	r25, 0x07	; 7
    4d72:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("h - displays available commands");
    4d76:	83 ee       	ldi	r24, 0xE3	; 227
    4d78:	96 e0       	ldi	r25, 0x06	; 6
    4d7a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("q - exit");
    4d7e:	8a ed       	ldi	r24, 0xDA	; 218
    4d80:	96 e0       	ldi	r25, 0x06	; 6
    4d82:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("1 - rtc_test");
    4d86:	8d ec       	ldi	r24, 0xCD	; 205
    4d88:	96 e0       	ldi	r25, 0x06	; 6
    4d8a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("2 - eeprom_test");
    4d8e:	8d eb       	ldi	r24, 0xBD	; 189
    4d90:	96 e0       	ldi	r25, 0x06	; 6
    4d92:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("3 - charger_test");
    4d96:	8c ea       	ldi	r24, 0xAC	; 172
    4d98:	96 e0       	ldi	r25, 0x06	; 6
    4d9a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("4 - radio_uhf_test");
    4d9e:	89 e9       	ldi	r24, 0x99	; 153
    4da0:	96 e0       	ldi	r25, 0x06	; 6
    4da2:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("5 - gps_test");
    4da6:	8c e8       	ldi	r24, 0x8C	; 140
    4da8:	96 e0       	ldi	r25, 0x06	; 6
    4daa:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("6 - gsm_test");
    4dae:	8f e7       	ldi	r24, 0x7F	; 127
    4db0:	96 e0       	ldi	r25, 0x06	; 6
    4db2:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	TXT_DBG("7 - sleep_test");
    4db6:	80 e7       	ldi	r24, 0x70	; 112
    4db8:	96 e0       	ldi	r25, 0x06	; 6
    4dba:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
#if defined(SHORT_MESSAGE_SERVICE_TEST)
	TXT_DBG("8 - short_message_service_test");
#endif
}
    4dbe:	08 95       	ret

00004dc0 <goCmdline>:
	goCmdline();
}


void goCmdline(void)
{
    4dc0:	0f 93       	push	r16
    4dc2:	1f 93       	push	r17
    4dc4:	df 93       	push	r29
    4dc6:	cf 93       	push	r28
    4dc8:	0f 92       	push	r0
    4dca:	cd b7       	in	r28, 0x3d	; 61
    4dcc:	de b7       	in	r29, 0x3e	; 62
	char *pBuff;
	uint8_t c;

	// print initial message

	vt100ClearScreen();
    4dce:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <vt100ClearScreen>
	vt100SetCursorPos(1,0);
    4dd2:	81 e0       	ldi	r24, 0x01	; 1
    4dd4:	60 e0       	ldi	r22, 0x00	; 0
    4dd6:	0e 94 ae 14 	call	0x295c	; 0x295c <vt100SetCursorPos>

	if((pBuff = (char *)malloc(32)) != NULL){
    4dda:	80 e2       	ldi	r24, 0x20	; 32
    4ddc:	90 e0       	ldi	r25, 0x00	; 0
    4dde:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <malloc>
    4de2:	8c 01       	movw	r16, r24
    4de4:	00 97       	sbiw	r24, 0x00	; 0
    4de6:	09 f4       	brne	.+2      	; 0x4dea <goCmdline+0x2a>
    4de8:	57 c0       	rjmp	.+174    	; 0x4e98 <goCmdline+0xd8>

		if(sprintf_P(pBuff, PSTR("Logger Wireless Testing."))) UART_DBG(pBuff);
    4dea:	00 d0       	rcall	.+0      	; 0x4dec <goCmdline+0x2c>
    4dec:	00 d0       	rcall	.+0      	; 0x4dee <goCmdline+0x2e>
    4dee:	ed b7       	in	r30, 0x3d	; 61
    4df0:	fe b7       	in	r31, 0x3e	; 62
    4df2:	92 83       	std	Z+2, r25	; 0x02
    4df4:	81 83       	std	Z+1, r24	; 0x01
    4df6:	80 e7       	ldi	r24, 0x70	; 112
    4df8:	97 e0       	ldi	r25, 0x07	; 7
    4dfa:	94 83       	std	Z+4, r25	; 0x04
    4dfc:	83 83       	std	Z+3, r24	; 0x03
    4dfe:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    4e02:	0f 90       	pop	r0
    4e04:	0f 90       	pop	r0
    4e06:	0f 90       	pop	r0
    4e08:	0f 90       	pop	r0
    4e0a:	89 2b       	or	r24, r25
    4e0c:	19 f0       	breq	.+6      	; 0x4e14 <goCmdline+0x54>
    4e0e:	c8 01       	movw	r24, r16
    4e10:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
		if(sprintf_P(pBuff, PSTR("WBRD200-VER2 Card."))) UART_DBG(pBuff);
    4e14:	00 d0       	rcall	.+0      	; 0x4e16 <goCmdline+0x56>
    4e16:	00 d0       	rcall	.+0      	; 0x4e18 <goCmdline+0x58>
    4e18:	ed b7       	in	r30, 0x3d	; 61
    4e1a:	fe b7       	in	r31, 0x3e	; 62
    4e1c:	12 83       	std	Z+2, r17	; 0x02
    4e1e:	01 83       	std	Z+1, r16	; 0x01
    4e20:	8d e5       	ldi	r24, 0x5D	; 93
    4e22:	97 e0       	ldi	r25, 0x07	; 7
    4e24:	94 83       	std	Z+4, r25	; 0x04
    4e26:	83 83       	std	Z+3, r24	; 0x03
    4e28:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    4e2c:	0f 90       	pop	r0
    4e2e:	0f 90       	pop	r0
    4e30:	0f 90       	pop	r0
    4e32:	0f 90       	pop	r0
    4e34:	89 2b       	or	r24, r25
    4e36:	19 f0       	breq	.+6      	; 0x4e3e <goCmdline+0x7e>
    4e38:	c8 01       	movw	r24, r16
    4e3a:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
		if(sprintf_P(pBuff, PSTR("PROGRAM VER-"__WBRD200_VERSION__)))  UART_DBG(pBuff);
    4e3e:	00 d0       	rcall	.+0      	; 0x4e40 <goCmdline+0x80>
    4e40:	00 d0       	rcall	.+0      	; 0x4e42 <goCmdline+0x82>
    4e42:	ed b7       	in	r30, 0x3d	; 61
    4e44:	fe b7       	in	r31, 0x3e	; 62
    4e46:	12 83       	std	Z+2, r17	; 0x02
    4e48:	01 83       	std	Z+1, r16	; 0x01
    4e4a:	8b e4       	ldi	r24, 0x4B	; 75
    4e4c:	97 e0       	ldi	r25, 0x07	; 7
    4e4e:	94 83       	std	Z+4, r25	; 0x04
    4e50:	83 83       	std	Z+3, r24	; 0x03
    4e52:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    4e56:	0f 90       	pop	r0
    4e58:	0f 90       	pop	r0
    4e5a:	0f 90       	pop	r0
    4e5c:	0f 90       	pop	r0
    4e5e:	89 2b       	or	r24, r25
    4e60:	19 f0       	breq	.+6      	; 0x4e68 <goCmdline+0xa8>
    4e62:	c8 01       	movw	r24, r16
    4e64:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
		if(sprintf_P(pBuff, PSTR("DATE:"__DATE__ "  TIME:"__TIME__)))  UART_DBG(pBuff);
    4e68:	00 d0       	rcall	.+0      	; 0x4e6a <goCmdline+0xaa>
    4e6a:	00 d0       	rcall	.+0      	; 0x4e6c <goCmdline+0xac>
    4e6c:	ed b7       	in	r30, 0x3d	; 61
    4e6e:	fe b7       	in	r31, 0x3e	; 62
    4e70:	12 83       	std	Z+2, r17	; 0x02
    4e72:	01 83       	std	Z+1, r16	; 0x01
    4e74:	8b e2       	ldi	r24, 0x2B	; 43
    4e76:	97 e0       	ldi	r25, 0x07	; 7
    4e78:	94 83       	std	Z+4, r25	; 0x04
    4e7a:	83 83       	std	Z+3, r24	; 0x03
    4e7c:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    4e80:	0f 90       	pop	r0
    4e82:	0f 90       	pop	r0
    4e84:	0f 90       	pop	r0
    4e86:	0f 90       	pop	r0
    4e88:	89 2b       	or	r24, r25
    4e8a:	19 f0       	breq	.+6      	; 0x4e92 <goCmdline+0xd2>
    4e8c:	c8 01       	movw	r24, r16
    4e8e:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>
		free(pBuff);
    4e92:	c8 01       	movw	r24, r16
    4e94:	0e 94 d2 2e 	call	0x5da4	; 0x5da4 <free>
		TXT_DBG("JTAG_RST");
		break;
	}*/

	// initialize cmdline system
	cmdlineInit();
    4e98:	0e 94 d1 07 	call	0xfa2	; 0xfa2 <cmdlineInit>

	// direct cmdline output to uart (serial port)
	cmdlineSetOutputFunc(uartSendByte);
    4e9c:	89 e1       	ldi	r24, 0x19	; 25
    4e9e:	92 e1       	ldi	r25, 0x12	; 18
    4ea0:	0e 94 21 08 	call	0x1042	; 0x1042 <cmdlineSetOutputFunc>

	// add commands to the command database
	cmdlineAddCommand((unsigned char *)"q",	exitFunction);
    4ea4:	83 e0       	ldi	r24, 0x03	; 3
    4ea6:	91 e0       	ldi	r25, 0x01	; 1
    4ea8:	6d e7       	ldi	r22, 0x7D	; 125
    4eaa:	73 e2       	ldi	r23, 0x23	; 35
    4eac:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"h",	helpFunction);
    4eb0:	85 e0       	ldi	r24, 0x05	; 5
    4eb2:	91 e0       	ldi	r25, 0x01	; 1
    4eb4:	61 eb       	ldi	r22, 0xB1	; 177
    4eb6:	76 e2       	ldi	r23, 0x26	; 38
    4eb8:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"1",	rtc_test);
    4ebc:	87 e0       	ldi	r24, 0x07	; 7
    4ebe:	91 e0       	ldi	r25, 0x01	; 1
    4ec0:	67 e2       	ldi	r22, 0x27	; 39
    4ec2:	75 e2       	ldi	r23, 0x25	; 37
    4ec4:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"2",	eeprom_test);
    4ec8:	89 e0       	ldi	r24, 0x09	; 9
    4eca:	91 e0       	ldi	r25, 0x01	; 1
    4ecc:	6b ef       	ldi	r22, 0xFB	; 251
    4ece:	74 e2       	ldi	r23, 0x24	; 36
    4ed0:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"3",	charger_test);
    4ed4:	8b e0       	ldi	r24, 0x0B	; 11
    4ed6:	91 e0       	ldi	r25, 0x01	; 1
    4ed8:	6b e8       	ldi	r22, 0x8B	; 139
    4eda:	73 e2       	ldi	r23, 0x23	; 35
    4edc:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"4",	radio_uhf_test);
    4ee0:	8d e0       	ldi	r24, 0x0D	; 13
    4ee2:	91 e0       	ldi	r25, 0x01	; 1
    4ee4:	6d ec       	ldi	r22, 0xCD	; 205
    4ee6:	73 e2       	ldi	r23, 0x23	; 35
    4ee8:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"5",	gps_test);
    4eec:	8f e0       	ldi	r24, 0x0F	; 15
    4eee:	91 e0       	ldi	r25, 0x01	; 1
    4ef0:	62 e9       	ldi	r22, 0x92	; 146
    4ef2:	73 e2       	ldi	r23, 0x23	; 35
    4ef4:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"6",	gsm_test);
    4ef8:	81 e1       	ldi	r24, 0x11	; 17
    4efa:	91 e0       	ldi	r25, 0x01	; 1
    4efc:	64 e8       	ldi	r22, 0x84	; 132
    4efe:	74 e2       	ldi	r23, 0x24	; 36
    4f00:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"7",	sleep_test);
    4f04:	83 e1       	ldi	r24, 0x13	; 19
    4f06:	91 e0       	ldi	r25, 0x01	; 1
    4f08:	60 e2       	ldi	r22, 0x20	; 32
    4f0a:	74 e2       	ldi	r23, 0x24	; 36
    4f0c:	0e 94 c6 08 	call	0x118c	; 0x118c <cmdlineAddCommand>
#if defined(SHORT_MESSAGE_SERVICE_TEST)
	cmdlineAddCommand((unsigned char *)"8",	short_message_service_test);
#endif
	// send a CR to cmdline input to stimulate a prompt
	cmdlineInputFunc('\r');
    4f10:	8d e0       	ldi	r24, 0x0D	; 13
    4f12:	0e 94 51 09 	call	0x12a2	; 0x12a2 <cmdlineInputFunc>

	// set state to run
	run = TRUE;
    4f16:	8f ef       	ldi	r24, 0xFF	; 255
    4f18:	80 93 e8 05 	sts	0x05E8, r24

	// main loop
	while(run){
		// pass characters received on the uart (serial port) into the cmdline processor
		while(uartReceiveByte(COM_DBG, &c)) cmdlineInputFunc(c);
    4f1c:	8e 01       	movw	r16, r28
    4f1e:	0f 5f       	subi	r16, 0xFF	; 255
    4f20:	1f 4f       	sbci	r17, 0xFF	; 255
    4f22:	0b c0       	rjmp	.+22     	; 0x4f3a <goCmdline+0x17a>
    4f24:	89 81       	ldd	r24, Y+1	; 0x01
    4f26:	0e 94 51 09 	call	0x12a2	; 0x12a2 <cmdlineInputFunc>
    4f2a:	81 e0       	ldi	r24, 0x01	; 1
    4f2c:	b8 01       	movw	r22, r16
    4f2e:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <uartReceiveByte>
    4f32:	88 23       	and	r24, r24
    4f34:	b9 f7       	brne	.-18     	; 0x4f24 <goCmdline+0x164>
		// run the cmdline execution functions
		cmdlineMainLoop();
    4f36:	0e 94 f4 07 	call	0xfe8	; 0xfe8 <cmdlineMainLoop>

	// set state to run
	run = TRUE;

	// main loop
	while(run){
    4f3a:	80 91 e8 05 	lds	r24, 0x05E8
    4f3e:	88 23       	and	r24, r24
    4f40:	a1 f7       	brne	.-24     	; 0x4f2a <goCmdline+0x16a>
		while(uartReceiveByte(COM_DBG, &c)) cmdlineInputFunc(c);
		// run the cmdline execution functions
		cmdlineMainLoop();
	}

	TXT_DBG("Exited program!");
    4f42:	8b e1       	ldi	r24, 0x1B	; 27
    4f44:	97 e0       	ldi	r25, 0x07	; 7
    4f46:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
}
    4f4a:	0f 90       	pop	r0
    4f4c:	cf 91       	pop	r28
    4f4e:	df 91       	pop	r29
    4f50:	1f 91       	pop	r17
    4f52:	0f 91       	pop	r16
    4f54:	08 95       	ret

00004f56 <cmdLineMain>:
#if defined(SHORT_MESSAGE_SERVICE_TEST)
void short_message_service_test(void);
#endif
void cmdLineMain(void)
{
	uart1_splitPortSelect(UART1_SPLIT_DBG);
    4f56:	82 e0       	ldi	r24, 0x02	; 2
    4f58:	0e 94 80 28 	call	0x5100	; 0x5100 <uart1_splitPortSelect>
	// initialize vt100 terminal
	vt100Init(uartSendStr);
    4f5c:	80 e5       	ldi	r24, 0x50	; 80
    4f5e:	92 e1       	ldi	r25, 0x12	; 18
    4f60:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <vt100Init>
	// start command line
	goCmdline();
    4f64:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <goCmdline>
}
    4f68:	08 95       	ret

00004f6a <timer_sysCallbackOneMs>:
volatile unsigned int tmr_sysTimeout_sec;
volatile unsigned int tmr_sysTimeout_msec;

void timer_sysCallbackOneMs(void)
{
	tmr_sysTick_msec++;
    4f6a:	80 91 eb 05 	lds	r24, 0x05EB
    4f6e:	90 91 ec 05 	lds	r25, 0x05EC
    4f72:	a0 91 ed 05 	lds	r26, 0x05ED
    4f76:	b0 91 ee 05 	lds	r27, 0x05EE
    4f7a:	01 96       	adiw	r24, 0x01	; 1
    4f7c:	a1 1d       	adc	r26, r1
    4f7e:	b1 1d       	adc	r27, r1
    4f80:	80 93 eb 05 	sts	0x05EB, r24
    4f84:	90 93 ec 05 	sts	0x05EC, r25
    4f88:	a0 93 ed 05 	sts	0x05ED, r26
    4f8c:	b0 93 ee 05 	sts	0x05EE, r27

	if(!(tmr_sysTick_msec % 1000UL)){ // 1 second
    4f90:	60 91 eb 05 	lds	r22, 0x05EB
    4f94:	70 91 ec 05 	lds	r23, 0x05EC
    4f98:	80 91 ed 05 	lds	r24, 0x05ED
    4f9c:	90 91 ee 05 	lds	r25, 0x05EE
    4fa0:	28 ee       	ldi	r18, 0xE8	; 232
    4fa2:	33 e0       	ldi	r19, 0x03	; 3
    4fa4:	40 e0       	ldi	r20, 0x00	; 0
    4fa6:	50 e0       	ldi	r21, 0x00	; 0
    4fa8:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    4fac:	61 15       	cp	r22, r1
    4fae:	71 05       	cpc	r23, r1
    4fb0:	81 05       	cpc	r24, r1
    4fb2:	91 05       	cpc	r25, r1
    4fb4:	39 f5       	brne	.+78     	; 0x5004 <timer_sysCallbackOneMs+0x9a>
		tmr_sysTick_sec++;
    4fb6:	80 91 f3 05 	lds	r24, 0x05F3
    4fba:	90 91 f4 05 	lds	r25, 0x05F4
    4fbe:	01 96       	adiw	r24, 0x01	; 1
    4fc0:	90 93 f4 05 	sts	0x05F4, r25
    4fc4:	80 93 f3 05 	sts	0x05F3, r24
		if(tmr_sysTimeout_sec) tmr_sysTimeout_sec--;
    4fc8:	80 91 e9 05 	lds	r24, 0x05E9
    4fcc:	90 91 ea 05 	lds	r25, 0x05EA
    4fd0:	89 2b       	or	r24, r25
    4fd2:	49 f0       	breq	.+18     	; 0x4fe6 <timer_sysCallbackOneMs+0x7c>
    4fd4:	80 91 e9 05 	lds	r24, 0x05E9
    4fd8:	90 91 ea 05 	lds	r25, 0x05EA
    4fdc:	01 97       	sbiw	r24, 0x01	; 1
    4fde:	90 93 ea 05 	sts	0x05EA, r25
    4fe2:	80 93 e9 05 	sts	0x05E9, r24
		if(tmr_sysDelay_sec) tmr_sysDelay_sec--;
    4fe6:	80 91 f7 05 	lds	r24, 0x05F7
    4fea:	90 91 f8 05 	lds	r25, 0x05F8
    4fee:	89 2b       	or	r24, r25
    4ff0:	49 f0       	breq	.+18     	; 0x5004 <timer_sysCallbackOneMs+0x9a>
    4ff2:	80 91 f7 05 	lds	r24, 0x05F7
    4ff6:	90 91 f8 05 	lds	r25, 0x05F8
    4ffa:	01 97       	sbiw	r24, 0x01	; 1
    4ffc:	90 93 f8 05 	sts	0x05F8, r25
    5000:	80 93 f7 05 	sts	0x05F7, r24
	}

	if(tmr_sysDelay_msec) tmr_sysDelay_msec--;
    5004:	80 91 ef 05 	lds	r24, 0x05EF
    5008:	90 91 f0 05 	lds	r25, 0x05F0
    500c:	a0 91 f1 05 	lds	r26, 0x05F1
    5010:	b0 91 f2 05 	lds	r27, 0x05F2
    5014:	00 97       	sbiw	r24, 0x00	; 0
    5016:	a1 05       	cpc	r26, r1
    5018:	b1 05       	cpc	r27, r1
    501a:	99 f0       	breq	.+38     	; 0x5042 <timer_sysCallbackOneMs+0xd8>
    501c:	80 91 ef 05 	lds	r24, 0x05EF
    5020:	90 91 f0 05 	lds	r25, 0x05F0
    5024:	a0 91 f1 05 	lds	r26, 0x05F1
    5028:	b0 91 f2 05 	lds	r27, 0x05F2
    502c:	01 97       	sbiw	r24, 0x01	; 1
    502e:	a1 09       	sbc	r26, r1
    5030:	b1 09       	sbc	r27, r1
    5032:	80 93 ef 05 	sts	0x05EF, r24
    5036:	90 93 f0 05 	sts	0x05F0, r25
    503a:	a0 93 f1 05 	sts	0x05F1, r26
    503e:	b0 93 f2 05 	sts	0x05F2, r27
	if(tmr_sysTimeout_msec) tmr_sysTimeout_msec--;
    5042:	80 91 f5 05 	lds	r24, 0x05F5
    5046:	90 91 f6 05 	lds	r25, 0x05F6
    504a:	89 2b       	or	r24, r25
    504c:	49 f0       	breq	.+18     	; 0x5060 <timer_sysCallbackOneMs+0xf6>
    504e:	80 91 f5 05 	lds	r24, 0x05F5
    5052:	90 91 f6 05 	lds	r25, 0x05F6
    5056:	01 97       	sbiw	r24, 0x01	; 1
    5058:	90 93 f6 05 	sts	0x05F6, r25
    505c:	80 93 f5 05 	sts	0x05F5, r24
    5060:	08 95       	ret

00005062 <timer_sysDelay_msec>:
}

/// delay miliseconds
void timer_sysDelay_msec(unsigned long delay_msec)
{
	tmr_sysDelay_msec = delay_msec;
    5062:	60 93 ef 05 	sts	0x05EF, r22
    5066:	70 93 f0 05 	sts	0x05F0, r23
    506a:	80 93 f1 05 	sts	0x05F1, r24
    506e:	90 93 f2 05 	sts	0x05F2, r25
	while(tmr_sysDelay_msec);
    5072:	80 91 ef 05 	lds	r24, 0x05EF
    5076:	90 91 f0 05 	lds	r25, 0x05F0
    507a:	a0 91 f1 05 	lds	r26, 0x05F1
    507e:	b0 91 f2 05 	lds	r27, 0x05F2
    5082:	00 97       	sbiw	r24, 0x00	; 0
    5084:	a1 05       	cpc	r26, r1
    5086:	b1 05       	cpc	r27, r1
    5088:	a1 f7       	brne	.-24     	; 0x5072 <timer_sysDelay_msec+0x10>
}
    508a:	08 95       	ret

0000508c <timer_sysGetTimeout_msec>:

// get timeout miliseconds
unsigned int timer_sysGetTimeout_msec(void)
{
	return tmr_sysTimeout_msec;
    508c:	20 91 f5 05 	lds	r18, 0x05F5
    5090:	30 91 f6 05 	lds	r19, 0x05F6
}
    5094:	c9 01       	movw	r24, r18
    5096:	08 95       	ret

00005098 <timer_sysSetTimeout_msec>:
// set timeout miliseconds
void timer_sysSetTimeout_msec(unsigned int timeout_msec)
{
	tmr_sysTimeout_msec = timeout_msec;
    5098:	90 93 f6 05 	sts	0x05F6, r25
    509c:	80 93 f5 05 	sts	0x05F5, r24
}
    50a0:	08 95       	ret

000050a2 <timer_sysDelay_sec>:

/// delay seconds
void timer_sysDelay_sec(unsigned int delay_sec)
{
	tmr_sysDelay_sec = delay_sec;
    50a2:	90 93 f8 05 	sts	0x05F8, r25
    50a6:	80 93 f7 05 	sts	0x05F7, r24
	while(tmr_sysDelay_sec);
    50aa:	80 91 f7 05 	lds	r24, 0x05F7
    50ae:	90 91 f8 05 	lds	r25, 0x05F8
    50b2:	89 2b       	or	r24, r25
    50b4:	d1 f7       	brne	.-12     	; 0x50aa <timer_sysDelay_sec+0x8>
}
    50b6:	08 95       	ret

000050b8 <timer_sysGetTimeout_sec>:

// get timeout seconds
unsigned int timer_sysGetTimeout_sec(void)
{
	return tmr_sysTimeout_sec;
    50b8:	20 91 e9 05 	lds	r18, 0x05E9
    50bc:	30 91 ea 05 	lds	r19, 0x05EA
}
    50c0:	c9 01       	movw	r24, r18
    50c2:	08 95       	ret

000050c4 <timer_sysSetTimeout_sec>:

// set timeout seconds
void timer_sysSetTimeout_sec(unsigned int timeout_sec)
{
	tmr_sysTimeout_sec = timeout_sec;
    50c4:	90 93 ea 05 	sts	0x05EA, r25
    50c8:	80 93 e9 05 	sts	0x05E9, r24
}
    50cc:	08 95       	ret

000050ce <timer_sysInit>:

void timer_sysInit(void)
{
	tmr_sysTick_msec = 0;
    50ce:	10 92 eb 05 	sts	0x05EB, r1
    50d2:	10 92 ec 05 	sts	0x05EC, r1
    50d6:	10 92 ed 05 	sts	0x05ED, r1
    50da:	10 92 ee 05 	sts	0x05EE, r1
	tmr_sysTimeout_msec = 0;
    50de:	10 92 f6 05 	sts	0x05F6, r1
    50e2:	10 92 f5 05 	sts	0x05F5, r1
	tmr_sysTick_sec = 0;
    50e6:	10 92 f4 05 	sts	0x05F4, r1
    50ea:	10 92 f3 05 	sts	0x05F3, r1
	tmr_sysTimeout_sec = 0;
    50ee:	10 92 ea 05 	sts	0x05EA, r1
    50f2:	10 92 e9 05 	sts	0x05E9, r1

	timer2CompareAInit(timer_sysCallbackOneMs);
    50f6:	85 eb       	ldi	r24, 0xB5	; 181
    50f8:	97 e2       	ldi	r25, 0x27	; 39
    50fa:	0e 94 23 0e 	call	0x1c46	; 0x1c46 <timer2CompareAInit>


}
    50fe:	08 95       	ret

00005100 <uart1_splitPortSelect>:

uint8_t uart1_splitPortSelect(uint8_t nSelect)
{
	uint8_t uartDbgPort, uartDbgPortSaved;

	uartDbgPortSaved = PORTD;
    5100:	2b b1       	in	r18, 0x0b	; 11

	uartDbgPort = uartDbgPortSaved;
	uartDbgPort &= ~(UART1_SPLIT_BITS << UART1_SPLIT_BASE_PIN) ;
	uartDbgPort |= (nSelect<<UART1_SPLIT_BASE_PIN);
    5102:	82 95       	swap	r24
    5104:	80 7f       	andi	r24, 0xF0	; 240
    5106:	92 2f       	mov	r25, r18
    5108:	9f 7c       	andi	r25, 0xCF	; 207
    510a:	98 2b       	or	r25, r24
	PORTD = uartDbgPort;
    510c:	9b b9       	out	0x0b, r25	; 11

	return uartDbgPortSaved;
}
    510e:	82 2f       	mov	r24, r18
    5110:	08 95       	ret

00005112 <hexDigit>:
	else return NULL;
}

char hexDigit(unsigned n)
{
    if (n < 10) {
    5112:	8a 30       	cpi	r24, 0x0A	; 10
    5114:	91 05       	cpc	r25, r1
    5116:	10 f4       	brcc	.+4      	; 0x511c <hexDigit+0xa>
        return n + '0';
    5118:	80 5d       	subi	r24, 0xD0	; 208
    511a:	08 95       	ret
    } else {
        return (n - 10) + 'A';
    511c:	89 5c       	subi	r24, 0xC9	; 201
    }
}
    511e:	08 95       	ret

00005120 <charToHex>:

void charToHex(char c, char hex[3])
{
    5120:	fb 01       	movw	r30, r22
    hex[0] = hexDigit(c / 0x10);
    5122:	98 2f       	mov	r25, r24
    5124:	92 95       	swap	r25
    5126:	9f 70       	andi	r25, 0x0F	; 15
	else return NULL;
}

char hexDigit(unsigned n)
{
    if (n < 10) {
    5128:	9a 30       	cpi	r25, 0x0A	; 10
    512a:	10 f4       	brcc	.+4      	; 0x5130 <charToHex+0x10>
        return n + '0';
    512c:	90 5d       	subi	r25, 0xD0	; 208
    512e:	01 c0       	rjmp	.+2      	; 0x5132 <charToHex+0x12>
    } else {
        return (n - 10) + 'A';
    5130:	99 5c       	subi	r25, 0xC9	; 201
    }
}

void charToHex(char c, char hex[3])
{
    hex[0] = hexDigit(c / 0x10);
    5132:	90 83       	st	Z, r25
    hex[1] = hexDigit(c % 0x10);
    5134:	90 e0       	ldi	r25, 0x00	; 0
    5136:	8f 70       	andi	r24, 0x0F	; 15
    5138:	90 70       	andi	r25, 0x00	; 0
	else return NULL;
}

char hexDigit(unsigned n)
{
    if (n < 10) {
    513a:	8a 30       	cpi	r24, 0x0A	; 10
    513c:	91 05       	cpc	r25, r1
    513e:	10 f4       	brcc	.+4      	; 0x5144 <charToHex+0x24>
        return n + '0';
    5140:	80 5d       	subi	r24, 0xD0	; 208
    5142:	01 c0       	rjmp	.+2      	; 0x5146 <charToHex+0x26>
    } else {
        return (n - 10) + 'A';
    5144:	89 5c       	subi	r24, 0xC9	; 201
}

void charToHex(char c, char hex[3])
{
    hex[0] = hexDigit(c / 0x10);
    hex[1] = hexDigit(c % 0x10);
    5146:	81 83       	std	Z+1, r24	; 0x01
    hex[2] = '\0';
    5148:	12 82       	std	Z+2, r1	; 0x02
}
    514a:	08 95       	ret

0000514c <hex2acii>:


static char strAsciiOutput[4];

char *hex2acii(uint8_t hexIn)
{
    514c:	cf 93       	push	r28
    514e:	df 93       	push	r29
	if(sprintf(strAsciiOutput, "%02X", hexIn)) return strAsciiOutput;
    5150:	00 d0       	rcall	.+0      	; 0x5152 <hex2acii+0x6>
    5152:	00 d0       	rcall	.+0      	; 0x5154 <hex2acii+0x8>
    5154:	00 d0       	rcall	.+0      	; 0x5156 <hex2acii+0xa>
    5156:	ed b7       	in	r30, 0x3d	; 61
    5158:	fe b7       	in	r31, 0x3e	; 62
    515a:	31 96       	adiw	r30, 0x01	; 1
    515c:	c3 ef       	ldi	r28, 0xF3	; 243
    515e:	d4 e0       	ldi	r29, 0x04	; 4
    5160:	ad b7       	in	r26, 0x3d	; 61
    5162:	be b7       	in	r27, 0x3e	; 62
    5164:	12 96       	adiw	r26, 0x02	; 2
    5166:	dc 93       	st	X, r29
    5168:	ce 93       	st	-X, r28
    516a:	11 97       	sbiw	r26, 0x01	; 1
    516c:	25 e1       	ldi	r18, 0x15	; 21
    516e:	31 e0       	ldi	r19, 0x01	; 1
    5170:	33 83       	std	Z+3, r19	; 0x03
    5172:	22 83       	std	Z+2, r18	; 0x02
    5174:	84 83       	std	Z+4, r24	; 0x04
    5176:	15 82       	std	Z+5, r1	; 0x05
    5178:	0e 94 53 31 	call	0x62a6	; 0x62a6 <sprintf>
    517c:	9c 01       	movw	r18, r24
    517e:	8d b7       	in	r24, 0x3d	; 61
    5180:	9e b7       	in	r25, 0x3e	; 62
    5182:	06 96       	adiw	r24, 0x06	; 6
    5184:	0f b6       	in	r0, 0x3f	; 63
    5186:	f8 94       	cli
    5188:	9e bf       	out	0x3e, r25	; 62
    518a:	0f be       	out	0x3f, r0	; 63
    518c:	8d bf       	out	0x3d, r24	; 61
    518e:	23 2b       	or	r18, r19
    5190:	19 f4       	brne	.+6      	; 0x5198 <hex2acii+0x4c>
    5192:	20 e0       	ldi	r18, 0x00	; 0
    5194:	30 e0       	ldi	r19, 0x00	; 0
    5196:	01 c0       	rjmp	.+2      	; 0x519a <hex2acii+0x4e>
    5198:	9e 01       	movw	r18, r28
	else return NULL;
}
    519a:	c9 01       	movw	r24, r18
    519c:	df 91       	pop	r29
    519e:	cf 91       	pop	r28
    51a0:	08 95       	ret

000051a2 <DbgPrintText>:
	}

}

void DbgPrintText(char str[])
{
    51a2:	df 92       	push	r13
    51a4:	ef 92       	push	r14
    51a6:	ff 92       	push	r15
    51a8:	0f 93       	push	r16
    51aa:	1f 93       	push	r17
    51ac:	df 93       	push	r29
    51ae:	cf 93       	push	r28
    51b0:	cd b7       	in	r28, 0x3d	; 61
    51b2:	de b7       	in	r29, 0x3e	; 62
    51b4:	c0 55       	subi	r28, 0x50	; 80
    51b6:	d0 40       	sbci	r29, 0x00	; 0
    51b8:	0f b6       	in	r0, 0x3f	; 63
    51ba:	f8 94       	cli
    51bc:	de bf       	out	0x3e, r29	; 62
    51be:	0f be       	out	0x3f, r0	; 63
    51c0:	cd bf       	out	0x3d, r28	; 61
    51c2:	bc 01       	movw	r22, r24
	char strDbgText[STR_DBG_TEXT_LEN];
	int len;
	uint8_t uartSplitPort;

	len = strlen(str);
    51c4:	fc 01       	movw	r30, r24
    51c6:	01 90       	ld	r0, Z+
    51c8:	00 20       	and	r0, r0
    51ca:	e9 f7       	brne	.-6      	; 0x51c6 <DbgPrintText+0x24>
    51cc:	31 97       	sbiw	r30, 0x01	; 1
    51ce:	e8 1b       	sub	r30, r24
    51d0:	f9 0b       	sbc	r31, r25

	if(len < (STR_DBG_TEXT_LEN - 2)){
    51d2:	ee 34       	cpi	r30, 0x4E	; 78
    51d4:	f1 05       	cpc	r31, r1
    51d6:	ec f5       	brge	.+122    	; 0x5252 <DbgPrintText+0xb0>
		if(strcpy(&strDbgText[0], str) != NULL){
    51d8:	8e 01       	movw	r16, r28
    51da:	0f 5f       	subi	r16, 0xFF	; 255
    51dc:	1f 4f       	sbci	r17, 0xFF	; 255
    51de:	c8 01       	movw	r24, r16
    51e0:	0e 94 1c 31 	call	0x6238	; 0x6238 <strcpy>
    51e4:	00 97       	sbiw	r24, 0x00	; 0
    51e6:	a9 f1       	breq	.+106    	; 0x5252 <DbgPrintText+0xb0>
			if(strcat_P(strDbgText, PSTR("\r\n")) != NULL){
    51e8:	c8 01       	movw	r24, r16
    51ea:	69 e8       	ldi	r22, 0x89	; 137
    51ec:	77 e0       	ldi	r23, 0x07	; 7
    51ee:	0e 94 e0 30 	call	0x61c0	; 0x61c0 <strcat_P>
    51f2:	89 2b       	or	r24, r25
    51f4:	71 f1       	breq	.+92     	; 0x5252 <DbgPrintText+0xb0>
				uartSplitPort = uart1_splitPortSelect(UART1_SPLIT_DBG);
    51f6:	82 e0       	ldi	r24, 0x02	; 2
    51f8:	0e 94 80 28 	call	0x5100	; 0x5100 <uart1_splitPortSelect>
    51fc:	d8 2e       	mov	r13, r24
				len = strlen(strDbgText);
    51fe:	f8 01       	movw	r30, r16
    5200:	01 90       	ld	r0, Z+
    5202:	00 20       	and	r0, r0
    5204:	e9 f7       	brne	.-6      	; 0x5200 <DbgPrintText+0x5e>
    5206:	7f 01       	movw	r14, r30
    5208:	08 94       	sec
    520a:	e1 08       	sbc	r14, r1
    520c:	f1 08       	sbc	r15, r1
    520e:	e0 1a       	sub	r14, r16
    5210:	f1 0a       	sbc	r15, r17
				uartSendBuffer(COM_DBG, strDbgText, len);
    5212:	81 e0       	ldi	r24, 0x01	; 1
    5214:	b8 01       	movw	r22, r16
    5216:	a7 01       	movw	r20, r14
    5218:	0e 94 6d 13 	call	0x26da	; 0x26da <uartSendBuffer>
				timer_sysDelay_msec(((len*10UL*1000UL)/COM_BAUDRATE_DBG) + 5UL);
    521c:	00 27       	eor	r16, r16
    521e:	f7 fc       	sbrc	r15, 7
    5220:	00 95       	com	r16
    5222:	10 2f       	mov	r17, r16
    5224:	c8 01       	movw	r24, r16
    5226:	b7 01       	movw	r22, r14
    5228:	20 e1       	ldi	r18, 0x10	; 16
    522a:	37 e2       	ldi	r19, 0x27	; 39
    522c:	40 e0       	ldi	r20, 0x00	; 0
    522e:	50 e0       	ldi	r21, 0x00	; 0
    5230:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    5234:	20 e8       	ldi	r18, 0x80	; 128
    5236:	35 e2       	ldi	r19, 0x25	; 37
    5238:	40 e0       	ldi	r20, 0x00	; 0
    523a:	50 e0       	ldi	r21, 0x00	; 0
    523c:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    5240:	2b 5f       	subi	r18, 0xFB	; 251
    5242:	3f 4f       	sbci	r19, 0xFF	; 255
    5244:	4f 4f       	sbci	r20, 0xFF	; 255
    5246:	5f 4f       	sbci	r21, 0xFF	; 255
    5248:	ca 01       	movw	r24, r20
    524a:	b9 01       	movw	r22, r18
    524c:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
				outb(PORTD, uartSplitPort);
    5250:	db b8       	out	0x0b, r13	; 11
			}
		}
	}

}
    5252:	c0 5b       	subi	r28, 0xB0	; 176
    5254:	df 4f       	sbci	r29, 0xFF	; 255
    5256:	0f b6       	in	r0, 0x3f	; 63
    5258:	f8 94       	cli
    525a:	de bf       	out	0x3e, r29	; 62
    525c:	0f be       	out	0x3f, r0	; 63
    525e:	cd bf       	out	0x3d, r28	; 61
    5260:	cf 91       	pop	r28
    5262:	df 91       	pop	r29
    5264:	1f 91       	pop	r17
    5266:	0f 91       	pop	r16
    5268:	ff 90       	pop	r15
    526a:	ef 90       	pop	r14
    526c:	df 90       	pop	r13
    526e:	08 95       	ret

00005270 <DbgHex2AsciiPrint>:
    hex[1] = hexDigit(c % 0x10);
    hex[2] = '\0';
}

void DbgHex2AsciiPrint(uint8_t strHexIn[], uint8_t hexInLen)
{
    5270:	0f 93       	push	r16
    5272:	1f 93       	push	r17
    5274:	cf 93       	push	r28
    5276:	df 93       	push	r29
    5278:	06 2f       	mov	r16, r22
    527a:	ec 01       	movw	r28, r24
    527c:	10 e0       	ldi	r17, 0x00	; 0
    527e:	0b c0       	rjmp	.+22     	; 0x5296 <DbgHex2AsciiPrint+0x26>
	char *pHexIn;

	for(uint8_t i=0; i<hexInLen; i++){
		pHexIn = hex2acii(strHexIn[i]);
    5280:	88 81       	ld	r24, Y
    5282:	0e 94 a6 28 	call	0x514c	; 0x514c <hex2acii>
		if(pHexIn != NULL){
    5286:	89 2b       	or	r24, r25
    5288:	21 f0       	breq	.+8      	; 0x5292 <DbgHex2AsciiPrint+0x22>
			DbgPrintText(strAsciiOutput);
    528a:	83 ef       	ldi	r24, 0xF3	; 243
    528c:	94 e0       	ldi	r25, 0x04	; 4
    528e:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>

void DbgHex2AsciiPrint(uint8_t strHexIn[], uint8_t hexInLen)
{
	char *pHexIn;

	for(uint8_t i=0; i<hexInLen; i++){
    5292:	1f 5f       	subi	r17, 0xFF	; 255
    5294:	21 96       	adiw	r28, 0x01	; 1
    5296:	10 17       	cp	r17, r16
    5298:	98 f3       	brcs	.-26     	; 0x5280 <DbgHex2AsciiPrint+0x10>
			DbgPrintText(strAsciiOutput);

		}
	}

}
    529a:	df 91       	pop	r29
    529c:	cf 91       	pop	r28
    529e:	1f 91       	pop	r17
    52a0:	0f 91       	pop	r16
    52a2:	08 95       	ret

000052a4 <DbgPrintText_P>:
#endif
}
*/

void DbgPrintText_P(const char str[])
{
    52a4:	af 92       	push	r10
    52a6:	bf 92       	push	r11
    52a8:	df 92       	push	r13
    52aa:	ef 92       	push	r14
    52ac:	ff 92       	push	r15
    52ae:	0f 93       	push	r16
    52b0:	1f 93       	push	r17
    52b2:	df 93       	push	r29
    52b4:	cf 93       	push	r28
    52b6:	cd b7       	in	r28, 0x3d	; 61
    52b8:	de b7       	in	r29, 0x3e	; 62
    52ba:	c0 55       	subi	r28, 0x50	; 80
    52bc:	d0 40       	sbci	r29, 0x00	; 0
    52be:	0f b6       	in	r0, 0x3f	; 63
    52c0:	f8 94       	cli
    52c2:	de bf       	out	0x3e, r29	; 62
    52c4:	0f be       	out	0x3f, r0	; 63
    52c6:	cd bf       	out	0x3d, r28	; 61
    52c8:	8c 01       	movw	r16, r24
	char strDbgText[STR_DBG_TEXT_LEN];
	int len;
	uint8_t uartSplitPort;

	len = strlen_P(str);
    52ca:	0e 94 f2 30 	call	0x61e4	; 0x61e4 <strlen_P>
	if(len < (STR_DBG_TEXT_LEN - 2)){
    52ce:	8e 34       	cpi	r24, 0x4E	; 78
    52d0:	91 05       	cpc	r25, r1
    52d2:	0c f0       	brlt	.+2      	; 0x52d6 <DbgPrintText_P+0x32>
    52d4:	3f c0       	rjmp	.+126    	; 0x5354 <DbgPrintText_P+0xb0>
		if(strcpy_P(&strDbgText[0], str) != NULL){
    52d6:	5e 01       	movw	r10, r28
    52d8:	08 94       	sec
    52da:	a1 1c       	adc	r10, r1
    52dc:	b1 1c       	adc	r11, r1
    52de:	c5 01       	movw	r24, r10
    52e0:	b8 01       	movw	r22, r16
    52e2:	0e 94 eb 30 	call	0x61d6	; 0x61d6 <strcpy_P>
    52e6:	89 2b       	or	r24, r25
    52e8:	a9 f1       	breq	.+106    	; 0x5354 <DbgPrintText_P+0xb0>
			if(strcat_P(strDbgText, PSTR("\r\n")) != NULL){
    52ea:	c5 01       	movw	r24, r10
    52ec:	6c e8       	ldi	r22, 0x8C	; 140
    52ee:	77 e0       	ldi	r23, 0x07	; 7
    52f0:	0e 94 e0 30 	call	0x61c0	; 0x61c0 <strcat_P>
    52f4:	89 2b       	or	r24, r25
    52f6:	71 f1       	breq	.+92     	; 0x5354 <DbgPrintText_P+0xb0>
				uartSplitPort = uart1_splitPortSelect(UART1_SPLIT_DBG);
    52f8:	82 e0       	ldi	r24, 0x02	; 2
    52fa:	0e 94 80 28 	call	0x5100	; 0x5100 <uart1_splitPortSelect>
    52fe:	d8 2e       	mov	r13, r24
				len = strlen(strDbgText);
    5300:	f5 01       	movw	r30, r10
    5302:	01 90       	ld	r0, Z+
    5304:	00 20       	and	r0, r0
    5306:	e9 f7       	brne	.-6      	; 0x5302 <DbgPrintText_P+0x5e>
    5308:	7f 01       	movw	r14, r30
    530a:	08 94       	sec
    530c:	e1 08       	sbc	r14, r1
    530e:	f1 08       	sbc	r15, r1
    5310:	ea 18       	sub	r14, r10
    5312:	fb 08       	sbc	r15, r11
				uartSendBuffer(COM_DBG, strDbgText, len);
    5314:	81 e0       	ldi	r24, 0x01	; 1
    5316:	b5 01       	movw	r22, r10
    5318:	a7 01       	movw	r20, r14
    531a:	0e 94 6d 13 	call	0x26da	; 0x26da <uartSendBuffer>
				timer_sysDelay_msec(((len*10UL*1000UL)/COM_BAUDRATE_DBG) + 5UL);
    531e:	00 27       	eor	r16, r16
    5320:	f7 fc       	sbrc	r15, 7
    5322:	00 95       	com	r16
    5324:	10 2f       	mov	r17, r16
    5326:	c8 01       	movw	r24, r16
    5328:	b7 01       	movw	r22, r14
    532a:	20 e1       	ldi	r18, 0x10	; 16
    532c:	37 e2       	ldi	r19, 0x27	; 39
    532e:	40 e0       	ldi	r20, 0x00	; 0
    5330:	50 e0       	ldi	r21, 0x00	; 0
    5332:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    5336:	20 e8       	ldi	r18, 0x80	; 128
    5338:	35 e2       	ldi	r19, 0x25	; 37
    533a:	40 e0       	ldi	r20, 0x00	; 0
    533c:	50 e0       	ldi	r21, 0x00	; 0
    533e:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    5342:	2b 5f       	subi	r18, 0xFB	; 251
    5344:	3f 4f       	sbci	r19, 0xFF	; 255
    5346:	4f 4f       	sbci	r20, 0xFF	; 255
    5348:	5f 4f       	sbci	r21, 0xFF	; 255
    534a:	ca 01       	movw	r24, r20
    534c:	b9 01       	movw	r22, r18
    534e:	0e 94 31 28 	call	0x5062	; 0x5062 <timer_sysDelay_msec>
				outb(PORTD, uartSplitPort);
    5352:	db b8       	out	0x0b, r13	; 11
			}
		}
	}

}
    5354:	c0 5b       	subi	r28, 0xB0	; 176
    5356:	df 4f       	sbci	r29, 0xFF	; 255
    5358:	0f b6       	in	r0, 0x3f	; 63
    535a:	f8 94       	cli
    535c:	de bf       	out	0x3e, r29	; 62
    535e:	0f be       	out	0x3f, r0	; 63
    5360:	cd bf       	out	0x3d, r28	; 61
    5362:	cf 91       	pop	r28
    5364:	df 91       	pop	r29
    5366:	1f 91       	pop	r17
    5368:	0f 91       	pop	r16
    536a:	ff 90       	pop	r15
    536c:	ef 90       	pop	r14
    536e:	df 90       	pop	r13
    5370:	bf 90       	pop	r11
    5372:	af 90       	pop	r10
    5374:	08 95       	ret

00005376 <wirelessPacketTx>:

void wirelessPacketTx(uint8_t nUart)
{
	char c = 'U';

	uartSendByte(nUart, c);
    5376:	65 e5       	ldi	r22, 0x55	; 85
    5378:	0e 94 19 12 	call	0x2432	; 0x2432 <uartSendByte>
}
    537c:	08 95       	ret

0000537e <wirelessPacketRx>:
 * return:
 * 		0 		- no rx buffer received
 * 		Other 	- rx buffer received
 */
uint8_t wirelessPacketRx(uint8_t nUart, uint8_t strOutput[], uint8_t strOutputLen, uint8_t timeout_sec)
{
    537e:	bf 92       	push	r11
    5380:	cf 92       	push	r12
    5382:	df 92       	push	r13
    5384:	ef 92       	push	r14
    5386:	ff 92       	push	r15
    5388:	0f 93       	push	r16
    538a:	1f 93       	push	r17
    538c:	df 93       	push	r29
    538e:	cf 93       	push	r28
    5390:	0f 92       	push	r0
    5392:	cd b7       	in	r28, 0x3d	; 61
    5394:	de b7       	in	r29, 0x3e	; 62
    5396:	08 2f       	mov	r16, r24
    5398:	7b 01       	movw	r14, r22
    539a:	b4 2e       	mov	r11, r20
    539c:	82 2f       	mov	r24, r18
	uint8_t c;
	uint8_t idx;

	timer_sysSetTimeout_sec(timeout_sec);
    539e:	90 e0       	ldi	r25, 0x00	; 0
    53a0:	0e 94 62 28 	call	0x50c4	; 0x50c4 <timer_sysSetTimeout_sec>
	uartFlushReceiveBuffer(nUart);
    53a4:	80 2f       	mov	r24, r16
    53a6:	0e 94 46 14 	call	0x288c	; 0x288c <uartFlushReceiveBuffer>
	idx = 0;

	do{
		if(!uartReceiveBufferIsEmpty(nUart)){
    53aa:	80 2f       	mov	r24, r16
    53ac:	0e 94 3f 12 	call	0x247e	; 0x247e <uartReceiveBufferIsEmpty>
    53b0:	88 23       	and	r24, r24
    53b2:	e1 f4       	brne	.+56     	; 0x53ec <wirelessPacketRx+0x6e>
    53b4:	10 e0       	ldi	r17, 0x00	; 0
			do{
				if(uartReceiveByte(nUart, &c)){
    53b6:	6e 01       	movw	r12, r28
    53b8:	08 94       	sec
    53ba:	c1 1c       	adc	r12, r1
    53bc:	d1 1c       	adc	r13, r1
    53be:	80 2f       	mov	r24, r16
    53c0:	b6 01       	movw	r22, r12
    53c2:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <uartReceiveByte>
    53c6:	88 23       	and	r24, r24
    53c8:	61 f0       	breq	.+24     	; 0x53e2 <wirelessPacketRx+0x64>
					if(idx < strOutputLen) strOutput[idx++] = c;
    53ca:	1b 15       	cp	r17, r11
    53cc:	a0 f4       	brcc	.+40     	; 0x53f6 <wirelessPacketRx+0x78>
    53ce:	f7 01       	movw	r30, r14
    53d0:	e1 0f       	add	r30, r17
    53d2:	f1 1d       	adc	r31, r1
    53d4:	89 81       	ldd	r24, Y+1	; 0x01
    53d6:	80 83       	st	Z, r24
    53d8:	1f 5f       	subi	r17, 0xFF	; 255
					else
						return idx;

					timer_sysSetTimeout_msec(100u);
    53da:	84 e6       	ldi	r24, 0x64	; 100
    53dc:	90 e0       	ldi	r25, 0x00	; 0
    53de:	0e 94 4c 28 	call	0x5098	; 0x5098 <timer_sysSetTimeout_msec>
				}
			}while(timer_sysGetTimeout_msec());
    53e2:	0e 94 46 28 	call	0x508c	; 0x508c <timer_sysGetTimeout_msec>
    53e6:	89 2b       	or	r24, r25
    53e8:	51 f7       	brne	.-44     	; 0x53be <wirelessPacketRx+0x40>
    53ea:	05 c0       	rjmp	.+10     	; 0x53f6 <wirelessPacketRx+0x78>

			return idx;
		}
	}while(timer_sysGetTimeout_sec());
    53ec:	0e 94 5c 28 	call	0x50b8	; 0x50b8 <timer_sysGetTimeout_sec>
    53f0:	89 2b       	or	r24, r25
    53f2:	d9 f6       	brne	.-74     	; 0x53aa <wirelessPacketRx+0x2c>
    53f4:	10 e0       	ldi	r17, 0x00	; 0

	return idx;
}
    53f6:	81 2f       	mov	r24, r17
    53f8:	0f 90       	pop	r0
    53fa:	cf 91       	pop	r28
    53fc:	df 91       	pop	r29
    53fe:	1f 91       	pop	r17
    5400:	0f 91       	pop	r16
    5402:	ff 90       	pop	r15
    5404:	ef 90       	pop	r14
    5406:	df 90       	pop	r13
    5408:	cf 90       	pop	r12
    540a:	bf 90       	pop	r11
    540c:	08 95       	ret

0000540e <wirelessInit>:
#include "wireless.h"

void wirelessInit(void)
{

	uartSetBaudRate(COM_UHF, 9600);
    540e:	81 e0       	ldi	r24, 0x01	; 1
    5410:	40 e8       	ldi	r20, 0x80	; 128
    5412:	55 e2       	ldi	r21, 0x25	; 37
    5414:	60 e0       	ldi	r22, 0x00	; 0
    5416:	70 e0       	ldi	r23, 0x00	; 0
    5418:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <uartSetBaudRate>
}
    541c:	08 95       	ret

0000541e <xE910AccessTechnology>:
	return 1;
}


uint8_t xE910AccessTechnology(uint8_t nUart)
{
    541e:	1f 93       	push	r17
    5420:	18 2f       	mov	r17, r24
	char *res,*pTmp;

	res = SendAtCmd_P(nUart, "AT+CGATT?\r", "+CGATT:",5);
    5422:	6c eb       	ldi	r22, 0xBC	; 188
    5424:	77 e0       	ldi	r23, 0x07	; 7
    5426:	44 eb       	ldi	r20, 0xB4	; 180
    5428:	57 e0       	ldi	r21, 0x07	; 7
    542a:	25 e0       	ldi	r18, 0x05	; 5
    542c:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
	if(res != NULL){
    5430:	00 97       	sbiw	r24, 0x00	; 0
    5432:	d9 f0       	breq	.+54     	; 0x546a <xE910AccessTechnology+0x4c>
		pTmp = strstr_P(res, PSTR(":"));
    5434:	62 eb       	ldi	r22, 0xB2	; 178
    5436:	77 e0       	ldi	r23, 0x07	; 7
    5438:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    543c:	fc 01       	movw	r30, r24
		if(pTmp != NULL){
    543e:	00 97       	sbiw	r24, 0x00	; 0
    5440:	a1 f0       	breq	.+40     	; 0x546a <xE910AccessTechnology+0x4c>
			if(*(pTmp + 2) == '0'){
    5442:	82 81       	ldd	r24, Z+2	; 0x02
    5444:	80 33       	cpi	r24, 0x30	; 48
    5446:	11 f0       	breq	.+4      	; 0x544c <xE910AccessTechnology+0x2e>
    5448:	20 e0       	ldi	r18, 0x00	; 0
    544a:	10 c0       	rjmp	.+32     	; 0x546c <xE910AccessTechnology+0x4e>
				if(SendAtCmd_P(nUart, "AT+CGATT=1\r", "OK",2) != NULL) return 0;
    544c:	81 2f       	mov	r24, r17
    544e:	66 ea       	ldi	r22, 0xA6	; 166
    5450:	77 e0       	ldi	r23, 0x07	; 7
    5452:	43 ea       	ldi	r20, 0xA3	; 163
    5454:	57 e0       	ldi	r21, 0x07	; 7
    5456:	22 e0       	ldi	r18, 0x02	; 2
    5458:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    545c:	20 e0       	ldi	r18, 0x00	; 0
    545e:	89 2b       	or	r24, r25
    5460:	09 f0       	breq	.+2      	; 0x5464 <xE910AccessTechnology+0x46>
    5462:	21 e0       	ldi	r18, 0x01	; 1
    5464:	81 e0       	ldi	r24, 0x01	; 1
    5466:	28 27       	eor	r18, r24
    5468:	01 c0       	rjmp	.+2      	; 0x546c <xE910AccessTechnology+0x4e>
    546a:	21 e0       	ldi	r18, 0x01	; 1
			}else return 0;
		}
	}

	return 1;
}
    546c:	82 2f       	mov	r24, r18
    546e:	1f 91       	pop	r17
    5470:	08 95       	ret

00005472 <xE910SimCardIsRoaming>:
uint8_t xE910SimCardIsRoaming(uint8_t nUart)
{
	char *res,*pTmp;

	/* Read ICCID (Integrated Circuit Card Identification) */
	res = SendAtCmd_P(nUart, "AT#CCID\r","OK", 5);
    5472:	64 e0       	ldi	r22, 0x04	; 4
    5474:	7b e0       	ldi	r23, 0x0B	; 11
    5476:	41 e0       	ldi	r20, 0x01	; 1
    5478:	5b e0       	ldi	r21, 0x0B	; 11
    547a:	25 e0       	ldi	r18, 0x05	; 5
    547c:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>

	if(res != NULL){
    5480:	00 97       	sbiw	r24, 0x00	; 0
    5482:	99 f0       	breq	.+38     	; 0x54aa <xE910SimCardIsRoaming+0x38>
		res = strstr_P(res, PSTR(":"));
    5484:	6f ef       	ldi	r22, 0xFF	; 255
    5486:	7a e0       	ldi	r23, 0x0A	; 10
    5488:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
		if(res != NULL){
    548c:	00 97       	sbiw	r24, 0x00	; 0
    548e:	69 f0       	breq	.+26     	; 0x54aa <xE910SimCardIsRoaming+0x38>
			res += 4;
    5490:	fc 01       	movw	r30, r24
    5492:	34 96       	adiw	r30, 0x04	; 4
			res[3] = '\0';
    5494:	13 82       	std	Z+3, r1	; 0x03
			pTmp =  strstr_P(res, PSTR("972")); // +972 IL
    5496:	cf 01       	movw	r24, r30
    5498:	6b ef       	ldi	r22, 0xFB	; 251
    549a:	7a e0       	ldi	r23, 0x0A	; 10
    549c:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    54a0:	20 e0       	ldi	r18, 0x00	; 0
    54a2:	89 2b       	or	r24, r25
    54a4:	19 f4       	brne	.+6      	; 0x54ac <xE910SimCardIsRoaming+0x3a>
    54a6:	21 e0       	ldi	r18, 0x01	; 1
    54a8:	01 c0       	rjmp	.+2      	; 0x54ac <xE910SimCardIsRoaming+0x3a>
    54aa:	2f ef       	ldi	r18, 0xFF	; 255
			}else return 1;
		}
	}

	return -1;
}
    54ac:	82 2f       	mov	r24, r18
    54ae:	08 95       	ret

000054b0 <xE910ApnUpdate>:

	return 1;
}

uint8_t xE910ApnUpdate(uint8_t nUart, const char strApnUpdate[])
{
    54b0:	cf 93       	push	r28
    54b2:	df 93       	push	r29
    54b4:	eb 01       	movw	r28, r22
	char *res;

	res = SendAtCmd_P(nUart, "AT+CGDCONT?\r","OK",2);
    54b6:	66 e9       	ldi	r22, 0x96	; 150
    54b8:	77 e0       	ldi	r23, 0x07	; 7
    54ba:	43 e9       	ldi	r20, 0x93	; 147
    54bc:	57 e0       	ldi	r21, 0x07	; 7
    54be:	22 e0       	ldi	r18, 0x02	; 2
    54c0:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
	if(res != NULL){// OK
    54c4:	00 97       	sbiw	r24, 0x00	; 0
    54c6:	11 f4       	brne	.+4      	; 0x54cc <xE910ApnUpdate+0x1c>
    54c8:	90 e0       	ldi	r25, 0x00	; 0
    54ca:	1a c0       	rjmp	.+52     	; 0x5500 <xE910ApnUpdate+0x50>
		res = strstr_P(res,PSTR(","));
    54cc:	61 e9       	ldi	r22, 0x91	; 145
    54ce:	77 e0       	ldi	r23, 0x07	; 7
    54d0:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
		if(res != NULL){// PDP_type
    54d4:	00 97       	sbiw	r24, 0x00	; 0
    54d6:	99 f0       	breq	.+38     	; 0x54fe <xE910ApnUpdate+0x4e>
			res = strstr_P(res+1, PSTR(","));
    54d8:	01 96       	adiw	r24, 0x01	; 1
    54da:	6f e8       	ldi	r22, 0x8F	; 143
    54dc:	77 e0       	ldi	r23, 0x07	; 7
    54de:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
			if(res != NULL){// APN,
    54e2:	00 97       	sbiw	r24, 0x00	; 0
    54e4:	61 f0       	breq	.+24     	; 0x54fe <xE910ApnUpdate+0x4e>
				res = strstr(res+1,&strApnUpdate[0]);
    54e6:	01 96       	adiw	r24, 0x01	; 1
    54e8:	be 01       	movw	r22, r28
    54ea:	0e 94 31 31 	call	0x6262	; 0x6262 <strstr>
    54ee:	9c 01       	movw	r18, r24
    54f0:	90 e0       	ldi	r25, 0x00	; 0
    54f2:	23 2b       	or	r18, r19
    54f4:	09 f0       	breq	.+2      	; 0x54f8 <xE910ApnUpdate+0x48>
    54f6:	91 e0       	ldi	r25, 0x01	; 1
    54f8:	81 e0       	ldi	r24, 0x01	; 1
    54fa:	98 27       	eor	r25, r24
    54fc:	01 c0       	rjmp	.+2      	; 0x5500 <xE910ApnUpdate+0x50>
    54fe:	91 e0       	ldi	r25, 0x01	; 1
		}
		return 1;
	}

	return 0;
}
    5500:	89 2f       	mov	r24, r25
    5502:	df 91       	pop	r29
    5504:	cf 91       	pop	r28
    5506:	08 95       	ret

00005508 <xE910SimCardChk>:
 */
uint8_t xE910SimCardChk(uint8_t nUart)
{
	char *res;

	res = SendAtCmd_P(nUart, "AT#QSS?\r", "OK", 5);
    5508:	6b e2       	ldi	r22, 0x2B	; 43
    550a:	7b e0       	ldi	r23, 0x0B	; 11
    550c:	48 e2       	ldi	r20, 0x28	; 40
    550e:	5b e0       	ldi	r21, 0x0B	; 11
    5510:	25 e0       	ldi	r18, 0x05	; 5
    5512:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
	if(res != NULL){
    5516:	00 97       	sbiw	r24, 0x00	; 0
    5518:	61 f0       	breq	.+24     	; 0x5532 <xE910SimCardChk+0x2a>
		res = strstr_P(res, PSTR("#QSS: "));
    551a:	61 e2       	ldi	r22, 0x21	; 33
    551c:	7b e0       	ldi	r23, 0x0B	; 11
    551e:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    5522:	fc 01       	movw	r30, r24
		if(res != NULL){
    5524:	00 97       	sbiw	r24, 0x00	; 0
    5526:	29 f0       	breq	.+10     	; 0x5532 <xE910SimCardChk+0x2a>
			if(res[8] == '1') return 1;
    5528:	80 85       	ldd	r24, Z+8	; 0x08
    552a:	81 33       	cpi	r24, 0x31	; 49
    552c:	11 f4       	brne	.+4      	; 0x5532 <xE910SimCardChk+0x2a>
    552e:	81 e0       	ldi	r24, 0x01	; 1
    5530:	08 95       	ret
		}
	}

	TXT_DBG("Sim card not found.");
    5532:	8d e0       	ldi	r24, 0x0D	; 13
    5534:	9b e0       	ldi	r25, 0x0B	; 11
    5536:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    553a:	80 e0       	ldi	r24, 0x00	; 0
	return 0;
}
    553c:	08 95       	ret

0000553e <xE910tSetParm>:
  * 			- 1 general
  * 			- 2 sim card not present
  * 			- 3 baudrate
  */
uint8_t xE910tSetParm(uint8_t nUart)
{
    553e:	ff 92       	push	r15
    5540:	0f 93       	push	r16
    5542:	1f 93       	push	r17
    5544:	cf 93       	push	r28
    5546:	df 93       	push	r29
    5548:	f8 2e       	mov	r15, r24
	char *res;

	if(debugON) TXT_DBG("----  Modem Information  ----");
    554a:	80 91 77 05 	lds	r24, 0x0577
    554e:	88 23       	and	r24, r24
    5550:	21 f0       	breq	.+8      	; 0x555a <xE910tSetParm+0x1c>
    5552:	84 e7       	ldi	r24, 0x74	; 116
    5554:	9c e0       	ldi	r25, 0x0C	; 12
    5556:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>

	res = SendAtCmd_P(nUart, "AT+CGMM\r", "OK", 5);
    555a:	8f 2d       	mov	r24, r15
    555c:	6b e6       	ldi	r22, 0x6B	; 107
    555e:	7c e0       	ldi	r23, 0x0C	; 12
    5560:	48 e6       	ldi	r20, 0x68	; 104
    5562:	5c e0       	ldi	r21, 0x0C	; 12
    5564:	25 e0       	ldi	r18, 0x05	; 5
    5566:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    556a:	ec 01       	movw	r28, r24
	if(res != NULL){
    556c:	00 97       	sbiw	r24, 0x00	; 0
    556e:	09 f4       	brne	.+2      	; 0x5572 <xE910tSetParm+0x34>
    5570:	b2 c0       	rjmp	.+356    	; 0x56d6 <xE910tSetParm+0x198>
		if(strstr(res, "GE910") != NULL){
    5572:	6a e1       	ldi	r22, 0x1A	; 26
    5574:	71 e0       	ldi	r23, 0x01	; 1
    5576:	0e 94 31 31 	call	0x6262	; 0x6262 <strstr>
    557a:	00 97       	sbiw	r24, 0x00	; 0
    557c:	31 f0       	breq	.+12     	; 0x558a <xE910tSetParm+0x4c>
			e_MODEN_GENERATION = GENERATION_2;
    557e:	81 e0       	ldi	r24, 0x01	; 1
    5580:	80 93 f7 04 	sts	0x04F7, r24
			TXT_DBG("Modem 2G Technology ");
    5584:	83 e5       	ldi	r24, 0x53	; 83
    5586:	9c e0       	ldi	r25, 0x0C	; 12
    5588:	2c c0       	rjmp	.+88     	; 0x55e2 <xE910tSetParm+0xa4>
		}else if( (strstr_P(res, PSTR("HE910")) != NULL) | (strstr_P(res, PSTR("UE910")) != NULL) ){
    558a:	ce 01       	movw	r24, r28
    558c:	6d e4       	ldi	r22, 0x4D	; 77
    558e:	7c e0       	ldi	r23, 0x0C	; 12
    5590:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    5594:	8c 01       	movw	r16, r24
    5596:	ce 01       	movw	r24, r28
    5598:	67 e4       	ldi	r22, 0x47	; 71
    559a:	7c e0       	ldi	r23, 0x0C	; 12
    559c:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    55a0:	01 2b       	or	r16, r17
    55a2:	11 f4       	brne	.+4      	; 0x55a8 <xE910tSetParm+0x6a>
    55a4:	89 2b       	or	r24, r25
    55a6:	31 f0       	breq	.+12     	; 0x55b4 <xE910tSetParm+0x76>
			e_MODEN_GENERATION = GENERATION_3;
    55a8:	82 e0       	ldi	r24, 0x02	; 2
    55aa:	80 93 f7 04 	sts	0x04F7, r24
			TXT_DBG("Modem 3G Technology");
    55ae:	83 e3       	ldi	r24, 0x33	; 51
    55b0:	9c e0       	ldi	r25, 0x0C	; 12
    55b2:	17 c0       	rjmp	.+46     	; 0x55e2 <xE910tSetParm+0xa4>
		}else if(strstr_P(res, PSTR("LE910")) != NULL){
    55b4:	ce 01       	movw	r24, r28
    55b6:	6d e2       	ldi	r22, 0x2D	; 45
    55b8:	7c e0       	ldi	r23, 0x0C	; 12
    55ba:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    55be:	89 2b       	or	r24, r25
    55c0:	09 f4       	brne	.+2      	; 0x55c4 <xE910tSetParm+0x86>
    55c2:	89 c0       	rjmp	.+274    	; 0x56d6 <xE910tSetParm+0x198>
			e_MODEN_GENERATION = GENERATION_4;
    55c4:	83 e0       	ldi	r24, 0x03	; 3
    55c6:	80 93 f7 04 	sts	0x04F7, r24
			if(strstr_P(res, PSTR("LE910-SVL")) != NULL){
    55ca:	ce 01       	movw	r24, r28
    55cc:	63 e2       	ldi	r22, 0x23	; 35
    55ce:	7c e0       	ldi	r23, 0x0C	; 12
    55d0:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    55d4:	89 2b       	or	r24, r25
    55d6:	19 f0       	breq	.+6      	; 0x55de <xE910tSetParm+0xa0>
				e_MODEL_MODEM = MODEL_MODEM_LE910_SVL;
    55d8:	81 e0       	ldi	r24, 0x01	; 1
    55da:	80 93 f8 04 	sts	0x04F8, r24
			}
			TXT_DBG("Modem 4G Technology");
    55de:	8f e0       	ldi	r24, 0x0F	; 15
    55e0:	9c e0       	ldi	r25, 0x0C	; 12
    55e2:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		}else return 1;
	}else return 1;


	(void)SendAtCmd_P(nUart, "AT+CGMR\r", "OK", 2);
    55e6:	8f 2d       	mov	r24, r15
    55e8:	66 e0       	ldi	r22, 0x06	; 6
    55ea:	7c e0       	ldi	r23, 0x0C	; 12
    55ec:	43 e0       	ldi	r20, 0x03	; 3
    55ee:	5c e0       	ldi	r21, 0x0C	; 12
    55f0:	22 e0       	ldi	r18, 0x02	; 2
    55f2:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>

	(void)SendAtCmd_P(nUart, "AT+CGMI\r", "OK", 2);
    55f6:	8f 2d       	mov	r24, r15
    55f8:	6a ef       	ldi	r22, 0xFA	; 250
    55fa:	7b e0       	ldi	r23, 0x0B	; 11
    55fc:	47 ef       	ldi	r20, 0xF7	; 247
    55fe:	5b e0       	ldi	r21, 0x0B	; 11
    5600:	22 e0       	ldi	r18, 0x02	; 2
    5602:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
	// IMEI  - International Mobile Equipment Identity
	// Request Product Serial Number Identification
	(void)SendAtCmd_P(nUart, "AT+CGSN\r", "OK", 2);
    5606:	8f 2d       	mov	r24, r15
    5608:	6e ee       	ldi	r22, 0xEE	; 238
    560a:	7b e0       	ldi	r23, 0x0B	; 11
    560c:	4b ee       	ldi	r20, 0xEB	; 235
    560e:	5b e0       	ldi	r21, 0x0B	; 11
    5610:	22 e0       	ldi	r18, 0x02	; 2
    5612:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
	(void)SendAtCmd_P(nUart, "AT+WS46?\r","OK", 5);
    5616:	8f 2d       	mov	r24, r15
    5618:	61 ee       	ldi	r22, 0xE1	; 225
    561a:	7b e0       	ldi	r23, 0x0B	; 11
    561c:	4e ed       	ldi	r20, 0xDE	; 222
    561e:	5b e0       	ldi	r21, 0x0B	; 11
    5620:	25 e0       	ldi	r18, 0x05	; 5
    5622:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>


	if(debugON) TXT_DBG("----  Modem Setting  ----");
    5626:	80 91 77 05 	lds	r24, 0x0577
    562a:	88 23       	and	r24, r24
    562c:	21 f0       	breq	.+8      	; 0x5636 <xE910tSetParm+0xf8>
    562e:	84 ec       	ldi	r24, 0xC4	; 196
    5630:	9b e0       	ldi	r25, 0x0B	; 11
    5632:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>

	if(xE910SimCardChk(nUart)){
    5636:	8f 2d       	mov	r24, r15
    5638:	0e 94 84 2a 	call	0x5508	; 0x5508 <xE910SimCardChk>
    563c:	88 23       	and	r24, r24
    563e:	11 f4       	brne	.+4      	; 0x5644 <xE910tSetParm+0x106>
    5640:	22 e0       	ldi	r18, 0x02	; 2
    5642:	4a c0       	rjmp	.+148    	; 0x56d8 <xE910tSetParm+0x19a>
		isSimRoaming = xE910SimCardIsRoaming(nUart);
    5644:	8f 2d       	mov	r24, r15
    5646:	0e 94 39 2a 	call	0x5472	; 0x5472 <xE910SimCardIsRoaming>
    564a:	80 93 f9 04 	sts	0x04F9, r24
		if(isSimRoaming != -1){
			if(isSimRoaming) TXT_DBG("Roaming Sim Card Detected.");
    564e:	88 23       	and	r24, r24
    5650:	19 f0       	breq	.+6      	; 0x5658 <xE910tSetParm+0x11a>
    5652:	89 ea       	ldi	r24, 0xA9	; 169
    5654:	9b e0       	ldi	r25, 0x0B	; 11
    5656:	02 c0       	rjmp	.+4      	; 0x565c <xE910tSetParm+0x11e>
			else TXT_DBG("Local Sim Card Detected.");
    5658:	80 e9       	ldi	r24, 0x90	; 144
    565a:	9b e0       	ldi	r25, 0x0B	; 11
    565c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		}else{
			TXT_DBG("Unknown Sim Card Detected.");
			return 2;
		}

		if(SendAtCmd_P(nUart, "AT#STIA=1\r", "OK", 2) == NULL) return 1;
    5660:	8f 2d       	mov	r24, r15
    5662:	65 e8       	ldi	r22, 0x85	; 133
    5664:	7b e0       	ldi	r23, 0x0B	; 11
    5666:	42 e8       	ldi	r20, 0x82	; 130
    5668:	5b e0       	ldi	r21, 0x0B	; 11
    566a:	22 e0       	ldi	r18, 0x02	; 2
    566c:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    5670:	89 2b       	or	r24, r25
    5672:	89 f1       	breq	.+98     	; 0x56d6 <xE910tSetParm+0x198>
	}else{
		return 2;
	}

	if( (e_MODEN_GENERATION == GENERATION_3) || (e_MODEN_GENERATION == GENERATION_4)){
    5674:	80 91 f7 04 	lds	r24, 0x04F7
    5678:	82 30       	cpi	r24, 0x02	; 2
    567a:	21 f0       	breq	.+8      	; 0x5684 <xE910tSetParm+0x146>
    567c:	80 91 f7 04 	lds	r24, 0x04F7
    5680:	83 30       	cpi	r24, 0x03	; 3
    5682:	51 f4       	brne	.+20     	; 0x5698 <xE910tSetParm+0x15a>

//		if(SendAtCmd_P(nUart, "AT$GPSP?\r", "$GPSP:", 3) != NULL){
	//		if(SendAtCmd_P(nUart, "AT$GPSP=0;$GPSSAV\r", "OK", 2) == NULL) return 1;
	//	}
		if(SendAtCmd_P(nUart, "AT#GPIO=1,0,2\r", "OK", 2)== NULL)		return 1;
    5684:	8f 2d       	mov	r24, r15
    5686:	63 e7       	ldi	r22, 0x73	; 115
    5688:	7b e0       	ldi	r23, 0x0B	; 11
    568a:	40 e7       	ldi	r20, 0x70	; 112
    568c:	5b e0       	ldi	r21, 0x0B	; 11
    568e:	22 e0       	ldi	r18, 0x02	; 2
    5690:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    5694:	89 2b       	or	r24, r25
    5696:	f9 f0       	breq	.+62     	; 0x56d6 <xE910tSetParm+0x198>
	}

	if(SendAtCmd_P(nUart, "AT#SLED=2,10\r", "OK", 2) == NULL){
    5698:	8f 2d       	mov	r24, r15
    569a:	62 e6       	ldi	r22, 0x62	; 98
    569c:	7b e0       	ldi	r23, 0x0B	; 11
    569e:	4f e5       	ldi	r20, 0x5F	; 95
    56a0:	5b e0       	ldi	r21, 0x0B	; 11
    56a2:	22 e0       	ldi	r18, 0x02	; 2
    56a4:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    56a8:	89 2b       	or	r24, r25
    56aa:	a9 f0       	breq	.+42     	; 0x56d6 <xE910tSetParm+0x198>
		return 1;
	}else if(SendAtCmd_P(nUart, "AT#SLEDSAV\r", "OK", 2) == NULL){
    56ac:	8f 2d       	mov	r24, r15
    56ae:	63 e5       	ldi	r22, 0x53	; 83
    56b0:	7b e0       	ldi	r23, 0x0B	; 11
    56b2:	40 e5       	ldi	r20, 0x50	; 80
    56b4:	5b e0       	ldi	r21, 0x0B	; 11
    56b6:	22 e0       	ldi	r18, 0x02	; 2
    56b8:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    56bc:	89 2b       	or	r24, r25
    56be:	59 f0       	breq	.+22     	; 0x56d6 <xE910tSetParm+0x198>
		return 1;
	}

	if(SendAtCmd_P(nUart, "AT&K0;&D0;+ICF=3;&P0;&W\r", "OK", 5) == NULL){
    56c0:	8f 2d       	mov	r24, r15
    56c2:	67 e3       	ldi	r22, 0x37	; 55
    56c4:	7b e0       	ldi	r23, 0x0B	; 11
    56c6:	44 e3       	ldi	r20, 0x34	; 52
    56c8:	5b e0       	ldi	r21, 0x0B	; 11
    56ca:	25 e0       	ldi	r18, 0x05	; 5
    56cc:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    56d0:	20 e0       	ldi	r18, 0x00	; 0
    56d2:	89 2b       	or	r24, r25
    56d4:	09 f4       	brne	.+2      	; 0x56d8 <xE910tSetParm+0x19a>
    56d6:	21 e0       	ldi	r18, 0x01	; 1
		return 1;
	}

	return 0;
}
    56d8:	82 2f       	mov	r24, r18
    56da:	df 91       	pop	r29
    56dc:	cf 91       	pop	r28
    56de:	1f 91       	pop	r17
    56e0:	0f 91       	pop	r16
    56e2:	ff 90       	pop	r15
    56e4:	08 95       	ret

000056e6 <xE910CommunicationTest>:
 * return:
 * 		0 - successful
 * 		1 - failed
 */
uint8_t xE910CommunicationTest(uint8_t nUart)
{
    56e6:	cf 92       	push	r12
    56e8:	df 92       	push	r13
    56ea:	ff 92       	push	r15
    56ec:	0f 93       	push	r16
    56ee:	1f 93       	push	r17
    56f0:	df 93       	push	r29
    56f2:	cf 93       	push	r28
    56f4:	cd b7       	in	r28, 0x3d	; 61
    56f6:	de b7       	in	r29, 0x3e	; 62
    56f8:	c0 54       	subi	r28, 0x40	; 64
    56fa:	d0 40       	sbci	r29, 0x00	; 0
    56fc:	0f b6       	in	r0, 0x3f	; 63
    56fe:	f8 94       	cli
    5700:	de bf       	out	0x3e, r29	; 62
    5702:	0f be       	out	0x3f, r0	; 63
    5704:	cd bf       	out	0x3d, r28	; 61
    5706:	f8 2e       	mov	r15, r24
	const char *pApn;
	char strTmp[64];
	char *res;
	uint8_t i, pdp_context;

	if(debugON) TXT_DBG("------ APN Configuration  ---------");
    5708:	80 91 77 05 	lds	r24, 0x0577
    570c:	88 23       	and	r24, r24
    570e:	19 f0       	breq	.+6      	; 0x5716 <xE910CommunicationTest+0x30>
    5710:	87 ed       	ldi	r24, 0xD7	; 215
    5712:	9a e0       	ldi	r25, 0x0A	; 10
    5714:	02 c0       	rjmp	.+4      	; 0x571a <xE910CommunicationTest+0x34>
	else TXT_DBG("APN:");
    5716:	82 ed       	ldi	r24, 0xD2	; 210
    5718:	9a e0       	ldi	r25, 0x0A	; 10
    571a:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>

	if(isSimRoaming) pApn = strRoamingApn;
    571e:	80 91 f9 04 	lds	r24, 0x04F9
    5722:	88 23       	and	r24, r24
    5724:	19 f4       	brne	.+6      	; 0x572c <xE910CommunicationTest+0x46>
    5726:	05 eb       	ldi	r16, 0xB5	; 181
    5728:	11 e0       	ldi	r17, 0x01	; 1
    572a:	02 c0       	rjmp	.+4      	; 0x5730 <xE910CommunicationTest+0x4a>
    572c:	0d ea       	ldi	r16, 0xAD	; 173
    572e:	11 e0       	ldi	r17, 0x01	; 1
	else pApn = strLocalApn;

	if(!debugON) UART_DBG((char *)pApn);
    5730:	80 91 77 05 	lds	r24, 0x0577
    5734:	88 23       	and	r24, r24
    5736:	19 f4       	brne	.+6      	; 0x573e <xE910CommunicationTest+0x58>
    5738:	c8 01       	movw	r24, r16
    573a:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <DbgPrintText>

	if(xE910ApnUpdate(nUart, pApn)){
    573e:	8f 2d       	mov	r24, r15
    5740:	b8 01       	movw	r22, r16
    5742:	0e 94 58 2a 	call	0x54b0	; 0x54b0 <xE910ApnUpdate>
    5746:	88 23       	and	r24, r24
    5748:	09 f4       	brne	.+2      	; 0x574c <xE910CommunicationTest+0x66>
    574a:	46 c0       	rjmp	.+140    	; 0x57d8 <xE910CommunicationTest+0xf2>

		if(isSimRoaming) TXT_DBG("Roaming APN Configuration.");
    574c:	80 91 f9 04 	lds	r24, 0x04F9
    5750:	88 23       	and	r24, r24
    5752:	19 f0       	breq	.+6      	; 0x575a <xE910CommunicationTest+0x74>
    5754:	87 eb       	ldi	r24, 0xB7	; 183
    5756:	9a e0       	ldi	r25, 0x0A	; 10
    5758:	02 c0       	rjmp	.+4      	; 0x575e <xE910CommunicationTest+0x78>
		else TXT_DBG("Local APN Configuration.");
    575a:	8e e9       	ldi	r24, 0x9E	; 158
    575c:	9a e0       	ldi	r25, 0x0A	; 10
    575e:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
		if(e_MODEL_MODEM == MODEL_MODEM_LE910_SVL){
    5762:	80 91 f8 04 	lds	r24, 0x04F8
    5766:	81 30       	cpi	r24, 0x01	; 1
    5768:	11 f0       	breq	.+4      	; 0x576e <xE910CommunicationTest+0x88>
    576a:	21 e0       	ldi	r18, 0x01	; 1
    576c:	01 c0       	rjmp	.+2      	; 0x5770 <xE910CommunicationTest+0x8a>
    576e:	23 e0       	ldi	r18, 0x03	; 3
			pdp_context = 3;
		}else{
			pdp_context = 1;
		}
		if(sprintf_P(&strTmp[0],PSTR("AT+CGDCONT=%d,\"IP\",%s,\"0.0.0.0\",0,0\r"),pdp_context, pApn)){
    5770:	8d b7       	in	r24, 0x3d	; 61
    5772:	9e b7       	in	r25, 0x3e	; 62
    5774:	08 97       	sbiw	r24, 0x08	; 8
    5776:	0f b6       	in	r0, 0x3f	; 63
    5778:	f8 94       	cli
    577a:	9e bf       	out	0x3e, r25	; 62
    577c:	0f be       	out	0x3f, r0	; 63
    577e:	8d bf       	out	0x3d, r24	; 61
    5780:	ed b7       	in	r30, 0x3d	; 61
    5782:	fe b7       	in	r31, 0x3e	; 62
    5784:	31 96       	adiw	r30, 0x01	; 1
    5786:	6e 01       	movw	r12, r28
    5788:	08 94       	sec
    578a:	c1 1c       	adc	r12, r1
    578c:	d1 1c       	adc	r13, r1
    578e:	ad b7       	in	r26, 0x3d	; 61
    5790:	be b7       	in	r27, 0x3e	; 62
    5792:	12 96       	adiw	r26, 0x02	; 2
    5794:	dc 92       	st	X, r13
    5796:	ce 92       	st	-X, r12
    5798:	11 97       	sbiw	r26, 0x01	; 1
    579a:	89 e7       	ldi	r24, 0x79	; 121
    579c:	9a e0       	ldi	r25, 0x0A	; 10
    579e:	93 83       	std	Z+3, r25	; 0x03
    57a0:	82 83       	std	Z+2, r24	; 0x02
    57a2:	24 83       	std	Z+4, r18	; 0x04
    57a4:	15 82       	std	Z+5, r1	; 0x05
    57a6:	17 83       	std	Z+7, r17	; 0x07
    57a8:	06 83       	std	Z+6, r16	; 0x06
    57aa:	0e 94 77 31 	call	0x62ee	; 0x62ee <sprintf_P>
    57ae:	2d b7       	in	r18, 0x3d	; 61
    57b0:	3e b7       	in	r19, 0x3e	; 62
    57b2:	28 5f       	subi	r18, 0xF8	; 248
    57b4:	3f 4f       	sbci	r19, 0xFF	; 255
    57b6:	0f b6       	in	r0, 0x3f	; 63
    57b8:	f8 94       	cli
    57ba:	3e bf       	out	0x3e, r19	; 62
    57bc:	0f be       	out	0x3f, r0	; 63
    57be:	2d bf       	out	0x3d, r18	; 61
    57c0:	89 2b       	or	r24, r25
    57c2:	51 f0       	breq	.+20     	; 0x57d8 <xE910CommunicationTest+0xf2>
			res = SendAtCmd(nUart, strTmp, "OK",5);
    57c4:	8f 2d       	mov	r24, r15
    57c6:	b6 01       	movw	r22, r12
    57c8:	40 e2       	ldi	r20, 0x20	; 32
    57ca:	51 e0       	ldi	r21, 0x01	; 1
    57cc:	25 e0       	ldi	r18, 0x05	; 5
    57ce:	0e 94 10 1b 	call	0x3620	; 0x3620 <modemSendAtCmd>
			if(res == NULL) return 1;
    57d2:	89 2b       	or	r24, r25
    57d4:	09 f4       	brne	.+2      	; 0x57d8 <xE910CommunicationTest+0xf2>
    57d6:	1f c1       	rjmp	.+574    	; 0x5a16 <xE910CommunicationTest+0x330>
		}
	}


	res = SendAtCmd_P(nUart, "AT+COPS=0\r","OK", 2);
    57d8:	8f 2d       	mov	r24, r15
    57da:	6e e6       	ldi	r22, 0x6E	; 110
    57dc:	7a e0       	ldi	r23, 0x0A	; 10
    57de:	4b e6       	ldi	r20, 0x6B	; 107
    57e0:	5a e0       	ldi	r21, 0x0A	; 10
    57e2:	22 e0       	ldi	r18, 0x02	; 2
    57e4:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
	timer_sysDelay_sec(5);
    57e8:	85 e0       	ldi	r24, 0x05	; 5
    57ea:	90 e0       	ldi	r25, 0x00	; 0
    57ec:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>

	if(modemOperatorSelection(nUart, isSimRoaming)){// operator registered
    57f0:	8f 2d       	mov	r24, r15
    57f2:	60 91 f9 04 	lds	r22, 0x04F9
    57f6:	0e 94 b7 1d 	call	0x3b6e	; 0x3b6e <modemOperatorSelection>
    57fa:	88 23       	and	r24, r24
    57fc:	09 f4       	brne	.+2      	; 0x5800 <xE910CommunicationTest+0x11a>
    57fe:	0b c1       	rjmp	.+534    	; 0x5a16 <xE910CommunicationTest+0x330>

		if(debugON){
    5800:	80 91 77 05 	lds	r24, 0x0577
    5804:	88 23       	and	r24, r24
    5806:	09 f4       	brne	.+2      	; 0x580a <xE910CommunicationTest+0x124>
    5808:	60 c0       	rjmp	.+192    	; 0x58ca <xE910CommunicationTest+0x1e4>
			TXT_DBG("------  Network Information  ---------");
    580a:	84 e4       	ldi	r24, 0x44	; 68
    580c:	9a e0       	ldi	r25, 0x0A	; 10
    580e:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
			res = SendAtCmd_P(nUart, "AT+CSQ\r", "OK", 2);
    5812:	8f 2d       	mov	r24, r15
    5814:	6c e3       	ldi	r22, 0x3C	; 60
    5816:	7a e0       	ldi	r23, 0x0A	; 10
    5818:	49 e3       	ldi	r20, 0x39	; 57
    581a:	5a e0       	ldi	r21, 0x0A	; 10
    581c:	22 e0       	ldi	r18, 0x02	; 2
    581e:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
			res = SendAtCmd_P(nUart, "AT+COPS?\r", "OK",5); // operator status
    5822:	8f 2d       	mov	r24, r15
    5824:	6f e2       	ldi	r22, 0x2F	; 47
    5826:	7a e0       	ldi	r23, 0x0A	; 10
    5828:	4c e2       	ldi	r20, 0x2C	; 44
    582a:	5a e0       	ldi	r21, 0x0A	; 10
    582c:	25 e0       	ldi	r18, 0x05	; 5
    582e:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
			if(res != NULL){
    5832:	00 97       	sbiw	r24, 0x00	; 0
    5834:	09 f4       	brne	.+2      	; 0x5838 <xE910CommunicationTest+0x152>
    5836:	41 c0       	rjmp	.+130    	; 0x58ba <xE910CommunicationTest+0x1d4>
				res = strstr_P(res, PSTR(",")); // format
    5838:	6a e2       	ldi	r22, 0x2A	; 42
    583a:	7a e0       	ldi	r23, 0x0A	; 10
    583c:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
				if(res != NULL){
    5840:	00 97       	sbiw	r24, 0x00	; 0
    5842:	d9 f1       	breq	.+118    	; 0x58ba <xE910CommunicationTest+0x1d4>
					res = strstr_P(res+1, PSTR(",")); // operator
    5844:	01 96       	adiw	r24, 0x01	; 1
    5846:	68 e2       	ldi	r22, 0x28	; 40
    5848:	7a e0       	ldi	r23, 0x0A	; 10
    584a:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
					if(res != NULL){
    584e:	00 97       	sbiw	r24, 0x00	; 0
    5850:	a1 f1       	breq	.+104    	; 0x58ba <xE910CommunicationTest+0x1d4>
						res = strstr_P(res+1, PSTR(",")); // access technology selected
    5852:	01 96       	adiw	r24, 0x01	; 1
    5854:	66 e2       	ldi	r22, 0x26	; 38
    5856:	7a e0       	ldi	r23, 0x0A	; 10
    5858:	0e 94 fb 30 	call	0x61f6	; 0x61f6 <strstr_P>
    585c:	fc 01       	movw	r30, r24
						if(res != NULL){
    585e:	00 97       	sbiw	r24, 0x00	; 0
    5860:	61 f1       	breq	.+88     	; 0x58ba <xE910CommunicationTest+0x1d4>
							if(res[1] == '0'){
    5862:	81 81       	ldd	r24, Z+1	; 0x01
    5864:	80 33       	cpi	r24, 0x30	; 48
    5866:	39 f4       	brne	.+14     	; 0x5876 <xE910CommunicationTest+0x190>
								TXT_DBG("GSM/GPRS Access Technology Selected");
    5868:	82 e0       	ldi	r24, 0x02	; 2
    586a:	9a e0       	ldi	r25, 0x0A	; 10
    586c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
								E_AccessTechnology = E_2G;
    5870:	10 92 f9 05 	sts	0x05F9, r1
    5874:	22 c0       	rjmp	.+68     	; 0x58ba <xE910CommunicationTest+0x1d4>
							}else if(res[1] == '2'){
    5876:	82 33       	cpi	r24, 0x32	; 50
    5878:	19 f4       	brne	.+6      	; 0x5880 <xE910CommunicationTest+0x19a>
								TXT_DBG("UTRAN(3G) Access Technology Selected");
    587a:	8d ed       	ldi	r24, 0xDD	; 221
    587c:	99 e0       	ldi	r25, 0x09	; 9
    587e:	18 c0       	rjmp	.+48     	; 0x58b0 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '3'){
    5880:	83 33       	cpi	r24, 0x33	; 51
    5882:	19 f4       	brne	.+6      	; 0x588a <xE910CommunicationTest+0x1a4>
								TXT_DBG("GSM w/EGPRS Access Technology Selected");
    5884:	86 eb       	ldi	r24, 0xB6	; 182
    5886:	99 e0       	ldi	r25, 0x09	; 9
    5888:	13 c0       	rjmp	.+38     	; 0x58b0 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '4'){
    588a:	84 33       	cpi	r24, 0x34	; 52
    588c:	19 f4       	brne	.+6      	; 0x5894 <xE910CommunicationTest+0x1ae>
								TXT_DBG("UTRAN w/HSDPA Access Technology Selected");
    588e:	8d e8       	ldi	r24, 0x8D	; 141
    5890:	99 e0       	ldi	r25, 0x09	; 9
    5892:	0e c0       	rjmp	.+28     	; 0x58b0 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '5'){
    5894:	85 33       	cpi	r24, 0x35	; 53
    5896:	19 f4       	brne	.+6      	; 0x589e <xE910CommunicationTest+0x1b8>
								TXT_DBG("UTRAN w/HSUPA Access Technology Selected");
    5898:	84 e6       	ldi	r24, 0x64	; 100
    589a:	99 e0       	ldi	r25, 0x09	; 9
    589c:	09 c0       	rjmp	.+18     	; 0x58b0 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '6'){
    589e:	86 33       	cpi	r24, 0x36	; 54
    58a0:	19 f4       	brne	.+6      	; 0x58a8 <xE910CommunicationTest+0x1c2>
								TXT_DBG("UTRAN w/HSDPA and HSUPA Access Technology Selected");
    58a2:	81 e3       	ldi	r24, 0x31	; 49
    58a4:	99 e0       	ldi	r25, 0x09	; 9
    58a6:	04 c0       	rjmp	.+8      	; 0x58b0 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '7'){
    58a8:	87 33       	cpi	r24, 0x37	; 55
    58aa:	39 f4       	brne	.+14     	; 0x58ba <xE910CommunicationTest+0x1d4>
								TXT_DBG("E-UTRAN Access Technology Selected");
    58ac:	8e e0       	ldi	r24, 0x0E	; 14
    58ae:	99 e0       	ldi	r25, 0x09	; 9
    58b0:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
								E_AccessTechnology = E_3G;
    58b4:	81 e0       	ldi	r24, 0x01	; 1
    58b6:	80 93 f9 05 	sts	0x05F9, r24
							}
						}
					}
				}
			}
			SendAtCmd_P(nUart, "AT#MONI\r", "OK",5);
    58ba:	8f 2d       	mov	r24, r15
    58bc:	65 e0       	ldi	r22, 0x05	; 5
    58be:	79 e0       	ldi	r23, 0x09	; 9
    58c0:	42 e0       	ldi	r20, 0x02	; 2
    58c2:	59 e0       	ldi	r21, 0x09	; 9
    58c4:	25 e0       	ldi	r18, 0x05	; 5
    58c6:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
		}

		timer_sysDelay_sec(1);
    58ca:	81 e0       	ldi	r24, 0x01	; 1
    58cc:	90 e0       	ldi	r25, 0x00	; 0
    58ce:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>

		if(e_MODEL_MODEM == MODEL_MODEM_LE910_SVL){
    58d2:	80 91 f8 04 	lds	r24, 0x04F8
    58d6:	81 30       	cpi	r24, 0x01	; 1
    58d8:	c1 f4       	brne	.+48     	; 0x590a <xE910CommunicationTest+0x224>
			res = SendAtCmd_P(nUart, "AT+CGQREQ=3,0,0,3,0,0\r", "OK",2);
    58da:	8f 2d       	mov	r24, r15
    58dc:	6b ee       	ldi	r22, 0xEB	; 235
    58de:	78 e0       	ldi	r23, 0x08	; 8
    58e0:	48 ee       	ldi	r20, 0xE8	; 232
    58e2:	58 e0       	ldi	r21, 0x08	; 8
    58e4:	22 e0       	ldi	r18, 0x02	; 2
    58e6:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
			res = SendAtCmd_P(nUart, "AT+CGEQREQ=3,4,0,0,0,0,2,0,\"0E0\",\"0E0\",3,0,0\r", "OK",2);
    58ea:	8f 2d       	mov	r24, r15
    58ec:	6a eb       	ldi	r22, 0xBA	; 186
    58ee:	78 e0       	ldi	r23, 0x08	; 8
    58f0:	47 eb       	ldi	r20, 0xB7	; 183
    58f2:	58 e0       	ldi	r21, 0x08	; 8
    58f4:	22 e0       	ldi	r18, 0x02	; 2
    58f6:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
			res = SendAtCmd_P(nUart, "AT#SCFG=3,1,500,60,300,10\r", "OK",2);
    58fa:	8f 2d       	mov	r24, r15
    58fc:	6c e9       	ldi	r22, 0x9C	; 156
    58fe:	78 e0       	ldi	r23, 0x08	; 8
    5900:	49 e9       	ldi	r20, 0x99	; 153
    5902:	58 e0       	ldi	r21, 0x08	; 8
    5904:	22 e0       	ldi	r18, 0x02	; 2
    5906:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
		}

		// Telit suggests to setup AT+CGQREQ=1,0,0,3,0,0
		res = SendAtCmd_P(nUart, "AT+CGQREQ=1,0,0,3,0,0\r", "OK",2);
    590a:	8f 2d       	mov	r24, r15
    590c:	62 e8       	ldi	r22, 0x82	; 130
    590e:	78 e0       	ldi	r23, 0x08	; 8
    5910:	4f e7       	ldi	r20, 0x7F	; 127
    5912:	58 e0       	ldi	r21, 0x08	; 8
    5914:	22 e0       	ldi	r18, 0x02	; 2
    5916:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
		// Telit suggests to setup AT+CGEQREQ=1,4,0,0,0,0,2,0,0E0,0E0,3,0,0(default setting	value)
		res = SendAtCmd_P(nUart, "AT+CGEQREQ=1,4,0,0,0,0,2,0,\"0E0\",\"0E0\",3,0,0\r", "OK",2);
    591a:	8f 2d       	mov	r24, r15
    591c:	61 e5       	ldi	r22, 0x51	; 81
    591e:	78 e0       	ldi	r23, 0x08	; 8
    5920:	4e e4       	ldi	r20, 0x4E	; 78
    5922:	58 e0       	ldi	r21, 0x08	; 8
    5924:	22 e0       	ldi	r18, 0x02	; 2
    5926:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
		 * connTo 	= 30 seconds  - connection timeout; if we cant establish a connection to the remote
		 * 							within this timeout period, an error is raised.
		 * txTo 	= 1 second    - data sending timeout; after this period data are sent also if theyre less
		 * 							than max packet size.
		 */
		res = SendAtCmd_P(nUart, "AT#SCFG=1,1,500,60,300,10\r", "OK",2);
    592a:	8f 2d       	mov	r24, r15
    592c:	63 e3       	ldi	r22, 0x33	; 51
    592e:	78 e0       	ldi	r23, 0x08	; 8
    5930:	40 e3       	ldi	r20, 0x30	; 48
    5932:	58 e0       	ldi	r21, 0x08	; 8
    5934:	22 e0       	ldi	r18, 0x02	; 2
    5936:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    593a:	10 e0       	ldi	r17, 0x00	; 0
    593c:	08 c0       	rjmp	.+16     	; 0x594e <xE910CommunicationTest+0x268>

		for(i=0; (i < 5) && xE910AccessTechnology(nUart); timer_sysDelay_sec(5), i++);
    593e:	85 e0       	ldi	r24, 0x05	; 5
    5940:	90 e0       	ldi	r25, 0x00	; 0
    5942:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    5946:	1f 5f       	subi	r17, 0xFF	; 255
    5948:	15 30       	cpi	r17, 0x05	; 5
    594a:	09 f4       	brne	.+2      	; 0x594e <xE910CommunicationTest+0x268>
    594c:	64 c0       	rjmp	.+200    	; 0x5a16 <xE910CommunicationTest+0x330>
    594e:	8f 2d       	mov	r24, r15
    5950:	0e 94 0f 2a 	call	0x541e	; 0x541e <xE910AccessTechnology>
    5954:	88 23       	and	r24, r24
    5956:	99 f7       	brne	.-26     	; 0x593e <xE910CommunicationTest+0x258>
    5958:	10 e0       	ldi	r17, 0x00	; 0
    595a:	08 c0       	rjmp	.+16     	; 0x596c <xE910CommunicationTest+0x286>
		if(i != 5){
			for(i=0; (i < 5) && (SendAtCmd_P(nUart, "AT#SGACT=1,1\r", "OK",35) == NULL); timer_sysDelay_sec(10), i++);
    595c:	8a e0       	ldi	r24, 0x0A	; 10
    595e:	90 e0       	ldi	r25, 0x00	; 0
    5960:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    5964:	1f 5f       	subi	r17, 0xFF	; 255
    5966:	15 30       	cpi	r17, 0x05	; 5
    5968:	09 f4       	brne	.+2      	; 0x596c <xE910CommunicationTest+0x286>
    596a:	55 c0       	rjmp	.+170    	; 0x5a16 <xE910CommunicationTest+0x330>
    596c:	8f 2d       	mov	r24, r15
    596e:	62 e2       	ldi	r22, 0x22	; 34
    5970:	78 e0       	ldi	r23, 0x08	; 8
    5972:	4f e1       	ldi	r20, 0x1F	; 31
    5974:	58 e0       	ldi	r21, 0x08	; 8
    5976:	23 e2       	ldi	r18, 0x23	; 35
    5978:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    597c:	89 2b       	or	r24, r25
    597e:	71 f3       	breq	.-36     	; 0x595c <xE910CommunicationTest+0x276>
			if(i != 5){
				if(!debugON) TXT_DBG("1018,\"proxy.phytech.com\"");
    5980:	80 91 77 05 	lds	r24, 0x0577
    5984:	88 23       	and	r24, r24
    5986:	21 f4       	brne	.+8      	; 0x5990 <xE910CommunicationTest+0x2aa>
    5988:	86 e0       	ldi	r24, 0x06	; 6
    598a:	98 e0       	ldi	r25, 0x08	; 8
    598c:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
				for(i=0; (i < 3) && (SendAtCmd_P(nUart, "AT#SD=1,0,1018,\"proxy.phytech.com\"\r", "CONNECT",30) == NULL); timer_sysDelay_sec(5), i++);
    5990:	8f 2d       	mov	r24, r15
    5992:	62 ee       	ldi	r22, 0xE2	; 226
    5994:	77 e0       	ldi	r23, 0x07	; 7
    5996:	4a ed       	ldi	r20, 0xDA	; 218
    5998:	57 e0       	ldi	r21, 0x07	; 7
    599a:	2e e1       	ldi	r18, 0x1E	; 30
    599c:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    59a0:	89 2b       	or	r24, r25
    59a2:	09 f5       	brne	.+66     	; 0x59e6 <xE910CommunicationTest+0x300>
    59a4:	85 e0       	ldi	r24, 0x05	; 5
    59a6:	90 e0       	ldi	r25, 0x00	; 0
    59a8:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    59ac:	8f 2d       	mov	r24, r15
    59ae:	62 ee       	ldi	r22, 0xE2	; 226
    59b0:	77 e0       	ldi	r23, 0x07	; 7
    59b2:	4a ed       	ldi	r20, 0xDA	; 218
    59b4:	57 e0       	ldi	r21, 0x07	; 7
    59b6:	2e e1       	ldi	r18, 0x1E	; 30
    59b8:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    59bc:	89 2b       	or	r24, r25
    59be:	99 f4       	brne	.+38     	; 0x59e6 <xE910CommunicationTest+0x300>
    59c0:	85 e0       	ldi	r24, 0x05	; 5
    59c2:	90 e0       	ldi	r25, 0x00	; 0
    59c4:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    59c8:	8f 2d       	mov	r24, r15
    59ca:	62 ee       	ldi	r22, 0xE2	; 226
    59cc:	77 e0       	ldi	r23, 0x07	; 7
    59ce:	4a ed       	ldi	r20, 0xDA	; 218
    59d0:	57 e0       	ldi	r21, 0x07	; 7
    59d2:	2e e1       	ldi	r18, 0x1E	; 30
    59d4:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    59d8:	89 2b       	or	r24, r25
    59da:	29 f4       	brne	.+10     	; 0x59e6 <xE910CommunicationTest+0x300>
    59dc:	85 e0       	ldi	r24, 0x05	; 5
    59de:	90 e0       	ldi	r25, 0x00	; 0
    59e0:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
    59e4:	18 c0       	rjmp	.+48     	; 0x5a16 <xE910CommunicationTest+0x330>
				//for(i=0; (i < 3) && (SendAtCmd_P(nUart, "AT#SD=1,0,1018,\"54.246.85.255\"\r", "CONNECT",30) == NULL); timer_sysDelay_sec(5), i++);
				if(i != 3){// test communication successful.
					timer_sysDelay_sec(5);
    59e6:	85 e0       	ldi	r24, 0x05	; 5
    59e8:	90 e0       	ldi	r25, 0x00	; 0
    59ea:	0e 94 51 28 	call	0x50a2	; 0x50a2 <timer_sysDelay_sec>
					if(SendAtCmd_P(nUart, "+++", "OK", 5) != NULL){
    59ee:	8f 2d       	mov	r24, r15
    59f0:	66 ed       	ldi	r22, 0xD6	; 214
    59f2:	77 e0       	ldi	r23, 0x07	; 7
    59f4:	43 ed       	ldi	r20, 0xD3	; 211
    59f6:	57 e0       	ldi	r21, 0x07	; 7
    59f8:	25 e0       	ldi	r18, 0x05	; 5
    59fa:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    59fe:	89 2b       	or	r24, r25
    5a00:	41 f0       	breq	.+16     	; 0x5a12 <xE910CommunicationTest+0x32c>
						res = SendAtCmd_P(nUart, "AT#SH=1\r", "OK", 5);
    5a02:	8f 2d       	mov	r24, r15
    5a04:	6a ec       	ldi	r22, 0xCA	; 202
    5a06:	77 e0       	ldi	r23, 0x07	; 7
    5a08:	47 ec       	ldi	r20, 0xC7	; 199
    5a0a:	57 e0       	ldi	r21, 0x07	; 7
    5a0c:	25 e0       	ldi	r18, 0x05	; 5
    5a0e:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <modemSendAtCmd_P>
    5a12:	80 e0       	ldi	r24, 0x00	; 0
    5a14:	01 c0       	rjmp	.+2      	; 0x5a18 <xE910CommunicationTest+0x332>
    5a16:	81 e0       	ldi	r24, 0x01	; 1
		}
	}


	return 1;
}
    5a18:	c0 5c       	subi	r28, 0xC0	; 192
    5a1a:	df 4f       	sbci	r29, 0xFF	; 255
    5a1c:	0f b6       	in	r0, 0x3f	; 63
    5a1e:	f8 94       	cli
    5a20:	de bf       	out	0x3e, r29	; 62
    5a22:	0f be       	out	0x3f, r0	; 63
    5a24:	cd bf       	out	0x3d, r28	; 61
    5a26:	cf 91       	pop	r28
    5a28:	df 91       	pop	r29
    5a2a:	1f 91       	pop	r17
    5a2c:	0f 91       	pop	r16
    5a2e:	ff 90       	pop	r15
    5a30:	df 90       	pop	r13
    5a32:	cf 90       	pop	r12
    5a34:	08 95       	ret

00005a36 <resetGetStatus>:

	return 0;
}

void resetGetStatus(t_eResetSource *p_eResetSource)
{
    5a36:	fc 01       	movw	r30, r24
	uint8_t restStatus;

	restStatus = MCUSR;
    5a38:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
    5a3a:	14 be       	out	0x34, r1	; 52

	if(restStatus & (1<<POWER_RST)){
    5a3c:	80 ff       	sbrs	r24, 0
    5a3e:	02 c0       	rjmp	.+4      	; 0x5a44 <resetGetStatus+0xe>
		*p_eResetSource = POWER_RST;
    5a40:	10 82       	st	Z, r1
    5a42:	08 95       	ret
	}else if(restStatus & (1<<EXTERNAL_RST)){
    5a44:	81 ff       	sbrs	r24, 1
    5a46:	02 c0       	rjmp	.+4      	; 0x5a4c <resetGetStatus+0x16>
		*p_eResetSource = EXTERNAL_RST;
    5a48:	81 e0       	ldi	r24, 0x01	; 1
    5a4a:	07 c0       	rjmp	.+14     	; 0x5a5a <resetGetStatus+0x24>
	}else if(restStatus & (1<<BROWNOUT_RST)){
    5a4c:	82 ff       	sbrs	r24, 2
    5a4e:	02 c0       	rjmp	.+4      	; 0x5a54 <resetGetStatus+0x1e>
		*p_eResetSource = BROWNOUT_RST;
    5a50:	82 e0       	ldi	r24, 0x02	; 2
    5a52:	03 c0       	rjmp	.+6      	; 0x5a5a <resetGetStatus+0x24>
	}else if(restStatus & (1<<WATCHDOG_RST)){
    5a54:	83 ff       	sbrs	r24, 3
    5a56:	03 c0       	rjmp	.+6      	; 0x5a5e <resetGetStatus+0x28>
		*p_eResetSource = WATCHDOG_RST;
    5a58:	83 e0       	ldi	r24, 0x03	; 3
    5a5a:	80 83       	st	Z, r24
    5a5c:	08 95       	ret
	}else if(restStatus & (1<<JTAG_RST)){
    5a5e:	84 ff       	sbrs	r24, 4
    5a60:	02 c0       	rjmp	.+4      	; 0x5a66 <resetGetStatus+0x30>
		*p_eResetSource = JTAG_RST;
    5a62:	84 e0       	ldi	r24, 0x04	; 4
    5a64:	80 83       	st	Z, r24
    5a66:	08 95       	ret

00005a68 <resetSourceDpl>:
	}

}

void resetSourceDpl(t_eResetSource *p_eResetSource)
{
    5a68:	fc 01       	movw	r30, r24
	if(*p_eResetSource == POWER_RST) TXT_DBG("POWER_RST");
    5a6a:	e0 81       	ld	r30, Z
    5a6c:	ee 23       	and	r30, r30
    5a6e:	19 f4       	brne	.+6      	; 0x5a76 <resetSourceDpl+0xe>
    5a70:	82 ec       	ldi	r24, 0xC2	; 194
    5a72:	9c e0       	ldi	r25, 0x0C	; 12
    5a74:	0e c0       	rjmp	.+28     	; 0x5a92 <resetSourceDpl+0x2a>
	else if(*p_eResetSource == EXTERNAL_RST) TXT_DBG("EXTERNAL_RST");
    5a76:	e1 30       	cpi	r30, 0x01	; 1
    5a78:	19 f4       	brne	.+6      	; 0x5a80 <resetSourceDpl+0x18>
    5a7a:	85 eb       	ldi	r24, 0xB5	; 181
    5a7c:	9c e0       	ldi	r25, 0x0C	; 12
    5a7e:	09 c0       	rjmp	.+18     	; 0x5a92 <resetSourceDpl+0x2a>
	else if(*p_eResetSource == BROWNOUT_RST) TXT_DBG("BROWNOUT_RST");
    5a80:	e2 30       	cpi	r30, 0x02	; 2
    5a82:	19 f4       	brne	.+6      	; 0x5a8a <resetSourceDpl+0x22>
    5a84:	88 ea       	ldi	r24, 0xA8	; 168
    5a86:	9c e0       	ldi	r25, 0x0C	; 12
    5a88:	04 c0       	rjmp	.+8      	; 0x5a92 <resetSourceDpl+0x2a>
	else if(*p_eResetSource == WATCHDOG_RST) TXT_DBG("WATCHDOG_RST");
    5a8a:	e3 30       	cpi	r30, 0x03	; 3
    5a8c:	29 f4       	brne	.+10     	; 0x5a98 <resetSourceDpl+0x30>
    5a8e:	8b e9       	ldi	r24, 0x9B	; 155
    5a90:	9c e0       	ldi	r25, 0x0C	; 12
    5a92:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    5a96:	08 95       	ret
	else if(*p_eResetSource == JTAG_RST) TXT_DBG("JTAG_RST");
    5a98:	e4 30       	cpi	r30, 0x04	; 4
    5a9a:	21 f4       	brne	.+8      	; 0x5aa4 <resetSourceDpl+0x3c>
    5a9c:	82 e9       	ldi	r24, 0x92	; 146
    5a9e:	9c e0       	ldi	r25, 0x0C	; 12
    5aa0:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
    5aa4:	08 95       	ret

00005aa6 <main>:
#define MODEM_BYPASS_UART_ENABLE
void resetGetStatus(t_eResetSource *p_eResetSource);
void resetSourceDpl(t_eResetSource *p_eResetSource);

int main(void)
{
    5aa6:	0f 93       	push	r16
    5aa8:	1f 93       	push	r17
    5aaa:	df 93       	push	r29
    5aac:	cf 93       	push	r28
    5aae:	0f 92       	push	r0
    5ab0:	cd b7       	in	r28, 0x3d	; 61
    5ab2:	de b7       	in	r29, 0x3e	; 62
	t_eResetSource eResetSource;

	resetGetStatus(&eResetSource);
    5ab4:	8e 01       	movw	r16, r28
    5ab6:	0f 5f       	subi	r16, 0xFF	; 255
    5ab8:	1f 4f       	sbci	r17, 0xFF	; 255
    5aba:	c8 01       	movw	r24, r16
    5abc:	0e 94 1b 2d 	call	0x5a36	; 0x5a36 <resetGetStatus>

	BSP_INIT();
    5ac0:	80 ee       	ldi	r24, 0xE0	; 224
    5ac2:	81 b9       	out	0x01, r24	; 1
    5ac4:	88 e0       	ldi	r24, 0x08	; 8
    5ac6:	82 b9       	out	0x02, r24	; 2
    5ac8:	83 e0       	ldi	r24, 0x03	; 3
    5aca:	84 b9       	out	0x04, r24	; 4
    5acc:	84 e0       	ldi	r24, 0x04	; 4
    5ace:	85 b9       	out	0x05, r24	; 5
    5ad0:	87 e7       	ldi	r24, 0x77	; 119
    5ad2:	87 b9       	out	0x07, r24	; 7
    5ad4:	8b e8       	ldi	r24, 0x8B	; 139
    5ad6:	88 b9       	out	0x08, r24	; 8
    5ad8:	8a ef       	ldi	r24, 0xFA	; 250
    5ada:	8a b9       	out	0x0a, r24	; 10
    5adc:	1b b8       	out	0x0b, r1	; 11

	ledIni();
    5ade:	0e 94 f7 19 	call	0x33ee	; 0x33ee <ledIni>
	a2dInit();
    5ae2:	0e 94 8f 06 	call	0xd1e	; 0xd1e <a2dInit>
	uartInit();
    5ae6:	0e 94 a9 14 	call	0x2952	; 0x2952 <uartInit>
	uartSetBaudRate(COM_GSM, 19200);
    5aea:	80 e0       	ldi	r24, 0x00	; 0
    5aec:	40 e0       	ldi	r20, 0x00	; 0
    5aee:	5b e4       	ldi	r21, 0x4B	; 75
    5af0:	60 e0       	ldi	r22, 0x00	; 0
    5af2:	70 e0       	ldi	r23, 0x00	; 0
    5af4:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <uartSetBaudRate>
	uartSetBaudRate(COM_DBG, 9600);
    5af8:	81 e0       	ldi	r24, 0x01	; 1
    5afa:	40 e8       	ldi	r20, 0x80	; 128
    5afc:	55 e2       	ldi	r21, 0x25	; 37
    5afe:	60 e0       	ldi	r22, 0x00	; 0
    5b00:	70 e0       	ldi	r23, 0x00	; 0
    5b02:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <uartSetBaudRate>
	timer_sysInit();;
    5b06:	0e 94 67 28 	call	0x50ce	; 0x50ce <timer_sysInit>
	timer0Init();
    5b0a:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <timer0Init>
	timer0SetPrescaler(TIMER_CLK_DIV1024); // 8 bit overflow = 14.0625Hz = 71.11 msec
    5b0e:	85 e0       	ldi	r24, 0x05	; 5
    5b10:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <timer0SetPrescaler>
	timerAttach(TIMER0OVERFLOW_INT, ledTasking);
    5b14:	80 e0       	ldi	r24, 0x00	; 0
    5b16:	6e ef       	ldi	r22, 0xFE	; 254
    5b18:	79 e1       	ldi	r23, 0x19	; 25
    5b1a:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <timerAttach>


	resetSourceDpl(&eResetSource);
    5b1e:	c8 01       	movw	r24, r16
    5b20:	0e 94 34 2d 	call	0x5a68	; 0x5a68 <resetSourceDpl>
	// Real Time Clock S35390 Testing.
	if(rtcInit())	TXT_DBG("Power on detected.");
    5b24:	0e 94 1c 23 	call	0x4638	; 0x4638 <rtcInit>
    5b28:	88 23       	and	r24, r24
    5b2a:	21 f0       	breq	.+8      	; 0x5b34 <main+0x8e>
    5b2c:	8c ec       	ldi	r24, 0xCC	; 204
    5b2e:	9c e0       	ldi	r25, 0x0C	; 12
    5b30:	0e 94 52 29 	call	0x52a4	; 0x52a4 <DbgPrintText_P>
	ledControl(LED3,16); //ledControl(LED2,8); ledControl(LED1,4);
    5b34:	80 e1       	ldi	r24, 0x10	; 16
    5b36:	80 93 7a 05 	sts	0x057A, r24
#if defined(MODEM_BYPASS_UART_ENABLE)
	modemBypassUart();
    5b3a:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <modemBypassUart>
#endif
	cmdLineMain();
    5b3e:	0e 94 ab 27 	call	0x4f56	; 0x4f56 <cmdLineMain>

	return 0;
}
    5b42:	80 e0       	ldi	r24, 0x00	; 0
    5b44:	90 e0       	ldi	r25, 0x00	; 0
    5b46:	0f 90       	pop	r0
    5b48:	cf 91       	pop	r28
    5b4a:	df 91       	pop	r29
    5b4c:	1f 91       	pop	r17
    5b4e:	0f 91       	pop	r16
    5b50:	08 95       	ret

00005b52 <__mulsi3>:
    5b52:	62 9f       	mul	r22, r18
    5b54:	d0 01       	movw	r26, r0
    5b56:	73 9f       	mul	r23, r19
    5b58:	f0 01       	movw	r30, r0
    5b5a:	82 9f       	mul	r24, r18
    5b5c:	e0 0d       	add	r30, r0
    5b5e:	f1 1d       	adc	r31, r1
    5b60:	64 9f       	mul	r22, r20
    5b62:	e0 0d       	add	r30, r0
    5b64:	f1 1d       	adc	r31, r1
    5b66:	92 9f       	mul	r25, r18
    5b68:	f0 0d       	add	r31, r0
    5b6a:	83 9f       	mul	r24, r19
    5b6c:	f0 0d       	add	r31, r0
    5b6e:	74 9f       	mul	r23, r20
    5b70:	f0 0d       	add	r31, r0
    5b72:	65 9f       	mul	r22, r21
    5b74:	f0 0d       	add	r31, r0
    5b76:	99 27       	eor	r25, r25
    5b78:	72 9f       	mul	r23, r18
    5b7a:	b0 0d       	add	r27, r0
    5b7c:	e1 1d       	adc	r30, r1
    5b7e:	f9 1f       	adc	r31, r25
    5b80:	63 9f       	mul	r22, r19
    5b82:	b0 0d       	add	r27, r0
    5b84:	e1 1d       	adc	r30, r1
    5b86:	f9 1f       	adc	r31, r25
    5b88:	bd 01       	movw	r22, r26
    5b8a:	cf 01       	movw	r24, r30
    5b8c:	11 24       	eor	r1, r1
    5b8e:	08 95       	ret

00005b90 <__udivmodqi4>:
    5b90:	99 1b       	sub	r25, r25
    5b92:	79 e0       	ldi	r23, 0x09	; 9
    5b94:	04 c0       	rjmp	.+8      	; 0x5b9e <__udivmodqi4_ep>

00005b96 <__udivmodqi4_loop>:
    5b96:	99 1f       	adc	r25, r25
    5b98:	96 17       	cp	r25, r22
    5b9a:	08 f0       	brcs	.+2      	; 0x5b9e <__udivmodqi4_ep>
    5b9c:	96 1b       	sub	r25, r22

00005b9e <__udivmodqi4_ep>:
    5b9e:	88 1f       	adc	r24, r24
    5ba0:	7a 95       	dec	r23
    5ba2:	c9 f7       	brne	.-14     	; 0x5b96 <__udivmodqi4_loop>
    5ba4:	80 95       	com	r24
    5ba6:	08 95       	ret

00005ba8 <__udivmodhi4>:
    5ba8:	aa 1b       	sub	r26, r26
    5baa:	bb 1b       	sub	r27, r27
    5bac:	51 e1       	ldi	r21, 0x11	; 17
    5bae:	07 c0       	rjmp	.+14     	; 0x5bbe <__udivmodhi4_ep>

00005bb0 <__udivmodhi4_loop>:
    5bb0:	aa 1f       	adc	r26, r26
    5bb2:	bb 1f       	adc	r27, r27
    5bb4:	a6 17       	cp	r26, r22
    5bb6:	b7 07       	cpc	r27, r23
    5bb8:	10 f0       	brcs	.+4      	; 0x5bbe <__udivmodhi4_ep>
    5bba:	a6 1b       	sub	r26, r22
    5bbc:	b7 0b       	sbc	r27, r23

00005bbe <__udivmodhi4_ep>:
    5bbe:	88 1f       	adc	r24, r24
    5bc0:	99 1f       	adc	r25, r25
    5bc2:	5a 95       	dec	r21
    5bc4:	a9 f7       	brne	.-22     	; 0x5bb0 <__udivmodhi4_loop>
    5bc6:	80 95       	com	r24
    5bc8:	90 95       	com	r25
    5bca:	bc 01       	movw	r22, r24
    5bcc:	cd 01       	movw	r24, r26
    5bce:	08 95       	ret

00005bd0 <__udivmodsi4>:
    5bd0:	a1 e2       	ldi	r26, 0x21	; 33
    5bd2:	1a 2e       	mov	r1, r26
    5bd4:	aa 1b       	sub	r26, r26
    5bd6:	bb 1b       	sub	r27, r27
    5bd8:	fd 01       	movw	r30, r26
    5bda:	0d c0       	rjmp	.+26     	; 0x5bf6 <__udivmodsi4_ep>

00005bdc <__udivmodsi4_loop>:
    5bdc:	aa 1f       	adc	r26, r26
    5bde:	bb 1f       	adc	r27, r27
    5be0:	ee 1f       	adc	r30, r30
    5be2:	ff 1f       	adc	r31, r31
    5be4:	a2 17       	cp	r26, r18
    5be6:	b3 07       	cpc	r27, r19
    5be8:	e4 07       	cpc	r30, r20
    5bea:	f5 07       	cpc	r31, r21
    5bec:	20 f0       	brcs	.+8      	; 0x5bf6 <__udivmodsi4_ep>
    5bee:	a2 1b       	sub	r26, r18
    5bf0:	b3 0b       	sbc	r27, r19
    5bf2:	e4 0b       	sbc	r30, r20
    5bf4:	f5 0b       	sbc	r31, r21

00005bf6 <__udivmodsi4_ep>:
    5bf6:	66 1f       	adc	r22, r22
    5bf8:	77 1f       	adc	r23, r23
    5bfa:	88 1f       	adc	r24, r24
    5bfc:	99 1f       	adc	r25, r25
    5bfe:	1a 94       	dec	r1
    5c00:	69 f7       	brne	.-38     	; 0x5bdc <__udivmodsi4_loop>
    5c02:	60 95       	com	r22
    5c04:	70 95       	com	r23
    5c06:	80 95       	com	r24
    5c08:	90 95       	com	r25
    5c0a:	9b 01       	movw	r18, r22
    5c0c:	ac 01       	movw	r20, r24
    5c0e:	bd 01       	movw	r22, r26
    5c10:	cf 01       	movw	r24, r30
    5c12:	08 95       	ret

00005c14 <__divmodsi4>:
    5c14:	97 fb       	bst	r25, 7
    5c16:	09 2e       	mov	r0, r25
    5c18:	05 26       	eor	r0, r21
    5c1a:	0e d0       	rcall	.+28     	; 0x5c38 <__divmodsi4_neg1>
    5c1c:	57 fd       	sbrc	r21, 7
    5c1e:	04 d0       	rcall	.+8      	; 0x5c28 <__divmodsi4_neg2>
    5c20:	d7 df       	rcall	.-82     	; 0x5bd0 <__udivmodsi4>
    5c22:	0a d0       	rcall	.+20     	; 0x5c38 <__divmodsi4_neg1>
    5c24:	00 1c       	adc	r0, r0
    5c26:	38 f4       	brcc	.+14     	; 0x5c36 <__divmodsi4_exit>

00005c28 <__divmodsi4_neg2>:
    5c28:	50 95       	com	r21
    5c2a:	40 95       	com	r20
    5c2c:	30 95       	com	r19
    5c2e:	21 95       	neg	r18
    5c30:	3f 4f       	sbci	r19, 0xFF	; 255
    5c32:	4f 4f       	sbci	r20, 0xFF	; 255
    5c34:	5f 4f       	sbci	r21, 0xFF	; 255

00005c36 <__divmodsi4_exit>:
    5c36:	08 95       	ret

00005c38 <__divmodsi4_neg1>:
    5c38:	f6 f7       	brtc	.-4      	; 0x5c36 <__divmodsi4_exit>
    5c3a:	90 95       	com	r25
    5c3c:	80 95       	com	r24
    5c3e:	70 95       	com	r23
    5c40:	61 95       	neg	r22
    5c42:	7f 4f       	sbci	r23, 0xFF	; 255
    5c44:	8f 4f       	sbci	r24, 0xFF	; 255
    5c46:	9f 4f       	sbci	r25, 0xFF	; 255
    5c48:	08 95       	ret

00005c4a <malloc>:
    5c4a:	cf 93       	push	r28
    5c4c:	df 93       	push	r29
    5c4e:	bc 01       	movw	r22, r24
    5c50:	82 30       	cpi	r24, 0x02	; 2
    5c52:	91 05       	cpc	r25, r1
    5c54:	10 f4       	brcc	.+4      	; 0x5c5a <malloc+0x10>
    5c56:	62 e0       	ldi	r22, 0x02	; 2
    5c58:	70 e0       	ldi	r23, 0x00	; 0
    5c5a:	a0 91 fc 05 	lds	r26, 0x05FC
    5c5e:	b0 91 fd 05 	lds	r27, 0x05FD
    5c62:	ed 01       	movw	r28, r26
    5c64:	e0 e0       	ldi	r30, 0x00	; 0
    5c66:	f0 e0       	ldi	r31, 0x00	; 0
    5c68:	40 e0       	ldi	r20, 0x00	; 0
    5c6a:	50 e0       	ldi	r21, 0x00	; 0
    5c6c:	21 c0       	rjmp	.+66     	; 0x5cb0 <malloc+0x66>
    5c6e:	88 81       	ld	r24, Y
    5c70:	99 81       	ldd	r25, Y+1	; 0x01
    5c72:	86 17       	cp	r24, r22
    5c74:	97 07       	cpc	r25, r23
    5c76:	69 f4       	brne	.+26     	; 0x5c92 <malloc+0x48>
    5c78:	8a 81       	ldd	r24, Y+2	; 0x02
    5c7a:	9b 81       	ldd	r25, Y+3	; 0x03
    5c7c:	30 97       	sbiw	r30, 0x00	; 0
    5c7e:	19 f0       	breq	.+6      	; 0x5c86 <malloc+0x3c>
    5c80:	93 83       	std	Z+3, r25	; 0x03
    5c82:	82 83       	std	Z+2, r24	; 0x02
    5c84:	04 c0       	rjmp	.+8      	; 0x5c8e <malloc+0x44>
    5c86:	90 93 fd 05 	sts	0x05FD, r25
    5c8a:	80 93 fc 05 	sts	0x05FC, r24
    5c8e:	fe 01       	movw	r30, r28
    5c90:	34 c0       	rjmp	.+104    	; 0x5cfa <malloc+0xb0>
    5c92:	68 17       	cp	r22, r24
    5c94:	79 07       	cpc	r23, r25
    5c96:	38 f4       	brcc	.+14     	; 0x5ca6 <malloc+0x5c>
    5c98:	41 15       	cp	r20, r1
    5c9a:	51 05       	cpc	r21, r1
    5c9c:	19 f0       	breq	.+6      	; 0x5ca4 <malloc+0x5a>
    5c9e:	84 17       	cp	r24, r20
    5ca0:	95 07       	cpc	r25, r21
    5ca2:	08 f4       	brcc	.+2      	; 0x5ca6 <malloc+0x5c>
    5ca4:	ac 01       	movw	r20, r24
    5ca6:	fe 01       	movw	r30, r28
    5ca8:	8a 81       	ldd	r24, Y+2	; 0x02
    5caa:	9b 81       	ldd	r25, Y+3	; 0x03
    5cac:	9c 01       	movw	r18, r24
    5cae:	e9 01       	movw	r28, r18
    5cb0:	20 97       	sbiw	r28, 0x00	; 0
    5cb2:	e9 f6       	brne	.-70     	; 0x5c6e <malloc+0x24>
    5cb4:	41 15       	cp	r20, r1
    5cb6:	51 05       	cpc	r21, r1
    5cb8:	a9 f1       	breq	.+106    	; 0x5d24 <malloc+0xda>
    5cba:	ca 01       	movw	r24, r20
    5cbc:	86 1b       	sub	r24, r22
    5cbe:	97 0b       	sbc	r25, r23
    5cc0:	04 97       	sbiw	r24, 0x04	; 4
    5cc2:	08 f4       	brcc	.+2      	; 0x5cc6 <malloc+0x7c>
    5cc4:	ba 01       	movw	r22, r20
    5cc6:	e0 e0       	ldi	r30, 0x00	; 0
    5cc8:	f0 e0       	ldi	r31, 0x00	; 0
    5cca:	2a c0       	rjmp	.+84     	; 0x5d20 <malloc+0xd6>
    5ccc:	8d 91       	ld	r24, X+
    5cce:	9c 91       	ld	r25, X
    5cd0:	11 97       	sbiw	r26, 0x01	; 1
    5cd2:	84 17       	cp	r24, r20
    5cd4:	95 07       	cpc	r25, r21
    5cd6:	f9 f4       	brne	.+62     	; 0x5d16 <malloc+0xcc>
    5cd8:	64 17       	cp	r22, r20
    5cda:	75 07       	cpc	r23, r21
    5cdc:	81 f4       	brne	.+32     	; 0x5cfe <malloc+0xb4>
    5cde:	12 96       	adiw	r26, 0x02	; 2
    5ce0:	8d 91       	ld	r24, X+
    5ce2:	9c 91       	ld	r25, X
    5ce4:	13 97       	sbiw	r26, 0x03	; 3
    5ce6:	30 97       	sbiw	r30, 0x00	; 0
    5ce8:	19 f0       	breq	.+6      	; 0x5cf0 <malloc+0xa6>
    5cea:	93 83       	std	Z+3, r25	; 0x03
    5cec:	82 83       	std	Z+2, r24	; 0x02
    5cee:	04 c0       	rjmp	.+8      	; 0x5cf8 <malloc+0xae>
    5cf0:	90 93 fd 05 	sts	0x05FD, r25
    5cf4:	80 93 fc 05 	sts	0x05FC, r24
    5cf8:	fd 01       	movw	r30, r26
    5cfa:	32 96       	adiw	r30, 0x02	; 2
    5cfc:	4f c0       	rjmp	.+158    	; 0x5d9c <malloc+0x152>
    5cfe:	ca 01       	movw	r24, r20
    5d00:	86 1b       	sub	r24, r22
    5d02:	97 0b       	sbc	r25, r23
    5d04:	fd 01       	movw	r30, r26
    5d06:	e8 0f       	add	r30, r24
    5d08:	f9 1f       	adc	r31, r25
    5d0a:	61 93       	st	Z+, r22
    5d0c:	71 93       	st	Z+, r23
    5d0e:	02 97       	sbiw	r24, 0x02	; 2
    5d10:	8d 93       	st	X+, r24
    5d12:	9c 93       	st	X, r25
    5d14:	43 c0       	rjmp	.+134    	; 0x5d9c <malloc+0x152>
    5d16:	fd 01       	movw	r30, r26
    5d18:	82 81       	ldd	r24, Z+2	; 0x02
    5d1a:	93 81       	ldd	r25, Z+3	; 0x03
    5d1c:	9c 01       	movw	r18, r24
    5d1e:	d9 01       	movw	r26, r18
    5d20:	10 97       	sbiw	r26, 0x00	; 0
    5d22:	a1 f6       	brne	.-88     	; 0x5ccc <malloc+0x82>
    5d24:	80 91 fa 05 	lds	r24, 0x05FA
    5d28:	90 91 fb 05 	lds	r25, 0x05FB
    5d2c:	89 2b       	or	r24, r25
    5d2e:	41 f4       	brne	.+16     	; 0x5d40 <malloc+0xf6>
    5d30:	80 91 25 01 	lds	r24, 0x0125
    5d34:	90 91 26 01 	lds	r25, 0x0126
    5d38:	90 93 fb 05 	sts	0x05FB, r25
    5d3c:	80 93 fa 05 	sts	0x05FA, r24
    5d40:	40 91 27 01 	lds	r20, 0x0127
    5d44:	50 91 28 01 	lds	r21, 0x0128
    5d48:	41 15       	cp	r20, r1
    5d4a:	51 05       	cpc	r21, r1
    5d4c:	41 f4       	brne	.+16     	; 0x5d5e <malloc+0x114>
    5d4e:	4d b7       	in	r20, 0x3d	; 61
    5d50:	5e b7       	in	r21, 0x3e	; 62
    5d52:	80 91 23 01 	lds	r24, 0x0123
    5d56:	90 91 24 01 	lds	r25, 0x0124
    5d5a:	48 1b       	sub	r20, r24
    5d5c:	59 0b       	sbc	r21, r25
    5d5e:	20 91 fa 05 	lds	r18, 0x05FA
    5d62:	30 91 fb 05 	lds	r19, 0x05FB
    5d66:	24 17       	cp	r18, r20
    5d68:	35 07       	cpc	r19, r21
    5d6a:	b0 f4       	brcc	.+44     	; 0x5d98 <malloc+0x14e>
    5d6c:	ca 01       	movw	r24, r20
    5d6e:	82 1b       	sub	r24, r18
    5d70:	93 0b       	sbc	r25, r19
    5d72:	86 17       	cp	r24, r22
    5d74:	97 07       	cpc	r25, r23
    5d76:	80 f0       	brcs	.+32     	; 0x5d98 <malloc+0x14e>
    5d78:	ab 01       	movw	r20, r22
    5d7a:	4e 5f       	subi	r20, 0xFE	; 254
    5d7c:	5f 4f       	sbci	r21, 0xFF	; 255
    5d7e:	84 17       	cp	r24, r20
    5d80:	95 07       	cpc	r25, r21
    5d82:	50 f0       	brcs	.+20     	; 0x5d98 <malloc+0x14e>
    5d84:	42 0f       	add	r20, r18
    5d86:	53 1f       	adc	r21, r19
    5d88:	50 93 fb 05 	sts	0x05FB, r21
    5d8c:	40 93 fa 05 	sts	0x05FA, r20
    5d90:	f9 01       	movw	r30, r18
    5d92:	61 93       	st	Z+, r22
    5d94:	71 93       	st	Z+, r23
    5d96:	02 c0       	rjmp	.+4      	; 0x5d9c <malloc+0x152>
    5d98:	e0 e0       	ldi	r30, 0x00	; 0
    5d9a:	f0 e0       	ldi	r31, 0x00	; 0
    5d9c:	cf 01       	movw	r24, r30
    5d9e:	df 91       	pop	r29
    5da0:	cf 91       	pop	r28
    5da2:	08 95       	ret

00005da4 <free>:
    5da4:	cf 93       	push	r28
    5da6:	df 93       	push	r29
    5da8:	00 97       	sbiw	r24, 0x00	; 0
    5daa:	09 f4       	brne	.+2      	; 0x5dae <free+0xa>
    5dac:	50 c0       	rjmp	.+160    	; 0x5e4e <free+0xaa>
    5dae:	ec 01       	movw	r28, r24
    5db0:	22 97       	sbiw	r28, 0x02	; 2
    5db2:	1b 82       	std	Y+3, r1	; 0x03
    5db4:	1a 82       	std	Y+2, r1	; 0x02
    5db6:	a0 91 fc 05 	lds	r26, 0x05FC
    5dba:	b0 91 fd 05 	lds	r27, 0x05FD
    5dbe:	10 97       	sbiw	r26, 0x00	; 0
    5dc0:	09 f1       	breq	.+66     	; 0x5e04 <free+0x60>
    5dc2:	40 e0       	ldi	r20, 0x00	; 0
    5dc4:	50 e0       	ldi	r21, 0x00	; 0
    5dc6:	ac 17       	cp	r26, r28
    5dc8:	bd 07       	cpc	r27, r29
    5dca:	08 f1       	brcs	.+66     	; 0x5e0e <free+0x6a>
    5dcc:	bb 83       	std	Y+3, r27	; 0x03
    5dce:	aa 83       	std	Y+2, r26	; 0x02
    5dd0:	fe 01       	movw	r30, r28
    5dd2:	21 91       	ld	r18, Z+
    5dd4:	31 91       	ld	r19, Z+
    5dd6:	e2 0f       	add	r30, r18
    5dd8:	f3 1f       	adc	r31, r19
    5dda:	ae 17       	cp	r26, r30
    5ddc:	bf 07       	cpc	r27, r31
    5dde:	79 f4       	brne	.+30     	; 0x5dfe <free+0x5a>
    5de0:	8d 91       	ld	r24, X+
    5de2:	9c 91       	ld	r25, X
    5de4:	11 97       	sbiw	r26, 0x01	; 1
    5de6:	28 0f       	add	r18, r24
    5de8:	39 1f       	adc	r19, r25
    5dea:	2e 5f       	subi	r18, 0xFE	; 254
    5dec:	3f 4f       	sbci	r19, 0xFF	; 255
    5dee:	39 83       	std	Y+1, r19	; 0x01
    5df0:	28 83       	st	Y, r18
    5df2:	12 96       	adiw	r26, 0x02	; 2
    5df4:	8d 91       	ld	r24, X+
    5df6:	9c 91       	ld	r25, X
    5df8:	13 97       	sbiw	r26, 0x03	; 3
    5dfa:	9b 83       	std	Y+3, r25	; 0x03
    5dfc:	8a 83       	std	Y+2, r24	; 0x02
    5dfe:	41 15       	cp	r20, r1
    5e00:	51 05       	cpc	r21, r1
    5e02:	71 f4       	brne	.+28     	; 0x5e20 <free+0x7c>
    5e04:	d0 93 fd 05 	sts	0x05FD, r29
    5e08:	c0 93 fc 05 	sts	0x05FC, r28
    5e0c:	20 c0       	rjmp	.+64     	; 0x5e4e <free+0xaa>
    5e0e:	12 96       	adiw	r26, 0x02	; 2
    5e10:	8d 91       	ld	r24, X+
    5e12:	9c 91       	ld	r25, X
    5e14:	13 97       	sbiw	r26, 0x03	; 3
    5e16:	ad 01       	movw	r20, r26
    5e18:	00 97       	sbiw	r24, 0x00	; 0
    5e1a:	11 f0       	breq	.+4      	; 0x5e20 <free+0x7c>
    5e1c:	dc 01       	movw	r26, r24
    5e1e:	d3 cf       	rjmp	.-90     	; 0x5dc6 <free+0x22>
    5e20:	fa 01       	movw	r30, r20
    5e22:	d3 83       	std	Z+3, r29	; 0x03
    5e24:	c2 83       	std	Z+2, r28	; 0x02
    5e26:	21 91       	ld	r18, Z+
    5e28:	31 91       	ld	r19, Z+
    5e2a:	e2 0f       	add	r30, r18
    5e2c:	f3 1f       	adc	r31, r19
    5e2e:	ce 17       	cp	r28, r30
    5e30:	df 07       	cpc	r29, r31
    5e32:	69 f4       	brne	.+26     	; 0x5e4e <free+0xaa>
    5e34:	88 81       	ld	r24, Y
    5e36:	99 81       	ldd	r25, Y+1	; 0x01
    5e38:	28 0f       	add	r18, r24
    5e3a:	39 1f       	adc	r19, r25
    5e3c:	2e 5f       	subi	r18, 0xFE	; 254
    5e3e:	3f 4f       	sbci	r19, 0xFF	; 255
    5e40:	fa 01       	movw	r30, r20
    5e42:	31 83       	std	Z+1, r19	; 0x01
    5e44:	20 83       	st	Z, r18
    5e46:	8a 81       	ldd	r24, Y+2	; 0x02
    5e48:	9b 81       	ldd	r25, Y+3	; 0x03
    5e4a:	93 83       	std	Z+3, r25	; 0x03
    5e4c:	82 83       	std	Z+2, r24	; 0x02
    5e4e:	df 91       	pop	r29
    5e50:	cf 91       	pop	r28
    5e52:	08 95       	ret

00005e54 <do_random>:
    5e54:	a0 e0       	ldi	r26, 0x00	; 0
    5e56:	b0 e0       	ldi	r27, 0x00	; 0
    5e58:	e0 e3       	ldi	r30, 0x30	; 48
    5e5a:	ff e2       	ldi	r31, 0x2F	; 47
    5e5c:	0c 94 23 34 	jmp	0x6846	; 0x6846 <__prologue_saves__+0x10>
    5e60:	ec 01       	movw	r28, r24
    5e62:	a8 80       	ld	r10, Y
    5e64:	b9 80       	ldd	r11, Y+1	; 0x01
    5e66:	ca 80       	ldd	r12, Y+2	; 0x02
    5e68:	db 80       	ldd	r13, Y+3	; 0x03
    5e6a:	a1 14       	cp	r10, r1
    5e6c:	b1 04       	cpc	r11, r1
    5e6e:	c1 04       	cpc	r12, r1
    5e70:	d1 04       	cpc	r13, r1
    5e72:	41 f4       	brne	.+16     	; 0x5e84 <do_random+0x30>
    5e74:	84 e2       	ldi	r24, 0x24	; 36
    5e76:	a8 2e       	mov	r10, r24
    5e78:	89 ed       	ldi	r24, 0xD9	; 217
    5e7a:	b8 2e       	mov	r11, r24
    5e7c:	8b e5       	ldi	r24, 0x5B	; 91
    5e7e:	c8 2e       	mov	r12, r24
    5e80:	87 e0       	ldi	r24, 0x07	; 7
    5e82:	d8 2e       	mov	r13, r24
    5e84:	c6 01       	movw	r24, r12
    5e86:	b5 01       	movw	r22, r10
    5e88:	2d e1       	ldi	r18, 0x1D	; 29
    5e8a:	33 ef       	ldi	r19, 0xF3	; 243
    5e8c:	41 e0       	ldi	r20, 0x01	; 1
    5e8e:	50 e0       	ldi	r21, 0x00	; 0
    5e90:	0e 94 0a 2e 	call	0x5c14	; 0x5c14 <__divmodsi4>
    5e94:	27 ea       	ldi	r18, 0xA7	; 167
    5e96:	31 e4       	ldi	r19, 0x41	; 65
    5e98:	40 e0       	ldi	r20, 0x00	; 0
    5e9a:	50 e0       	ldi	r21, 0x00	; 0
    5e9c:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    5ea0:	7b 01       	movw	r14, r22
    5ea2:	8c 01       	movw	r16, r24
    5ea4:	c6 01       	movw	r24, r12
    5ea6:	b5 01       	movw	r22, r10
    5ea8:	2d e1       	ldi	r18, 0x1D	; 29
    5eaa:	33 ef       	ldi	r19, 0xF3	; 243
    5eac:	41 e0       	ldi	r20, 0x01	; 1
    5eae:	50 e0       	ldi	r21, 0x00	; 0
    5eb0:	0e 94 0a 2e 	call	0x5c14	; 0x5c14 <__divmodsi4>
    5eb4:	ca 01       	movw	r24, r20
    5eb6:	b9 01       	movw	r22, r18
    5eb8:	2c ee       	ldi	r18, 0xEC	; 236
    5eba:	34 ef       	ldi	r19, 0xF4	; 244
    5ebc:	4f ef       	ldi	r20, 0xFF	; 255
    5ebe:	5f ef       	ldi	r21, 0xFF	; 255
    5ec0:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    5ec4:	6e 0d       	add	r22, r14
    5ec6:	7f 1d       	adc	r23, r15
    5ec8:	80 1f       	adc	r24, r16
    5eca:	91 1f       	adc	r25, r17
    5ecc:	97 ff       	sbrs	r25, 7
    5ece:	04 c0       	rjmp	.+8      	; 0x5ed8 <do_random+0x84>
    5ed0:	61 50       	subi	r22, 0x01	; 1
    5ed2:	70 40       	sbci	r23, 0x00	; 0
    5ed4:	80 40       	sbci	r24, 0x00	; 0
    5ed6:	90 48       	sbci	r25, 0x80	; 128
    5ed8:	68 83       	st	Y, r22
    5eda:	79 83       	std	Y+1, r23	; 0x01
    5edc:	8a 83       	std	Y+2, r24	; 0x02
    5ede:	9b 83       	std	Y+3, r25	; 0x03
    5ee0:	9b 01       	movw	r18, r22
    5ee2:	ac 01       	movw	r20, r24
    5ee4:	5f 77       	andi	r21, 0x7F	; 127
    5ee6:	b9 01       	movw	r22, r18
    5ee8:	ca 01       	movw	r24, r20
    5eea:	cd b7       	in	r28, 0x3d	; 61
    5eec:	de b7       	in	r29, 0x3e	; 62
    5eee:	ea e0       	ldi	r30, 0x0A	; 10
    5ef0:	0c 94 3f 34 	jmp	0x687e	; 0x687e <__epilogue_restores__+0x10>

00005ef4 <random_r>:
    5ef4:	0e 94 2a 2f 	call	0x5e54	; 0x5e54 <do_random>
    5ef8:	08 95       	ret

00005efa <random>:
    5efa:	89 e2       	ldi	r24, 0x29	; 41
    5efc:	91 e0       	ldi	r25, 0x01	; 1
    5efe:	0e 94 2a 2f 	call	0x5e54	; 0x5e54 <do_random>
    5f02:	08 95       	ret

00005f04 <srandom>:
    5f04:	60 93 29 01 	sts	0x0129, r22
    5f08:	70 93 2a 01 	sts	0x012A, r23
    5f0c:	80 93 2b 01 	sts	0x012B, r24
    5f10:	90 93 2c 01 	sts	0x012C, r25
    5f14:	08 95       	ret

00005f16 <strtol>:
    5f16:	2f 92       	push	r2
    5f18:	3f 92       	push	r3
    5f1a:	5f 92       	push	r5
    5f1c:	6f 92       	push	r6
    5f1e:	7f 92       	push	r7
    5f20:	8f 92       	push	r8
    5f22:	9f 92       	push	r9
    5f24:	af 92       	push	r10
    5f26:	bf 92       	push	r11
    5f28:	cf 92       	push	r12
    5f2a:	df 92       	push	r13
    5f2c:	ef 92       	push	r14
    5f2e:	ff 92       	push	r15
    5f30:	0f 93       	push	r16
    5f32:	1f 93       	push	r17
    5f34:	cf 93       	push	r28
    5f36:	df 93       	push	r29
    5f38:	8c 01       	movw	r16, r24
    5f3a:	1b 01       	movw	r2, r22
    5f3c:	ea 01       	movw	r28, r20
    5f3e:	61 15       	cp	r22, r1
    5f40:	71 05       	cpc	r23, r1
    5f42:	19 f0       	breq	.+6      	; 0x5f4a <strtol+0x34>
    5f44:	fb 01       	movw	r30, r22
    5f46:	91 83       	std	Z+1, r25	; 0x01
    5f48:	80 83       	st	Z, r24
    5f4a:	20 97       	sbiw	r28, 0x00	; 0
    5f4c:	49 f0       	breq	.+18     	; 0x5f60 <strtol+0x4a>
    5f4e:	ce 01       	movw	r24, r28
    5f50:	02 97       	sbiw	r24, 0x02	; 2
    5f52:	83 97       	sbiw	r24, 0x23	; 35
    5f54:	28 f0       	brcs	.+10     	; 0x5f60 <strtol+0x4a>
    5f56:	20 e0       	ldi	r18, 0x00	; 0
    5f58:	30 e0       	ldi	r19, 0x00	; 0
    5f5a:	40 e0       	ldi	r20, 0x00	; 0
    5f5c:	50 e0       	ldi	r21, 0x00	; 0
    5f5e:	f6 c0       	rjmp	.+492    	; 0x614c <strtol+0x236>
    5f60:	f8 01       	movw	r30, r16
    5f62:	a1 90       	ld	r10, Z+
    5f64:	8f 01       	movw	r16, r30
    5f66:	8a 2d       	mov	r24, r10
    5f68:	90 e0       	ldi	r25, 0x00	; 0
    5f6a:	0e 94 d8 30 	call	0x61b0	; 0x61b0 <isspace>
    5f6e:	89 2b       	or	r24, r25
    5f70:	b9 f7       	brne	.-18     	; 0x5f60 <strtol+0x4a>
    5f72:	fd e2       	ldi	r31, 0x2D	; 45
    5f74:	af 16       	cp	r10, r31
    5f76:	31 f4       	brne	.+12     	; 0x5f84 <strtol+0x6e>
    5f78:	f8 01       	movw	r30, r16
    5f7a:	a1 90       	ld	r10, Z+
    5f7c:	8f 01       	movw	r16, r30
    5f7e:	55 24       	eor	r5, r5
    5f80:	53 94       	inc	r5
    5f82:	07 c0       	rjmp	.+14     	; 0x5f92 <strtol+0x7c>
    5f84:	fb e2       	ldi	r31, 0x2B	; 43
    5f86:	af 16       	cp	r10, r31
    5f88:	19 f4       	brne	.+6      	; 0x5f90 <strtol+0x7a>
    5f8a:	f8 01       	movw	r30, r16
    5f8c:	a1 90       	ld	r10, Z+
    5f8e:	8f 01       	movw	r16, r30
    5f90:	55 24       	eor	r5, r5
    5f92:	20 97       	sbiw	r28, 0x00	; 0
    5f94:	19 f0       	breq	.+6      	; 0x5f9c <strtol+0x86>
    5f96:	c0 31       	cpi	r28, 0x10	; 16
    5f98:	d1 05       	cpc	r29, r1
    5f9a:	c1 f4       	brne	.+48     	; 0x5fcc <strtol+0xb6>
    5f9c:	f0 e3       	ldi	r31, 0x30	; 48
    5f9e:	af 16       	cp	r10, r31
    5fa0:	79 f4       	brne	.+30     	; 0x5fc0 <strtol+0xaa>
    5fa2:	f8 01       	movw	r30, r16
    5fa4:	80 81       	ld	r24, Z
    5fa6:	88 37       	cpi	r24, 0x78	; 120
    5fa8:	11 f0       	breq	.+4      	; 0x5fae <strtol+0x98>
    5faa:	88 35       	cpi	r24, 0x58	; 88
    5fac:	49 f4       	brne	.+18     	; 0x5fc0 <strtol+0xaa>
    5fae:	f8 01       	movw	r30, r16
    5fb0:	a1 80       	ldd	r10, Z+1	; 0x01
    5fb2:	0e 5f       	subi	r16, 0xFE	; 254
    5fb4:	1f 4f       	sbci	r17, 0xFF	; 255
    5fb6:	f2 e0       	ldi	r31, 0x02	; 2
    5fb8:	5f 2a       	or	r5, r31
    5fba:	c0 e1       	ldi	r28, 0x10	; 16
    5fbc:	d0 e0       	ldi	r29, 0x00	; 0
    5fbe:	06 c0       	rjmp	.+12     	; 0x5fcc <strtol+0xb6>
    5fc0:	20 97       	sbiw	r28, 0x00	; 0
    5fc2:	21 f4       	brne	.+8      	; 0x5fcc <strtol+0xb6>
    5fc4:	80 e3       	ldi	r24, 0x30	; 48
    5fc6:	a8 16       	cp	r10, r24
    5fc8:	e9 f4       	brne	.+58     	; 0x6004 <strtol+0xee>
    5fca:	27 c0       	rjmp	.+78     	; 0x601a <strtol+0x104>
    5fcc:	c8 30       	cpi	r28, 0x08	; 8
    5fce:	d1 05       	cpc	r29, r1
    5fd0:	31 f1       	breq	.+76     	; 0x601e <strtol+0x108>
    5fd2:	c9 30       	cpi	r28, 0x09	; 9
    5fd4:	d1 05       	cpc	r29, r1
    5fd6:	24 f4       	brge	.+8      	; 0x5fe0 <strtol+0xca>
    5fd8:	c2 30       	cpi	r28, 0x02	; 2
    5fda:	d1 05       	cpc	r29, r1
    5fdc:	31 f5       	brne	.+76     	; 0x602a <strtol+0x114>
    5fde:	0c c0       	rjmp	.+24     	; 0x5ff8 <strtol+0xe2>
    5fe0:	ca 30       	cpi	r28, 0x0A	; 10
    5fe2:	d1 05       	cpc	r29, r1
    5fe4:	89 f0       	breq	.+34     	; 0x6008 <strtol+0xf2>
    5fe6:	c0 31       	cpi	r28, 0x10	; 16
    5fe8:	d1 05       	cpc	r29, r1
    5fea:	f9 f4       	brne	.+62     	; 0x602a <strtol+0x114>
    5fec:	c1 2c       	mov	r12, r1
    5fee:	d1 2c       	mov	r13, r1
    5ff0:	e1 2c       	mov	r14, r1
    5ff2:	b8 e0       	ldi	r27, 0x08	; 8
    5ff4:	fb 2e       	mov	r15, r27
    5ff6:	28 c0       	rjmp	.+80     	; 0x6048 <strtol+0x132>
    5ff8:	c1 2c       	mov	r12, r1
    5ffa:	d1 2c       	mov	r13, r1
    5ffc:	e1 2c       	mov	r14, r1
    5ffe:	a0 e4       	ldi	r26, 0x40	; 64
    6000:	fa 2e       	mov	r15, r26
    6002:	22 c0       	rjmp	.+68     	; 0x6048 <strtol+0x132>
    6004:	ca e0       	ldi	r28, 0x0A	; 10
    6006:	d0 e0       	ldi	r29, 0x00	; 0
    6008:	fc ec       	ldi	r31, 0xCC	; 204
    600a:	cf 2e       	mov	r12, r31
    600c:	fc ec       	ldi	r31, 0xCC	; 204
    600e:	df 2e       	mov	r13, r31
    6010:	fc ec       	ldi	r31, 0xCC	; 204
    6012:	ef 2e       	mov	r14, r31
    6014:	fc e0       	ldi	r31, 0x0C	; 12
    6016:	ff 2e       	mov	r15, r31
    6018:	17 c0       	rjmp	.+46     	; 0x6048 <strtol+0x132>
    601a:	c8 e0       	ldi	r28, 0x08	; 8
    601c:	d0 e0       	ldi	r29, 0x00	; 0
    601e:	c1 2c       	mov	r12, r1
    6020:	d1 2c       	mov	r13, r1
    6022:	e1 2c       	mov	r14, r1
    6024:	e0 e1       	ldi	r30, 0x10	; 16
    6026:	fe 2e       	mov	r15, r30
    6028:	0f c0       	rjmp	.+30     	; 0x6048 <strtol+0x132>
    602a:	9e 01       	movw	r18, r28
    602c:	44 27       	eor	r20, r20
    602e:	37 fd       	sbrc	r19, 7
    6030:	40 95       	com	r20
    6032:	54 2f       	mov	r21, r20
    6034:	60 e0       	ldi	r22, 0x00	; 0
    6036:	70 e0       	ldi	r23, 0x00	; 0
    6038:	80 e0       	ldi	r24, 0x00	; 0
    603a:	90 e8       	ldi	r25, 0x80	; 128
    603c:	0e 94 e8 2d 	call	0x5bd0	; 0x5bd0 <__udivmodsi4>
    6040:	c9 01       	movw	r24, r18
    6042:	da 01       	movw	r26, r20
    6044:	6c 01       	movw	r12, r24
    6046:	7d 01       	movw	r14, r26
    6048:	20 e0       	ldi	r18, 0x00	; 0
    604a:	30 e0       	ldi	r19, 0x00	; 0
    604c:	40 e0       	ldi	r20, 0x00	; 0
    604e:	50 e0       	ldi	r21, 0x00	; 0
    6050:	60 e0       	ldi	r22, 0x00	; 0
    6052:	3e 01       	movw	r6, r28
    6054:	88 24       	eor	r8, r8
    6056:	77 fc       	sbrc	r7, 7
    6058:	80 94       	com	r8
    605a:	98 2c       	mov	r9, r8
    605c:	70 ed       	ldi	r23, 0xD0	; 208
    605e:	b7 2e       	mov	r11, r23
    6060:	ba 0c       	add	r11, r10
    6062:	e9 e0       	ldi	r30, 0x09	; 9
    6064:	eb 15       	cp	r30, r11
    6066:	70 f4       	brcc	.+28     	; 0x6084 <strtol+0x16e>
    6068:	8a 2d       	mov	r24, r10
    606a:	81 54       	subi	r24, 0x41	; 65
    606c:	8a 31       	cpi	r24, 0x1A	; 26
    606e:	18 f4       	brcc	.+6      	; 0x6076 <strtol+0x160>
    6070:	99 ec       	ldi	r25, 0xC9	; 201
    6072:	b9 2e       	mov	r11, r25
    6074:	06 c0       	rjmp	.+12     	; 0x6082 <strtol+0x16c>
    6076:	8a 2d       	mov	r24, r10
    6078:	81 56       	subi	r24, 0x61	; 97
    607a:	8a 31       	cpi	r24, 0x1A	; 26
    607c:	50 f5       	brcc	.+84     	; 0x60d2 <strtol+0x1bc>
    607e:	89 ea       	ldi	r24, 0xA9	; 169
    6080:	b8 2e       	mov	r11, r24
    6082:	ba 0c       	add	r11, r10
    6084:	8b 2d       	mov	r24, r11
    6086:	90 e0       	ldi	r25, 0x00	; 0
    6088:	8c 17       	cp	r24, r28
    608a:	9d 07       	cpc	r25, r29
    608c:	14 f5       	brge	.+68     	; 0x60d2 <strtol+0x1bc>
    608e:	6f 3f       	cpi	r22, 0xFF	; 255
    6090:	e1 f0       	breq	.+56     	; 0x60ca <strtol+0x1b4>
    6092:	c2 16       	cp	r12, r18
    6094:	d3 06       	cpc	r13, r19
    6096:	e4 06       	cpc	r14, r20
    6098:	f5 06       	cpc	r15, r21
    609a:	b0 f0       	brcs	.+44     	; 0x60c8 <strtol+0x1b2>
    609c:	ca 01       	movw	r24, r20
    609e:	b9 01       	movw	r22, r18
    60a0:	a4 01       	movw	r20, r8
    60a2:	93 01       	movw	r18, r6
    60a4:	0e 94 a9 2d 	call	0x5b52	; 0x5b52 <__mulsi3>
    60a8:	9b 01       	movw	r18, r22
    60aa:	ac 01       	movw	r20, r24
    60ac:	2b 0d       	add	r18, r11
    60ae:	31 1d       	adc	r19, r1
    60b0:	41 1d       	adc	r20, r1
    60b2:	51 1d       	adc	r21, r1
    60b4:	21 30       	cpi	r18, 0x01	; 1
    60b6:	f0 e0       	ldi	r31, 0x00	; 0
    60b8:	3f 07       	cpc	r19, r31
    60ba:	f0 e0       	ldi	r31, 0x00	; 0
    60bc:	4f 07       	cpc	r20, r31
    60be:	f0 e8       	ldi	r31, 0x80	; 128
    60c0:	5f 07       	cpc	r21, r31
    60c2:	10 f4       	brcc	.+4      	; 0x60c8 <strtol+0x1b2>
    60c4:	61 e0       	ldi	r22, 0x01	; 1
    60c6:	01 c0       	rjmp	.+2      	; 0x60ca <strtol+0x1b4>
    60c8:	6f ef       	ldi	r22, 0xFF	; 255
    60ca:	f8 01       	movw	r30, r16
    60cc:	a1 90       	ld	r10, Z+
    60ce:	8f 01       	movw	r16, r30
    60d0:	c5 cf       	rjmp	.-118    	; 0x605c <strtol+0x146>
    60d2:	21 14       	cp	r2, r1
    60d4:	31 04       	cpc	r3, r1
    60d6:	81 f0       	breq	.+32     	; 0x60f8 <strtol+0x1e2>
    60d8:	66 23       	and	r22, r22
    60da:	31 f0       	breq	.+12     	; 0x60e8 <strtol+0x1d2>
    60dc:	01 50       	subi	r16, 0x01	; 1
    60de:	10 40       	sbci	r17, 0x00	; 0
    60e0:	f1 01       	movw	r30, r2
    60e2:	11 83       	std	Z+1, r17	; 0x01
    60e4:	00 83       	st	Z, r16
    60e6:	08 c0       	rjmp	.+16     	; 0x60f8 <strtol+0x1e2>
    60e8:	51 fe       	sbrs	r5, 1
    60ea:	1a c0       	rjmp	.+52     	; 0x6120 <strtol+0x20a>
    60ec:	02 50       	subi	r16, 0x02	; 2
    60ee:	10 40       	sbci	r17, 0x00	; 0
    60f0:	f1 01       	movw	r30, r2
    60f2:	11 83       	std	Z+1, r17	; 0x01
    60f4:	00 83       	st	Z, r16
    60f6:	14 c0       	rjmp	.+40     	; 0x6120 <strtol+0x20a>
    60f8:	67 ff       	sbrs	r22, 7
    60fa:	12 c0       	rjmp	.+36     	; 0x6120 <strtol+0x20a>
    60fc:	50 fc       	sbrc	r5, 0
    60fe:	05 c0       	rjmp	.+10     	; 0x610a <strtol+0x1f4>
    6100:	2f ef       	ldi	r18, 0xFF	; 255
    6102:	3f ef       	ldi	r19, 0xFF	; 255
    6104:	4f ef       	ldi	r20, 0xFF	; 255
    6106:	5f e7       	ldi	r21, 0x7F	; 127
    6108:	04 c0       	rjmp	.+8      	; 0x6112 <strtol+0x1fc>
    610a:	20 e0       	ldi	r18, 0x00	; 0
    610c:	30 e0       	ldi	r19, 0x00	; 0
    610e:	40 e0       	ldi	r20, 0x00	; 0
    6110:	50 e8       	ldi	r21, 0x80	; 128
    6112:	82 e2       	ldi	r24, 0x22	; 34
    6114:	90 e0       	ldi	r25, 0x00	; 0
    6116:	90 93 ff 05 	sts	0x05FF, r25
    611a:	80 93 fe 05 	sts	0x05FE, r24
    611e:	16 c0       	rjmp	.+44     	; 0x614c <strtol+0x236>
    6120:	50 fe       	sbrs	r5, 0
    6122:	08 c0       	rjmp	.+16     	; 0x6134 <strtol+0x21e>
    6124:	50 95       	com	r21
    6126:	40 95       	com	r20
    6128:	30 95       	com	r19
    612a:	21 95       	neg	r18
    612c:	3f 4f       	sbci	r19, 0xFF	; 255
    612e:	4f 4f       	sbci	r20, 0xFF	; 255
    6130:	5f 4f       	sbci	r21, 0xFF	; 255
    6132:	0c c0       	rjmp	.+24     	; 0x614c <strtol+0x236>
    6134:	57 ff       	sbrs	r21, 7
    6136:	0a c0       	rjmp	.+20     	; 0x614c <strtol+0x236>
    6138:	82 e2       	ldi	r24, 0x22	; 34
    613a:	90 e0       	ldi	r25, 0x00	; 0
    613c:	90 93 ff 05 	sts	0x05FF, r25
    6140:	80 93 fe 05 	sts	0x05FE, r24
    6144:	2f ef       	ldi	r18, 0xFF	; 255
    6146:	3f ef       	ldi	r19, 0xFF	; 255
    6148:	4f ef       	ldi	r20, 0xFF	; 255
    614a:	5f e7       	ldi	r21, 0x7F	; 127
    614c:	b9 01       	movw	r22, r18
    614e:	ca 01       	movw	r24, r20
    6150:	df 91       	pop	r29
    6152:	cf 91       	pop	r28
    6154:	1f 91       	pop	r17
    6156:	0f 91       	pop	r16
    6158:	ff 90       	pop	r15
    615a:	ef 90       	pop	r14
    615c:	df 90       	pop	r13
    615e:	cf 90       	pop	r12
    6160:	bf 90       	pop	r11
    6162:	af 90       	pop	r10
    6164:	9f 90       	pop	r9
    6166:	8f 90       	pop	r8
    6168:	7f 90       	pop	r7
    616a:	6f 90       	pop	r6
    616c:	5f 90       	pop	r5
    616e:	3f 90       	pop	r3
    6170:	2f 90       	pop	r2
    6172:	08 95       	ret

00006174 <atoi>:
    6174:	fc 01       	movw	r30, r24
    6176:	88 27       	eor	r24, r24
    6178:	99 27       	eor	r25, r25
    617a:	e8 94       	clt
    617c:	21 91       	ld	r18, Z+
    617e:	20 32       	cpi	r18, 0x20	; 32
    6180:	e9 f3       	breq	.-6      	; 0x617c <atoi+0x8>
    6182:	29 30       	cpi	r18, 0x09	; 9
    6184:	10 f0       	brcs	.+4      	; 0x618a <atoi+0x16>
    6186:	2e 30       	cpi	r18, 0x0E	; 14
    6188:	c8 f3       	brcs	.-14     	; 0x617c <atoi+0x8>
    618a:	2b 32       	cpi	r18, 0x2B	; 43
    618c:	41 f0       	breq	.+16     	; 0x619e <atoi+0x2a>
    618e:	2d 32       	cpi	r18, 0x2D	; 45
    6190:	39 f4       	brne	.+14     	; 0x61a0 <atoi+0x2c>
    6192:	68 94       	set
    6194:	04 c0       	rjmp	.+8      	; 0x619e <atoi+0x2a>
    6196:	0e 94 4b 31 	call	0x6296	; 0x6296 <__mulhi_const_10>
    619a:	82 0f       	add	r24, r18
    619c:	91 1d       	adc	r25, r1
    619e:	21 91       	ld	r18, Z+
    61a0:	20 53       	subi	r18, 0x30	; 48
    61a2:	2a 30       	cpi	r18, 0x0A	; 10
    61a4:	c0 f3       	brcs	.-16     	; 0x6196 <atoi+0x22>
    61a6:	1e f4       	brtc	.+6      	; 0x61ae <atoi+0x3a>
    61a8:	90 95       	com	r25
    61aa:	81 95       	neg	r24
    61ac:	9f 4f       	sbci	r25, 0xFF	; 255
    61ae:	08 95       	ret

000061b0 <isspace>:
    61b0:	91 11       	cpse	r25, r1
    61b2:	9e c2       	rjmp	.+1340   	; 0x66f0 <__ctype_isfalse>
    61b4:	80 32       	cpi	r24, 0x20	; 32
    61b6:	19 f0       	breq	.+6      	; 0x61be <isspace+0xe>
    61b8:	89 50       	subi	r24, 0x09	; 9
    61ba:	85 50       	subi	r24, 0x05	; 5
    61bc:	d0 f7       	brcc	.-12     	; 0x61b2 <isspace+0x2>
    61be:	08 95       	ret

000061c0 <strcat_P>:
    61c0:	fb 01       	movw	r30, r22
    61c2:	dc 01       	movw	r26, r24
    61c4:	0d 90       	ld	r0, X+
    61c6:	00 20       	and	r0, r0
    61c8:	e9 f7       	brne	.-6      	; 0x61c4 <strcat_P+0x4>
    61ca:	11 97       	sbiw	r26, 0x01	; 1
    61cc:	05 90       	lpm	r0, Z+
    61ce:	0d 92       	st	X+, r0
    61d0:	00 20       	and	r0, r0
    61d2:	e1 f7       	brne	.-8      	; 0x61cc <strcat_P+0xc>
    61d4:	08 95       	ret

000061d6 <strcpy_P>:
    61d6:	fb 01       	movw	r30, r22
    61d8:	dc 01       	movw	r26, r24
    61da:	05 90       	lpm	r0, Z+
    61dc:	0d 92       	st	X+, r0
    61de:	00 20       	and	r0, r0
    61e0:	e1 f7       	brne	.-8      	; 0x61da <strcpy_P+0x4>
    61e2:	08 95       	ret

000061e4 <strlen_P>:
    61e4:	fc 01       	movw	r30, r24
    61e6:	05 90       	lpm	r0, Z+
    61e8:	00 20       	and	r0, r0
    61ea:	e9 f7       	brne	.-6      	; 0x61e6 <strlen_P+0x2>
    61ec:	80 95       	com	r24
    61ee:	90 95       	com	r25
    61f0:	8e 0f       	add	r24, r30
    61f2:	9f 1f       	adc	r25, r31
    61f4:	08 95       	ret

000061f6 <strstr_P>:
    61f6:	fb 01       	movw	r30, r22
    61f8:	55 91       	lpm	r21, Z+
    61fa:	55 23       	and	r21, r21
    61fc:	a9 f0       	breq	.+42     	; 0x6228 <strstr_P+0x32>
    61fe:	bf 01       	movw	r22, r30
    6200:	dc 01       	movw	r26, r24
    6202:	4d 91       	ld	r20, X+
    6204:	45 17       	cp	r20, r21
    6206:	41 11       	cpse	r20, r1
    6208:	e1 f7       	brne	.-8      	; 0x6202 <strstr_P+0xc>
    620a:	59 f4       	brne	.+22     	; 0x6222 <strstr_P+0x2c>
    620c:	cd 01       	movw	r24, r26
    620e:	05 90       	lpm	r0, Z+
    6210:	00 20       	and	r0, r0
    6212:	49 f0       	breq	.+18     	; 0x6226 <strstr_P+0x30>
    6214:	4d 91       	ld	r20, X+
    6216:	40 15       	cp	r20, r0
    6218:	41 11       	cpse	r20, r1
    621a:	c9 f3       	breq	.-14     	; 0x620e <strstr_P+0x18>
    621c:	fb 01       	movw	r30, r22
    621e:	41 11       	cpse	r20, r1
    6220:	ef cf       	rjmp	.-34     	; 0x6200 <strstr_P+0xa>
    6222:	81 e0       	ldi	r24, 0x01	; 1
    6224:	90 e0       	ldi	r25, 0x00	; 0
    6226:	01 97       	sbiw	r24, 0x01	; 1
    6228:	08 95       	ret

0000622a <memset>:
    622a:	dc 01       	movw	r26, r24
    622c:	01 c0       	rjmp	.+2      	; 0x6230 <memset+0x6>
    622e:	6d 93       	st	X+, r22
    6230:	41 50       	subi	r20, 0x01	; 1
    6232:	50 40       	sbci	r21, 0x00	; 0
    6234:	e0 f7       	brcc	.-8      	; 0x622e <memset+0x4>
    6236:	08 95       	ret

00006238 <strcpy>:
    6238:	fb 01       	movw	r30, r22
    623a:	dc 01       	movw	r26, r24
    623c:	01 90       	ld	r0, Z+
    623e:	0d 92       	st	X+, r0
    6240:	00 20       	and	r0, r0
    6242:	e1 f7       	brne	.-8      	; 0x623c <strcpy+0x4>
    6244:	08 95       	ret

00006246 <strncmp>:
    6246:	fb 01       	movw	r30, r22
    6248:	dc 01       	movw	r26, r24
    624a:	41 50       	subi	r20, 0x01	; 1
    624c:	50 40       	sbci	r21, 0x00	; 0
    624e:	30 f0       	brcs	.+12     	; 0x625c <strncmp+0x16>
    6250:	8d 91       	ld	r24, X+
    6252:	01 90       	ld	r0, Z+
    6254:	80 19       	sub	r24, r0
    6256:	19 f4       	brne	.+6      	; 0x625e <strncmp+0x18>
    6258:	00 20       	and	r0, r0
    625a:	b9 f7       	brne	.-18     	; 0x624a <strncmp+0x4>
    625c:	88 1b       	sub	r24, r24
    625e:	99 0b       	sbc	r25, r25
    6260:	08 95       	ret

00006262 <strstr>:
    6262:	fb 01       	movw	r30, r22
    6264:	51 91       	ld	r21, Z+
    6266:	55 23       	and	r21, r21
    6268:	a9 f0       	breq	.+42     	; 0x6294 <strstr+0x32>
    626a:	bf 01       	movw	r22, r30
    626c:	dc 01       	movw	r26, r24
    626e:	4d 91       	ld	r20, X+
    6270:	45 17       	cp	r20, r21
    6272:	41 11       	cpse	r20, r1
    6274:	e1 f7       	brne	.-8      	; 0x626e <strstr+0xc>
    6276:	59 f4       	brne	.+22     	; 0x628e <strstr+0x2c>
    6278:	cd 01       	movw	r24, r26
    627a:	01 90       	ld	r0, Z+
    627c:	00 20       	and	r0, r0
    627e:	49 f0       	breq	.+18     	; 0x6292 <strstr+0x30>
    6280:	4d 91       	ld	r20, X+
    6282:	40 15       	cp	r20, r0
    6284:	41 11       	cpse	r20, r1
    6286:	c9 f3       	breq	.-14     	; 0x627a <strstr+0x18>
    6288:	fb 01       	movw	r30, r22
    628a:	41 11       	cpse	r20, r1
    628c:	ef cf       	rjmp	.-34     	; 0x626c <strstr+0xa>
    628e:	81 e0       	ldi	r24, 0x01	; 1
    6290:	90 e0       	ldi	r25, 0x00	; 0
    6292:	01 97       	sbiw	r24, 0x01	; 1
    6294:	08 95       	ret

00006296 <__mulhi_const_10>:
    6296:	7a e0       	ldi	r23, 0x0A	; 10
    6298:	97 9f       	mul	r25, r23
    629a:	90 2d       	mov	r25, r0
    629c:	87 9f       	mul	r24, r23
    629e:	80 2d       	mov	r24, r0
    62a0:	91 0d       	add	r25, r1
    62a2:	11 24       	eor	r1, r1
    62a4:	08 95       	ret

000062a6 <sprintf>:
    62a6:	ae e0       	ldi	r26, 0x0E	; 14
    62a8:	b0 e0       	ldi	r27, 0x00	; 0
    62aa:	e9 e5       	ldi	r30, 0x59	; 89
    62ac:	f1 e3       	ldi	r31, 0x31	; 49
    62ae:	0c 94 29 34 	jmp	0x6852	; 0x6852 <__prologue_saves__+0x1c>
    62b2:	0d 89       	ldd	r16, Y+21	; 0x15
    62b4:	1e 89       	ldd	r17, Y+22	; 0x16
    62b6:	86 e0       	ldi	r24, 0x06	; 6
    62b8:	8c 83       	std	Y+4, r24	; 0x04
    62ba:	1a 83       	std	Y+2, r17	; 0x02
    62bc:	09 83       	std	Y+1, r16	; 0x01
    62be:	8f ef       	ldi	r24, 0xFF	; 255
    62c0:	9f e7       	ldi	r25, 0x7F	; 127
    62c2:	9e 83       	std	Y+6, r25	; 0x06
    62c4:	8d 83       	std	Y+5, r24	; 0x05
    62c6:	9e 01       	movw	r18, r28
    62c8:	27 5e       	subi	r18, 0xE7	; 231
    62ca:	3f 4f       	sbci	r19, 0xFF	; 255
    62cc:	ce 01       	movw	r24, r28
    62ce:	01 96       	adiw	r24, 0x01	; 1
    62d0:	6f 89       	ldd	r22, Y+23	; 0x17
    62d2:	78 8d       	ldd	r23, Y+24	; 0x18
    62d4:	a9 01       	movw	r20, r18
    62d6:	0e 94 9b 31 	call	0x6336	; 0x6336 <vfprintf>
    62da:	2f 81       	ldd	r18, Y+7	; 0x07
    62dc:	38 85       	ldd	r19, Y+8	; 0x08
    62de:	02 0f       	add	r16, r18
    62e0:	13 1f       	adc	r17, r19
    62e2:	f8 01       	movw	r30, r16
    62e4:	10 82       	st	Z, r1
    62e6:	2e 96       	adiw	r28, 0x0e	; 14
    62e8:	e4 e0       	ldi	r30, 0x04	; 4
    62ea:	0c 94 45 34 	jmp	0x688a	; 0x688a <__epilogue_restores__+0x1c>

000062ee <sprintf_P>:
    62ee:	ae e0       	ldi	r26, 0x0E	; 14
    62f0:	b0 e0       	ldi	r27, 0x00	; 0
    62f2:	ed e7       	ldi	r30, 0x7D	; 125
    62f4:	f1 e3       	ldi	r31, 0x31	; 49
    62f6:	0c 94 29 34 	jmp	0x6852	; 0x6852 <__prologue_saves__+0x1c>
    62fa:	0d 89       	ldd	r16, Y+21	; 0x15
    62fc:	1e 89       	ldd	r17, Y+22	; 0x16
    62fe:	8e e0       	ldi	r24, 0x0E	; 14
    6300:	8c 83       	std	Y+4, r24	; 0x04
    6302:	1a 83       	std	Y+2, r17	; 0x02
    6304:	09 83       	std	Y+1, r16	; 0x01
    6306:	8f ef       	ldi	r24, 0xFF	; 255
    6308:	9f e7       	ldi	r25, 0x7F	; 127
    630a:	9e 83       	std	Y+6, r25	; 0x06
    630c:	8d 83       	std	Y+5, r24	; 0x05
    630e:	9e 01       	movw	r18, r28
    6310:	27 5e       	subi	r18, 0xE7	; 231
    6312:	3f 4f       	sbci	r19, 0xFF	; 255
    6314:	ce 01       	movw	r24, r28
    6316:	01 96       	adiw	r24, 0x01	; 1
    6318:	6f 89       	ldd	r22, Y+23	; 0x17
    631a:	78 8d       	ldd	r23, Y+24	; 0x18
    631c:	a9 01       	movw	r20, r18
    631e:	0e 94 9b 31 	call	0x6336	; 0x6336 <vfprintf>
    6322:	2f 81       	ldd	r18, Y+7	; 0x07
    6324:	38 85       	ldd	r19, Y+8	; 0x08
    6326:	02 0f       	add	r16, r18
    6328:	13 1f       	adc	r17, r19
    632a:	f8 01       	movw	r30, r16
    632c:	10 82       	st	Z, r1
    632e:	2e 96       	adiw	r28, 0x0e	; 14
    6330:	e4 e0       	ldi	r30, 0x04	; 4
    6332:	0c 94 45 34 	jmp	0x688a	; 0x688a <__epilogue_restores__+0x1c>

00006336 <vfprintf>:
    6336:	ab e0       	ldi	r26, 0x0B	; 11
    6338:	b0 e0       	ldi	r27, 0x00	; 0
    633a:	e1 ea       	ldi	r30, 0xA1	; 161
    633c:	f1 e3       	ldi	r31, 0x31	; 49
    633e:	0c 94 1b 34 	jmp	0x6836	; 0x6836 <__prologue_saves__>
    6342:	3c 01       	movw	r6, r24
    6344:	2b 01       	movw	r4, r22
    6346:	5a 01       	movw	r10, r20
    6348:	fc 01       	movw	r30, r24
    634a:	17 82       	std	Z+7, r1	; 0x07
    634c:	16 82       	std	Z+6, r1	; 0x06
    634e:	83 81       	ldd	r24, Z+3	; 0x03
    6350:	81 fd       	sbrc	r24, 1
    6352:	03 c0       	rjmp	.+6      	; 0x635a <vfprintf+0x24>
    6354:	6f ef       	ldi	r22, 0xFF	; 255
    6356:	7f ef       	ldi	r23, 0xFF	; 255
    6358:	c6 c1       	rjmp	.+908    	; 0x66e6 <vfprintf+0x3b0>
    635a:	9a e0       	ldi	r25, 0x0A	; 10
    635c:	89 2e       	mov	r8, r25
    635e:	1e 01       	movw	r2, r28
    6360:	08 94       	sec
    6362:	21 1c       	adc	r2, r1
    6364:	31 1c       	adc	r3, r1
    6366:	f3 01       	movw	r30, r6
    6368:	23 81       	ldd	r18, Z+3	; 0x03
    636a:	f2 01       	movw	r30, r4
    636c:	23 fd       	sbrc	r18, 3
    636e:	85 91       	lpm	r24, Z+
    6370:	23 ff       	sbrs	r18, 3
    6372:	81 91       	ld	r24, Z+
    6374:	2f 01       	movw	r4, r30
    6376:	88 23       	and	r24, r24
    6378:	09 f4       	brne	.+2      	; 0x637c <vfprintf+0x46>
    637a:	b2 c1       	rjmp	.+868    	; 0x66e0 <vfprintf+0x3aa>
    637c:	85 32       	cpi	r24, 0x25	; 37
    637e:	39 f4       	brne	.+14     	; 0x638e <vfprintf+0x58>
    6380:	23 fd       	sbrc	r18, 3
    6382:	85 91       	lpm	r24, Z+
    6384:	23 ff       	sbrs	r18, 3
    6386:	81 91       	ld	r24, Z+
    6388:	2f 01       	movw	r4, r30
    638a:	85 32       	cpi	r24, 0x25	; 37
    638c:	29 f4       	brne	.+10     	; 0x6398 <vfprintf+0x62>
    638e:	90 e0       	ldi	r25, 0x00	; 0
    6390:	b3 01       	movw	r22, r6
    6392:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    6396:	e7 cf       	rjmp	.-50     	; 0x6366 <vfprintf+0x30>
    6398:	98 2f       	mov	r25, r24
    639a:	ff 24       	eor	r15, r15
    639c:	ee 24       	eor	r14, r14
    639e:	99 24       	eor	r9, r9
    63a0:	ff e1       	ldi	r31, 0x1F	; 31
    63a2:	ff 15       	cp	r31, r15
    63a4:	d0 f0       	brcs	.+52     	; 0x63da <vfprintf+0xa4>
    63a6:	9b 32       	cpi	r25, 0x2B	; 43
    63a8:	69 f0       	breq	.+26     	; 0x63c4 <vfprintf+0x8e>
    63aa:	9c 32       	cpi	r25, 0x2C	; 44
    63ac:	28 f4       	brcc	.+10     	; 0x63b8 <vfprintf+0x82>
    63ae:	90 32       	cpi	r25, 0x20	; 32
    63b0:	59 f0       	breq	.+22     	; 0x63c8 <vfprintf+0x92>
    63b2:	93 32       	cpi	r25, 0x23	; 35
    63b4:	91 f4       	brne	.+36     	; 0x63da <vfprintf+0xa4>
    63b6:	0e c0       	rjmp	.+28     	; 0x63d4 <vfprintf+0x9e>
    63b8:	9d 32       	cpi	r25, 0x2D	; 45
    63ba:	49 f0       	breq	.+18     	; 0x63ce <vfprintf+0x98>
    63bc:	90 33       	cpi	r25, 0x30	; 48
    63be:	69 f4       	brne	.+26     	; 0x63da <vfprintf+0xa4>
    63c0:	41 e0       	ldi	r20, 0x01	; 1
    63c2:	24 c0       	rjmp	.+72     	; 0x640c <vfprintf+0xd6>
    63c4:	52 e0       	ldi	r21, 0x02	; 2
    63c6:	f5 2a       	or	r15, r21
    63c8:	84 e0       	ldi	r24, 0x04	; 4
    63ca:	f8 2a       	or	r15, r24
    63cc:	28 c0       	rjmp	.+80     	; 0x641e <vfprintf+0xe8>
    63ce:	98 e0       	ldi	r25, 0x08	; 8
    63d0:	f9 2a       	or	r15, r25
    63d2:	25 c0       	rjmp	.+74     	; 0x641e <vfprintf+0xe8>
    63d4:	e0 e1       	ldi	r30, 0x10	; 16
    63d6:	fe 2a       	or	r15, r30
    63d8:	22 c0       	rjmp	.+68     	; 0x641e <vfprintf+0xe8>
    63da:	f7 fc       	sbrc	r15, 7
    63dc:	29 c0       	rjmp	.+82     	; 0x6430 <vfprintf+0xfa>
    63de:	89 2f       	mov	r24, r25
    63e0:	80 53       	subi	r24, 0x30	; 48
    63e2:	8a 30       	cpi	r24, 0x0A	; 10
    63e4:	70 f4       	brcc	.+28     	; 0x6402 <vfprintf+0xcc>
    63e6:	f6 fe       	sbrs	r15, 6
    63e8:	05 c0       	rjmp	.+10     	; 0x63f4 <vfprintf+0xbe>
    63ea:	98 9c       	mul	r9, r8
    63ec:	90 2c       	mov	r9, r0
    63ee:	11 24       	eor	r1, r1
    63f0:	98 0e       	add	r9, r24
    63f2:	15 c0       	rjmp	.+42     	; 0x641e <vfprintf+0xe8>
    63f4:	e8 9c       	mul	r14, r8
    63f6:	e0 2c       	mov	r14, r0
    63f8:	11 24       	eor	r1, r1
    63fa:	e8 0e       	add	r14, r24
    63fc:	f0 e2       	ldi	r31, 0x20	; 32
    63fe:	ff 2a       	or	r15, r31
    6400:	0e c0       	rjmp	.+28     	; 0x641e <vfprintf+0xe8>
    6402:	9e 32       	cpi	r25, 0x2E	; 46
    6404:	29 f4       	brne	.+10     	; 0x6410 <vfprintf+0xda>
    6406:	f6 fc       	sbrc	r15, 6
    6408:	6b c1       	rjmp	.+726    	; 0x66e0 <vfprintf+0x3aa>
    640a:	40 e4       	ldi	r20, 0x40	; 64
    640c:	f4 2a       	or	r15, r20
    640e:	07 c0       	rjmp	.+14     	; 0x641e <vfprintf+0xe8>
    6410:	9c 36       	cpi	r25, 0x6C	; 108
    6412:	19 f4       	brne	.+6      	; 0x641a <vfprintf+0xe4>
    6414:	50 e8       	ldi	r21, 0x80	; 128
    6416:	f5 2a       	or	r15, r21
    6418:	02 c0       	rjmp	.+4      	; 0x641e <vfprintf+0xe8>
    641a:	98 36       	cpi	r25, 0x68	; 104
    641c:	49 f4       	brne	.+18     	; 0x6430 <vfprintf+0xfa>
    641e:	f2 01       	movw	r30, r4
    6420:	23 fd       	sbrc	r18, 3
    6422:	95 91       	lpm	r25, Z+
    6424:	23 ff       	sbrs	r18, 3
    6426:	91 91       	ld	r25, Z+
    6428:	2f 01       	movw	r4, r30
    642a:	99 23       	and	r25, r25
    642c:	09 f0       	breq	.+2      	; 0x6430 <vfprintf+0xfa>
    642e:	b8 cf       	rjmp	.-144    	; 0x63a0 <vfprintf+0x6a>
    6430:	89 2f       	mov	r24, r25
    6432:	85 54       	subi	r24, 0x45	; 69
    6434:	83 30       	cpi	r24, 0x03	; 3
    6436:	18 f0       	brcs	.+6      	; 0x643e <vfprintf+0x108>
    6438:	80 52       	subi	r24, 0x20	; 32
    643a:	83 30       	cpi	r24, 0x03	; 3
    643c:	38 f4       	brcc	.+14     	; 0x644c <vfprintf+0x116>
    643e:	44 e0       	ldi	r20, 0x04	; 4
    6440:	50 e0       	ldi	r21, 0x00	; 0
    6442:	a4 0e       	add	r10, r20
    6444:	b5 1e       	adc	r11, r21
    6446:	5f e3       	ldi	r21, 0x3F	; 63
    6448:	59 83       	std	Y+1, r21	; 0x01
    644a:	0f c0       	rjmp	.+30     	; 0x646a <vfprintf+0x134>
    644c:	93 36       	cpi	r25, 0x63	; 99
    644e:	31 f0       	breq	.+12     	; 0x645c <vfprintf+0x126>
    6450:	93 37       	cpi	r25, 0x73	; 115
    6452:	79 f0       	breq	.+30     	; 0x6472 <vfprintf+0x13c>
    6454:	93 35       	cpi	r25, 0x53	; 83
    6456:	09 f0       	breq	.+2      	; 0x645a <vfprintf+0x124>
    6458:	56 c0       	rjmp	.+172    	; 0x6506 <vfprintf+0x1d0>
    645a:	20 c0       	rjmp	.+64     	; 0x649c <vfprintf+0x166>
    645c:	f5 01       	movw	r30, r10
    645e:	80 81       	ld	r24, Z
    6460:	89 83       	std	Y+1, r24	; 0x01
    6462:	42 e0       	ldi	r20, 0x02	; 2
    6464:	50 e0       	ldi	r21, 0x00	; 0
    6466:	a4 0e       	add	r10, r20
    6468:	b5 1e       	adc	r11, r21
    646a:	61 01       	movw	r12, r2
    646c:	01 e0       	ldi	r16, 0x01	; 1
    646e:	10 e0       	ldi	r17, 0x00	; 0
    6470:	12 c0       	rjmp	.+36     	; 0x6496 <vfprintf+0x160>
    6472:	f5 01       	movw	r30, r10
    6474:	c0 80       	ld	r12, Z
    6476:	d1 80       	ldd	r13, Z+1	; 0x01
    6478:	f6 fc       	sbrc	r15, 6
    647a:	03 c0       	rjmp	.+6      	; 0x6482 <vfprintf+0x14c>
    647c:	6f ef       	ldi	r22, 0xFF	; 255
    647e:	7f ef       	ldi	r23, 0xFF	; 255
    6480:	02 c0       	rjmp	.+4      	; 0x6486 <vfprintf+0x150>
    6482:	69 2d       	mov	r22, r9
    6484:	70 e0       	ldi	r23, 0x00	; 0
    6486:	42 e0       	ldi	r20, 0x02	; 2
    6488:	50 e0       	ldi	r21, 0x00	; 0
    648a:	a4 0e       	add	r10, r20
    648c:	b5 1e       	adc	r11, r21
    648e:	c6 01       	movw	r24, r12
    6490:	0e 94 86 33 	call	0x670c	; 0x670c <strnlen>
    6494:	8c 01       	movw	r16, r24
    6496:	5f e7       	ldi	r21, 0x7F	; 127
    6498:	f5 22       	and	r15, r21
    649a:	14 c0       	rjmp	.+40     	; 0x64c4 <vfprintf+0x18e>
    649c:	f5 01       	movw	r30, r10
    649e:	c0 80       	ld	r12, Z
    64a0:	d1 80       	ldd	r13, Z+1	; 0x01
    64a2:	f6 fc       	sbrc	r15, 6
    64a4:	03 c0       	rjmp	.+6      	; 0x64ac <vfprintf+0x176>
    64a6:	6f ef       	ldi	r22, 0xFF	; 255
    64a8:	7f ef       	ldi	r23, 0xFF	; 255
    64aa:	02 c0       	rjmp	.+4      	; 0x64b0 <vfprintf+0x17a>
    64ac:	69 2d       	mov	r22, r9
    64ae:	70 e0       	ldi	r23, 0x00	; 0
    64b0:	42 e0       	ldi	r20, 0x02	; 2
    64b2:	50 e0       	ldi	r21, 0x00	; 0
    64b4:	a4 0e       	add	r10, r20
    64b6:	b5 1e       	adc	r11, r21
    64b8:	c6 01       	movw	r24, r12
    64ba:	0e 94 7b 33 	call	0x66f6	; 0x66f6 <strnlen_P>
    64be:	8c 01       	movw	r16, r24
    64c0:	50 e8       	ldi	r21, 0x80	; 128
    64c2:	f5 2a       	or	r15, r21
    64c4:	f3 fe       	sbrs	r15, 3
    64c6:	07 c0       	rjmp	.+14     	; 0x64d6 <vfprintf+0x1a0>
    64c8:	1a c0       	rjmp	.+52     	; 0x64fe <vfprintf+0x1c8>
    64ca:	80 e2       	ldi	r24, 0x20	; 32
    64cc:	90 e0       	ldi	r25, 0x00	; 0
    64ce:	b3 01       	movw	r22, r6
    64d0:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    64d4:	ea 94       	dec	r14
    64d6:	8e 2d       	mov	r24, r14
    64d8:	90 e0       	ldi	r25, 0x00	; 0
    64da:	08 17       	cp	r16, r24
    64dc:	19 07       	cpc	r17, r25
    64de:	a8 f3       	brcs	.-22     	; 0x64ca <vfprintf+0x194>
    64e0:	0e c0       	rjmp	.+28     	; 0x64fe <vfprintf+0x1c8>
    64e2:	f6 01       	movw	r30, r12
    64e4:	f7 fc       	sbrc	r15, 7
    64e6:	85 91       	lpm	r24, Z+
    64e8:	f7 fe       	sbrs	r15, 7
    64ea:	81 91       	ld	r24, Z+
    64ec:	6f 01       	movw	r12, r30
    64ee:	90 e0       	ldi	r25, 0x00	; 0
    64f0:	b3 01       	movw	r22, r6
    64f2:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    64f6:	e1 10       	cpse	r14, r1
    64f8:	ea 94       	dec	r14
    64fa:	01 50       	subi	r16, 0x01	; 1
    64fc:	10 40       	sbci	r17, 0x00	; 0
    64fe:	01 15       	cp	r16, r1
    6500:	11 05       	cpc	r17, r1
    6502:	79 f7       	brne	.-34     	; 0x64e2 <vfprintf+0x1ac>
    6504:	ea c0       	rjmp	.+468    	; 0x66da <vfprintf+0x3a4>
    6506:	94 36       	cpi	r25, 0x64	; 100
    6508:	11 f0       	breq	.+4      	; 0x650e <vfprintf+0x1d8>
    650a:	99 36       	cpi	r25, 0x69	; 105
    650c:	69 f5       	brne	.+90     	; 0x6568 <vfprintf+0x232>
    650e:	f7 fe       	sbrs	r15, 7
    6510:	08 c0       	rjmp	.+16     	; 0x6522 <vfprintf+0x1ec>
    6512:	f5 01       	movw	r30, r10
    6514:	20 81       	ld	r18, Z
    6516:	31 81       	ldd	r19, Z+1	; 0x01
    6518:	42 81       	ldd	r20, Z+2	; 0x02
    651a:	53 81       	ldd	r21, Z+3	; 0x03
    651c:	84 e0       	ldi	r24, 0x04	; 4
    651e:	90 e0       	ldi	r25, 0x00	; 0
    6520:	0a c0       	rjmp	.+20     	; 0x6536 <vfprintf+0x200>
    6522:	f5 01       	movw	r30, r10
    6524:	80 81       	ld	r24, Z
    6526:	91 81       	ldd	r25, Z+1	; 0x01
    6528:	9c 01       	movw	r18, r24
    652a:	44 27       	eor	r20, r20
    652c:	37 fd       	sbrc	r19, 7
    652e:	40 95       	com	r20
    6530:	54 2f       	mov	r21, r20
    6532:	82 e0       	ldi	r24, 0x02	; 2
    6534:	90 e0       	ldi	r25, 0x00	; 0
    6536:	a8 0e       	add	r10, r24
    6538:	b9 1e       	adc	r11, r25
    653a:	9f e6       	ldi	r25, 0x6F	; 111
    653c:	f9 22       	and	r15, r25
    653e:	57 ff       	sbrs	r21, 7
    6540:	09 c0       	rjmp	.+18     	; 0x6554 <vfprintf+0x21e>
    6542:	50 95       	com	r21
    6544:	40 95       	com	r20
    6546:	30 95       	com	r19
    6548:	21 95       	neg	r18
    654a:	3f 4f       	sbci	r19, 0xFF	; 255
    654c:	4f 4f       	sbci	r20, 0xFF	; 255
    654e:	5f 4f       	sbci	r21, 0xFF	; 255
    6550:	e0 e8       	ldi	r30, 0x80	; 128
    6552:	fe 2a       	or	r15, r30
    6554:	ca 01       	movw	r24, r20
    6556:	b9 01       	movw	r22, r18
    6558:	a1 01       	movw	r20, r2
    655a:	2a e0       	ldi	r18, 0x0A	; 10
    655c:	30 e0       	ldi	r19, 0x00	; 0
    655e:	0e 94 bd 33 	call	0x677a	; 0x677a <__ultoa_invert>
    6562:	d8 2e       	mov	r13, r24
    6564:	d2 18       	sub	r13, r2
    6566:	40 c0       	rjmp	.+128    	; 0x65e8 <vfprintf+0x2b2>
    6568:	95 37       	cpi	r25, 0x75	; 117
    656a:	29 f4       	brne	.+10     	; 0x6576 <vfprintf+0x240>
    656c:	1f 2d       	mov	r17, r15
    656e:	1f 7e       	andi	r17, 0xEF	; 239
    6570:	2a e0       	ldi	r18, 0x0A	; 10
    6572:	30 e0       	ldi	r19, 0x00	; 0
    6574:	1d c0       	rjmp	.+58     	; 0x65b0 <vfprintf+0x27a>
    6576:	1f 2d       	mov	r17, r15
    6578:	19 7f       	andi	r17, 0xF9	; 249
    657a:	9f 36       	cpi	r25, 0x6F	; 111
    657c:	61 f0       	breq	.+24     	; 0x6596 <vfprintf+0x260>
    657e:	90 37       	cpi	r25, 0x70	; 112
    6580:	20 f4       	brcc	.+8      	; 0x658a <vfprintf+0x254>
    6582:	98 35       	cpi	r25, 0x58	; 88
    6584:	09 f0       	breq	.+2      	; 0x6588 <vfprintf+0x252>
    6586:	ac c0       	rjmp	.+344    	; 0x66e0 <vfprintf+0x3aa>
    6588:	0f c0       	rjmp	.+30     	; 0x65a8 <vfprintf+0x272>
    658a:	90 37       	cpi	r25, 0x70	; 112
    658c:	39 f0       	breq	.+14     	; 0x659c <vfprintf+0x266>
    658e:	98 37       	cpi	r25, 0x78	; 120
    6590:	09 f0       	breq	.+2      	; 0x6594 <vfprintf+0x25e>
    6592:	a6 c0       	rjmp	.+332    	; 0x66e0 <vfprintf+0x3aa>
    6594:	04 c0       	rjmp	.+8      	; 0x659e <vfprintf+0x268>
    6596:	28 e0       	ldi	r18, 0x08	; 8
    6598:	30 e0       	ldi	r19, 0x00	; 0
    659a:	0a c0       	rjmp	.+20     	; 0x65b0 <vfprintf+0x27a>
    659c:	10 61       	ori	r17, 0x10	; 16
    659e:	14 fd       	sbrc	r17, 4
    65a0:	14 60       	ori	r17, 0x04	; 4
    65a2:	20 e1       	ldi	r18, 0x10	; 16
    65a4:	30 e0       	ldi	r19, 0x00	; 0
    65a6:	04 c0       	rjmp	.+8      	; 0x65b0 <vfprintf+0x27a>
    65a8:	14 fd       	sbrc	r17, 4
    65aa:	16 60       	ori	r17, 0x06	; 6
    65ac:	20 e1       	ldi	r18, 0x10	; 16
    65ae:	32 e0       	ldi	r19, 0x02	; 2
    65b0:	17 ff       	sbrs	r17, 7
    65b2:	08 c0       	rjmp	.+16     	; 0x65c4 <vfprintf+0x28e>
    65b4:	f5 01       	movw	r30, r10
    65b6:	60 81       	ld	r22, Z
    65b8:	71 81       	ldd	r23, Z+1	; 0x01
    65ba:	82 81       	ldd	r24, Z+2	; 0x02
    65bc:	93 81       	ldd	r25, Z+3	; 0x03
    65be:	44 e0       	ldi	r20, 0x04	; 4
    65c0:	50 e0       	ldi	r21, 0x00	; 0
    65c2:	08 c0       	rjmp	.+16     	; 0x65d4 <vfprintf+0x29e>
    65c4:	f5 01       	movw	r30, r10
    65c6:	80 81       	ld	r24, Z
    65c8:	91 81       	ldd	r25, Z+1	; 0x01
    65ca:	bc 01       	movw	r22, r24
    65cc:	80 e0       	ldi	r24, 0x00	; 0
    65ce:	90 e0       	ldi	r25, 0x00	; 0
    65d0:	42 e0       	ldi	r20, 0x02	; 2
    65d2:	50 e0       	ldi	r21, 0x00	; 0
    65d4:	a4 0e       	add	r10, r20
    65d6:	b5 1e       	adc	r11, r21
    65d8:	a1 01       	movw	r20, r2
    65da:	0e 94 bd 33 	call	0x677a	; 0x677a <__ultoa_invert>
    65de:	d8 2e       	mov	r13, r24
    65e0:	d2 18       	sub	r13, r2
    65e2:	8f e7       	ldi	r24, 0x7F	; 127
    65e4:	f8 2e       	mov	r15, r24
    65e6:	f1 22       	and	r15, r17
    65e8:	f6 fe       	sbrs	r15, 6
    65ea:	0b c0       	rjmp	.+22     	; 0x6602 <vfprintf+0x2cc>
    65ec:	5e ef       	ldi	r21, 0xFE	; 254
    65ee:	f5 22       	and	r15, r21
    65f0:	d9 14       	cp	r13, r9
    65f2:	38 f4       	brcc	.+14     	; 0x6602 <vfprintf+0x2cc>
    65f4:	f4 fe       	sbrs	r15, 4
    65f6:	07 c0       	rjmp	.+14     	; 0x6606 <vfprintf+0x2d0>
    65f8:	f2 fc       	sbrc	r15, 2
    65fa:	05 c0       	rjmp	.+10     	; 0x6606 <vfprintf+0x2d0>
    65fc:	8f ee       	ldi	r24, 0xEF	; 239
    65fe:	f8 22       	and	r15, r24
    6600:	02 c0       	rjmp	.+4      	; 0x6606 <vfprintf+0x2d0>
    6602:	1d 2d       	mov	r17, r13
    6604:	01 c0       	rjmp	.+2      	; 0x6608 <vfprintf+0x2d2>
    6606:	19 2d       	mov	r17, r9
    6608:	f4 fe       	sbrs	r15, 4
    660a:	0d c0       	rjmp	.+26     	; 0x6626 <vfprintf+0x2f0>
    660c:	fe 01       	movw	r30, r28
    660e:	ed 0d       	add	r30, r13
    6610:	f1 1d       	adc	r31, r1
    6612:	80 81       	ld	r24, Z
    6614:	80 33       	cpi	r24, 0x30	; 48
    6616:	19 f4       	brne	.+6      	; 0x661e <vfprintf+0x2e8>
    6618:	99 ee       	ldi	r25, 0xE9	; 233
    661a:	f9 22       	and	r15, r25
    661c:	08 c0       	rjmp	.+16     	; 0x662e <vfprintf+0x2f8>
    661e:	1f 5f       	subi	r17, 0xFF	; 255
    6620:	f2 fe       	sbrs	r15, 2
    6622:	05 c0       	rjmp	.+10     	; 0x662e <vfprintf+0x2f8>
    6624:	03 c0       	rjmp	.+6      	; 0x662c <vfprintf+0x2f6>
    6626:	8f 2d       	mov	r24, r15
    6628:	86 78       	andi	r24, 0x86	; 134
    662a:	09 f0       	breq	.+2      	; 0x662e <vfprintf+0x2f8>
    662c:	1f 5f       	subi	r17, 0xFF	; 255
    662e:	0f 2d       	mov	r16, r15
    6630:	f3 fc       	sbrc	r15, 3
    6632:	14 c0       	rjmp	.+40     	; 0x665c <vfprintf+0x326>
    6634:	f0 fe       	sbrs	r15, 0
    6636:	0f c0       	rjmp	.+30     	; 0x6656 <vfprintf+0x320>
    6638:	1e 15       	cp	r17, r14
    663a:	10 f0       	brcs	.+4      	; 0x6640 <vfprintf+0x30a>
    663c:	9d 2c       	mov	r9, r13
    663e:	0b c0       	rjmp	.+22     	; 0x6656 <vfprintf+0x320>
    6640:	9d 2c       	mov	r9, r13
    6642:	9e 0c       	add	r9, r14
    6644:	91 1a       	sub	r9, r17
    6646:	1e 2d       	mov	r17, r14
    6648:	06 c0       	rjmp	.+12     	; 0x6656 <vfprintf+0x320>
    664a:	80 e2       	ldi	r24, 0x20	; 32
    664c:	90 e0       	ldi	r25, 0x00	; 0
    664e:	b3 01       	movw	r22, r6
    6650:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    6654:	1f 5f       	subi	r17, 0xFF	; 255
    6656:	1e 15       	cp	r17, r14
    6658:	c0 f3       	brcs	.-16     	; 0x664a <vfprintf+0x314>
    665a:	04 c0       	rjmp	.+8      	; 0x6664 <vfprintf+0x32e>
    665c:	1e 15       	cp	r17, r14
    665e:	10 f4       	brcc	.+4      	; 0x6664 <vfprintf+0x32e>
    6660:	e1 1a       	sub	r14, r17
    6662:	01 c0       	rjmp	.+2      	; 0x6666 <vfprintf+0x330>
    6664:	ee 24       	eor	r14, r14
    6666:	04 ff       	sbrs	r16, 4
    6668:	0f c0       	rjmp	.+30     	; 0x6688 <vfprintf+0x352>
    666a:	80 e3       	ldi	r24, 0x30	; 48
    666c:	90 e0       	ldi	r25, 0x00	; 0
    666e:	b3 01       	movw	r22, r6
    6670:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    6674:	02 ff       	sbrs	r16, 2
    6676:	1d c0       	rjmp	.+58     	; 0x66b2 <vfprintf+0x37c>
    6678:	01 fd       	sbrc	r16, 1
    667a:	03 c0       	rjmp	.+6      	; 0x6682 <vfprintf+0x34c>
    667c:	88 e7       	ldi	r24, 0x78	; 120
    667e:	90 e0       	ldi	r25, 0x00	; 0
    6680:	0e c0       	rjmp	.+28     	; 0x669e <vfprintf+0x368>
    6682:	88 e5       	ldi	r24, 0x58	; 88
    6684:	90 e0       	ldi	r25, 0x00	; 0
    6686:	0b c0       	rjmp	.+22     	; 0x669e <vfprintf+0x368>
    6688:	80 2f       	mov	r24, r16
    668a:	86 78       	andi	r24, 0x86	; 134
    668c:	91 f0       	breq	.+36     	; 0x66b2 <vfprintf+0x37c>
    668e:	01 ff       	sbrs	r16, 1
    6690:	02 c0       	rjmp	.+4      	; 0x6696 <vfprintf+0x360>
    6692:	8b e2       	ldi	r24, 0x2B	; 43
    6694:	01 c0       	rjmp	.+2      	; 0x6698 <vfprintf+0x362>
    6696:	80 e2       	ldi	r24, 0x20	; 32
    6698:	f7 fc       	sbrc	r15, 7
    669a:	8d e2       	ldi	r24, 0x2D	; 45
    669c:	90 e0       	ldi	r25, 0x00	; 0
    669e:	b3 01       	movw	r22, r6
    66a0:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    66a4:	06 c0       	rjmp	.+12     	; 0x66b2 <vfprintf+0x37c>
    66a6:	80 e3       	ldi	r24, 0x30	; 48
    66a8:	90 e0       	ldi	r25, 0x00	; 0
    66aa:	b3 01       	movw	r22, r6
    66ac:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    66b0:	9a 94       	dec	r9
    66b2:	d9 14       	cp	r13, r9
    66b4:	c0 f3       	brcs	.-16     	; 0x66a6 <vfprintf+0x370>
    66b6:	da 94       	dec	r13
    66b8:	f1 01       	movw	r30, r2
    66ba:	ed 0d       	add	r30, r13
    66bc:	f1 1d       	adc	r31, r1
    66be:	80 81       	ld	r24, Z
    66c0:	90 e0       	ldi	r25, 0x00	; 0
    66c2:	b3 01       	movw	r22, r6
    66c4:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    66c8:	dd 20       	and	r13, r13
    66ca:	a9 f7       	brne	.-22     	; 0x66b6 <vfprintf+0x380>
    66cc:	06 c0       	rjmp	.+12     	; 0x66da <vfprintf+0x3a4>
    66ce:	80 e2       	ldi	r24, 0x20	; 32
    66d0:	90 e0       	ldi	r25, 0x00	; 0
    66d2:	b3 01       	movw	r22, r6
    66d4:	0e 94 91 33 	call	0x6722	; 0x6722 <fputc>
    66d8:	ea 94       	dec	r14
    66da:	ee 20       	and	r14, r14
    66dc:	c1 f7       	brne	.-16     	; 0x66ce <vfprintf+0x398>
    66de:	43 ce       	rjmp	.-890    	; 0x6366 <vfprintf+0x30>
    66e0:	f3 01       	movw	r30, r6
    66e2:	66 81       	ldd	r22, Z+6	; 0x06
    66e4:	77 81       	ldd	r23, Z+7	; 0x07
    66e6:	cb 01       	movw	r24, r22
    66e8:	2b 96       	adiw	r28, 0x0b	; 11
    66ea:	e2 e1       	ldi	r30, 0x12	; 18
    66ec:	0c 94 37 34 	jmp	0x686e	; 0x686e <__epilogue_restores__>

000066f0 <__ctype_isfalse>:
    66f0:	99 27       	eor	r25, r25
    66f2:	88 27       	eor	r24, r24

000066f4 <__ctype_istrue>:
    66f4:	08 95       	ret

000066f6 <strnlen_P>:
    66f6:	fc 01       	movw	r30, r24
    66f8:	05 90       	lpm	r0, Z+
    66fa:	61 50       	subi	r22, 0x01	; 1
    66fc:	70 40       	sbci	r23, 0x00	; 0
    66fe:	01 10       	cpse	r0, r1
    6700:	d8 f7       	brcc	.-10     	; 0x66f8 <strnlen_P+0x2>
    6702:	80 95       	com	r24
    6704:	90 95       	com	r25
    6706:	8e 0f       	add	r24, r30
    6708:	9f 1f       	adc	r25, r31
    670a:	08 95       	ret

0000670c <strnlen>:
    670c:	fc 01       	movw	r30, r24
    670e:	61 50       	subi	r22, 0x01	; 1
    6710:	70 40       	sbci	r23, 0x00	; 0
    6712:	01 90       	ld	r0, Z+
    6714:	01 10       	cpse	r0, r1
    6716:	d8 f7       	brcc	.-10     	; 0x670e <strnlen+0x2>
    6718:	80 95       	com	r24
    671a:	90 95       	com	r25
    671c:	8e 0f       	add	r24, r30
    671e:	9f 1f       	adc	r25, r31
    6720:	08 95       	ret

00006722 <fputc>:
    6722:	0f 93       	push	r16
    6724:	1f 93       	push	r17
    6726:	cf 93       	push	r28
    6728:	df 93       	push	r29
    672a:	8c 01       	movw	r16, r24
    672c:	eb 01       	movw	r28, r22
    672e:	8b 81       	ldd	r24, Y+3	; 0x03
    6730:	81 ff       	sbrs	r24, 1
    6732:	1b c0       	rjmp	.+54     	; 0x676a <fputc+0x48>
    6734:	82 ff       	sbrs	r24, 2
    6736:	0d c0       	rjmp	.+26     	; 0x6752 <fputc+0x30>
    6738:	2e 81       	ldd	r18, Y+6	; 0x06
    673a:	3f 81       	ldd	r19, Y+7	; 0x07
    673c:	8c 81       	ldd	r24, Y+4	; 0x04
    673e:	9d 81       	ldd	r25, Y+5	; 0x05
    6740:	28 17       	cp	r18, r24
    6742:	39 07       	cpc	r19, r25
    6744:	64 f4       	brge	.+24     	; 0x675e <fputc+0x3c>
    6746:	e8 81       	ld	r30, Y
    6748:	f9 81       	ldd	r31, Y+1	; 0x01
    674a:	01 93       	st	Z+, r16
    674c:	f9 83       	std	Y+1, r31	; 0x01
    674e:	e8 83       	st	Y, r30
    6750:	06 c0       	rjmp	.+12     	; 0x675e <fputc+0x3c>
    6752:	e8 85       	ldd	r30, Y+8	; 0x08
    6754:	f9 85       	ldd	r31, Y+9	; 0x09
    6756:	80 2f       	mov	r24, r16
    6758:	09 95       	icall
    675a:	89 2b       	or	r24, r25
    675c:	31 f4       	brne	.+12     	; 0x676a <fputc+0x48>
    675e:	8e 81       	ldd	r24, Y+6	; 0x06
    6760:	9f 81       	ldd	r25, Y+7	; 0x07
    6762:	01 96       	adiw	r24, 0x01	; 1
    6764:	9f 83       	std	Y+7, r25	; 0x07
    6766:	8e 83       	std	Y+6, r24	; 0x06
    6768:	02 c0       	rjmp	.+4      	; 0x676e <fputc+0x4c>
    676a:	0f ef       	ldi	r16, 0xFF	; 255
    676c:	1f ef       	ldi	r17, 0xFF	; 255
    676e:	c8 01       	movw	r24, r16
    6770:	df 91       	pop	r29
    6772:	cf 91       	pop	r28
    6774:	1f 91       	pop	r17
    6776:	0f 91       	pop	r16
    6778:	08 95       	ret

0000677a <__ultoa_invert>:
    677a:	fa 01       	movw	r30, r20
    677c:	aa 27       	eor	r26, r26
    677e:	28 30       	cpi	r18, 0x08	; 8
    6780:	51 f1       	breq	.+84     	; 0x67d6 <__ultoa_invert+0x5c>
    6782:	20 31       	cpi	r18, 0x10	; 16
    6784:	81 f1       	breq	.+96     	; 0x67e6 <__ultoa_invert+0x6c>
    6786:	e8 94       	clt
    6788:	6f 93       	push	r22
    678a:	6e 7f       	andi	r22, 0xFE	; 254
    678c:	6e 5f       	subi	r22, 0xFE	; 254
    678e:	7f 4f       	sbci	r23, 0xFF	; 255
    6790:	8f 4f       	sbci	r24, 0xFF	; 255
    6792:	9f 4f       	sbci	r25, 0xFF	; 255
    6794:	af 4f       	sbci	r26, 0xFF	; 255
    6796:	b1 e0       	ldi	r27, 0x01	; 1
    6798:	3e d0       	rcall	.+124    	; 0x6816 <__ultoa_invert+0x9c>
    679a:	b4 e0       	ldi	r27, 0x04	; 4
    679c:	3c d0       	rcall	.+120    	; 0x6816 <__ultoa_invert+0x9c>
    679e:	67 0f       	add	r22, r23
    67a0:	78 1f       	adc	r23, r24
    67a2:	89 1f       	adc	r24, r25
    67a4:	9a 1f       	adc	r25, r26
    67a6:	a1 1d       	adc	r26, r1
    67a8:	68 0f       	add	r22, r24
    67aa:	79 1f       	adc	r23, r25
    67ac:	8a 1f       	adc	r24, r26
    67ae:	91 1d       	adc	r25, r1
    67b0:	a1 1d       	adc	r26, r1
    67b2:	6a 0f       	add	r22, r26
    67b4:	71 1d       	adc	r23, r1
    67b6:	81 1d       	adc	r24, r1
    67b8:	91 1d       	adc	r25, r1
    67ba:	a1 1d       	adc	r26, r1
    67bc:	20 d0       	rcall	.+64     	; 0x67fe <__ultoa_invert+0x84>
    67be:	09 f4       	brne	.+2      	; 0x67c2 <__ultoa_invert+0x48>
    67c0:	68 94       	set
    67c2:	3f 91       	pop	r19
    67c4:	2a e0       	ldi	r18, 0x0A	; 10
    67c6:	26 9f       	mul	r18, r22
    67c8:	11 24       	eor	r1, r1
    67ca:	30 19       	sub	r19, r0
    67cc:	30 5d       	subi	r19, 0xD0	; 208
    67ce:	31 93       	st	Z+, r19
    67d0:	de f6       	brtc	.-74     	; 0x6788 <__ultoa_invert+0xe>
    67d2:	cf 01       	movw	r24, r30
    67d4:	08 95       	ret
    67d6:	46 2f       	mov	r20, r22
    67d8:	47 70       	andi	r20, 0x07	; 7
    67da:	40 5d       	subi	r20, 0xD0	; 208
    67dc:	41 93       	st	Z+, r20
    67de:	b3 e0       	ldi	r27, 0x03	; 3
    67e0:	0f d0       	rcall	.+30     	; 0x6800 <__ultoa_invert+0x86>
    67e2:	c9 f7       	brne	.-14     	; 0x67d6 <__ultoa_invert+0x5c>
    67e4:	f6 cf       	rjmp	.-20     	; 0x67d2 <__ultoa_invert+0x58>
    67e6:	46 2f       	mov	r20, r22
    67e8:	4f 70       	andi	r20, 0x0F	; 15
    67ea:	40 5d       	subi	r20, 0xD0	; 208
    67ec:	4a 33       	cpi	r20, 0x3A	; 58
    67ee:	18 f0       	brcs	.+6      	; 0x67f6 <__ultoa_invert+0x7c>
    67f0:	49 5d       	subi	r20, 0xD9	; 217
    67f2:	31 fd       	sbrc	r19, 1
    67f4:	40 52       	subi	r20, 0x20	; 32
    67f6:	41 93       	st	Z+, r20
    67f8:	02 d0       	rcall	.+4      	; 0x67fe <__ultoa_invert+0x84>
    67fa:	a9 f7       	brne	.-22     	; 0x67e6 <__ultoa_invert+0x6c>
    67fc:	ea cf       	rjmp	.-44     	; 0x67d2 <__ultoa_invert+0x58>
    67fe:	b4 e0       	ldi	r27, 0x04	; 4
    6800:	a6 95       	lsr	r26
    6802:	97 95       	ror	r25
    6804:	87 95       	ror	r24
    6806:	77 95       	ror	r23
    6808:	67 95       	ror	r22
    680a:	ba 95       	dec	r27
    680c:	c9 f7       	brne	.-14     	; 0x6800 <__ultoa_invert+0x86>
    680e:	00 97       	sbiw	r24, 0x00	; 0
    6810:	61 05       	cpc	r22, r1
    6812:	71 05       	cpc	r23, r1
    6814:	08 95       	ret
    6816:	9b 01       	movw	r18, r22
    6818:	ac 01       	movw	r20, r24
    681a:	0a 2e       	mov	r0, r26
    681c:	06 94       	lsr	r0
    681e:	57 95       	ror	r21
    6820:	47 95       	ror	r20
    6822:	37 95       	ror	r19
    6824:	27 95       	ror	r18
    6826:	ba 95       	dec	r27
    6828:	c9 f7       	brne	.-14     	; 0x681c <__ultoa_invert+0xa2>
    682a:	62 0f       	add	r22, r18
    682c:	73 1f       	adc	r23, r19
    682e:	84 1f       	adc	r24, r20
    6830:	95 1f       	adc	r25, r21
    6832:	a0 1d       	adc	r26, r0
    6834:	08 95       	ret

00006836 <__prologue_saves__>:
    6836:	2f 92       	push	r2
    6838:	3f 92       	push	r3
    683a:	4f 92       	push	r4
    683c:	5f 92       	push	r5
    683e:	6f 92       	push	r6
    6840:	7f 92       	push	r7
    6842:	8f 92       	push	r8
    6844:	9f 92       	push	r9
    6846:	af 92       	push	r10
    6848:	bf 92       	push	r11
    684a:	cf 92       	push	r12
    684c:	df 92       	push	r13
    684e:	ef 92       	push	r14
    6850:	ff 92       	push	r15
    6852:	0f 93       	push	r16
    6854:	1f 93       	push	r17
    6856:	cf 93       	push	r28
    6858:	df 93       	push	r29
    685a:	cd b7       	in	r28, 0x3d	; 61
    685c:	de b7       	in	r29, 0x3e	; 62
    685e:	ca 1b       	sub	r28, r26
    6860:	db 0b       	sbc	r29, r27
    6862:	0f b6       	in	r0, 0x3f	; 63
    6864:	f8 94       	cli
    6866:	de bf       	out	0x3e, r29	; 62
    6868:	0f be       	out	0x3f, r0	; 63
    686a:	cd bf       	out	0x3d, r28	; 61
    686c:	09 94       	ijmp

0000686e <__epilogue_restores__>:
    686e:	2a 88       	ldd	r2, Y+18	; 0x12
    6870:	39 88       	ldd	r3, Y+17	; 0x11
    6872:	48 88       	ldd	r4, Y+16	; 0x10
    6874:	5f 84       	ldd	r5, Y+15	; 0x0f
    6876:	6e 84       	ldd	r6, Y+14	; 0x0e
    6878:	7d 84       	ldd	r7, Y+13	; 0x0d
    687a:	8c 84       	ldd	r8, Y+12	; 0x0c
    687c:	9b 84       	ldd	r9, Y+11	; 0x0b
    687e:	aa 84       	ldd	r10, Y+10	; 0x0a
    6880:	b9 84       	ldd	r11, Y+9	; 0x09
    6882:	c8 84       	ldd	r12, Y+8	; 0x08
    6884:	df 80       	ldd	r13, Y+7	; 0x07
    6886:	ee 80       	ldd	r14, Y+6	; 0x06
    6888:	fd 80       	ldd	r15, Y+5	; 0x05
    688a:	0c 81       	ldd	r16, Y+4	; 0x04
    688c:	1b 81       	ldd	r17, Y+3	; 0x03
    688e:	aa 81       	ldd	r26, Y+2	; 0x02
    6890:	b9 81       	ldd	r27, Y+1	; 0x01
    6892:	ce 0f       	add	r28, r30
    6894:	d1 1d       	adc	r29, r1
    6896:	0f b6       	in	r0, 0x3f	; 63
    6898:	f8 94       	cli
    689a:	de bf       	out	0x3e, r29	; 62
    689c:	0f be       	out	0x3f, r0	; 63
    689e:	cd bf       	out	0x3d, r28	; 61
    68a0:	ed 01       	movw	r28, r26
    68a2:	08 95       	ret

000068a4 <_exit>:
    68a4:	f8 94       	cli

000068a6 <__stop_program>:
    68a6:	ff cf       	rjmp	.-2      	; 0x68a6 <__stop_program>
