##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_DS18
		4.3::Critical Path Report for DS18x8_clock_delay
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
		5.3::Critical Path Report for (Clock_DS18:R vs. Clock_DS18:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_PH_theACLK                  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_PH_theACLK(fixed-function)  | N/A                    | Target: 1.60 MHz   | 
Clock: Clock_1                         | Frequency: 90.51 MHz   | Target: 0.01 MHz   | 
Clock: Clock_DS18                      | Frequency: 121.40 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)       | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                           | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                           | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz                    | N/A                    | Target: 0.03 MHz   | 
Clock: DS18x8_clock_delay              | Frequency: 48.26 MHz   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             7.8125e+007      78113952     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_DS18          Clock_DS18          1e+012           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
DS18x8_clock_delay  DS18x8_clock_delay  1e+009           999979279    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase             
-------------------------  ------------  ---------------------------  
Pin_00(0)_PAD:out          24354         CyBUS_CLK:R                  
Pin_PERIPUMP_OUT_1(0)_PAD  24441         Clock_1:R                    
Pin_PERIPUMP_OUT_2(0)_PAD  24037         Clock_1:R                    
Pin_PERIPUMP_OUT_3(0)_PAD  22564         Clock_1:R                    
SCL_1(0)_PAD:out           25454         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out           25226         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 90.51 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10548
-------------------------------------   ----- 
End-of-path arrival time (ps)           10548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2595   4885  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8235  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10548  78113952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_DS18
****************************************
Clock: Clock_DS18
Frequency: 121.40 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_226/q
Path End       : Net_226/main_1
Capture Clock  : Net_226/clock_0
Path slack     : 999999991763p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT         slack  edge  Fanout
--------------  -----------  -----  -----  ------------  ----  ------
Net_226/q       macrocell25   1250   1250  999999991763  RISE       1
Net_226/main_1  macrocell25   3477   4727  999999991763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for DS18x8_clock_delay
************************************************
Clock: DS18x8_clock_delay
Frequency: 48.26 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979279p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16491
-------------------------------------   ----- 
End-of-path arrival time (ps)           16491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      4144   5394  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350   8744  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2617  11361  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  16491  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  16491  999979279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10548
-------------------------------------   ----- 
End-of-path arrival time (ps)           10548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2595   4885  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8235  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10548  78113952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979279p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16491
-------------------------------------   ----- 
End-of-path arrival time (ps)           16491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      4144   5394  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350   8744  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2617  11361  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  16491  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  16491  999979279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_DS18:R vs. Clock_DS18:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_226/q
Path End       : Net_226/main_1
Capture Clock  : Net_226/clock_0
Path slack     : 999999991763p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT         slack  edge  Fanout
--------------  -----------  -----  -----  ------------  ----  ------
Net_226/q       macrocell25   1250   1250  999999991763  RISE       1
Net_226/main_1  macrocell25   3477   4727  999999991763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10548
-------------------------------------   ----- 
End-of-path arrival time (ps)           10548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2595   4885  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8235  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  10548  78113952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  78113952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2580   4870  78114070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78114268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10232
-------------------------------------   ----- 
End-of-path arrival time (ps)           10232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  78114268  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/main_1          macrocell2      2289   4579  78114268  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/q               macrocell2      3350   7929  78114268  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2303  10232  78114268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114355p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  78114268  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2295   4585  78114355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114784p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  78114693  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2906   4156  78114784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78115080p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q        macrocell13     1250   1250  78114999  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2610   3860  78115080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_51/main_1
Capture Clock  : Net_51/clock_0
Path slack     : 78116380p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116380  RISE       1
Net_51/main_1                                      macrocell11     2600   5110  78116380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116389p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116380  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0    macrocell7      2591   5101  78116389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78116389p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116380  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1        macrocell9      2591   5101  78116389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116685  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0    macrocell14     2295   4805  78116685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78116685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116685  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1        macrocell15     2295   4805  78116685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_158/main_1
Capture Clock  : Net_158/clock_0
Path slack     : 78116685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116685  RISE       1
Net_158/main_1                                     macrocell16     2295   4805  78116685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_66/main_0
Capture Clock  : Net_66/clock_0
Path slack     : 78117340p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78114693  RISE       1
Net_66/main_0                                 macrocell12   2900   4150  78117340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_66/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_51/main_0
Capture Clock  : Net_51/clock_0
Path slack     : 78117345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78114693  RISE       1
Net_51/main_0                                 macrocell11   2895   4145  78117345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : Net_158/main_0
Capture Clock  : Net_158/clock_0
Path slack     : 78117642p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  78114999  RISE       1
Net_158/main_0                                macrocell16   2598   3848  78117642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  78117940  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0      macrocell13    2340   3550  78117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78117943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q   macrocell7    1250   1250  78117943  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0  macrocell9    2297   3547  78117943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78117947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  78117947  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0  macrocell15   2293   3543  78117947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0
Path slack     : 78117952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/clock_0           macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q   macrocell8    1250   1250  78117952  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0  macrocell10   2288   3538  78117952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117957p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  78117957  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0      macrocell6     2323   3533  78117957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_1\/q               macrocell10    1250   1250  78120321  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2929   4179  78120321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_0\/q               macrocell9     1250   1250  78120927  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  78120927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:status_0\/q               macrocell15    1250   1250  78120954  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2296   3546  78120954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979279p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16491
-------------------------------------   ----- 
End-of-path arrival time (ps)           16491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      4144   5394  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350   8744  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2617  11361  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  16491  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  16491  999979279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982579p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11361
-------------------------------------   ----- 
End-of-path arrival time (ps)           11361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      4144   5394  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350   8744  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2617  11361  999982579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982580p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22     1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_2            macrocell4      4144   5394  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                 macrocell4      3350   8744  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   2616  11360  999982580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984178p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                               -500
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15322
-------------------------------------   ----- 
End-of-path arrival time (ps)           15322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/main_2         macrocell3      2899   6399  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/q              macrocell3      3350   9749  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5573  15322  999984178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999986305p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18     1250   1250  999983566  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   6385   7635  999986305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999986866p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18     1250   1250  999983566  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   5824   7074  999986866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999987460p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5      macrocell19     5530   9030  999987460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987546p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2894   6394  999987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987546p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   2894   6394  999987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999988026p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4      macrocell20     4964   8464  999988026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_218/main_2
Capture Clock  : Net_218/clock_0
Path slack     : 999988436p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999984178  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999984178  RISE       1
Net_218/main_2                                        macrocell18     4554   8054  999988436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999989858p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999986710  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4  macrocell19   5382   6632  999989858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999989865p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999986710  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3  macrocell20   5375   6625  999989865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990196p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990196  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1           macrocell23    5084   6294  999990196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : Net_218/main_1
Capture Clock  : Net_218/clock_0
Path slack     : 999990566p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q  macrocell17   1250   1250  999986710  RISE       1
Net_218/main_1                           macrocell18   4674   5924  999990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999990747p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990196  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1                 macrocell19    4533   5743  999990747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990196  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1           macrocell22    4138   5348  999991142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_218/main_0
Capture Clock  : Net_218/clock_0
Path slack     : 999991181p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980644  RISE       1
Net_218/main_0                                                   macrocell18    4099   5309  999991181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991181p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980644  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2           macrocell22    4099   5309  999991181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999991184p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980644  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1                 macrocell20    4096   5306  999991184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991201p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980644  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2                 macrocell19    4079   5289  999991201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991571p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999980644  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2           macrocell23    3709   4919  999991571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991884p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18   1250   1250  999983566  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0  macrocell19   3356   4606  999991884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999991884p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18   1250   1250  999983566  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0  macrocell20   3356   4606  999991884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991889p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18   1250   1250  999983566  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0  macrocell22   3351   4601  999991889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992129p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18   1250   1250  999983566  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0  macrocell23   3111   4361  999992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992153p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7   macrocell19   3087   4337  999992153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992157p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6   macrocell20   3083   4333  999992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : Net_218/main_3
Capture Clock  : Net_218/clock_0
Path slack     : 999992289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999979279  RISE       1
Net_218/main_3                                     macrocell18   2951   4201  999992289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22   1250   1250  999979279  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5  macrocell22   2951   4201  999992289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999979753  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3  macrocell19   2777   4027  999992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992464p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999979753  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2  macrocell20   2776   4026  999992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_last\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0
Path slack     : 999992478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                       model name    delay     AT      slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0       controlcell6   1210   1210  999992478  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/main_0  macrocell21    2802   4012  999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999992478  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4  macrocell23    2802   4012  999992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992495p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3995
-------------------------------------   ---- 
End-of-path arrival time (ps)           3995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999992478  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4  macrocell22    2785   3995  999992495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:run_mode\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0
Path slack     : 999992615p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999990196  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/main_0                     macrocell17    2665   3875  999992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992636p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999992636  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3  macrocell23   2604   3854  999992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992638p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999992636  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3  macrocell22   2602   3852  999992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992941p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q       macrocell23   1250   1250  999992941  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5  macrocell23   2299   3549  999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992948p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992948  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5  macrocell20   2292   3542  999992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992956p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992948  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6  macrocell19   2284   3534  999992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999993281p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Recovery time                                                               0
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name    delay     AT      slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18    1250   1250  999983566  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset  statusicell3   5469   6719  999993281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_226/q
Path End       : Net_226/main_1
Capture Clock  : Net_226/clock_0
Path slack     : 999999991763p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT         slack  edge  Fanout
--------------  -----------  -----  -----  ------------  ----  ------
Net_226/q       macrocell25   1250   1250  999999991763  RISE       1
Net_226/main_1  macrocell25   3477   4727  999999991763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:not_last_reset\/q
Path End       : Net_226/main_0
Capture Clock  : Net_226/clock_0
Path slack     : 999999992933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:not_last_reset\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT         slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:not_last_reset\/q  macrocell24   1250   1250  999999992933  RISE       1
Net_226/main_0                   macrocell25   2307   3557  999999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:not_last_reset\/q
Path End       : \FreqDiv_DS18:count_1\/main_0
Capture Clock  : \FreqDiv_DS18:count_1\/clock_0
Path slack     : 999999992933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:not_last_reset\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT         slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:not_last_reset\/q  macrocell24   1250   1250  999999992933  RISE       1
\FreqDiv_DS18:count_1\/main_0    macrocell26   2307   3557  999999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_1\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:not_last_reset\/q
Path End       : \FreqDiv_DS18:count_0\/main_0
Capture Clock  : \FreqDiv_DS18:count_0\/clock_0
Path slack     : 999999992933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:not_last_reset\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT         slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:not_last_reset\/q  macrocell24   1250   1250  999999992933  RISE       1
\FreqDiv_DS18:count_0\/main_0    macrocell27   2307   3557  999999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_0\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:count_1\/q
Path End       : Net_226/main_2
Capture Clock  : Net_226/clock_0
Path slack     : 999999992939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_1\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                  model name   delay     AT         slack  edge  Fanout
------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:count_1\/q  macrocell26   1250   1250  999999992939  RISE       1
Net_226/main_2            macrocell25   2301   3551  999999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:count_0\/q
Path End       : Net_226/main_3
Capture Clock  : Net_226/clock_0
Path slack     : 999999992954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_0\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                  model name   delay     AT         slack  edge  Fanout
------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:count_0\/q  macrocell27   1250   1250  999999992954  RISE       1
Net_226/main_3            macrocell25   2286   3536  999999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_226/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_DS18:count_0\/q
Path End       : \FreqDiv_DS18:count_1\/main_1
Capture Clock  : \FreqDiv_DS18:count_1\/clock_0
Path slack     : 999999992954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_DS18:R#1 vs. Clock_DS18:R#2)   1000000000000
- Setup time                                                 -3510
--------------------------------------------------   ------------- 
End-of-path required time (ps)                        999999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_0\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT         slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------------  ----  ------
\FreqDiv_DS18:count_0\/q       macrocell27   1250   1250  999999992954  RISE       1
\FreqDiv_DS18:count_1\/main_1  macrocell26   2286   3536  999999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FreqDiv_DS18:count_1\/clock_0                             macrocell26         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

