Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 20 22:24:55 2024
| Host         : DESKTOP-PUQ3RUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     6 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              84 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------+-------------------------+------------------+----------------+--------------+
|             Clock Signal            |       Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------------------+-------------------------+------------------+----------------+--------------+
|  DISPLAY_CONTROLLER/clk_div_reg[15] |                           | STATE_MACHINE/n_rst_reg |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                      |                           | STATE_MACHINE/n_rst_reg |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                      | DB2/counter[0]_i_1__1_n_0 |                         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | DB3/counter[0]_i_1__2_n_0 |                         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | DB4/counter[0]_i_1__3_n_0 |                         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | DB0/counter[0]_i_1_n_0    |                         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | DB1/counter[0]_i_1__0_n_0 |                         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | STATE_MACHINE/E[0]        |                         |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG                      |                           |                         |               10 |             22 |         2.20 |
|  clk_IBUF_BUFG                      | DB2/rst_counter_reg[27]   | DB2/clear               |                8 |             29 |         3.62 |
+-------------------------------------+---------------------------+-------------------------+------------------+----------------+--------------+


