Design,DatapathDelay,LogicDelay,RoutingDelay,Dynamic Power,Static Power,Signal Power,I/O Power,Total Power,f7 muxes,lut as memory,lut as logic,slice lut,lut1,lut2,lut3,lut4,lut5,lut6,lut7
adder,5.937,3.571,2.366,0.902,0.133,0.02,0.877,1.035,0.0,0.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0
counter,4.364,2.857,1.506,3.671,0.142,0.061,3.566,3.813,0.0,0.0,3.0,3.0,2.0,1.0,1.0,1.0,0.0,0.0,0
d_flop,4.147,2.764,1.382,0.265,0.131,0.014,0.245,0.397,0.0,0.0,1.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,0
mul,10.03,4.75,5.28,6.985,0.156,0.204,6.644,7.141,0.0,0.0,22.0,22.0,0.0,5.0,2.0,4.0,6.0,10.0,0
shift,4.141,2.709,1.432,0.289,0.132,0.026,0.251,0.421,0.0,0.0,4.0,4.0,0.0,2.0,2.0,0.0,0.0,0.0,0
