[2025-09-18 08:12:36] START suite=qualcomm_srv trace=srv530_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv530_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2824751 heartbeat IPC: 3.54 cumulative IPC: 3.54 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5396829 cumulative IPC: 3.706 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5396829 cumulative IPC: 3.706 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5396830 heartbeat IPC: 3.888 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000012 cycles: 14757756 heartbeat IPC: 1.068 cumulative IPC: 1.068 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 24222041 heartbeat IPC: 1.057 cumulative IPC: 1.062 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 33606192 heartbeat IPC: 1.066 cumulative IPC: 1.063 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 42968392 heartbeat IPC: 1.068 cumulative IPC: 1.065 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 52210372 heartbeat IPC: 1.082 cumulative IPC: 1.068 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 61408217 heartbeat IPC: 1.087 cumulative IPC: 1.071 (Simulation time: 00 hr 08 min 37 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv530_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 70817128 heartbeat IPC: 1.063 cumulative IPC: 1.07 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 79966698 heartbeat IPC: 1.093 cumulative IPC: 1.073 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 89126230 heartbeat IPC: 1.092 cumulative IPC: 1.075 (Simulation time: 00 hr 12 min 14 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 92895560 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 22 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 92895560 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv530_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.076 instructions: 100000003 cycles: 92895560
CPU 0 Branch Prediction Accuracy: 92.22% MPKI: 13.92 Average ROB Occupancy at Mispredict: 29.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06826
BRANCH_INDIRECT: 0.3373
BRANCH_CONDITIONAL: 12.24
BRANCH_DIRECT_CALL: 0.4072
BRANCH_INDIRECT_CALL: 0.4854
BRANCH_RETURN: 0.3812


====Backend Stall Breakdown====
ROB_STALL: 211535
LQ_STALL: 0
SQ_STALL: 935664


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 140.28159
REPLAY_LOAD: 62.70213
NON_REPLAY_LOAD: 20.190998

== Total ==
ADDR_TRANS: 53307
REPLAY_LOAD: 29470
NON_REPLAY_LOAD: 128758

== Counts ==
ADDR_TRANS: 380
REPLAY_LOAD: 470
NON_REPLAY_LOAD: 6377

cpu0->cpu0_STLB TOTAL        ACCESS:    2152403 HIT:    2117989 MISS:      34414 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2152403 HIT:    2117989 MISS:      34414 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 161.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9650882 HIT:    8601414 MISS:    1049468 MSHR_MERGE:      62485
cpu0->cpu0_L2C LOAD         ACCESS:    7527457 HIT:    6738911 MISS:     788546 MSHR_MERGE:       5949
cpu0->cpu0_L2C RFO          ACCESS:     589475 HIT:     490044 MISS:      99431 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     331681 HIT:     233031 MISS:      98650 MSHR_MERGE:      56536
cpu0->cpu0_L2C WRITE        ACCESS:    1126219 HIT:    1114226 MISS:      11993 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      76050 HIT:      25202 MISS:      50848 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     285830 ISSUED:     211374 USEFUL:       5468 USELESS:      10891
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15311390 HIT:    7708517 MISS:    7602873 MSHR_MERGE:    1865048
cpu0->cpu0_L1I LOAD         ACCESS:   15311390 HIT:    7708517 MISS:    7602873 MSHR_MERGE:    1865048
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30559360 HIT:   26153690 MISS:    4405670 MSHR_MERGE:    1810579
cpu0->cpu0_L1D LOAD         ACCESS:   16574418 HIT:   14235105 MISS:    2339313 MSHR_MERGE:     549654
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     467414 HIT:     243459 MISS:     223955 MSHR_MERGE:      84048
cpu0->cpu0_L1D WRITE        ACCESS:   13433056 HIT:   11666842 MISS:    1766214 MSHR_MERGE:    1176739
cpu0->cpu0_L1D TRANSLATION  ACCESS:      84472 HIT:       8284 MISS:      76188 MSHR_MERGE:        138
cpu0->cpu0_L1D PREFETCH REQUESTED:     699040 ISSUED:     467413 USEFUL:      36060 USELESS:      48002
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12612116 HIT:   10487657 MISS:    2124459 MSHR_MERGE:    1070400
cpu0->cpu0_ITLB LOAD         ACCESS:   12612116 HIT:   10487657 MISS:    2124459 MSHR_MERGE:    1070400
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.502 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28578654 HIT:   27093542 MISS:    1485112 MSHR_MERGE:     386768
cpu0->cpu0_DTLB LOAD         ACCESS:   28578654 HIT:   27093542 MISS:    1485112 MSHR_MERGE:     386768
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.506 cycles
cpu0->LLC TOTAL        ACCESS:    1142030 HIT:    1037002 MISS:     105028 MSHR_MERGE:       4540
cpu0->LLC LOAD         ACCESS:     782596 HIT:     723699 MISS:      58897 MSHR_MERGE:        251
cpu0->LLC RFO          ACCESS:      99431 HIT:      91423 MISS:       8008 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      42114 HIT:      22669 MISS:      19445 MSHR_MERGE:       4289
cpu0->LLC WRITE        ACCESS:     167041 HIT:     166376 MISS:        665 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50848 HIT:      32835 MISS:      18013 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1905
  ROW_BUFFER_MISS:      97918
  AVG DBUS CONGESTED CYCLE: 4.239
Channel 0 WQ ROW_BUFFER_HIT:       1012
  ROW_BUFFER_MISS:       8556
  FULL:          0
Channel 0 REFRESHES ISSUED:       7742

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       563824       550514        88245         9647
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         2646         3451         1988
  STLB miss resolved @ L2C                0         1328         8070         7505         5187
  STLB miss resolved @ LLC                0          268         7807        15645        11632
  STLB miss resolved @ MEM                0            1         3108         8657        13937

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             191034        45966      1395477       160269          618
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         3134          640           82
  STLB miss resolved @ L2C                0         2391         8163         1394           49
  STLB miss resolved @ LLC                0           50         4417         2744          110
  STLB miss resolved @ MEM                0            2          726          436          320
[2025-09-18 08:25:58] END   suite=qualcomm_srv trace=srv530_ap (rc=0)
