

================================================================
== Vitis HLS Report for 'load_vec'
================================================================
* Date:           Thu Oct  2 22:23:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.661 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1585|     1585|  6.340 us|  6.340 us|  1585|  1585|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |     1584|     1584|        33|          -|          -|    48|        no|
        | + VITIS_LOOP_15_2  |       31|       31|         2|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       37|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      160|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       46|     -|
|Register             |        -|      -|       34|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       34|      243|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_33_4_32_1_1_U1686  |sparsemux_33_4_32_1_1  |        0|   0|  0|  160|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                        |                       |        0|   0|  0|  160|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_616_p2    |         +|   0|  0|  10|          10|           5|
    |add_ln15_5_fu_605_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln15_fu_591_p2    |         +|   0|  0|   6|           5|           1|
    |icmp_ln13_fu_403_p2   |      icmp|   0|  0|   6|          10|          10|
    |icmp_ln15_fu_610_p2   |      icmp|   0|  0|   3|           5|           6|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  37|          41|          33|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |add5_in_i_reg_375  |  16|          2|   10|         20|
    |ap_NS_fsm          |   3|          5|    1|          5|
    |ap_done            |   1|          2|    1|          2|
    |i_fu_156           |  16|          2|   10|         20|
    |j_reg_384          |   8|          2|    4|          8|
    |real_start         |   1|          2|    1|          2|
    |vec_stream_blk_n   |   1|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  46|         17|   28|         59|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add5_in_i_reg_375   |  10|   0|   10|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_fu_156            |  10|   0|   10|          0|
    |j_reg_384           |   4|   0|    4|          0|
    |start_once_reg      |   1|   0|    1|          0|
    |trunc_ln15_reg_639  |   4|   0|    4|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  34|   0|   34|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|                            load_vec|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|                            load_vec|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|                            load_vec|  return value|
|start_full_n                                 |   in|    1|  ap_ctrl_hs|                            load_vec|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|                            load_vec|  return value|
|ap_continue                                  |   in|    1|  ap_ctrl_hs|                            load_vec|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|                            load_vec|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|                            load_vec|  return value|
|start_out                                    |  out|    1|  ap_ctrl_hs|                            load_vec|  return value|
|start_write                                  |  out|    1|  ap_ctrl_hs|                            load_vec|  return value|
|vec_stream_din                               |  out|   32|     ap_fifo|                          vec_stream|       pointer|
|vec_stream_full_n                            |   in|    1|     ap_fifo|                          vec_stream|       pointer|
|vec_stream_write                             |  out|    1|     ap_fifo|                          vec_stream|       pointer|
|vec_stream_num_data_valid                    |   in|    8|     ap_fifo|                          vec_stream|       pointer|
|vec_stream_fifo_cap                          |   in|    8|     ap_fifo|                          vec_stream|       pointer|
|p_ZZ11llama_layerE11norm_output_10_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_11_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_12_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_13_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_14_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_15_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|norm_output_address0                         |  out|    6|   ap_memory|                         norm_output|         array|
|norm_output_ce0                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_q0                               |   in|   32|   ap_memory|                         norm_output|         array|
|norm_output_35_address0                      |  out|    6|   ap_memory|                      norm_output_35|         array|
|norm_output_35_ce0                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_q0                            |   in|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_36_address0                      |  out|    6|   ap_memory|                      norm_output_36|         array|
|norm_output_36_ce0                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_q0                            |   in|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_37_address0                      |  out|    6|   ap_memory|                      norm_output_37|         array|
|norm_output_37_ce0                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_q0                            |   in|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_38_address0                      |  out|    6|   ap_memory|                      norm_output_38|         array|
|norm_output_38_ce0                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_q0                            |   in|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_39_address0                      |  out|    6|   ap_memory|                      norm_output_39|         array|
|norm_output_39_ce0                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_q0                            |   in|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_40_address0                      |  out|    6|   ap_memory|                      norm_output_40|         array|
|norm_output_40_ce0                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_q0                            |   in|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_41_address0                      |  out|    6|   ap_memory|                      norm_output_41|         array|
|norm_output_41_ce0                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_q0                            |   in|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_42_address0                      |  out|    6|   ap_memory|                      norm_output_42|         array|
|norm_output_42_ce0                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_q0                            |   in|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_43_address0                      |  out|    6|   ap_memory|                      norm_output_43|         array|
|norm_output_43_ce0                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_q0                            |   in|   32|   ap_memory|                      norm_output_43|         array|
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+

