#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jan 22 14:28:03 2021
# Process ID: 15176
# Current directory: D:/lc3_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20028 D:\lc3_bram\lc3_bram.xpr
# Log file: D:/lc3_bram/vivado.log
# Journal file: D:/lc3_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lc3_bram/lc3_bram.xpr
update_compile_order -fileset sources_1
update_files -from_files D:/lc3_bram/TopMain.v -to_files C:/Users/zfw/Desktop/TopMain.v -filesets [get_filesets *]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dual_mem -dir d:/lc3_bram/lc3_bram.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {dual_mem} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {65535} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips dual_mem]
generate_target {instantiation_template} [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
launch_runs dual_mem_synth_1 -jobs 8
wait_on_run dual_mem_synth_1
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
wait_on_run dual_mem_synth_1
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Write_Rate {0}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
wait_on_run dual_mem_synth_1
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Operating_Mode_B {READ_FIRST}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
wait_on_run dual_mem_synth_1
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
wait_on_run dual_mem_synth_1
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
wait_on_run dual_mem_synth_1
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
export_ip_user_files -of_objects  [get_files D:/lc3_bram/lc3_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/lc3_bram/lc3_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
set_property -dict [list CONFIG.Coe_File {d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
wait_on_run dual_mem_synth_1
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Top.tcl
current_wave_config {Untitled 1}
add_wave {{/Top/controller_io_out_LD_PC}} 
close_sim
close_design
file mkdir D:/lc3_bram/lc3_bram.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
launch_simulation
source Top.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
run 100000000 us
run 100000 us
restart
run 100000 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source test.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
close_sim
