

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:32:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ArrayPartition
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       13|       13|         6|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      67|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     151|    -|
|Register         |        -|     -|     231|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     231|     353|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U4     |mul_8s_8s_16_1_1     |        0|   0|  0|  40|    0|
    |sparsemux_7_2_8_1_1_U1  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_8_1_1_U2  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_8_1_1_U3  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0|  67|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U6  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U5   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_308_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln19_fu_275_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln28_fu_438_p2     |         +|   0|  0|   7|           4|           4|
    |j_fu_302_p2            |         +|   0|  0|   9|           2|           1|
    |sub_ln28_fu_429_p2     |         -|   0|  0|   7|           4|           4|
    |icmp_ln19_fu_320_p2    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln21_fu_314_p2    |      icmp|   0|  0|   9|           2|           2|
    |i_fu_289_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln16_fu_281_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  71|          25|          23|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter5              |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln214_phi_fu_244_p4  |   9|          2|    1|          2|
    |b_0_Addr_A_orig                      |  20|          4|   32|        128|
    |b_1_Addr_A_orig                      |  20|          4|   32|        128|
    |b_2_Addr_A_orig                      |  20|          4|   32|        128|
    |i2_fu_84                             |   9|          2|    2|          4|
    |icmp_ln214_reg_240                   |   9|          2|    1|          2|
    |indvar_flatten1_fu_80                |   9|          2|    4|          8|
    |j3_fu_88                             |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 151|         31|  108|        413|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |b_0_load_1_reg_532               |   8|   0|    8|          0|
    |b_0_load_2_reg_562               |   8|   0|    8|          0|
    |b_0_load_reg_502                 |   8|   0|    8|          0|
    |b_1_load_1_reg_537               |   8|   0|    8|          0|
    |b_1_load_2_reg_567               |   8|   0|    8|          0|
    |b_1_load_reg_507                 |   8|   0|    8|          0|
    |b_2_load_1_reg_542               |   8|   0|    8|          0|
    |b_2_load_2_reg_572               |   8|   0|    8|          0|
    |b_2_load_reg_512                 |   8|   0|    8|          0|
    |i2_fu_84                         |   2|   0|    2|          0|
    |i_reg_585                        |   2|   0|    2|          0|
    |icmp_ln19_reg_607                |   1|   0|    1|          0|
    |icmp_ln214_reg_240               |   1|   0|    1|          0|
    |icmp_ln21_reg_602                |   1|   0|    1|          0|
    |indvar_flatten1_fu_80            |   4|   0|    4|          0|
    |j3_fu_88                         |   2|   0|    2|          0|
    |select_ln16_reg_577              |   2|   0|    2|          0|
    |zext_ln19_reg_591                |   2|   0|   64|         62|
    |zext_ln19_reg_591_pp0_iter1_reg  |   2|   0|   64|         62|
    |i_reg_585                        |  64|  32|    2|          0|
    |select_ln16_reg_577              |  64|  32|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 231|  64|  231|        124|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_0_Addr_A    |  out|   32|        bram|           a_0|         array|
|a_0_EN_A      |  out|    1|        bram|           a_0|         array|
|a_0_WEN_A     |  out|    1|        bram|           a_0|         array|
|a_0_Din_A     |  out|    8|        bram|           a_0|         array|
|a_0_Dout_A    |   in|    8|        bram|           a_0|         array|
|a_0_Clk_A     |  out|    1|        bram|           a_0|         array|
|a_0_Rst_A     |  out|    1|        bram|           a_0|         array|
|a_1_Addr_A    |  out|   32|        bram|           a_1|         array|
|a_1_EN_A      |  out|    1|        bram|           a_1|         array|
|a_1_WEN_A     |  out|    1|        bram|           a_1|         array|
|a_1_Din_A     |  out|    8|        bram|           a_1|         array|
|a_1_Dout_A    |   in|    8|        bram|           a_1|         array|
|a_1_Clk_A     |  out|    1|        bram|           a_1|         array|
|a_1_Rst_A     |  out|    1|        bram|           a_1|         array|
|a_2_Addr_A    |  out|   32|        bram|           a_2|         array|
|a_2_EN_A      |  out|    1|        bram|           a_2|         array|
|a_2_WEN_A     |  out|    1|        bram|           a_2|         array|
|a_2_Din_A     |  out|    8|        bram|           a_2|         array|
|a_2_Dout_A    |   in|    8|        bram|           a_2|         array|
|a_2_Clk_A     |  out|    1|        bram|           a_2|         array|
|a_2_Rst_A     |  out|    1|        bram|           a_2|         array|
|b_0_Addr_A    |  out|   32|        bram|           b_0|         array|
|b_0_EN_A      |  out|    1|        bram|           b_0|         array|
|b_0_WEN_A     |  out|    1|        bram|           b_0|         array|
|b_0_Din_A     |  out|    8|        bram|           b_0|         array|
|b_0_Dout_A    |   in|    8|        bram|           b_0|         array|
|b_0_Clk_A     |  out|    1|        bram|           b_0|         array|
|b_0_Rst_A     |  out|    1|        bram|           b_0|         array|
|b_1_Addr_A    |  out|   32|        bram|           b_1|         array|
|b_1_EN_A      |  out|    1|        bram|           b_1|         array|
|b_1_WEN_A     |  out|    1|        bram|           b_1|         array|
|b_1_Din_A     |  out|    8|        bram|           b_1|         array|
|b_1_Dout_A    |   in|    8|        bram|           b_1|         array|
|b_1_Clk_A     |  out|    1|        bram|           b_1|         array|
|b_1_Rst_A     |  out|    1|        bram|           b_1|         array|
|b_2_Addr_A    |  out|   32|        bram|           b_2|         array|
|b_2_EN_A      |  out|    1|        bram|           b_2|         array|
|b_2_WEN_A     |  out|    1|        bram|           b_2|         array|
|b_2_Din_A     |  out|    8|        bram|           b_2|         array|
|b_2_Dout_A    |   in|    8|        bram|           b_2|         array|
|b_2_Clk_A     |  out|    1|        bram|           b_2|         array|
|b_2_Rst_A     |  out|    1|        bram|           b_2|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

