#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Oct  4 20:49:22 2024
# Process ID: 88448
# Current directory: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22772 C:\Users\Matt\Documents\Vivado_Projects\MIDI_Interface\fpga_synth\fpga_synth.xpr
# Log file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/vivado.log
# Journal file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'dds.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
dds_dds_compiler_0_1
dds_processing_system7_0_0
dds_dds_compiler_1_1
dds_ila_0_0

update_compile_order -fileset sources_1
open_bd_design {C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd}
Reading block design file <C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
Successfully read diagram <dds> from block design file <C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {dds_processing_system7_0_0 dds_ila_0_0 dds_dds_compiler_0_1 dds_dds_compiler_1_1}] -log ip_upgrade.log
Upgrading 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_dds_compiler_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_dds_compiler_1_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_ila_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_processing_system7_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded dds_dds_compiler_0_1 (DDS Compiler 6.0) from revision 17 to revision 21
INFO: [IP_Flow 19-3422] Upgraded dds_dds_compiler_1_1 (DDS Compiler 6.0) from revision 17 to revision 21
INFO: [IP_Flow 19-3422] Upgraded dds_ila_0_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 8 to revision 11
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0_upgraded_ipi: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 21:21:59 2024...
e -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated dds_processing_system7_0_0 to use current project options
Wrote  : <C:\Users\Matt\Documents\Vivado_Projects\MIDI_Interface\fpga_synth\fpga_synth.srcs\sources_1\bd\dds\dds.bd> 
Wrote  : <C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/ui/bd_edcea9b3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1613.211 ; gain = 112.449
export_ip_user_files -of_objects [get_ips {dds_processing_system7_0_0 dds_ila_0_0 dds_dds_compiler_0_1 dds_dds_compiler_1_1}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:dds_compiler:6.0-308] /dds_compiler_0 S_AXIS_PHASE-TDATA: Validating field: chan_0_phase_in(16:0): ufix16_16 against /dds_compiler_1 M_AXIS_PHASE-TDATA: chan_0_phase_out(16:0): ufix16_16.
Wrote  : <C:\Users\Matt\Documents\Vivado_Projects\MIDI_Interface\fpga_synth\fpga_synth.srcs\sources_1\bd\dds\dds.bd> 
VHDL Output written to : c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/synth/dds.vhd
VHDL Output written to : c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/sim/dds.vhd
VHDL Output written to : c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/hdl/dds_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'dds_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'dds_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/ip/dds_ila_0_0/dds_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/hw_handoff/dds.hwh
Generated Block Design Tcl file c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/hw_handoff/dds_bd.tcl
Generated Hardware Definition File c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/synth/dds.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1741.312 ; gain = 111.980
catch { config_ip_cache -export [get_ips -all dds_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all dds_dds_compiler_0_1] }
catch { config_ip_cache -export [get_ips -all dds_dds_compiler_1_1] }
catch { config_ip_cache -export [get_ips -all dds_ila_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd]
launch_runs dds_processing_system7_0_0_synth_1 dds_dds_compiler_0_1_synth_1 dds_dds_compiler_1_1_synth_1 dds_ila_0_0_synth_1 -jobs 24
[Fri Oct  4 20:52:55 2024] Launched dds_processing_system7_0_0_synth_1, dds_dds_compiler_0_1_synth_1, dds_dds_compiler_1_1_synth_1, dds_ila_0_0_synth_1...
Run output will be captured here:
dds_processing_system7_0_0_synth_1: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_processing_system7_0_0_synth_1/runme.log
dds_dds_compiler_0_1_synth_1: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_dds_compiler_0_1_synth_1/runme.log
dds_dds_compiler_1_1_synth_1: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_dds_compiler_1_1_synth_1/runme.log
dds_ila_0_0_synth_1: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.runs/dds_ila_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1778.902 ; gain = 37.590
export_simulation -of_objects [get_files C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd] -directory C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.ip_user_files -ipstatic_source_dir C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/modelsim} {questa=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/questa} {riviera=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/riviera} {activehdl=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 21:21:50 2024...
