{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730184157003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 01:42:36 2024 " "Processing started: Tue Oct 29 01:42:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730184157003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730184157003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730184157004 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730184164132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730184164962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730184164962 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1730184164986 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1730184164986 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1730184166540 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1730184167579 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[3\] iInstAddr\[10\] " "Latch ALUcontrol:ALUCtrl\|s_out\[3\] is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730184167910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730184167910 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730184168145 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730184168173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730184456082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730184456082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.628 " "Worst-case setup slack is -24.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184456085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184456085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.628         -538794.065 iCLK  " "  -24.628         -538794.065 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184456085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730184456085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.558 " "Worst-case hold slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184497283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184497283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 iCLK  " "    0.558               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184497283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730184497283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730184497292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730184497301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.570 " "Worst-case minimum pulse width slack is 9.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184497331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184497331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570               0.000 iCLK  " "    9.570               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184497331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730184497331 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -24.628 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -24.628" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730184649625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -24.628 (VIOLATED) " "Path #1: Setup slack is -24.628 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764      2.764  R        clock network delay " "     2.764      2.764  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.232     uTco  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "     2.996      0.232     uTco  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.000 FF  CELL  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|q " "     2.996      0.000 FF  CELL  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.370      0.374 FF    IC  s_IMemAddr\[9\]~2\|datad " "     3.370      0.374 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.125 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     3.495      0.125 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.564      4.069 FF    IC  IMem\|ram~40199\|dataa " "     7.564      4.069 FF    IC  IMem\|ram~40199\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.988      0.424 FF  CELL  IMem\|ram~40199\|combout " "     7.988      0.424 FF  CELL  IMem\|ram~40199\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.638      0.650 FF    IC  IMem\|ram~40200\|datab " "     8.638      0.650 FF    IC  IMem\|ram~40200\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.063      0.425 FF  CELL  IMem\|ram~40200\|combout " "     9.063      0.425 FF  CELL  IMem\|ram~40200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.290      0.227 FF    IC  IMem\|ram~40201\|datad " "     9.290      0.227 FF    IC  IMem\|ram~40201\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.415      0.125 FF  CELL  IMem\|ram~40201\|combout " "     9.415      0.125 FF  CELL  IMem\|ram~40201\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.647      0.232 FF    IC  IMem\|ram~40204\|datac " "     9.647      0.232 FF    IC  IMem\|ram~40204\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.908      0.261 FR  CELL  IMem\|ram~40204\|combout " "     9.908      0.261 FR  CELL  IMem\|ram~40204\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.611      2.703 RR    IC  IMem\|ram~40215\|datab " "    12.611      2.703 RR    IC  IMem\|ram~40215\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.970      0.359 RR  CELL  IMem\|ram~40215\|combout " "    12.970      0.359 RR  CELL  IMem\|ram~40215\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.172      0.202 RR    IC  IMem\|ram~40226\|datac " "    13.172      0.202 RR    IC  IMem\|ram~40226\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.442      0.270 RF  CELL  IMem\|ram~40226\|combout " "    13.442      0.270 RF  CELL  IMem\|ram~40226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.936      2.494 FF    IC  IMem\|ram~40269\|dataa " "    15.936      2.494 FF    IC  IMem\|ram~40269\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.336      0.400 FF  CELL  IMem\|ram~40269\|combout " "    16.336      0.400 FF  CELL  IMem\|ram~40269\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.613      0.277 FF    IC  IMem\|ram~40312\|dataa " "    16.613      0.277 FF    IC  IMem\|ram~40312\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.037      0.424 FF  CELL  IMem\|ram~40312\|combout " "    17.037      0.424 FF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.554      2.517 FF    IC  IMem\|ram~40313\|datab " "    19.554      2.517 FF    IC  IMem\|ram~40313\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.904      0.350 FF  CELL  IMem\|ram~40313\|combout " "    19.904      0.350 FF  CELL  IMem\|ram~40313\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.194      0.290 FF    IC  control0\|Equal6~0\|datab " "    20.194      0.290 FF    IC  control0\|Equal6~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.600      0.406 FR  CELL  control0\|Equal6~0\|combout " "    20.600      0.406 FR  CELL  control0\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.868      0.268 RR    IC  control0\|o_ALUSrc~1\|dataa " "    20.868      0.268 RR    IC  control0\|o_ALUSrc~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.225      0.357 RR  CELL  control0\|o_ALUSrc~1\|combout " "    21.225      0.357 RR  CELL  control0\|o_ALUSrc~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.428      0.203 RR    IC  control0\|o_ALUSrc~2\|datad " "    21.428      0.203 RR    IC  control0\|o_ALUSrc~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.583      0.155 RR  CELL  control0\|o_ALUSrc~2\|combout " "    21.583      0.155 RR  CELL  control0\|o_ALUSrc~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.788      0.205 RR    IC  control0\|o_ALUSrc~3\|datad " "    21.788      0.205 RR    IC  control0\|o_ALUSrc~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.943      0.155 RR  CELL  control0\|o_ALUSrc~3\|combout " "    21.943      0.155 RR  CELL  control0\|o_ALUSrc~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.783      1.840 RR    IC  ALU0\|Mux4~0\|datab " "    23.783      1.840 RR    IC  ALU0\|Mux4~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.185      0.402 RR  CELL  ALU0\|Mux4~0\|combout " "    24.185      0.402 RR  CELL  ALU0\|Mux4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.288      1.103 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|dataa " "    25.288      1.103 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.688      0.400 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout " "    25.688      0.400 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.012      1.324 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|datac " "    27.012      1.324 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.299      0.287 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|combout " "    27.299      0.287 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.077      0.778 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datac " "    28.077      0.778 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.364      0.287 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout " "    28.364      0.287 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.061      0.697 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|datac " "    29.061      0.697 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.348      0.287 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout " "    29.348      0.287 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.573      0.225 RR    IC  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datac " "    29.573      0.225 RR    IC  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.860      0.287 RR  CELL  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout " "    29.860      0.287 RR  CELL  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.071      0.211 RR    IC  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|datad " "    30.071      0.211 RR    IC  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.226      0.155 RR  CELL  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|combout " "    30.226      0.155 RR  CELL  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.453      0.227 RR    IC  ALU0\|Mux67~4\|datad " "    30.453      0.227 RR    IC  ALU0\|Mux67~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.608      0.155 RR  CELL  ALU0\|Mux67~4\|combout " "    30.608      0.155 RR  CELL  ALU0\|Mux67~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.811      0.203 RR    IC  ALU0\|Mux67~5\|datad " "    30.811      0.203 RR    IC  ALU0\|Mux67~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.950      0.139 RF  CELL  ALU0\|Mux67~5\|combout " "    30.950      0.139 RF  CELL  ALU0\|Mux67~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.178      0.228 FF    IC  ALU0\|Mux67~6\|datad " "    31.178      0.228 FF    IC  ALU0\|Mux67~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.303      0.125 FF  CELL  ALU0\|Mux67~6\|combout " "    31.303      0.125 FF  CELL  ALU0\|Mux67~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.719      2.416 FF    IC  DMem\|ram~42932\|datab " "    33.719      2.416 FF    IC  DMem\|ram~42932\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.144      0.425 FF  CELL  DMem\|ram~42932\|combout " "    34.144      0.425 FF  CELL  DMem\|ram~42932\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.578      0.434 FF    IC  DMem\|ram~42933\|dataa " "    34.578      0.434 FF    IC  DMem\|ram~42933\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.955      0.377 FR  CELL  DMem\|ram~42933\|combout " "    34.955      0.377 FR  CELL  DMem\|ram~42933\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.634      2.679 RR    IC  DMem\|ram~42941\|datac " "    37.634      2.679 RR    IC  DMem\|ram~42941\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.921      0.287 RR  CELL  DMem\|ram~42941\|combout " "    37.921      0.287 RR  CELL  DMem\|ram~42941\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.156      0.235 RR    IC  DMem\|ram~42942\|dataa " "    38.156      0.235 RR    IC  DMem\|ram~42942\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.573      0.417 RR  CELL  DMem\|ram~42942\|combout " "    38.573      0.417 RR  CELL  DMem\|ram~42942\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.415      1.842 RR    IC  DMem\|ram~42953\|datad " "    40.415      1.842 RR    IC  DMem\|ram~42953\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.570      0.155 RR  CELL  DMem\|ram~42953\|combout " "    40.570      0.155 RR  CELL  DMem\|ram~42953\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.805      0.235 RR    IC  DMem\|ram~42996\|dataa " "    40.805      0.235 RR    IC  DMem\|ram~42996\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.205      0.400 RR  CELL  DMem\|ram~42996\|combout " "    41.205      0.400 RR  CELL  DMem\|ram~42996\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.406      0.201 RR    IC  DMem\|ram~43039\|datac " "    41.406      0.201 RR    IC  DMem\|ram~43039\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.693      0.287 RR  CELL  DMem\|ram~43039\|combout " "    41.693      0.287 RR  CELL  DMem\|ram~43039\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.908      2.215 RR    IC  DMem\|ram~43040\|datad " "    43.908      2.215 RR    IC  DMem\|ram~43040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.063      0.155 RR  CELL  DMem\|ram~43040\|combout " "    44.063      0.155 RR  CELL  DMem\|ram~43040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.266      0.203 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|datad " "    44.266      0.203 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.421      0.155 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|combout " "    44.421      0.155 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.627      0.206 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datad " "    44.627      0.206 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.782      0.155 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout " "    44.782      0.155 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.229      2.447 RR    IC  regFile0\|\\G_32_REG:28:reg_inst\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|asdata " "    47.229      2.447 RR    IC  regFile0\|\\G_32_REG:28:reg_inst\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.635      0.406 RR  CELL  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    47.635      0.406 RR  CELL  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.009      3.009  R        clock network delay " "    23.009      3.009  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.989     -0.020           clock uncertainty " "    22.989     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.007      0.018     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    23.007      0.018     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.635 " "Data Arrival Time  :    47.635" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.007 " "Data Required Time :    23.007" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -24.628 (VIOLATED) " "Slack              :   -24.628 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184649626 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730184649626 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.558 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.558" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730184686717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.558  " "Path #1: Hold slack is 0.558 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      3.032  R        clock network delay " "     3.032      3.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.232     uTco  pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q " "     3.264      0.232     uTco  pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.000 RR  CELL  pcreg\|\\generateUpper:29:DFFGIU\|s_Q\|q " "     3.264      0.000 RR  CELL  pcreg\|\\generateUpper:29:DFFGIU\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527      0.263 RR    IC  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|datac " "     3.527      0.263 RR    IC  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.784      0.257 RF  CELL  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|combout " "     3.784      0.257 RF  CELL  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.784      0.000 FF    IC  regFile0\|\\G_32_REG:15:reg_inst\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d " "     3.784      0.000 FF    IC  regFile0\|\\G_32_REG:15:reg_inst\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860      0.076 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     3.860      0.076 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.148      3.148  R        clock network delay " "     3.148      3.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.116     -0.032           clock pessimism removed " "     3.116     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.116      0.000           clock uncertainty " "     3.116      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.302      0.186      uTh  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     3.302      0.186      uTh  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.860 " "Data Arrival Time  :     3.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.302 " "Data Required Time :     3.302" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.558  " "Slack              :     0.558 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184686718 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730184686718 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730184686719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730184686817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730184690249 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[3\] iInstAddr\[10\] " "Latch ALUcontrol:ALUCtrl\|s_out\[3\] is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730184691978 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730184691978 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730184802628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730184802628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.373 " "Worst-case setup slack is -21.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184802633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184802633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.373         -448661.148 iCLK  " "  -21.373         -448661.148 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184802633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730184802633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.506 " "Worst-case hold slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184843596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184843596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 iCLK  " "    0.506               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184843596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730184843596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730184843600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730184843604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.505 " "Worst-case minimum pulse width slack is 9.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184843635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184843635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.505               0.000 iCLK  " "    9.505               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730184843635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730184843635 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.373 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997537 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730184997537 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -21.373 (VIOLATED) " "Path #1: Setup slack is -21.373 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.540      2.540  R        clock network delay " "     2.540      2.540  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.753      0.213     uTco  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "     2.753      0.213     uTco  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.753      0.000 RR  CELL  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|q " "     2.753      0.000 RR  CELL  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.267 RR    IC  s_IMemAddr\[9\]~2\|datad " "     3.020      0.267 RR    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.144 RR  CELL  s_IMemAddr\[9\]~2\|combout " "     3.164      0.144 RR  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.044      3.880 RR    IC  IMem\|ram~40199\|dataa " "     7.044      3.880 RR    IC  IMem\|ram~40199\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.402      0.358 RR  CELL  IMem\|ram~40199\|combout " "     7.402      0.358 RR  CELL  IMem\|ram~40199\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.039      0.637 RR    IC  IMem\|ram~40200\|datab " "     8.039      0.637 RR    IC  IMem\|ram~40200\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.420      0.381 RR  CELL  IMem\|ram~40200\|combout " "     8.420      0.381 RR  CELL  IMem\|ram~40200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.608      0.188 RR    IC  IMem\|ram~40201\|datad " "     8.608      0.188 RR    IC  IMem\|ram~40201\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.752      0.144 RR  CELL  IMem\|ram~40201\|combout " "     8.752      0.144 RR  CELL  IMem\|ram~40201\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.936      0.184 RR    IC  IMem\|ram~40204\|datac " "     8.936      0.184 RR    IC  IMem\|ram~40204\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.201      0.265 RR  CELL  IMem\|ram~40204\|combout " "     9.201      0.265 RR  CELL  IMem\|ram~40204\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.732      2.531 RR    IC  IMem\|ram~40215\|datab " "    11.732      2.531 RR    IC  IMem\|ram~40215\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.060      0.328 RR  CELL  IMem\|ram~40215\|combout " "    12.060      0.328 RR  CELL  IMem\|ram~40215\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.246      0.186 RR    IC  IMem\|ram~40226\|datac " "    12.246      0.186 RR    IC  IMem\|ram~40226\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.511      0.265 RR  CELL  IMem\|ram~40226\|combout " "    12.511      0.265 RR  CELL  IMem\|ram~40226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.894      2.383 RR    IC  IMem\|ram~40269\|dataa " "    14.894      2.383 RR    IC  IMem\|ram~40269\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.261      0.367 RR  CELL  IMem\|ram~40269\|combout " "    15.261      0.367 RR  CELL  IMem\|ram~40269\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.480      0.219 RR    IC  IMem\|ram~40312\|dataa " "    15.480      0.219 RR    IC  IMem\|ram~40312\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.803      0.323 RF  CELL  IMem\|ram~40312\|combout " "    15.803      0.323 RF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.064      2.261 FF    IC  IMem\|ram~40313\|datab " "    18.064      2.261 FF    IC  IMem\|ram~40313\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.373      0.309 FF  CELL  IMem\|ram~40313\|combout " "    18.373      0.309 FF  CELL  IMem\|ram~40313\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.637      0.264 FF    IC  control0\|Equal6~0\|datab " "    18.637      0.264 FF    IC  control0\|Equal6~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.998      0.361 FR  CELL  control0\|Equal6~0\|combout " "    18.998      0.361 FR  CELL  control0\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.248      0.250 RR    IC  control0\|o_ALUSrc~1\|dataa " "    19.248      0.250 RR    IC  control0\|o_ALUSrc~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.575      0.327 RR  CELL  control0\|o_ALUSrc~1\|combout " "    19.575      0.327 RR  CELL  control0\|o_ALUSrc~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.762      0.187 RR    IC  control0\|o_ALUSrc~2\|datad " "    19.762      0.187 RR    IC  control0\|o_ALUSrc~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.906      0.144 RR  CELL  control0\|o_ALUSrc~2\|combout " "    19.906      0.144 RR  CELL  control0\|o_ALUSrc~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.095      0.189 RR    IC  control0\|o_ALUSrc~3\|datad " "    20.095      0.189 RR    IC  control0\|o_ALUSrc~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.239      0.144 RR  CELL  control0\|o_ALUSrc~3\|combout " "    20.239      0.144 RR  CELL  control0\|o_ALUSrc~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.955      1.716 RR    IC  ALU0\|Mux4~0\|datab " "    21.955      1.716 RR    IC  ALU0\|Mux4~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.324      0.369 RR  CELL  ALU0\|Mux4~0\|combout " "    22.324      0.369 RR  CELL  ALU0\|Mux4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.358      1.034 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|dataa " "    23.358      1.034 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.725      0.367 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout " "    23.725      0.367 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.966      1.241 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|datac " "    24.966      1.241 RR    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.231      0.265 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|combout " "    25.231      0.265 RR  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.957      0.726 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datac " "    25.957      0.726 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.222      0.265 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout " "    26.222      0.265 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.876      0.654 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|datac " "    26.876      0.654 RR    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.141      0.265 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout " "    27.141      0.265 RR  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.347      0.206 RR    IC  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datac " "    27.347      0.206 RR    IC  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.612      0.265 RR  CELL  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout " "    27.612      0.265 RR  CELL  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.806      0.194 RR    IC  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|datad " "    27.806      0.194 RR    IC  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.950      0.144 RR  CELL  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|combout " "    27.950      0.144 RR  CELL  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.160      0.210 RR    IC  ALU0\|Mux67~4\|datad " "    28.160      0.210 RR    IC  ALU0\|Mux67~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.304      0.144 RR  CELL  ALU0\|Mux67~4\|combout " "    28.304      0.144 RR  CELL  ALU0\|Mux67~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.491      0.187 RR    IC  ALU0\|Mux67~5\|datad " "    28.491      0.187 RR    IC  ALU0\|Mux67~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.635      0.144 RR  CELL  ALU0\|Mux67~5\|combout " "    28.635      0.144 RR  CELL  ALU0\|Mux67~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.824      0.189 RR    IC  ALU0\|Mux67~6\|datad " "    28.824      0.189 RR    IC  ALU0\|Mux67~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.968      0.144 RR  CELL  ALU0\|Mux67~6\|combout " "    28.968      0.144 RR  CELL  ALU0\|Mux67~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.141      2.173 RR    IC  DMem\|ram~42932\|datab " "    31.141      2.173 RR    IC  DMem\|ram~42932\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.505      0.364 RR  CELL  DMem\|ram~42932\|combout " "    31.505      0.364 RR  CELL  DMem\|ram~42932\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.894      0.389 RR    IC  DMem\|ram~42933\|dataa " "    31.894      0.389 RR    IC  DMem\|ram~42933\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.274      0.380 RR  CELL  DMem\|ram~42933\|combout " "    32.274      0.380 RR  CELL  DMem\|ram~42933\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.796      2.522 RR    IC  DMem\|ram~42941\|datac " "    34.796      2.522 RR    IC  DMem\|ram~42941\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.061      0.265 RR  CELL  DMem\|ram~42941\|combout " "    35.061      0.265 RR  CELL  DMem\|ram~42941\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.279      0.218 RR    IC  DMem\|ram~42942\|dataa " "    35.279      0.218 RR    IC  DMem\|ram~42942\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.659      0.380 RR  CELL  DMem\|ram~42942\|combout " "    35.659      0.380 RR  CELL  DMem\|ram~42942\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.386      1.727 RR    IC  DMem\|ram~42953\|datad " "    37.386      1.727 RR    IC  DMem\|ram~42953\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.530      0.144 RR  CELL  DMem\|ram~42953\|combout " "    37.530      0.144 RR  CELL  DMem\|ram~42953\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.748      0.218 RR    IC  DMem\|ram~42996\|dataa " "    37.748      0.218 RR    IC  DMem\|ram~42996\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.115      0.367 RR  CELL  DMem\|ram~42996\|combout " "    38.115      0.367 RR  CELL  DMem\|ram~42996\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.299      0.184 RR    IC  DMem\|ram~43039\|datac " "    38.299      0.184 RR    IC  DMem\|ram~43039\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.564      0.265 RR  CELL  DMem\|ram~43039\|combout " "    38.564      0.265 RR  CELL  DMem\|ram~43039\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.640      2.076 RR    IC  DMem\|ram~43040\|datad " "    40.640      2.076 RR    IC  DMem\|ram~43040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.784      0.144 RR  CELL  DMem\|ram~43040\|combout " "    40.784      0.144 RR  CELL  DMem\|ram~43040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.971      0.187 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|datad " "    40.971      0.187 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.115      0.144 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|combout " "    41.115      0.144 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.305      0.190 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datad " "    41.305      0.190 RR    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.449      0.144 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout " "    41.449      0.144 RR  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.736      2.287 RR    IC  regFile0\|\\G_32_REG:28:reg_inst\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|asdata " "    43.736      2.287 RR    IC  regFile0\|\\G_32_REG:28:reg_inst\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.106      0.370 RR  CELL  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    44.106      0.370 RR  CELL  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.734      2.734  R        clock network delay " "    22.734      2.734  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.714     -0.020           clock uncertainty " "    22.714     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.733      0.019     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    22.733      0.019     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    44.106 " "Data Arrival Time  :    44.106" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.733 " "Data Required Time :    22.733" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -21.373 (VIOLATED) " "Slack              :   -21.373 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730184997538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730184997538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.506 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730185036115 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.506  " "Path #1: Hold slack is 0.506 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.755      2.755  R        clock network delay " "     2.755      2.755  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      0.213     uTco  pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q " "     2.968      0.213     uTco  pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      0.000 RR  CELL  pcreg\|\\generateUpper:29:DFFGIU\|s_Q\|q " "     2.968      0.000 RR  CELL  pcreg\|\\generateUpper:29:DFFGIU\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.239 RR    IC  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|datac " "     3.207      0.239 RR    IC  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.234 RF  CELL  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|combout " "     3.441      0.234 RF  CELL  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.000 FF    IC  regFile0\|\\G_32_REG:15:reg_inst\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d " "     3.441      0.000 FF    IC  regFile0\|\\G_32_REG:15:reg_inst\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.506      0.065 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     3.506      0.065 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.857      2.857  R        clock network delay " "     2.857      2.857  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.829     -0.028           clock pessimism removed " "     2.829     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.829      0.000           clock uncertainty " "     2.829      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      0.171      uTh  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     3.000      0.171      uTh  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.506 " "Data Arrival Time  :     3.506" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.000 " "Data Required Time :     3.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.506  " "Slack              :     0.506 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185036115 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730185036115 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730185036116 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[3\] iInstAddr\[10\] " "Latch ALUcontrol:ALUCtrl\|s_out\[3\] is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730185037128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730185037128 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730185082859 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730185082859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.295 " "Worst-case setup slack is -3.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185082863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185082863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.295           -1387.853 iCLK  " "   -3.295           -1387.853 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185082863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730185082863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185124632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185124632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 iCLK  " "    0.256               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185124632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730185124632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730185124637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730185124641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185124671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185124671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730185124671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730185124671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.295 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.295" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730185280226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.295 (VIOLATED) " "Path #1: Setup slack is -3.295 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.469      1.469  R        clock network delay " "     1.469      1.469  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      0.105     uTco  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "     1.574      0.105     uTco  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      0.000 FF  CELL  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|q " "     1.574      0.000 FF  CELL  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.181 FF    IC  s_IMemAddr\[9\]~2\|datad " "     1.755      0.181 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     1.818      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.113      2.295 FF    IC  IMem\|ram~40199\|dataa " "     4.113      2.295 FF    IC  IMem\|ram~40199\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.317      0.204 FF  CELL  IMem\|ram~40199\|combout " "     4.317      0.204 FF  CELL  IMem\|ram~40199\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.655      0.338 FF    IC  IMem\|ram~40200\|datab " "     4.655      0.338 FF    IC  IMem\|ram~40200\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.862      0.207 FF  CELL  IMem\|ram~40200\|combout " "     4.862      0.207 FF  CELL  IMem\|ram~40200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.969      0.107 FF    IC  IMem\|ram~40201\|datad " "     4.969      0.107 FF    IC  IMem\|ram~40201\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.032      0.063 FF  CELL  IMem\|ram~40201\|combout " "     5.032      0.063 FF  CELL  IMem\|ram~40201\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.141      0.109 FF    IC  IMem\|ram~40204\|datac " "     5.141      0.109 FF    IC  IMem\|ram~40204\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.274      0.133 FF  CELL  IMem\|ram~40204\|combout " "     5.274      0.133 FF  CELL  IMem\|ram~40204\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.700      1.426 FF    IC  IMem\|ram~40215\|datab " "     6.700      1.426 FF    IC  IMem\|ram~40215\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.876      0.176 FF  CELL  IMem\|ram~40215\|combout " "     6.876      0.176 FF  CELL  IMem\|ram~40215\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.988      0.112 FF    IC  IMem\|ram~40226\|datac " "     6.988      0.112 FF    IC  IMem\|ram~40226\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.121      0.133 FF  CELL  IMem\|ram~40226\|combout " "     7.121      0.133 FF  CELL  IMem\|ram~40226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.506      1.385 FF    IC  IMem\|ram~40269\|dataa " "     8.506      1.385 FF    IC  IMem\|ram~40269\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.699      0.193 FF  CELL  IMem\|ram~40269\|combout " "     8.699      0.193 FF  CELL  IMem\|ram~40269\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.834      0.135 FF    IC  IMem\|ram~40312\|dataa " "     8.834      0.135 FF    IC  IMem\|ram~40312\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.038      0.204 FF  CELL  IMem\|ram~40312\|combout " "     9.038      0.204 FF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.444      1.406 FF    IC  IMem\|ram~40313\|datab " "    10.444      1.406 FF    IC  IMem\|ram~40313\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.618      0.174 FF  CELL  IMem\|ram~40313\|combout " "    10.618      0.174 FF  CELL  IMem\|ram~40313\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.760      0.142 FF    IC  control0\|Equal6~0\|datab " "    10.760      0.142 FF    IC  control0\|Equal6~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.956      0.196 FR  CELL  control0\|Equal6~0\|combout " "    10.956      0.196 FR  CELL  control0\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.079      0.123 RR    IC  control0\|o_ALUSrc~1\|dataa " "    11.079      0.123 RR    IC  control0\|o_ALUSrc~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.244      0.165 RR  CELL  control0\|o_ALUSrc~1\|combout " "    11.244      0.165 RR  CELL  control0\|o_ALUSrc~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.334      0.090 RR    IC  control0\|o_ALUSrc~2\|datad " "    11.334      0.090 RR    IC  control0\|o_ALUSrc~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.402      0.068 RR  CELL  control0\|o_ALUSrc~2\|combout " "    11.402      0.068 RR  CELL  control0\|o_ALUSrc~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.493      0.091 RR    IC  control0\|o_ALUSrc~3\|datad " "    11.493      0.091 RR    IC  control0\|o_ALUSrc~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.561      0.068 RR  CELL  control0\|o_ALUSrc~3\|combout " "    11.561      0.068 RR  CELL  control0\|o_ALUSrc~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.443      0.882 RR    IC  ALU0\|Mux4~0\|datab " "    12.443      0.882 RR    IC  ALU0\|Mux4~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.610      0.167 RF  CELL  ALU0\|Mux4~0\|combout " "    12.610      0.167 RF  CELL  ALU0\|Mux4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.209      0.599 FF    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|dataa " "    13.209      0.599 FF    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      0.179 FF  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout " "    13.388      0.179 FF  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.096      0.708 FF    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|datac " "    14.096      0.708 FF    IC  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.229      0.133 FF  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|combout " "    14.229      0.133 FF  CELL  ALU0\|shift\|shift0_mux\|\\G_NBit_MUX:20:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.642      0.413 FF    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datac " "    14.642      0.413 FF    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.775      0.133 FF  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout " "    14.775      0.133 FF  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.368 FF    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|datac " "    15.143      0.368 FF    IC  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.276      0.133 FF  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout " "    15.276      0.133 FF  CELL  ALU0\|shift\|shift2_mux\|\\G_NBit_MUX:20:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.398      0.122 FF    IC  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datac " "    15.398      0.122 FF    IC  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.531      0.133 FF  CELL  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout " "    15.531      0.133 FF  CELL  ALU0\|shift\|shift3_mux\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.643      0.112 FF    IC  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|datad " "    15.643      0.112 FF    IC  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.706      0.063 FF  CELL  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|combout " "    15.706      0.063 FF  CELL  ALU0\|shift\|shift4_mux\|\\G_NBit_MUX:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.827      0.121 FF    IC  ALU0\|Mux67~4\|datad " "    15.827      0.121 FF    IC  ALU0\|Mux67~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.890      0.063 FF  CELL  ALU0\|Mux67~4\|combout " "    15.890      0.063 FF  CELL  ALU0\|Mux67~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.997      0.107 FF    IC  ALU0\|Mux67~5\|datad " "    15.997      0.107 FF    IC  ALU0\|Mux67~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.060      0.063 FF  CELL  ALU0\|Mux67~5\|combout " "    16.060      0.063 FF  CELL  ALU0\|Mux67~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.169      0.109 FF    IC  ALU0\|Mux67~6\|datad " "    16.169      0.109 FF    IC  ALU0\|Mux67~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.232      0.063 FF  CELL  ALU0\|Mux67~6\|combout " "    16.232      0.063 FF  CELL  ALU0\|Mux67~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.602      1.370 FF    IC  DMem\|ram~42932\|datab " "    17.602      1.370 FF    IC  DMem\|ram~42932\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.809      0.207 FF  CELL  DMem\|ram~42932\|combout " "    17.809      0.207 FF  CELL  DMem\|ram~42932\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.029      0.220 FF    IC  DMem\|ram~42933\|dataa " "    18.029      0.220 FF    IC  DMem\|ram~42933\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.233      0.204 FF  CELL  DMem\|ram~42933\|combout " "    18.233      0.204 FF  CELL  DMem\|ram~42933\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.683      1.450 FF    IC  DMem\|ram~42941\|datac " "    19.683      1.450 FF    IC  DMem\|ram~42941\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.816      0.133 FF  CELL  DMem\|ram~42941\|combout " "    19.816      0.133 FF  CELL  DMem\|ram~42941\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.949      0.133 FF    IC  DMem\|ram~42942\|dataa " "    19.949      0.133 FF    IC  DMem\|ram~42942\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.142      0.193 FF  CELL  DMem\|ram~42942\|combout " "    20.142      0.193 FF  CELL  DMem\|ram~42942\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.123      0.981 FF    IC  DMem\|ram~42953\|datad " "    21.123      0.981 FF    IC  DMem\|ram~42953\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.186      0.063 FF  CELL  DMem\|ram~42953\|combout " "    21.186      0.063 FF  CELL  DMem\|ram~42953\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.319      0.133 FF    IC  DMem\|ram~42996\|dataa " "    21.319      0.133 FF    IC  DMem\|ram~42996\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.498      0.179 FF  CELL  DMem\|ram~42996\|combout " "    21.498      0.179 FF  CELL  DMem\|ram~42996\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.608      0.110 FF    IC  DMem\|ram~43039\|datac " "    21.608      0.110 FF    IC  DMem\|ram~43039\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.741      0.133 FF  CELL  DMem\|ram~43039\|combout " "    21.741      0.133 FF  CELL  DMem\|ram~43039\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.036      1.295 FF    IC  DMem\|ram~43040\|datad " "    23.036      1.295 FF    IC  DMem\|ram~43040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.099      0.063 FF  CELL  DMem\|ram~43040\|combout " "    23.099      0.063 FF  CELL  DMem\|ram~43040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.205      0.106 FF    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|datad " "    23.205      0.106 FF    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.268      0.063 FF  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|combout " "    23.268      0.063 FF  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.378      0.110 FF    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datad " "    23.378      0.110 FF    IC  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.441      0.063 FF  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout " "    23.441      0.063 FF  CELL  wbJALMux\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.724      1.283 FF    IC  regFile0\|\\G_32_REG:28:reg_inst\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|asdata " "    24.724      1.283 FF    IC  regFile0\|\\G_32_REG:28:reg_inst\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.899      0.175 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    24.899      0.175 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.617      1.617  R        clock network delay " "    21.617      1.617  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.597     -0.020           clock uncertainty " "    21.597     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.604      0.007     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    21.604      0.007     uTsu  regfile:regFile0\|reg_N:\\G_32_REG:28:reg_inst\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.899 " "Data Arrival Time  :    24.899" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.604 " "Data Required Time :    21.604" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.295 (VIOLATED) " "Slack              :    -3.295 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185280227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730185280227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.256 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.256" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318271 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730185318271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.256  " "Path #1: Hold slack is 0.256 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "To Node      : regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      1.630  R        clock network delay " "     1.630      1.630  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.735      0.105     uTco  pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q " "     1.735      0.105     uTco  pc_reg:pcreg\|dffg:\\generateUpper:29:DFFGIU\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.735      0.000 RR  CELL  pcreg\|\\generateUpper:29:DFFGIU\|s_Q\|q " "     1.735      0.000 RR  CELL  pcreg\|\\generateUpper:29:DFFGIU\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.123 RR    IC  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|datac " "     1.858      0.123 RR    IC  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.977      0.119 RF  CELL  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|combout " "     1.977      0.119 RF  CELL  wbJALMux\|\\G_NBit_MUX:29:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.977      0.000 FF    IC  regFile0\|\\G_32_REG:15:reg_inst\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d " "     1.977      0.000 FF    IC  regFile0\|\\G_32_REG:15:reg_inst\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.013      0.036 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     2.013      0.036 FF  CELL  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      1.693  R        clock network delay " "     1.693      1.693  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.673     -0.020           clock pessimism removed " "     1.673     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.673      0.000           clock uncertainty " "     1.673      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.757      0.084      uTh  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     1.757      0.084      uTh  regfile:regFile0\|reg_N:\\G_32_REG:15:reg_inst\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.013 " "Data Arrival Time  :     2.013" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.757 " "Data Required Time :     1.757" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.256  " "Slack              :     0.256 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730185318272 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730185318272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730185342921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730185368278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "17560 " "Peak virtual memory: 17560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730185369974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 02:02:49 2024 " "Processing ended: Tue Oct 29 02:02:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730185369974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:20:13 " "Elapsed time: 00:20:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730185369974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:08:13 " "Total CPU time (on all processors): 01:08:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730185369974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730185369974 ""}
