// Seed: 1698865921
module module_0 (
    output wire id_0,
    input uwire id_1,
    input wand id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5
);
  supply0  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  wire id_28;
  wire id_29;
  wire id_30;
  wire id_31;
  supply1 id_32 = (1 == 1);
  assign id_15 = 1'b0;
endmodule
module module_1 (
    input logic id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    output wor id_11,
    input wire id_12,
    input supply0 id_13,
    output tri1 id_14,
    output uwire id_15,
    output logic id_16
    , id_21,
    output supply0 id_17,
    input tri id_18
    , id_22,
    output tri id_19
);
  wire id_23;
  module_0(
      id_19, id_10, id_13, id_15, id_3, id_2
  );
  genvar id_24;
  assign id_16 = $display(1);
  always @(negedge id_2 or posedge id_3) begin
    if (id_5) begin
      id_16 <= id_0;
    end else $display(id_18);
  end
endmodule
