# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PartieHW.srcs/sources_1/new/BancDeRegistres.vhd" \
"../../../../PartieHW.srcs/sim_1/new/test_BancDeRegistres.vhd" \

# Do not sort compile order
nosort
