{'addr': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['num_lzd_r', 'offset']],
          'DLines': ['783:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f40789c2510>]},
 'c0_r1': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['c0']],
           'DLines': ['816:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789cd550>]},
 'c0_r2': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['c0_r1']],
           'DLines': ['817:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789cd6d0>]},
 'c0_r3': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['c0_r2']],
           'DLines': ['818:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789cd810>]},
 'c0_r4': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['c0_r3']],
           'DLines': ['819:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789cd950>]},
 'c0_r5': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['c0_r4']],
           'DLines': ['820:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789cda90>]},
 'c1_r1': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['c1']],
           'DLines': ['812:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789cd250>]},
 'data_out': {'CDeps': [[[], [], ['rstn']],
                        [[], [], ['rstn'], ['sign_r']],
                        [[], [], ['rstn'], ['sign_r']]],
              'CLines': [[None, None, '873:C'],
                         [None, None, '873:C', '875:C'],
                         [None, None, '873:C', '875:C']],
              'Clocked': True,
              'DDeps': [[], ['sum2_rnd'], ['sum2_rnd']],
              'DLines': ['874:D', '876:D', '878:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789de5d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789dea50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789dec50>]},
 'mask': {'CDeps': [[[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn'], [], ['num_lzd_r'], []],
                    [[], [], ['rstn']]],
          'CLines': [[None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C', None, '752:C', None],
                     [None, None, '749:C']],
          'Clocked': True,
          'DDeps': [[],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    []],
          'DLines': ['769:D',
                     '762:D',
                     '754:D',
                     '759:D',
                     '758:D',
                     '753:D',
                     '763:D',
                     '760:D',
                     '765:D',
                     '757:D',
                     '761:D',
                     '755:D',
                     '766:D',
                     '756:D',
                     '764:D',
                     '767:D',
                     '768:D',
                     '750:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789bed10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b9d50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b4b50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b9690>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b9450>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b48d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b9f90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b98d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789be450>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b9210>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b9b10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b4d50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789be690>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b4f90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789be210>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789be8d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789beb10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b4510>]},
 'mul1_new': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['mul1']],
              'DLines': ['853:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f40789d7310>]},
 'num_lzd_r': {'CDeps': [[[], [], ['rstn']], [[], [], ['rstn']]],
               'CLines': [[None, None, '740:C'], [None, None, '740:C']],
               'Clocked': True,
               'DDeps': [[], ['num_lzd']],
               'DLines': ['741:D', '743:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4078a2ef90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789b4150>]},
 'offset': {'CDeps': [[[], [], ['rstn']], [[], [], ['rstn']]],
            'CLines': [[None, None, '777:C'], [None, None, '777:C']],
            'Clocked': True,
            'DDeps': [['data_in', 'data_in'], []],
            'DLines': ['780:D', '778:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c2350>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c2050>]},
 'sign_r': {'CDeps': [[[]]],
            'CLines': [[None]],
            'Clocked': True,
            'DDeps': [['sign_r', 'data_in']],
            'DLines': ['824:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789cded0>]},
 'sum1_new': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['sum1']],
              'DLines': ['844:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f40789d2d10>]},
 'sum2': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['c0_r5', 'mul1_new']],
          'DLines': ['856:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789d7750>]},
 'sum2_rnd': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['sum2', 'sum2']],
              'DLines': ['860:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789d7bd0>]},
 'valid_in_r': {'CDeps': [[[], [], ['rstn']], [[], [], ['rstn']]],
                'CLines': [[None, None, '828:C'], [None, None, '828:C']],
                'Clocked': True,
                'DDeps': [[], ['valid_in_r', 'valid_in']],
                'DLines': ['829:D', '831:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789d2350>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789d2650>]},
 'valid_out': {'CDeps': [[[], [], ['rstn']], [[], [], ['rstn']]],
               'CLines': [[None, None, '866:C'], [None, None, '866:C']],
               'Clocked': True,
               'DDeps': [['valid_in_r'], []],
               'DLines': ['869:D', '867:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789de250>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789de050>]},
 'x': {'CDeps': [[[], [], ['rstn']], [[], [], ['rstn']]],
       'CLines': [[None, None, '796:C'], [None, None, '796:C']],
       'Clocked': True,
       'DDeps': [[],
                 ['data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in',
                  'data_in']],
       'DLines': ['797:D', '799:D'],
       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c2bd0>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c7810>]},
 'x_r1': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['x', 'mask']],
          'DLines': ['805:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c7b90>]},
 'x_r2': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['x_r1']],
          'DLines': ['806:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c7d10>]},
 'x_r3': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['x_r2']],
          'DLines': ['807:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c7e50>]},
 'x_r4': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['x_r3']],
          'DLines': ['808:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f40789c7f90>]}}
