
*** Running vivado
    with args -log top_design_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_design_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/flyback_controller/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
Command: synth_design -top top_design_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 334.902 ; gain = 128.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_design_wrapper' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design_wrapper.vhd:48]
INFO: [Synth 8-3491] module 'top_design' declared at 'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1113' bound to instance 'top_design_i' of component 'top_design' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design_wrapper.vhd:83]
INFO: [Synth 8-638] synthesizing module 'top_design' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1151]
INFO: [Synth 8-3491] module 'top_design_Dig_compensator_0_0' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_Dig_compensator_0_0/synth/top_design_Dig_compensator_0_0.vhd:56' bound to instance 'Dig_compensator_0' of component 'top_design_Dig_compensator_0_0' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1462]
INFO: [Synth 8-638] synthesizing module 'top_design_Dig_compensator_0_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_Dig_compensator_0_0/synth/top_design_Dig_compensator_0_0.vhd:86]
INFO: [Synth 8-3491] module 'Dig_compensator' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:12' bound to instance 'U0' of component 'Dig_compensator' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_Dig_compensator_0_0/synth/top_design_Dig_compensator_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:127]
INFO: [Synth 8-3491] module 'Dig_compensator_AXILiteS_s_axi' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_AXILiteS_s_axi.vhd:12' bound to instance 'Dig_compensator_AXILiteS_s_axi_U' of component 'Dig_compensator_AXILiteS_s_axi' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:381]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_AXILiteS_s_axi' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_AXILiteS_s_axi.vhd:96]
INFO: [Synth 8-3491] module 'Dig_compensator_AXILiteS_s_axi_ram' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_AXILiteS_s_axi.vhd:556' bound to instance 'int_params_coef' of component 'Dig_compensator_AXILiteS_s_axi_ram' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_AXILiteS_s_axi.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_AXILiteS_s_axi_ram' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_AXILiteS_s_axi.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_AXILiteS_s_axi_ram' (1#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_AXILiteS_s_axi.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_AXILiteS_s_axi' (2#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_AXILiteS_s_axi.vhd:96]
INFO: [Synth 8-3491] module 'Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp.vhd:11' bound to instance 'Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0' of component 'Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:421]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp.vhd:30]
INFO: [Synth 8-3491] module 'Dig_compensator_ap_faddfsub_3_full_dsp_32' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_faddfsub_3_full_dsp_32.vhd:59' bound to instance 'Dig_compensator_ap_faddfsub_3_full_dsp_32_u' of component 'Dig_compensator_ap_faddfsub_3_full_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_ap_faddfsub_3_full_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_faddfsub_3_full_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_ap_faddfsub_3_full_dsp_32' (20#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp' (21#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp.vhd:30]
INFO: [Synth 8-3491] module 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp.vhd:11' bound to instance 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1' of component 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:437]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
INFO: [Synth 8-3491] module 'Dig_compensator_ap_fmul_2_max_dsp_32' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'Dig_compensator_ap_fmul_2_max_dsp_32_u' of component 'Dig_compensator_ap_fmul_2_max_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_ap_fmul_2_max_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_ap_fmul_2_max_dsp_32' (29#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp' (30#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
INFO: [Synth 8-3491] module 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp.vhd:11' bound to instance 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2' of component 'Dig_compensator_fmul_32ns_32ns_32_4_max_dsp' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:452]
INFO: [Synth 8-3491] module 'Dig_compensator_sitofp_32ns_32_6' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_sitofp_32ns_32_6.vhd:11' bound to instance 'Dig_compensator_sitofp_32ns_32_6_U3' of component 'Dig_compensator_sitofp_32ns_32_6' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:467]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_sitofp_32ns_32_6' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_sitofp_32ns_32_6.vhd:27]
INFO: [Synth 8-3491] module 'Dig_compensator_ap_sitofp_4_no_dsp_32' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_sitofp_4_no_dsp_32.vhd:59' bound to instance 'Dig_compensator_ap_sitofp_4_no_dsp_32_u' of component 'Dig_compensator_ap_sitofp_4_no_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_sitofp_32ns_32_6.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_ap_sitofp_4_no_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_ap_sitofp_4_no_dsp_32' (39#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_sitofp_32ns_32_6' (40#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_sitofp_32ns_32_6.vhd:27]
INFO: [Synth 8-3491] module 'Dig_compensator_fcmp_32ns_32ns_1_1' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fcmp_32ns_32ns_1_1.vhd:11' bound to instance 'Dig_compensator_fcmp_32ns_32ns_1_1_U4' of component 'Dig_compensator_fcmp_32ns_32ns_1_1' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:480]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_fcmp_32ns_32ns_1_1' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fcmp_32ns_32ns_1_1.vhd:27]
INFO: [Synth 8-3491] module 'Dig_compensator_ap_fcmp_0_no_dsp_32' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fcmp_0_no_dsp_32.vhd:59' bound to instance 'Dig_compensator_ap_fcmp_0_no_dsp_32_u' of component 'Dig_compensator_ap_fcmp_0_no_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fcmp_32ns_32ns_1_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Dig_compensator_ap_fcmp_0_no_dsp_32' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_ap_fcmp_0_no_dsp_32' (44#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/ip/Dig_compensator_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator_fcmp_32ns_32ns_1_1' (45#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator_fcmp_32ns_32ns_1_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Dig_compensator' (46#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dig_compensator_v1_0/hdl/vhdl/Dig_compensator.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top_design_Dig_compensator_0_0' (47#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_Dig_compensator_0_0/synth/top_design_Dig_compensator_0_0.vhd:86]
INFO: [Synth 8-3491] module 'top_design_ad7476_IF_0_0' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_ad7476_IF_0_0/synth/top_design_ad7476_IF_0_0.vhd:56' bound to instance 'ad7476_IF_0' of component 'top_design_ad7476_IF_0_0' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1490]
INFO: [Synth 8-638] synthesizing module 'top_design_ad7476_IF_0_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_ad7476_IF_0_0/synth/top_design_ad7476_IF_0_0.vhd:69]
INFO: [Synth 8-3491] module 'ad7476_IF' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/ad7476_if_v1_0/src/ad7476_IF.vhd:24' bound to instance 'U0' of component 'ad7476_IF' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_ad7476_IF_0_0/synth/top_design_ad7476_IF_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ad7476_IF' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/ad7476_if_v1_0/src/ad7476_IF.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ad7476_IF' (48#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/ad7476_if_v1_0/src/ad7476_IF.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top_design_ad7476_IF_0_0' (49#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_ad7476_IF_0_0/synth/top_design_ad7476_IF_0_0.vhd:69]
INFO: [Synth 8-3491] module 'top_design_dPWM_0_0' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_dPWM_0_0/synth/top_design_dPWM_0_0.vhd:56' bound to instance 'dPWM_0' of component 'top_design_dPWM_0_0' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1501]
INFO: [Synth 8-638] synthesizing module 'top_design_dPWM_0_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_dPWM_0_0/synth/top_design_dPWM_0_0.vhd:66]
INFO: [Synth 8-3491] module 'dpwm_core' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dpwm_v1_0/src/dpwm_core.vhd:34' bound to instance 'U0' of component 'dpwm_core' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_dPWM_0_0/synth/top_design_dPWM_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'dpwm_core' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dpwm_v1_0/src/dpwm_core.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'dpwm_core' (50#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/dpwm_v1_0/src/dpwm_core.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top_design_dPWM_0_0' (51#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_dPWM_0_0/synth/top_design_dPWM_0_0.vhd:66]
INFO: [Synth 8-3491] module 'top_design_processing_system7_0_0' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/synth/top_design_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'top_design_processing_system7_0_0' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1509]
INFO: [Synth 8-638] synthesizing module 'top_design_processing_system7_0_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/synth/top_design_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (52#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (53#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (54#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (55#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/synth/top_design_processing_system7_0_0.v:339]
INFO: [Synth 8-256] done synthesizing module 'top_design_processing_system7_0_0' (56#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/synth/top_design_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'top_design_processing_system7_0_axi_periph_0' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:629]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1M5VN0G' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1M5VN0G' (57#1) [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1E7OJK6' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1E7OJK6' (58#1) [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:168]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1DWISN5' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:292]
INFO: [Synth 8-3491] module 'top_design_auto_pc_0' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_auto_pc_0/synth/top_design_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'top_design_auto_pc_0' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:475]
INFO: [Synth 8-638] synthesizing module 'top_design_auto_pc_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_auto_pc_0/synth/top_design_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (59#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (60#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (61#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (62#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (63#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (64#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (64#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (65#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (66#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (67#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (67#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (67#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (68#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (69#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (70#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (70#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (70#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (70#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (71#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (72#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (73#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (74#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'top_design_auto_pc_0' (75#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_auto_pc_0/synth/top_design_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1DWISN5' (76#1) [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:292]
INFO: [Synth 8-3491] module 'top_design_xbar_0' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_xbar_0/synth/top_design_xbar_0.v:59' bound to instance 'xbar' of component 'top_design_xbar_0' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'top_design_xbar_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_xbar_0/synth/top_design_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (77#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (78#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (78#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' (79#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' (80#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' (81#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter' (82#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' (82#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (83#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (83#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (83#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (83#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' (83#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (83#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' (84#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' (85#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'top_design_xbar_0' (86#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_xbar_0/synth/top_design_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'top_design_processing_system7_0_axi_periph_0' (87#1) [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:629]
INFO: [Synth 8-3491] module 'top_design_rst_processing_system7_0_100M_1' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/synth/top_design_rst_processing_system7_0_100M_1.vhd:56' bound to instance 'rst_processing_system7_0_100M' of component 'top_design_rst_processing_system7_0_100M_1' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'top_design_rst_processing_system7_0_100M_1' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/synth/top_design_rst_processing_system7_0_100M_1.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/synth/top_design_rst_processing_system7_0_100M_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (88#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (89#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (90#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (91#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (92#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (93#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'top_design_rst_processing_system7_0_100M_1' (94#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/synth/top_design_rst_processing_system7_0_100M_1.vhd:71]
INFO: [Synth 8-3491] module 'top_design_system_controller_0_2' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_system_controller_0_2/synth/top_design_system_controller_0_2.vhd:56' bound to instance 'system_controller_0' of component 'top_design_system_controller_0_2' [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'top_design_system_controller_0_2' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_system_controller_0_2/synth/top_design_system_controller_0_2.vhd:89]
INFO: [Synth 8-3491] module 'system_controller_v3_0' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0.vhd:5' bound to instance 'U0' of component 'system_controller_v3_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_system_controller_0_2/synth/top_design_system_controller_0_2.vhd:155]
INFO: [Synth 8-638] synthesizing module 'system_controller_v3_0' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0.vhd:55]
INFO: [Synth 8-3491] module 'system_controller_v3_0_S00_AXI' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0_S00_AXI.vhd:5' bound to instance 'system_controller_v3_0_S00_AXI_inst' of component 'system_controller_v3_0_S00_AXI' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'system_controller_v3_0_S00_AXI' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0_S00_AXI.vhd:92]
INFO: [Synth 8-226] default block is never used [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0_S00_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0_S00_AXI.vhd:368]
INFO: [Synth 8-3491] module 'system_controller_core' declared at 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/src/system_controller_core.vhd:24' bound to instance 'system_controller_core0' of component 'system_controller_core' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0_S00_AXI.vhd:402]
INFO: [Synth 8-638] synthesizing module 'system_controller_core' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/src/system_controller_core.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'system_controller_core' (95#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/src/system_controller_core.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'system_controller_v3_0_S00_AXI' (96#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'system_controller_v3_0' (97#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/uc3m/system_controller_v3_0/hdl/system_controller_v3_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'top_design_system_controller_0_2' (98#1) [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_system_controller_0_2/synth/top_design_system_controller_0_2.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'top_design' (99#1) [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd:1151]
INFO: [Synth 8-256] done synthesizing module 'top_design_wrapper' (100#1) [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design_wrapper.vhd:48]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[9]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[8]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[7]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[6]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[5]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[4]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[3]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[2]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[1]
WARNING: [Synth 8-3331] design system_controller_core has unconnected port TRIGGER[0]
WARNING: [Synth 8-3331] design system_controller_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design system_controller_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design system_controller_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design system_controller_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design system_controller_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design system_controller_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rlast[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 535.992 ; gain = 330.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 535.992 ; gain = 330.066
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/top_design_processing_system7_0_0.xdc] for cell 'top_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/top_design_processing_system7_0_0.xdc] for cell 'top_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/top_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1_board.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1_board.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/constrs_1/imports/constrs_1/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/constrs_1/imports/constrs_1/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/constrs_1/imports/constrs_1/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 19 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 694.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 694.488 ; gain = 488.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 694.488 ; gain = 488.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_design_i/processing_system7_0/inst. (constraint file  D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for top_design_i/rst_processing_system7_0_100M/U0. (constraint file  D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for top_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/Dig_compensator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/ad7476_IF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/dPWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_design_i/system_controller_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 694.488 ; gain = 488.563
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_12_fu_555_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_fu_583_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs3_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs2_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs4_fu_399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_315_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_reg' and it is trimmed from '16' to '15' bits. [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/ad7476_if_v1_0/src/ad7476_IF.vhd:74]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'system_controller_core'
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              000 |                              000
                    idle |                              001 |                              001
               acq_start |                              010 |                              010
                acq_wait |                              011 |                              011
                   vctrl |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'system_controller_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 694.488 ; gain = 488.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 694.488 ; gain = 488.563
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/notlhs_fu_315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/notrhs_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/notlhs2_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/notrhs3_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/notlhs4_fu_399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/notrhs5_fu_405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'U0/temp_reg' and it is trimmed from '15' to '14' bits. [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/gfb/ad7476_if_v1_0/src/ad7476_IF.vhd:74]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 694.488 ; gain = 488.563
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 694.488 ; gain = 488.563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal U0/Dig_compensator_AXILiteS_s_axi_U/int_params_coef/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/rstate_reg[1]' (FDS) to 'top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_design_i/Dig_compensator_0/\U0/Dig_compensator_AXILiteS_s_axi_U/wstate_reg[2] )
INFO: [Synth 8-3332] Sequential element (U0/Dig_compensator_AXILiteS_s_axi_U/wstate_reg[2]) is unused and will be removed from module top_design_Dig_compensator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Dig_compensator_AXILiteS_s_axi_U/rstate_reg[1]) is unused and will be removed from module top_design_Dig_compensator_0_0.
INFO: [Synth 8-3886] merging instance 'top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (U0/temp_reg[13]) is unused and will be removed from module top_design_ad7476_IF_0_0.
INFO: [Synth 8-3332] Sequential element (U0/temp_reg[12]) is unused and will be removed from module top_design_ad7476_IF_0_0.
INFO: [Synth 8-3886] merging instance 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module top_design_xbar_0.
INFO: [Synth 8-3886] merging instance 'top_design_i/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'top_design_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_design_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'top_design_i/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/bsr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/pr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_design_i/system_controller_0/\U0/system_controller_v3_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_design_i/system_controller_0/\U0/system_controller_v3_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/system_controller_v3_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module top_design_system_controller_0_2.
INFO: [Synth 8-3886] merging instance 'top_design_i/Dig_compensator_0/U0/Dig_compensator_sitofp_32ns_32_6_U3/Dig_compensator_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'top_design_i/Dig_compensator_0/U0/Dig_compensator_sitofp_32ns_32_6_U3/Dig_compensator_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized3.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 694.488 ; gain = 488.563
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 694.488 ; gain = 488.563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:43 . Memory (MB): peak = 920.691 ; gain = 714.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:45 . Memory (MB): peak = 949.910 ; gain = 743.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module top_design_auto_pc_0.
INFO: [Synth 8-4480] The timing for the instance U0/Dig_compensator_AXILiteS_s_axi_U/int_params_coef/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/Dig_compensator_AXILiteS_s_axi_U/int_params_coef/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 968.629 ; gain = 762.703

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:51 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:51 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     2|
|3     |CARRY4    |    27|
|4     |DSP48E1   |     1|
|5     |DSP48E1_1 |     1|
|6     |DSP48E1_2 |     2|
|7     |DSP48E1_3 |     2|
|8     |DSP48E1_4 |     2|
|9     |LUT1      |   183|
|10    |LUT2      |   209|
|11    |LUT3      |   672|
|12    |LUT4      |   371|
|13    |LUT5      |   384|
|14    |LUT6      |   679|
|15    |MUXCY     |   209|
|16    |MUXF7     |    34|
|17    |PS7       |     1|
|18    |RAMB36E1  |     1|
|19    |SRL16     |     1|
|20    |SRL16E    |    24|
|21    |SRLC32E   |    47|
|22    |XORCY     |    89|
|23    |FDCE      |    39|
|24    |FDE       |    19|
|25    |FDR       |     8|
|26    |FDRE      |  2366|
|27    |FDSE      |    59|
|28    |IBUF      |     1|
|29    |OBUF      |     7|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 968.629 ; gain = 762.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 418 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:33 . Memory (MB): peak = 968.629 ; gain = 550.797
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 968.629 ; gain = 762.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 56 instances
  FDE => FDRE: 19 instances
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
442 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 968.629 ; gain = 709.293
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 968.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 20 12:48:12 2016...
