{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634207962485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634207962485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 12:39:22 2021 " "Processing started: Thu Oct 14 12:39:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634207962485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634207962485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Toplevel_C5G_HEX4_UART -c Toplevel_C5G_HEX4_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off Toplevel_C5G_HEX4_UART -c Toplevel_C5G_HEX4_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634207962485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634207964185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634207964185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/desktop/local_verilog/learn_hdl/examples/ex01_maj_vote/src/maj_vote.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/desktop/local_verilog/learn_hdl/examples/ex01_maj_vote/src/maj_vote.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maj_vote " "Found entity 1: maj_vote" {  } { { "../src/maj_vote.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/src/maj_vote.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634207977336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634207977336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_c5g_hex4_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_c5g_hex4_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_c5g_hex4_uart " "Found entity 1: toplevel_c5g_hex4_uart" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634207977336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634207977336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_c5g_hex4_uart " "Elaborating entity \"toplevel_c5g_hex4_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634207977456 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] toplevel_c5g_hex4_uart.sv(16) " "Output port \"LEDG\[7..1\]\" at toplevel_c5g_hex4_uart.sv(16) has no driver" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634207977456 "|toplevel_c5g_hex4_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR toplevel_c5g_hex4_uart.sv(17) " "Output port \"LEDR\" at toplevel_c5g_hex4_uart.sv(17) has no driver" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634207977456 "|toplevel_c5g_hex4_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX toplevel_c5g_hex4_uart.sv(35) " "Output port \"UART_TX\" at toplevel_c5g_hex4_uart.sv(35) has no driver" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634207977456 "|toplevel_c5g_hex4_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj_vote maj_vote:maj_vote_u0 " "Elaborating entity \"maj_vote\" for hierarchy \"maj_vote:maj_vote_u0\"" {  } { { "toplevel_c5g_hex4_uart.sv" "maj_vote_u0" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634207977465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634207978064 "|toplevel_c5g_hex4_uart|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634207978064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634207978164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634207978616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634207978616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/Desktop/local_verilog/learn_HDL/examples/ex01_maj_vote/fpga/toplevel_c5g_hex4_uart.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634207978717 "|toplevel_c5g_hex4_uart|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634207978717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634207978719 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634207978719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634207978719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634207978719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634207978766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 12:39:38 2021 " "Processing ended: Thu Oct 14 12:39:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634207978766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634207978766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634207978766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634207978766 ""}
