<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: StdDriver/inc/spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifndef __SPI_H__</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define __SPI_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Include related headers                                                                                 */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_m4521_8h.html">M4521.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;{</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">   37</a></span>&#160;<span class="preprocessor">#define SPI_MODE_0        (SPI_CTL_TXNEG_Msk)                             </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">   38</a></span>&#160;<span class="preprocessor">#define SPI_MODE_1        (SPI_CTL_RXNEG_Msk)                             </span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">   39</a></span>&#160;<span class="preprocessor">#define SPI_MODE_2        (SPI_CTL_CLKPOL_Msk | SPI_CTL_RXNEG_Msk)        </span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">   40</a></span>&#160;<span class="preprocessor">#define SPI_MODE_3        (SPI_CTL_CLKPOL_Msk | SPI_CTL_TXNEG_Msk)        </span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">   42</a></span>&#160;<span class="preprocessor">#define SPI_SLAVE         (SPI_CTL_SLAVE_Msk)                             </span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">   43</a></span>&#160;<span class="preprocessor">#define SPI_MASTER        (0x0)                                           </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81f0aae3c3a2adba06ac3b802b38915a">   45</a></span>&#160;<span class="preprocessor">#define SPI_SS                (SPI_SSCTL_SS_Msk)                          </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bfc94771e6451d3c1eaeb0c4fa5838b">   46</a></span>&#160;<span class="preprocessor">#define SPI_SS_ACTIVE_HIGH    (SPI_SSCTL_SSACTPOL_Msk)                    </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">   47</a></span>&#160;<span class="preprocessor">#define SPI_SS_ACTIVE_LOW     (0x0)                                       </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI Interrupt Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">   50</a></span>&#160;<span class="preprocessor">#define SPI_UNIT_INT_MASK                (0x001)                          </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">   51</a></span>&#160;<span class="preprocessor">#define SPI_SSACT_INT_MASK               (0x002)                          </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">   52</a></span>&#160;<span class="preprocessor">#define SPI_SSINACT_INT_MASK             (0x004)                          </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">   53</a></span>&#160;<span class="preprocessor">#define SPI_SLVUR_INT_MASK               (0x008)                          </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">   54</a></span>&#160;<span class="preprocessor">#define SPI_SLVBE_INT_MASK               (0x010)                          </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">   55</a></span>&#160;<span class="preprocessor">#define SPI_SLVTO_INT_MASK               (0x020)                          </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">   56</a></span>&#160;<span class="preprocessor">#define SPI_TXUF_INT_MASK                (0x040)                          </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">   57</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_TXTH_INT_MASK           (0x080)                          </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">   58</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_RXTH_INT_MASK           (0x100)                          </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">   59</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_RXOV_INT_MASK           (0x200)                          </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">   60</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_RXTO_INT_MASK           (0x400)                          </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI Status Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">   63</a></span>&#160;<span class="preprocessor">#define SPI_BUSY_MASK                    (0x01)                           </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">   64</a></span>&#160;<span class="preprocessor">#define SPI_RX_EMPTY_MASK                (0x02)                           </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">   65</a></span>&#160;<span class="preprocessor">#define SPI_RX_FULL_MASK                 (0x04)                           </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">   66</a></span>&#160;<span class="preprocessor">#define SPI_TX_EMPTY_MASK                (0x08)                           </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">   67</a></span>&#160;<span class="preprocessor">#define SPI_TX_FULL_MASK                 (0x10)                           </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">   68</a></span>&#160;<span class="preprocessor">#define SPI_TXRX_RESET_MASK              (0x20)                           </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">   69</a></span>&#160;<span class="preprocessor">#define SPI_SPIEN_STS_MASK               (0x40)                           </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">   70</a></span>&#160;<span class="preprocessor">#define SPI_SSLINE_STS_MASK              (0x80)                           </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Data Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16a3b0b93108bdb28622ee1fde406e74">   74</a></span>&#160;<span class="preprocessor">#define I2S_DATABIT_8           (0 &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaef2e8e7bb14ae7fc7d54f2ac07bf77c0">   75</a></span>&#160;<span class="preprocessor">#define I2S_DATABIT_16          (1 &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0957bf6df26d41575d56e746a2ea796c">   76</a></span>&#160;<span class="preprocessor">#define I2S_DATABIT_24          (2 &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40c322dcbc158cc7164c07e9f2c40c80">   77</a></span>&#160;<span class="preprocessor">#define I2S_DATABIT_32          (3 &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Audio Format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3c732d1467300d87c582a1497e8dbadf">   80</a></span>&#160;<span class="preprocessor">#define I2S_MONO                SPI_I2SCTL_MONO_Msk                </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga07e34ebc83183644aa54cc124b769a43">   81</a></span>&#160;<span class="preprocessor">#define I2S_STEREO              0                                  </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Data Format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90345ca5444dd0dbed2eccb431a3842b">   84</a></span>&#160;<span class="preprocessor">#define I2S_FORMAT_I2S          (0&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3bd7a06f57d0d9d378c8dce4341123c">   85</a></span>&#160;<span class="preprocessor">#define I2S_FORMAT_MSB          (1&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad1cd35edde095b4f8949ba5f513b53e8">   86</a></span>&#160;<span class="preprocessor">#define I2S_FORMAT_PCMA         (2&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga00368aa8afaa63df1f2a7e95dd2e57e1">   87</a></span>&#160;<span class="preprocessor">#define I2S_FORMAT_PCMB         (3&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Operation mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9e5624a40dc8eda3599288c8cff2f22">   90</a></span>&#160;<span class="preprocessor">#define I2S_MODE_SLAVE          SPI_I2SCTL_SLAVE_Msk               </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8327f554a7500ea441a48b9eb05b7411">   91</a></span>&#160;<span class="preprocessor">#define I2S_MODE_MASTER         0                                  </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S TX FIFO Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae690402b0ccf08e5061ac7c70713b02e">   94</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_TX_LEVEL_WORD_0    0                              </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabc3d3546c16ffc55143f50a7d0bac1b1">   95</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_TX_LEVEL_WORD_1    (1 &lt;&lt; SPI_FIFOCTL_TXTH_Pos)    </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5e11a5a6f00ff1d1f5e7d2200398ae95">   96</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_TX_LEVEL_WORD_2    (2 &lt;&lt; SPI_FIFOCTL_TXTH_Pos)    </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de9d5e6b4dce97f258b2e2078588494">   97</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_TX_LEVEL_WORD_3    (3 &lt;&lt; SPI_FIFOCTL_TXTH_Pos)    </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S RX FIFO Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f8bce7fee3a62d2713b8c47934a8e1e">   99</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_RX_LEVEL_WORD_1    0                              </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga679b7193dcfe9b8d5bd0a5ea43136a8c">  100</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_RX_LEVEL_WORD_2    (1 &lt;&lt; SPI_FIFOCTL_RXTH_Pos)    </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5790bce060f7ae4ffdc17f3198d38929">  101</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_RX_LEVEL_WORD_3    (2 &lt;&lt; SPI_FIFOCTL_RXTH_Pos)    </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac48977a3b31ec580b64405b662643473">  102</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_RX_LEVEL_WORD_4    (3 &lt;&lt; SPI_FIFOCTL_RXTH_Pos)    </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Record Channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga467f1018ffb78a394313b9ec17a8f3d5">  105</a></span>&#160;<span class="preprocessor">#define I2S_MONO_RIGHT          0                                  </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafc83a3e0c699e5b04c5f1a73235bc8f9">  106</a></span>&#160;<span class="preprocessor">#define I2S_MONO_LEFT           SPI_I2SCTL_RXLCH_Msk               </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bad1d3eaf5f184bc422679b4734dd21">  109</a></span>&#160;<span class="preprocessor">#define I2S_RIGHT               0                                  </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3022a51ef09ad1a4f1b383a6f972a784">  110</a></span>&#160;<span class="preprocessor">#define I2S_LEFT                1                                  </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Interrupt Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad6c78f8b2ed3468d5c7cb9cece1c4534">  113</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_TXTH_INT_MASK           (0x01)                          </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca289484e747dcb4353994a131d84113">  114</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_RXTH_INT_MASK           (0x02)                          </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf944200798c17f84bb4250d2fe015fac">  115</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_RXOV_INT_MASK           (0x04)                          </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0d3d97f187134974ca059f85e620c871">  116</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_RXTO_INT_MASK           (0x08)                          </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac9958e3b5ef891b0ae85e1c5c492300a">  117</a></span>&#160;<span class="preprocessor">#define I2S_TXUF_INT_MASK                (0x10)                          </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacfa81171c9972e84cace175c120ad1ef">  118</a></span>&#160;<span class="preprocessor">#define I2S_RIGHT_ZC_INT_MASK            (0x20)                          </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3a8a3e1dd3062d82ccc87c6f6c3e5e3">  119</a></span>&#160;<span class="preprocessor">#define I2S_LEFT_ZC_INT_MASK             (0x40)                          </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group SPI_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">  134</a></span>&#160;<span class="preprocessor">#define SPI_CLR_UNIT_TRANS_INT_FLAG(spi)   ((spi)-&gt;STATUS = SPI_STATUS_UNITIF_Msk)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">  142</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_2BIT_MODE(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_TWOBIT_Msk)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">  150</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_3WIRE_MODE(spi)   ((spi)-&gt;SSCTL &amp;= ~SPI_SSCTL_SLV3WIRE_Msk)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">  158</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_DUAL_MODE(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_DUALIOEN_Msk)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">  166</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_QUAD_MODE(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_QUADIOEN_Msk)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">  174</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_2BIT_MODE(spi)   ((spi)-&gt;CTL |= SPI_CTL_TWOBIT_Msk)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">  182</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_3WIRE_MODE(spi)   ((spi)-&gt;SSCTL |= SPI_SSCTL_SLV3WIRE_Msk)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">  190</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_DUAL_INPUT_MODE(spi)   ((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~SPI_CTL_QDIODIR_Msk)) | SPI_CTL_DUALIOEN_Msk)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">  198</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_DUAL_OUTPUT_MODE(spi)   ((spi)-&gt;CTL |= (SPI_CTL_QDIODIR_Msk | SPI_CTL_DUALIOEN_Msk))</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">  206</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_QUAD_INPUT_MODE(spi)   ((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~SPI_CTL_QDIODIR_Msk)) | SPI_CTL_QUADIOEN_Msk)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">  214</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_QUAD_OUTPUT_MODE(spi)   ((spi)-&gt;CTL |= (SPI_CTL_QDIODIR_Msk | SPI_CTL_QUADIOEN_Msk))</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">  222</a></span>&#160;<span class="preprocessor">#define SPI_TRIGGER_RX_PDMA(spi)   ((spi)-&gt;PDMACTL |= SPI_PDMACTL_RXPDMAEN_Msk)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">  230</a></span>&#160;<span class="preprocessor">#define SPI_TRIGGER_TX_PDMA(spi)   ((spi)-&gt;PDMACTL |= SPI_PDMACTL_TXPDMAEN_Msk)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">  238</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_RX_PDMA(spi) ( (spi)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_RXPDMAEN_Msk )</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">  246</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_TX_PDMA(spi) ( (spi)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_TXPDMAEN_Msk )</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">  254</a></span>&#160;<span class="preprocessor">#define SPI_GET_RX_FIFO_COUNT(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_RXCNT_Msk) &gt;&gt; SPI_STATUS_RXCNT_Pos)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">  263</a></span>&#160;<span class="preprocessor">#define SPI_GET_RX_FIFO_EMPTY_FLAG(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_RXEMPTY_Msk)&gt;&gt;SPI_STATUS_RXEMPTY_Pos)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">  272</a></span>&#160;<span class="preprocessor">#define SPI_GET_TX_FIFO_EMPTY_FLAG(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_TXEMPTY_Msk)&gt;&gt;SPI_STATUS_TXEMPTY_Pos)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">  281</a></span>&#160;<span class="preprocessor">#define SPI_GET_TX_FIFO_FULL_FLAG(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_TXFULL_Msk)&gt;&gt;SPI_STATUS_TXFULL_Pos)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">  289</a></span>&#160;<span class="preprocessor">#define SPI_READ_RX(spi)   ((spi)-&gt;RX)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">  298</a></span>&#160;<span class="preprocessor">#define SPI_WRITE_TX(spi, u32TxData)   ((spi)-&gt;TX = (u32TxData))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">  306</a></span>&#160;<span class="preprocessor">#define SPI_SET_SS_HIGH(spi)   ((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~SPI_SSCTL_AUTOSS_Msk)) | (SPI_SSCTL_SSACTPOL_Msk | SPI_SSCTL_SS_Msk))</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">  314</a></span>&#160;<span class="preprocessor">#define SPI_SET_SS_LOW(spi)   ((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~(SPI_SSCTL_AUTOSS_Msk | SPI_SSCTL_SSACTPOL_Msk))) | SPI_SSCTL_SS_Msk)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">  322</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_BYTE_REORDER(spi)   ((spi)-&gt;CTL |=  SPI_CTL_REORDER_Msk)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">  330</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_BYTE_REORDER(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_REORDER_Msk)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">  340</a></span>&#160;<span class="preprocessor">#define SPI_SET_SUSPEND_CYCLE(spi, u32SuspCycle)   ((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~SPI_CTL_SUSPITV_Msk) | ((u32SuspCycle) &lt;&lt; SPI_CTL_SUSPITV_Pos))</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">  348</a></span>&#160;<span class="preprocessor">#define SPI_SET_LSB_FIRST(spi)   ((spi)-&gt;CTL |= SPI_CTL_LSB_Msk)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">  356</a></span>&#160;<span class="preprocessor">#define SPI_SET_MSB_FIRST(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_LSB_Msk)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">  365</a></span>&#160;<span class="preprocessor">#define SPI_SET_DATA_WIDTH(spi, u32Width)   ((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~SPI_CTL_DWIDTH_Msk) | (((u32Width)&amp;0x1F) &lt;&lt; SPI_CTL_DWIDTH_Pos))</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">  374</a></span>&#160;<span class="preprocessor">#define SPI_IS_BUSY(spi)   ( ((spi)-&gt;STATUS &amp; SPI_STATUS_BUSY_Msk)&gt;&gt;SPI_STATUS_BUSY_Pos )</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">  382</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE(spi)   ((spi)-&gt;CTL |= SPI_CTL_SPIEN_Msk)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">  390</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_SPIEN_Msk)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga29a34eb8d79a7a8e30262e570d6da23a">  402</a></span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga29a34eb8d79a7a8e30262e570d6da23a">I2S_ENABLE_TX_ZCD</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">if</span>(u32ChMask == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bad1d3eaf5f184bc422679b4734dd21">I2S_RIGHT</a>)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> |= <a class="code" href="_m4521_8h.html#aa9104a86bf04df3ac6b9ca062c753cc9">SPI_I2SCTL_RZCEN_Msk</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> |= <a class="code" href="_m4521_8h.html#a2aafa74d11714e92d30965e8eac4a73b">SPI_I2SCTL_LZCEN_Msk</a>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga73ff68fdd9e6010b8a8fc82724dec4f8">  419</a></span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga73ff68fdd9e6010b8a8fc82724dec4f8">I2S_DISABLE_TX_ZCD</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span>(u32ChMask == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bad1d3eaf5f184bc422679b4734dd21">I2S_RIGHT</a>)</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> &amp;= ~<a class="code" href="_m4521_8h.html#aa9104a86bf04df3ac6b9ca062c753cc9">SPI_I2SCTL_RZCEN_Msk</a>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> &amp;= ~<a class="code" href="_m4521_8h.html#a2aafa74d11714e92d30965e8eac4a73b">SPI_I2SCTL_LZCEN_Msk</a>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;}</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabccd2d656def2fb743d8863b9f82334a">  433</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_TXDMA(i2s)  ( (i2s)-&gt;PDMACTL |= SPI_PDMACTL_TXPDMAEN_Msk )</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf63a5cf01e2331943aff250913dd1e02">  441</a></span>&#160;<span class="preprocessor">#define I2S_DISABLE_TXDMA(i2s) ( (i2s)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_TXPDMAEN_Msk )</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaed89559595e4e43a54937858f0173614">  449</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_RXDMA(i2s) ( (i2s)-&gt;PDMACTL |= SPI_PDMACTL_RXPDMAEN_Msk )</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga253cf82861d46a67f134646e7ecd1154">  457</a></span>&#160;<span class="preprocessor">#define I2S_DISABLE_RXDMA(i2s) ( (i2s)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_RXPDMAEN_Msk )</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e4297a7a28cf99338b059a80505eedb">  465</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_TX(i2s) ( (i2s)-&gt;I2SCTL |= SPI_I2SCTL_TXEN_Msk )</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga88a15d394f32b78845e8f1b0fa653722">  473</a></span>&#160;<span class="preprocessor">#define I2S_DISABLE_TX(i2s) ( (i2s)-&gt;I2SCTL &amp;= ~SPI_I2SCTL_TXEN_Msk )</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12fa631bb1e38e07e0ed93ac0fdaa656">  481</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_RX(i2s) ( (i2s)-&gt;I2SCTL |= SPI_I2SCTL_RXEN_Msk )</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0b22ec50416a496059ca44a371c27d0">  489</a></span>&#160;<span class="preprocessor">#define I2S_DISABLE_RX(i2s) ( (i2s)-&gt;I2SCTL &amp;= ~SPI_I2SCTL_RXEN_Msk )</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabdf3dec7fe35e63ec0afd5de0141dc60">  497</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_TX_MUTE(i2s)  ( (i2s)-&gt;I2SCTL |= SPI_I2SCTL_MUTE_Msk )</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7bae4de37b7d31158703d4c709a017da">  505</a></span>&#160;<span class="preprocessor">#define I2S_DISABLE_TX_MUTE(i2s) ( (i2s)-&gt;I2SCTL &amp;= ~SPI_I2SCTL_MUTE_Msk )</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga96fa906a864b3da32b2276b54d25cf62">  513</a></span>&#160;<span class="preprocessor">#define I2S_CLR_TX_FIFO(i2s) ( (i2s)-&gt;FIFOCTL |= SPI_FIFOCTL_TXFBCLR_Msk )</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae1675657efdbbdeb7a0e9331f04db4e9">  521</a></span>&#160;<span class="preprocessor">#define I2S_CLR_RX_FIFO(i2s) ( (i2s)-&gt;FIFOCTL |= SPI_FIFOCTL_RXFBCLR_Msk )</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82c630960a0ac326148bfb5b2adc9ed7">  532</a></span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82c630960a0ac326148bfb5b2adc9ed7">I2S_SET_MONO_RX_CHANNEL</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Ch)</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;{</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    u32Ch == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafc83a3e0c699e5b04c5f1a73235bc8f9">I2S_MONO_LEFT</a> ?</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    (i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> |= <a class="code" href="_m4521_8h.html#a42160d719526d336935c2195ae961577">SPI_I2SCTL_RXLCH_Msk</a>) :</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    (i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> &amp;= ~<a class="code" href="_m4521_8h.html#a42160d719526d336935c2195ae961577">SPI_I2SCTL_RXLCH_Msk</a>);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga07e977d69967307b8e93e382128ad635">  546</a></span>&#160;<span class="preprocessor">#define I2S_WRITE_TX_FIFO(i2s, u32Data)  ( (i2s)-&gt;TX = (u32Data) )</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa1ef8a810ac579536e013b0b58fb97c8">  554</a></span>&#160;<span class="preprocessor">#define I2S_READ_RX_FIFO(i2s) ( (i2s)-&gt;RX )</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10cff37a34192b7b63c191d3be449dcd">  563</a></span>&#160;<span class="preprocessor">#define I2S_GET_INT_FLAG(i2s, u32Mask) ( (i2s)-&gt;I2SSTS &amp; (u32Mask) )</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10f01e32b37fe0de7401f543545a7f38">  573</a></span>&#160;<span class="preprocessor">#define I2S_CLR_INT_FLAG(i2s, u32Mask) ( (i2s)-&gt;I2SSTS = (u32Mask) )</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3dc426b52909ae78777b737aa334a5fd">  581</a></span>&#160;<span class="preprocessor">#define I2S_GET_TX_FIFO_LEVEL(i2s) ( ((i2s)-&gt;I2SSTS &amp; SPI_I2SSTS_TXCNT_Msk) &gt;&gt; SPI_I2SSTS_TXCNT_Pos  )</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7185b914261b1b34067aa6ad7499d300">  589</a></span>&#160;<span class="preprocessor">#define I2S_GET_RX_FIFO_LEVEL(i2s) ( ((i2s)-&gt;I2SSTS &amp; SPI_I2SSTS_RXCNT_Msk) &gt;&gt; SPI_I2SSTS_RXCNT_Pos )</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* Function prototype declaration */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga91e8b6852df5a11cd517a242559c96fc">I2S_Open</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga752bb59e0890fa93dd0f2c62d9e2409c">I2S_Close</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga379f04577d4cfc4d5a270ff2210ebf66">I2S_EnableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac533c834eac2bfbbddc9e2f8a0d0feab">I2S_DisableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga74ea2b37b7d1e8f7237dbb0983fa60d8">I2S_EnableMCLK</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32BusClock);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba6717a9976b6e0dbc0907fcd9c3567b">I2S_DisableMCLK</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b4661b257a16d33df06e583184b340f">I2S_SetFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; <span class="comment">/* end of group SPI_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; <span class="comment">/* end of group SPI_Driver */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; <span class="comment">/* end of group Standard_Driver */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;}</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#endif //__SPI_H__</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga29a34eb8d79a7a8e30262e570d6da23a"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga29a34eb8d79a7a8e30262e570d6da23a">I2S_ENABLE_TX_ZCD</a></div><div class="ttdeci">static __INLINE void I2S_ENABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask)</div><div class="ttdoc">Enable zero cross detection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00402">spi.h:402</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaba6717a9976b6e0dbc0907fcd9c3567b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba6717a9976b6e0dbc0907fcd9c3567b">I2S_DisableMCLK</a></div><div class="ttdeci">void I2S_DisableMCLK(SPI_T *i2s)</div><div class="ttdoc">Disable master clock (MCLK).</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01014">spi.c:1014</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga91e8b6852df5a11cd517a242559c96fc"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga91e8b6852df5a11cd517a242559c96fc">I2S_Open</a></div><div class="ttdeci">uint32_t I2S_Open(SPI_T *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat)</div><div class="ttdoc">This function configures some parameters of I2S interface for general purpose use.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00807">spi.c:807</a></div></div>
<div class="ttc" id="_m4521_8h_html_a42160d719526d336935c2195ae961577"><div class="ttname"><a href="_m4521_8h.html#a42160d719526d336935c2195ae961577">SPI_I2SCTL_RXLCH_Msk</a></div><div class="ttdeci">#define SPI_I2SCTL_RXLCH_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m4521_8h_source.html#l16138">M4521.h:16138</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html"><div class="ttname"><a href="struct_s_p_i___t.html">SPI_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_m4521_8h_source.html#l14836">M4521.h:14836</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8074f716aa1c65ecc93d79062b5d4b1b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a></div><div class="ttdeci">void SPI_Close(SPI_T *spi)</div><div class="ttdoc">Disable SPI controller.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00193">spi.c:193</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga7cee248bcbe05dfae8ab8b3bf89e8f13"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a></div><div class="ttdeci">uint32_t SPI_SetBusClock(SPI_T *spi, uint32_t u32BusClock)</div><div class="ttdoc">Set the SPI bus clock.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00269">spi.c:269</a></div></div>
<div class="ttc" id="_m4521_8h_html_a2aafa74d11714e92d30965e8eac4a73b"><div class="ttname"><a href="_m4521_8h.html#a2aafa74d11714e92d30965e8eac4a73b">SPI_I2SCTL_LZCEN_Msk</a></div><div class="ttdeci">#define SPI_I2SCTL_LZCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m4521_8h_source.html#l16135">M4521.h:16135</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae59c481764af06e5512f4416a91c5da2"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a></div><div class="ttdeci">void SPI_ClearRxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear RX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00215">spi.c:215</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad1c25325aceb6a6ed417055225aff01b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a></div><div class="ttdeci">void SPI_ClearTxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear TX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00227">spi.c:227</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1cf61c358cf20523ea2c596fcfad6c2c"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a></div><div class="ttdeci">uint32_t SPI_GetIntFlag(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Get interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00591">spi.c:591</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga650564b1befc6ce3efcfcd255cbb143e"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a></div><div class="ttdeci">void SPI_ClearIntFlag(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Clear interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00661">spi.c:661</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gabd4350275013b1125563e4d8c39a5739"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a></div><div class="ttdeci">uint32_t SPI_GetStatus(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Get SPI status.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00709">spi.c:709</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad923655d26fb14da88c61d4ed0125c44"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a></div><div class="ttdeci">uint32_t SPI_Open(SPI_T *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</div><div class="ttdoc">This function make SPI module be ready to transfer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00044">spi.c:44</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga82c630960a0ac326148bfb5b2adc9ed7"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82c630960a0ac326148bfb5b2adc9ed7">I2S_SET_MONO_RX_CHANNEL</a></div><div class="ttdeci">static __INLINE void I2S_SET_MONO_RX_CHANNEL(SPI_T *i2s, uint32_t u32Ch)</div><div class="ttdoc">This function sets the recording source channel when mono mode is used.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00532">spi.h:532</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gac533c834eac2bfbbddc9e2f8a0d0feab"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac533c834eac2bfbbddc9e2f8a0d0feab">I2S_DisableInt</a></div><div class="ttdeci">void I2S_DisableInt(SPI_T *i2s, uint32_t u32Mask)</div><div class="ttdoc">Disable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00938">spi.c:938</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafc83a3e0c699e5b04c5f1a73235bc8f9"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafc83a3e0c699e5b04c5f1a73235bc8f9">I2S_MONO_LEFT</a></div><div class="ttdeci">#define I2S_MONO_LEFT</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00106">spi.h:106</a></div></div>
<div class="ttc" id="_m4521_8h_html_aa9104a86bf04df3ac6b9ca062c753cc9"><div class="ttname"><a href="_m4521_8h.html#aa9104a86bf04df3ac6b9ca062c753cc9">SPI_I2SCTL_RZCEN_Msk</a></div><div class="ttdeci">#define SPI_I2SCTL_RZCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m4521_8h_source.html#l16132">M4521.h:16132</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga752bb59e0890fa93dd0f2c62d9e2409c"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga752bb59e0890fa93dd0f2c62d9e2409c">I2S_Close</a></div><div class="ttdeci">void I2S_Close(SPI_T *i2s)</div><div class="ttdoc">Disable I2S function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00870">spi.c:870</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58b7eef9f93f8c3d3818d1a4b74f5be6"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a></div><div class="ttdeci">void SPI_DisableAutoSS(SPI_T *spi)</div><div class="ttdoc">Disable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00238">spi.c:238</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga74ea2b37b7d1e8f7237dbb0983fa60d8"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga74ea2b37b7d1e8f7237dbb0983fa60d8">I2S_EnableMCLK</a></div><div class="ttdeci">uint32_t I2S_EnableMCLK(SPI_T *i2s, uint32_t u32BusClock)</div><div class="ttdoc">Enable master clock (MCLK).</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00978">spi.c:978</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga73ff68fdd9e6010b8a8fc82724dec4f8"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga73ff68fdd9e6010b8a8fc82724dec4f8">I2S_DISABLE_TX_ZCD</a></div><div class="ttdeci">static __INLINE void I2S_DISABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask)</div><div class="ttdoc">Disable zero cross detection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00419">spi.h:419</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga379f04577d4cfc4d5a270ff2210ebf66"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga379f04577d4cfc4d5a270ff2210ebf66">I2S_EnableInt</a></div><div class="ttdeci">void I2S_EnableInt(SPI_T *i2s, uint32_t u32Mask)</div><div class="ttdoc">Enable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00891">spi.c:891</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga55b31f9a751c6e784ad0022bc9155153"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a></div><div class="ttdeci">void SPI_EnableAutoSS(SPI_T *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="ttdoc">Enable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00252">spi.c:252</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3d27a219e6d7e2c767775a2ed26fbc4b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a></div><div class="ttdeci">void SPI_EnableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Enable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00455">spi.c:455</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2b4661b257a16d33df06e583184b340f"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b4661b257a16d33df06e583184b340f">I2S_SetFIFO</a></div><div class="ttdeci">void I2S_SetFIFO(SPI_T *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Configure FIFO threshold setting.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01027">spi.c:1027</a></div></div>
<div class="ttc" id="_m4521_8h_html"><div class="ttname"><a href="_m4521_8h.html">M4521.h</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a1828f08e26251855f0760f0f5063083a"><div class="ttname"><a href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">SPI_T::I2SCTL</a></div><div class="ttdeci">__IO uint32_t I2SCTL</div><div class="ttdef"><b>Definition:</b> <a href="_m4521_8h_source.html#l15899">M4521.h:15899</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa50388ee5b14b42bceda88c2389fc335"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a></div><div class="ttdeci">void SPI_SetFIFO(SPI_T *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Configure FIFO threshold setting.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00370">spi.c:370</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae3a43e332cf4de4b416980eeab502d07"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a></div><div class="ttdeci">uint32_t SPI_GetBusClock(SPI_T *spi)</div><div class="ttdoc">Get the actual frequency of SPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00383">spi.c:383</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga7bad1d3eaf5f184bc422679b4734dd21"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bad1d3eaf5f184bc422679b4734dd21">I2S_RIGHT</a></div><div class="ttdeci">#define I2S_RIGHT</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00109">spi.h:109</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0450c2c279d9f5254f172d3a6fd7f47b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a></div><div class="ttdeci">void SPI_DisableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Disable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00523">spi.c:523</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 09:13:57 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
