
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: A[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002607    0.017723    0.008671    2.008671 v A[1] (in)
                                                         A[1] (net)
                      0.017724    0.000000    2.008671 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004328    0.065693    0.151051    2.159722 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.065693    0.000257    2.159979 v _0_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.002845    0.072311    0.361981    2.521960 ^ _0_/X (sky130_fd_sc_hd__and2b_1)
                                                         pp1 (net)
                      0.072311    0.000189    2.522149 ^ _4_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004747    0.106409    0.177287    2.699436 ^ _4_/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net4 (net)
                      0.106409    0.000201    2.699636 ^ output4/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.271274    0.358984    3.058620 ^ output4/X (sky130_fd_sc_hd__buf_2)
                                                         P[0] (net)
                      0.271280    0.001642    3.060262 ^ P[0] (out)
                                              3.060262   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.060262   data arrival time
---------------------------------------------------------------------------------------------
                                              4.689738   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 A[0]
 SARSA_VENTAJA_e4_6/HI
 SARSA_VENTAJA_e4_7/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 unconstrained endpoints.
  P[1]
  P[3]
