#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun  3 23:09:02 2020
# Process ID: 8588
# Current directory: D:/DNN/DNN_690t_0531/dnn_690t
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5840 D:\DNN\DNN_690t_0531\dnn_690t\dnn_690t.xpr
# Log file: D:/DNN/DNN_690t_0531/dnn_690t/vivado.log
# Journal file: D:/DNN/DNN_690t_0531/dnn_690t\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/DNN/DNN_690t_0531/uart_ddr1/IPfor690t'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/DNN/DNN_690t_0531/uart_ddr1/IPfor690t'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1197.609 ; gain = 423.066
update_compile_order -fileset sources_1
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.runs/synth_3

launch_runs impl_4 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/dram_32m16/dram_32m16.xci' is already up-to-date
[Wed Jun  3 23:09:45 2020] Launched synth_3...
Run output will be captured here: D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.runs/synth_3/runme.log
[Wed Jun  3 23:09:45 2020] Launched impl_4...
Run output will be captured here: D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.runs/impl_4/runme.log
open_bd_design {D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- user.org:module_ref:clock_dly:1.0 - clock_dly_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_200M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- user.org:module_ref:clock_dly:1.0 - clock_dly_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_1_bram
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/ui_clk_sync_rst(rst) and /clock_dly_1/locked(undef)
CRITICAL WARNING: [BD 41-1287] Associated interface by name axi_initial not found for clock port /clk_300MHz
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /clock_dly_1/CLK_OUT1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /clock_dly_0/CLK_OUT1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/mmcm_locked(undef) and /mig_7series_0/aresetn(rst)
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Successfully read diagram <design_1> from BD file <D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_3 -dir d:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE6_WIDTH {512} CONFIG.C_PROBE2_WIDTH {36} CONFIG.C_PROBE1_WIDTH {36} CONFIG.C_NUM_OF_PROBES {8}] [get_ips ila_3]
generate_target {instantiation_template} [get_files d:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/ila_3/ila_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_3'...
generate_target all [get_files  d:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/ila_3/ila_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_3'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/ila_3/ila_3_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_3'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_3'...
catch { config_ip_cache -export [get_ips -all ila_3] }
export_ip_user_files -of_objects [get_files d:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/ila_3/ila_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/ila_3/ila_3.xci]
launch_runs -jobs 16 ila_3_synth_1
[Thu Jun  4 11:29:52 2020] Launched ila_3_synth_1...
Run output will be captured here: D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.runs/ila_3_synth_1/runme.log
export_simulation -of_objects [get_files d:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/ila_3/ila_3.xci] -directory D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.ip_user_files/sim_scripts -ip_user_files_dir D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.ip_user_files -ipstatic_source_dir D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/modeltech64_10.6d/vivado2018.2_lib} {questa=D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.cache/compile_simlib/questa} {riviera=D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.cache/compile_simlib/riviera} {activehdl=D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.runs/synth_3

launch_runs impl_4 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.srcs/sources_1/ip/dram_32m16/dram_32m16.xci' is already up-to-date
[Thu Jun  4 11:34:37 2020] Launched synth_3...
Run output will be captured here: D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.runs/synth_3/runme.log
[Thu Jun  4 11:34:37 2020] Launched impl_4...
Run output will be captured here: D:/DNN/DNN_690t_0531/dnn_690t/dnn_690t.runs/impl_4/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  4 15:16:52 2020...
