0.7
2020.1.1
Aug  5 2020
23:02:45
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v,1606911567,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v,,design_1_mpc106fsm_0_0,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v,1606911567,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v,,design_1_mx9_sdramfsm_0_0,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v,1606911567,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v,,design_1_powerpcfsm_0_0,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v,1606911567,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v,,design_1_splitter1_0_0,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v,1606911567,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/sim/design_1.v,,design_1_splitter2_0_0,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/sim/design_1.v,1606911567,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.srcs/sim_1/new/simulation.v,1606910817,verilog,,,,simulation,,,,,,,,
/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1606911567,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.srcs/sim_1/new/simulation.v,,design_1_wrapper,,,,,,,,
/home/mada/an4/smp/lab3/new-sources/mpc106fsm.v,1606910503,verilog,,/home/mada/an4/smp/lab3/new-sources/mx9_sdramfsm.v,,mpc106fsm,,,,,,,,
/home/mada/an4/smp/lab3/new-sources/mx9_sdramfsm.v,1606910500,verilog,,/home/mada/an4/smp/lab3/new-sources/powerpcfsm.v,,mx9_sdramfsm,,,,,,,,
/home/mada/an4/smp/lab3/new-sources/powerpcfsm.v,1606912122,verilog,,/home/mada/an4/smp/lab3/new-sources/splitter1.v,,powerpcfsm,,,,,,,,
/home/mada/an4/smp/lab3/new-sources/splitter1.v,1606910911,verilog,,/home/mada/an4/smp/lab3/new-sources/splitter2.v,,splitter1,,,,,,,,
/home/mada/an4/smp/lab3/new-sources/splitter2.v,1606910905,verilog,,/home/mada/an4/smp/lab3/lab3-smp/lab3-smp.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v,,splitter2,,,,,,,,
