

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_120_17'
================================================================
* Date:           Fri May 10 15:59:30 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_0 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.997 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_17  |        2|        2|         1|          1|          1|     2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     436|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     340|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|      76|     821|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U314  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U315  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U316  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U317  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U318       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U319       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U320       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U321       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  16|  0| 340|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_471_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln126_1_fu_447_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln126_2_fu_453_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln126_3_fu_459_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln126_fu_430_p2       |         +|   0|  0|  12|           5|           3|
    |arr_58_fu_465_p2          |         +|   0|  0|  64|          64|          64|
    |icmp_ln126_fu_277_p2      |      icmp|   0|  0|  12|           4|           4|
    |select_ln126_1_fu_332_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln126_2_fu_381_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln126_3_fu_436_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln126_fu_283_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 436|         274|         397|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_fu_72                |   9|          2|   64|        128|
    |i_fu_80                  |   9|          2|    4|          8|
    |k_1_fu_76                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   75|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_fu_72                |  64|   0|   64|          0|
    |i_fu_80                  |   4|   0|    4|          0|
    |k_1_fu_76                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|arg1_r_11_reload        |   in|   32|     ap_none|                 arg1_r_11_reload|        scalar|
|arg1_r_12_reload        |   in|   32|     ap_none|                 arg1_r_12_reload|        scalar|
|arg1_r_13_reload        |   in|   32|     ap_none|                 arg1_r_13_reload|        scalar|
|arg1_r_14_reload        |   in|   32|     ap_none|                 arg1_r_14_reload|        scalar|
|arg1_r_15_reload        |   in|   32|     ap_none|                 arg1_r_15_reload|        scalar|
|arg2_r_12_reload        |   in|   32|     ap_none|                 arg2_r_12_reload|        scalar|
|arg2_r_8_reload         |   in|   32|     ap_none|                  arg2_r_8_reload|        scalar|
|arg1_r_10_reload        |   in|   32|     ap_none|                 arg1_r_10_reload|        scalar|
|arg2_r_13_reload        |   in|   32|     ap_none|                 arg2_r_13_reload|        scalar|
|arg2_r_9_reload         |   in|   32|     ap_none|                  arg2_r_9_reload|        scalar|
|arg1_r_9_reload         |   in|   32|     ap_none|                  arg1_r_9_reload|        scalar|
|arg2_r_14_reload        |   in|   32|     ap_none|                 arg2_r_14_reload|        scalar|
|arg2_r_10_reload        |   in|   32|     ap_none|                 arg2_r_10_reload|        scalar|
|arg1_r_8_reload         |   in|   32|     ap_none|                  arg1_r_8_reload|        scalar|
|arg2_r_15_reload        |   in|   32|     ap_none|                 arg2_r_15_reload|        scalar|
|arg2_r_11_reload        |   in|   32|     ap_none|                 arg2_r_11_reload|        scalar|
|add245_3270_out         |  out|   64|      ap_vld|                  add245_3270_out|       pointer|
|add245_3270_out_ap_vld  |  out|    1|      ap_vld|                  add245_3270_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 4 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 5 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 7 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 8 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 9 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 10 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 11 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 12 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 13 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 14 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 15 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 16 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 17 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 18 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 19 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 20 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 21 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 22 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 8, i5 %k_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc246"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i" [d5.cpp:120]   --->   Operation 27 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_5, i32 3" [d5.cpp:120]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %tmp, void %for.inc297.preheader.exitStub, void %for.inc246.split" [d5.cpp:120]   --->   Operation 29 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr" [d5.cpp:126]   --->   Operation 30 'load' 'arr_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_1_load = load i5 %k_1" [d5.cpp:120]   --->   Operation 31 'load' 'k_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d5.cpp:122]   --->   Operation 32 'specpipeline' 'specpipeline_ln122' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln120 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d5.cpp:120]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d5.cpp:120]   --->   Operation 34 'specloopname' 'specloopname_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i5 %k_1_load" [d5.cpp:120]   --->   Operation 35 'trunc' 'trunc_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_5" [d5.cpp:126]   --->   Operation 36 'mux' 'tmp_73' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %tmp_73" [d5.cpp:126]   --->   Operation 37 'zext' 'zext_ln126' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln126 = icmp_eq  i4 %trunc_ln120, i4 12" [d5.cpp:126]   --->   Operation 38 'icmp' 'icmp_ln126' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln126 = select i1 %icmp_ln126, i32 %arg2_r_12_reload_read, i32 %arg2_r_8_reload_read" [d5.cpp:126]   --->   Operation 39 'select' 'select_ln126' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i32 %select_ln126" [d5.cpp:126]   --->   Operation 40 'zext' 'zext_ln126_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i4 %i_5" [d5.cpp:126]   --->   Operation 41 'mux' 'tmp_s' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i32 %tmp_s" [d5.cpp:126]   --->   Operation 42 'zext' 'zext_ln126_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.44ns)   --->   "%select_ln126_1 = select i1 %icmp_ln126, i32 %arg2_r_13_reload_read, i32 %arg2_r_9_reload_read" [d5.cpp:126]   --->   Operation 43 'select' 'select_ln126_1' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i32 %select_ln126_1" [d5.cpp:126]   --->   Operation 44 'zext' 'zext_ln126_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.48ns)   --->   "%tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i4 %i_5" [d5.cpp:126]   --->   Operation 45 'mux' 'tmp_74' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i32 %tmp_74" [d5.cpp:126]   --->   Operation 46 'zext' 'zext_ln126_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%select_ln126_2 = select i1 %icmp_ln126, i32 %arg2_r_14_reload_read, i32 %arg2_r_10_reload_read" [d5.cpp:126]   --->   Operation 47 'select' 'select_ln126_2' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i32 %select_ln126_2" [d5.cpp:126]   --->   Operation 48 'zext' 'zext_ln126_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.48ns)   --->   "%tmp_75 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i4 %i_5" [d5.cpp:126]   --->   Operation 49 'mux' 'tmp_75' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i32 %tmp_75" [d5.cpp:126]   --->   Operation 50 'zext' 'zext_ln126_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln126 = add i5 %k_1_load, i5 4" [d5.cpp:126]   --->   Operation 51 'add' 'add_ln126' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.44ns)   --->   "%select_ln126_3 = select i1 %icmp_ln126, i32 %arg2_r_15_reload_read, i32 %arg2_r_11_reload_read" [d5.cpp:126]   --->   Operation 52 'select' 'select_ln126_3' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i32 %select_ln126_3" [d5.cpp:126]   --->   Operation 53 'zext' 'zext_ln126_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 54 '%mul_ln126 = mul i64 %zext_ln126_7, i64 %zext_ln126_6'
ST_2 : Operation 54 [1/1] (2.10ns)   --->   "%mul_ln126 = mul i64 %zext_ln126_7, i64 %zext_ln126_6" [d5.cpp:126]   --->   Operation 54 'mul' 'mul_ln126' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 55 '%mul_ln126_1 = mul i64 %zext_ln126_3, i64 %zext_ln126_2'
ST_2 : Operation 55 [1/1] (2.10ns)   --->   "%mul_ln126_1 = mul i64 %zext_ln126_3, i64 %zext_ln126_2" [d5.cpp:126]   --->   Operation 55 'mul' 'mul_ln126_1' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 56 '%mul_ln126_2 = mul i64 %zext_ln126_5, i64 %zext_ln126_4'
ST_2 : Operation 56 [1/1] (2.10ns)   --->   "%mul_ln126_2 = mul i64 %zext_ln126_5, i64 %zext_ln126_4" [d5.cpp:126]   --->   Operation 56 'mul' 'mul_ln126_2' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 57 '%mul_ln126_3 = mul i64 %zext_ln126_1, i64 %zext_ln126'
ST_2 : Operation 57 [1/1] (2.10ns)   --->   "%mul_ln126_3 = mul i64 %zext_ln126_1, i64 %zext_ln126" [d5.cpp:126]   --->   Operation 57 'mul' 'mul_ln126_3' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.08ns)   --->   "%add_ln126_1 = add i64 %mul_ln126_3, i64 %mul_ln126_1" [d5.cpp:126]   --->   Operation 58 'add' 'add_ln126_1' <Predicate = (tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.08ns)   --->   "%add_ln126_2 = add i64 %mul_ln126_2, i64 %mul_ln126" [d5.cpp:126]   --->   Operation 59 'add' 'add_ln126_2' <Predicate = (tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_3 = add i64 %add_ln126_2, i64 %add_ln126_1" [d5.cpp:126]   --->   Operation 60 'add' 'add_ln126_3' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_58 = add i64 %arr_load, i64 %add_ln126_3" [d5.cpp:126]   --->   Operation 61 'add' 'arr_58' <Predicate = (tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%add_ln120 = add i4 %i_5, i4 12" [d5.cpp:120]   --->   Operation 62 'add' 'add_ln120' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln120 = store i4 %add_ln120, i4 %i" [d5.cpp:120]   --->   Operation 63 'store' 'store_ln120' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln120 = store i5 %add_ln126, i5 %k_1" [d5.cpp:120]   --->   Operation 64 'store' 'store_ln120' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln120 = store i64 %arr_58, i64 %arr" [d5.cpp:120]   --->   Operation 65 'store' 'store_ln120' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc246" [d5.cpp:120]   --->   Operation 66 'br' 'br_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%arr_load_3 = load i64 %arr"   --->   Operation 67 'load' 'arr_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add245_3270_out, i64 %arr_load_3"   --->   Operation 68 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add245_3270_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arr                     (alloca           ) [ 011]
k_1                     (alloca           ) [ 011]
i                       (alloca           ) [ 011]
arg2_r_11_reload_read   (read             ) [ 011]
arg2_r_15_reload_read   (read             ) [ 011]
arg1_r_8_reload_read    (read             ) [ 011]
arg2_r_10_reload_read   (read             ) [ 011]
arg2_r_14_reload_read   (read             ) [ 011]
arg1_r_9_reload_read    (read             ) [ 011]
arg2_r_9_reload_read    (read             ) [ 011]
arg2_r_13_reload_read   (read             ) [ 011]
arg1_r_10_reload_read   (read             ) [ 011]
arg2_r_8_reload_read    (read             ) [ 011]
arg2_r_12_reload_read   (read             ) [ 011]
arg1_r_15_reload_read   (read             ) [ 011]
arg1_r_14_reload_read   (read             ) [ 011]
arg1_r_13_reload_read   (read             ) [ 011]
arg1_r_12_reload_read   (read             ) [ 011]
arg1_r_11_reload_read   (read             ) [ 011]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_5                     (load             ) [ 000]
tmp                     (bitselect        ) [ 011]
br_ln120                (br               ) [ 000]
arr_load                (load             ) [ 000]
k_1_load                (load             ) [ 000]
specpipeline_ln122      (specpipeline     ) [ 000]
speclooptripcount_ln120 (speclooptripcount) [ 000]
specloopname_ln120      (specloopname     ) [ 000]
trunc_ln120             (trunc            ) [ 000]
tmp_73                  (mux              ) [ 000]
zext_ln126              (zext             ) [ 000]
icmp_ln126              (icmp             ) [ 000]
select_ln126            (select           ) [ 000]
zext_ln126_1            (zext             ) [ 000]
tmp_s                   (mux              ) [ 000]
zext_ln126_2            (zext             ) [ 000]
select_ln126_1          (select           ) [ 000]
zext_ln126_3            (zext             ) [ 000]
tmp_74                  (mux              ) [ 000]
zext_ln126_4            (zext             ) [ 000]
select_ln126_2          (select           ) [ 000]
zext_ln126_5            (zext             ) [ 000]
tmp_75                  (mux              ) [ 000]
zext_ln126_6            (zext             ) [ 000]
add_ln126               (add              ) [ 000]
select_ln126_3          (select           ) [ 000]
zext_ln126_7            (zext             ) [ 000]
mul_ln126               (mul              ) [ 000]
mul_ln126_1             (mul              ) [ 000]
mul_ln126_2             (mul              ) [ 000]
mul_ln126_3             (mul              ) [ 000]
add_ln126_1             (add              ) [ 000]
add_ln126_2             (add              ) [ 000]
add_ln126_3             (add              ) [ 000]
arr_58                  (add              ) [ 000]
add_ln120               (add              ) [ 000]
store_ln120             (store            ) [ 000]
store_ln120             (store            ) [ 000]
store_ln120             (store            ) [ 000]
br_ln120                (br               ) [ 000]
arr_load_3              (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_11_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_11_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_12_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_12_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_13_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_13_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_14_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_14_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_15_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_15_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg2_r_12_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_12_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg2_r_8_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_10_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_10_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg2_r_13_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_13_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_9_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_9_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_14_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_14_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_10_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_10_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg2_r_15_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_15_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg2_r_11_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_11_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add245_3270_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add245_3270_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="arr_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="k_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg2_r_11_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_11_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg2_r_15_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_15_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg1_r_8_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg2_r_10_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_10_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg2_r_14_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_14_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_9_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg2_r_9_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg2_r_13_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_13_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_10_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_10_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg2_r_8_reload_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg2_r_12_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_12_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_15_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_15_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_14_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_14_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg1_r_13_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_13_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg1_r_12_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_12_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg1_r_11_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_11_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="mul_ln126_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln126/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="mul_ln126_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln126_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="mul_ln126_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln126_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="mul_ln126_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln126_3/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_5_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="arr_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="k_1_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln120_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_73_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="0" index="4" bw="1" slack="0"/>
<pin id="245" dir="0" index="5" bw="1" slack="0"/>
<pin id="246" dir="0" index="6" bw="1" slack="0"/>
<pin id="247" dir="0" index="7" bw="1" slack="0"/>
<pin id="248" dir="0" index="8" bw="1" slack="0"/>
<pin id="249" dir="0" index="9" bw="1" slack="0"/>
<pin id="250" dir="0" index="10" bw="1" slack="0"/>
<pin id="251" dir="0" index="11" bw="1" slack="0"/>
<pin id="252" dir="0" index="12" bw="32" slack="1"/>
<pin id="253" dir="0" index="13" bw="32" slack="1"/>
<pin id="254" dir="0" index="14" bw="32" slack="1"/>
<pin id="255" dir="0" index="15" bw="32" slack="1"/>
<pin id="256" dir="0" index="16" bw="32" slack="1"/>
<pin id="257" dir="0" index="17" bw="4" slack="0"/>
<pin id="258" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln126_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln126_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln126_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="0" index="2" bw="32" slack="1"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln126/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln126_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="1" slack="0"/>
<pin id="299" dir="0" index="4" bw="1" slack="0"/>
<pin id="300" dir="0" index="5" bw="1" slack="0"/>
<pin id="301" dir="0" index="6" bw="1" slack="0"/>
<pin id="302" dir="0" index="7" bw="1" slack="0"/>
<pin id="303" dir="0" index="8" bw="1" slack="0"/>
<pin id="304" dir="0" index="9" bw="1" slack="0"/>
<pin id="305" dir="0" index="10" bw="1" slack="0"/>
<pin id="306" dir="0" index="11" bw="1" slack="0"/>
<pin id="307" dir="0" index="12" bw="32" slack="1"/>
<pin id="308" dir="0" index="13" bw="32" slack="1"/>
<pin id="309" dir="0" index="14" bw="32" slack="1"/>
<pin id="310" dir="0" index="15" bw="32" slack="1"/>
<pin id="311" dir="0" index="16" bw="32" slack="1"/>
<pin id="312" dir="0" index="17" bw="4" slack="0"/>
<pin id="313" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln126_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln126_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="32" slack="1"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln126_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln126_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_3/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_74_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="0" index="3" bw="1" slack="0"/>
<pin id="348" dir="0" index="4" bw="1" slack="0"/>
<pin id="349" dir="0" index="5" bw="1" slack="0"/>
<pin id="350" dir="0" index="6" bw="1" slack="0"/>
<pin id="351" dir="0" index="7" bw="1" slack="0"/>
<pin id="352" dir="0" index="8" bw="1" slack="0"/>
<pin id="353" dir="0" index="9" bw="1" slack="0"/>
<pin id="354" dir="0" index="10" bw="1" slack="0"/>
<pin id="355" dir="0" index="11" bw="1" slack="0"/>
<pin id="356" dir="0" index="12" bw="32" slack="1"/>
<pin id="357" dir="0" index="13" bw="32" slack="1"/>
<pin id="358" dir="0" index="14" bw="32" slack="1"/>
<pin id="359" dir="0" index="15" bw="32" slack="1"/>
<pin id="360" dir="0" index="16" bw="32" slack="1"/>
<pin id="361" dir="0" index="17" bw="4" slack="0"/>
<pin id="362" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln126_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_4/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln126_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="0" index="2" bw="32" slack="1"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln126_2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln126_5_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_5/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_75_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="0" index="3" bw="1" slack="0"/>
<pin id="397" dir="0" index="4" bw="1" slack="0"/>
<pin id="398" dir="0" index="5" bw="1" slack="0"/>
<pin id="399" dir="0" index="6" bw="1" slack="0"/>
<pin id="400" dir="0" index="7" bw="1" slack="0"/>
<pin id="401" dir="0" index="8" bw="1" slack="0"/>
<pin id="402" dir="0" index="9" bw="1" slack="0"/>
<pin id="403" dir="0" index="10" bw="1" slack="0"/>
<pin id="404" dir="0" index="11" bw="1" slack="0"/>
<pin id="405" dir="0" index="12" bw="32" slack="1"/>
<pin id="406" dir="0" index="13" bw="32" slack="1"/>
<pin id="407" dir="0" index="14" bw="32" slack="1"/>
<pin id="408" dir="0" index="15" bw="32" slack="1"/>
<pin id="409" dir="0" index="16" bw="32" slack="1"/>
<pin id="410" dir="0" index="17" bw="4" slack="0"/>
<pin id="411" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln126_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_6/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln126_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln126_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="0" index="2" bw="32" slack="1"/>
<pin id="440" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln126_3/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln126_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_7/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln126_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln126_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln126_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_3/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="arr_58_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_58/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln120_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="3" slack="0"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln120_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="1"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln120_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="1"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln120_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="1"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="arr_load_3_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load_3/2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="arr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="504" class="1005" name="k_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="518" class="1005" name="arg2_r_11_reload_read_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_11_reload_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="arg2_r_15_reload_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_15_reload_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="arg1_r_8_reload_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="arg2_r_10_reload_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_10_reload_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="arg2_r_14_reload_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_14_reload_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="arg1_r_9_reload_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_9_reload_read "/>
</bind>
</comp>

<comp id="549" class="1005" name="arg2_r_9_reload_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_9_reload_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="arg2_r_13_reload_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_13_reload_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="arg1_r_10_reload_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_10_reload_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="arg2_r_8_reload_read_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_8_reload_read "/>
</bind>
</comp>

<comp id="571" class="1005" name="arg2_r_12_reload_read_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_12_reload_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="arg1_r_15_reload_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_15_reload_read "/>
</bind>
</comp>

<comp id="581" class="1005" name="arg1_r_14_reload_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_14_reload_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="arg1_r_13_reload_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_13_reload_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="arg1_r_12_reload_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_12_reload_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="arg1_r_11_reload_read_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_11_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="239" pin=5"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="239" pin=6"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="239" pin=7"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="239" pin=8"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="239" pin=9"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="239" pin=10"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="239" pin=11"/></net>

<net id="271"><net_src comp="218" pin="1"/><net_sink comp="239" pin=17"/></net>

<net id="275"><net_src comp="239" pin="18"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="281"><net_src comp="235" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="283" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="294" pin=7"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="294" pin=8"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="294" pin=9"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="294" pin=10"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="294" pin=11"/></net>

<net id="326"><net_src comp="218" pin="1"/><net_sink comp="294" pin=17"/></net>

<net id="330"><net_src comp="294" pin="18"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="337"><net_src comp="277" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="332" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="343" pin=5"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="343" pin=6"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="343" pin=7"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="343" pin=8"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="343" pin=9"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="343" pin=10"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="343" pin=11"/></net>

<net id="375"><net_src comp="218" pin="1"/><net_sink comp="343" pin=17"/></net>

<net id="379"><net_src comp="343" pin="18"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="386"><net_src comp="277" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="381" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="392" pin=4"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="392" pin=5"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="392" pin=6"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="392" pin=7"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="392" pin=8"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="392" pin=9"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="392" pin=10"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="392" pin=11"/></net>

<net id="424"><net_src comp="218" pin="1"/><net_sink comp="392" pin=17"/></net>

<net id="428"><net_src comp="392" pin="18"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="434"><net_src comp="232" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="277" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="436" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="451"><net_src comp="199" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="191" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="195" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="187" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="447" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="229" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="218" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="430" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="465" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="499"><net_src comp="72" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="507"><net_src comp="76" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="514"><net_src comp="80" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="521"><net_src comp="84" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="526"><net_src comp="90" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="531"><net_src comp="96" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="392" pin=12"/></net>

<net id="536"><net_src comp="102" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="541"><net_src comp="108" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="546"><net_src comp="114" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="343" pin=12"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="392" pin=13"/></net>

<net id="552"><net_src comp="120" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="557"><net_src comp="126" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="562"><net_src comp="132" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="294" pin=12"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="343" pin=13"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="392" pin=14"/></net>

<net id="569"><net_src comp="138" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="574"><net_src comp="144" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="579"><net_src comp="150" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="239" pin=16"/></net>

<net id="584"><net_src comp="156" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="239" pin=15"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="294" pin=16"/></net>

<net id="590"><net_src comp="162" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="239" pin=14"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="294" pin=15"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="343" pin=16"/></net>

<net id="597"><net_src comp="168" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="239" pin=13"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="294" pin=14"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="343" pin=15"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="392" pin=16"/></net>

<net id="605"><net_src comp="174" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="239" pin=12"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="294" pin=13"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="343" pin=14"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="392" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add245_3270_out | {2 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_11_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_12_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_13_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_14_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_15_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_12_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_10_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_13_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_9_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_9_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_14_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_10_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg1_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_15_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_120_17 : arg2_r_11_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln120 : 2
		trunc_ln120 : 1
		tmp_73 : 1
		zext_ln126 : 2
		icmp_ln126 : 2
		select_ln126 : 3
		zext_ln126_1 : 4
		tmp_s : 1
		zext_ln126_2 : 2
		select_ln126_1 : 3
		zext_ln126_3 : 4
		tmp_74 : 1
		zext_ln126_4 : 2
		select_ln126_2 : 3
		zext_ln126_5 : 4
		tmp_75 : 1
		zext_ln126_6 : 2
		add_ln126 : 1
		select_ln126_3 : 3
		zext_ln126_7 : 4
		mul_ln126 : 5
		mul_ln126_1 : 5
		mul_ln126_2 : 5
		mul_ln126_3 : 5
		add_ln126_1 : 6
		add_ln126_2 : 6
		add_ln126_3 : 7
		arr_58 : 8
		add_ln120 : 1
		store_ln120 : 2
		store_ln120 : 2
		store_ln120 : 9
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln126_fu_430         |    0    |    0    |    12   |
|          |         add_ln126_1_fu_447        |    0    |    0    |    71   |
|    add   |         add_ln126_2_fu_453        |    0    |    0    |    71   |
|          |         add_ln126_3_fu_459        |    0    |    0    |    64   |
|          |           arr_58_fu_465           |    0    |    0    |    64   |
|          |          add_ln120_fu_471         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_73_fu_239           |    0    |    0    |    65   |
|    mux   |            tmp_s_fu_294           |    0    |    0    |    65   |
|          |           tmp_74_fu_343           |    0    |    0    |    65   |
|          |           tmp_75_fu_392           |    0    |    0    |    65   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln126_fu_283        |    0    |    0    |    32   |
|  select  |       select_ln126_1_fu_332       |    0    |    0    |    32   |
|          |       select_ln126_2_fu_381       |    0    |    0    |    32   |
|          |       select_ln126_3_fu_436       |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |          mul_ln126_fu_187         |    4    |    0    |    20   |
|    mul   |         mul_ln126_1_fu_191        |    4    |    0    |    20   |
|          |         mul_ln126_2_fu_195        |    4    |    0    |    20   |
|          |         mul_ln126_3_fu_199        |    4    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln126_fu_277         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          |  arg2_r_11_reload_read_read_fu_84 |    0    |    0    |    0    |
|          |  arg2_r_15_reload_read_read_fu_90 |    0    |    0    |    0    |
|          |  arg1_r_8_reload_read_read_fu_96  |    0    |    0    |    0    |
|          | arg2_r_10_reload_read_read_fu_102 |    0    |    0    |    0    |
|          | arg2_r_14_reload_read_read_fu_108 |    0    |    0    |    0    |
|          |  arg1_r_9_reload_read_read_fu_114 |    0    |    0    |    0    |
|          |  arg2_r_9_reload_read_read_fu_120 |    0    |    0    |    0    |
|   read   | arg2_r_13_reload_read_read_fu_126 |    0    |    0    |    0    |
|          | arg1_r_10_reload_read_read_fu_132 |    0    |    0    |    0    |
|          |  arg2_r_8_reload_read_read_fu_138 |    0    |    0    |    0    |
|          | arg2_r_12_reload_read_read_fu_144 |    0    |    0    |    0    |
|          | arg1_r_15_reload_read_read_fu_150 |    0    |    0    |    0    |
|          | arg1_r_14_reload_read_read_fu_156 |    0    |    0    |    0    |
|          | arg1_r_13_reload_read_read_fu_162 |    0    |    0    |    0    |
|          | arg1_r_12_reload_read_read_fu_168 |    0    |    0    |    0    |
|          | arg1_r_11_reload_read_read_fu_174 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_180      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|             tmp_fu_221            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln120_fu_235        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln126_fu_272         |    0    |    0    |    0    |
|          |        zext_ln126_1_fu_289        |    0    |    0    |    0    |
|          |        zext_ln126_2_fu_327        |    0    |    0    |    0    |
|   zext   |        zext_ln126_3_fu_338        |    0    |    0    |    0    |
|          |        zext_ln126_4_fu_376        |    0    |    0    |    0    |
|          |        zext_ln126_5_fu_387        |    0    |    0    |    0    |
|          |        zext_ln126_6_fu_425        |    0    |    0    |    0    |
|          |        zext_ln126_7_fu_442        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    16   |    0    |   774   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|arg1_r_10_reload_read_reg_559|   32   |
|arg1_r_11_reload_read_reg_602|   32   |
|arg1_r_12_reload_read_reg_594|   32   |
|arg1_r_13_reload_read_reg_587|   32   |
|arg1_r_14_reload_read_reg_581|   32   |
|arg1_r_15_reload_read_reg_576|   32   |
| arg1_r_8_reload_read_reg_528|   32   |
| arg1_r_9_reload_read_reg_543|   32   |
|arg2_r_10_reload_read_reg_533|   32   |
|arg2_r_11_reload_read_reg_518|   32   |
|arg2_r_12_reload_read_reg_571|   32   |
|arg2_r_13_reload_read_reg_554|   32   |
|arg2_r_14_reload_read_reg_538|   32   |
|arg2_r_15_reload_read_reg_523|   32   |
| arg2_r_8_reload_read_reg_566|   32   |
| arg2_r_9_reload_read_reg_549|   32   |
|         arr_reg_496         |   64   |
|          i_reg_511          |    4   |
|         k_1_reg_504         |    5   |
+-----------------------------+--------+
|            Total            |   585  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |   774  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   585  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   585  |   774  |
+-----------+--------+--------+--------+
