# RISC_V_CORE
RISC-V implementation with Single Cycle and Pipeline cores in Verilog
