// Seed: 2462694392
module module_0 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  output wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [id_5 : 1] id_6 = -1'b0;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  or primCall (id_10, id_11, id_12, id_2, id_3, id_5, id_7, id_8, id_9);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_13;
  ;
endmodule
