C?CR:
  DMAREQ_ID:
    Spi3Rx: [2, SPI3_RX]
    Spi3Tx: [3, SPI3_TX]
    I2c1Rx: [8, I2C1_RX]
    I2c1Tx: [9, I2C1_TX]
    UsartRx: [12, USART_RX]
    UsartTx: [13, USART_TX]
    LpuartRx: [14, LPUART_RX]
    LpuartTx: [15, LPUART_TX]
    AdcCh0: [16, ADC_CH0 (DS channel)]
    Tim2Ch1: [18, TIM2_CH1]
    Tim2Ch2: [19, TIM2_CH2]
    Tim2Ch3: [20, TIM2_CH3]
    Tim2Ch4: [21, TIM2_CH4]
    Tim2Up: [22, TIM2_UP]
    Tim16Ch1: [23, TIM16_CH1]
    Tim16Up: [24, TIM16_UP]
    Tim17Ch1: [25, TIM17_CH1]
    Tim17Up: [26, TIM17_UP]
