////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : clkdiv4.vf
// /___/   /\     Timestamp : 08/18/2024 01:47:46
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog "D:/Personal/Projects/Digital Labs/Tests-project/CLK-calibration/clkdiv4.vf" -w "D:/Personal/Projects/Digital Labs/Tests-project/CLK-calibration/clkdiv4.sch"
//Design Name: clkdiv4
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module clkdiv4(CLK, 
               CLKO);

    input CLK;
   output CLKO;
   
   wire XLXN_27;
   wire XLXN_29;
   wire XLXN_9999;
   wire CLKO_DUMMY;
   
   assign CLKO = CLKO_DUMMY;
   FD_1 #( .INIT(1'b0) ) XLXI_17 (.C(CLK), 
                 .D(XLXN_27), 
                 .Q(XLXN_9999));
   INV  XLXI_18 (.I(XLXN_9999), 
                .O(XLXN_27));
   FD_1 #( .INIT(1'b0) ) XLXI_19 (.C(XLXN_9999), 
                 .D(XLXN_29), 
                 .Q(CLKO_DUMMY));
   INV  XLXI_20 (.I(CLKO_DUMMY), 
                .O(XLXN_29));
endmodule
