Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 29 15:46:09 2022
| Host         : anubhav-acer running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file fwd_fcc_test_wrapper_control_sets_placed.rpt
| Design       : fwd_fcc_test_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   249 |
|    Minimum number of control sets                        |   249 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   700 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   249 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |    30 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     5 |
| >= 16              |   117 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             426 |          161 |
| No           | No                    | Yes                    |              39 |           13 |
| No           | Yes                   | No                     |             339 |          171 |
| Yes          | No                    | No                     |            1795 |          473 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2221 |          596 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                                               Enable Signal                                                                                               |                                                                                       Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                    |                1 |              1 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_block_pp3_stage0_subdone                                                                                                              |                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                              |                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                           |                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                          |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                    |                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_block_pp3_stage0_subdone                                                                                                              | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                      | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                          | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                                      | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                             |                3 |              4 |         1.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                               | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                    |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                      |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              4 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                             |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                             |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              4 |         1.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                        | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   |                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                  | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                      | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                2 |              5 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                  | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                             | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                       | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                2 |              5 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift |                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                           | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                               |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                              |                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              6 |         1.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | fwd_fcc_test_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                1 |              6 |         6.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                      |                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                              | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                   |                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | fwd_fcc_test_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/exitcond889_reg_857_reg[0]_1[0]                                                                                                          |                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                      | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                3 |              7 |         2.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |         1.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |         2.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/trunc_ln41_reg_9260                                                                                                                                                     |                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              7 |         1.75 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              7 |         2.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__3_n_2                                                                                                       | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                3 |              7 |         2.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_2                                                                                                                    | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                3 |              8 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_3[0]                                                                                                |                3 |              8 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_2                                                                                                                  | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                3 |              8 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                     | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                               |                3 |              8 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                        |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                    |                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                4 |              8 |         2.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                          |                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                              |                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                          | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                              |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                2 |              8 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/empty_34_reg_861_pp1_iter1_reg0                                                                                                          |                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              9 |         2.25 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              9 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |              9 |         1.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/could_multi_bursts.AWVALID_Dummy_reg_0[0]                                                                                                        | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                3 |              9 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                6 |             10 |         1.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                             | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                4 |             10 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/last_sect_buf                                                                                                            | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                                                               |                4 |             11 |         2.75 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                                                                 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                                                                |                3 |             11 |         3.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                            | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                            | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                  | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             13 |         4.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                    |                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/exitcond878_reg_898_reg[0]_0[0]                                                                                                          |                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                     |                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                              |                2 |             15 |         7.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                             |                                                                                                                                                                                              |                2 |             15 |         7.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                  |                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                  |                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/empty_37_reg_902_pp2_iter1_reg0                                                                                                          |                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                  | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[6][0]                                                                              |                5 |             16 |         3.20 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[40]_1[0]                                                                                                                   |                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                             |                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/add_ln30_reg_830_pp0_iter1_reg0                                                                                                          |                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                             | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg                                                                               |                4 |             16 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg[0]                                                                                                           |                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter1_reg[0]                                                                                                           |                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                     |                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad_reg[0]                                                                                            | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                               |                6 |             16 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                       |                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                               |                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                       |                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state41                                                                                                                                                       |                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                               |                                                                                                                                                                                              |                8 |             17 |         2.12 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                4 |             18 |         4.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                                              |                3 |             19 |         6.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                             |                                                                                                                                                                                              |                3 |             19 |         6.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                      | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                4 |             20 |         5.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                 |                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                4 |             20 |         5.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             21 |         3.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             23 |         3.83 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                8 |             24 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                8 |             24 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/gmem_WVALID                                                                                                                           | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                7 |             25 |         3.57 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                9 |             27 |         3.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                              |                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                          |                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             29 |         4.14 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                      | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_2                                                                                                                             |               17 |             30 |         1.76 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/sel                                                                                                                                      | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state11                                                                                                                                          |                8 |             31 |         3.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               15 |             31 |         2.07 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_NS_fsm1                                                                                                                                                              |                                                                                                                                                                                              |               13 |             31 |         2.38 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state3                                                                                                                                                        |                                                                                                                                                                                              |                7 |             31 |         4.43 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state39                                                                                                                                                       |                                                                                                                                                                                              |               12 |             31 |         2.58 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_addr_1_reg_8150                                                                                                                                                    |                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                      |                8 |             31 |         3.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                8 |             31 |         3.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/last_sect_buf                                                                                                            | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                8 |             31 |         3.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp3_iter0_reg                                                                                                              | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/clear                                                                                                                       |                8 |             31 |         3.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                                                                 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                8 |             31 |         3.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/int_b[31]_i_1_n_2                                                                                                                                          | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                5 |             32 |         6.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state40                                                                                                                                                       |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state54                                                                                                                                                       | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state39                                                                                                                                          |                8 |             32 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state29                                                                                                                                                       |                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state27                                                                                                                                                       |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state15                                                                                                                                                       | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/ap_NS_fsm144_out                                                                                                                              |                6 |             32 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state16                                                                                                                                                       |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state2                                                                                                                                                        |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                   | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/int_w[31]_i_1_n_2                                                                                                                                          | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                6 |             32 |         5.33 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                       |                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/int_x[31]_i_1_n_2                                                                                                                                          | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               10 |             32 |         3.20 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             32 |         6.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/int_y[31]_i_1_n_2                                                                                                                                          | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                9 |             32 |         3.56 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  |                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                    | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                5 |             33 |         6.60 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                               |                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                           | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               10 |             34 |         3.40 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                              | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                 |                9 |             34 |         3.78 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                              | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                7 |             34 |         4.86 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             35 |         4.38 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                              |               14 |             35 |         2.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                          |                                                                                                                                                                                              |                8 |             36 |         4.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                            |                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                          |                                                                                                                                                                                              |               11 |             36 |         3.27 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                            |                                                                                                                                                                                              |                8 |             36 |         4.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                              |                8 |             37 |         4.62 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                              |                8 |             37 |         4.62 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                               |                                                                                                                                                                                              |                7 |             37 |         5.29 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                              |                                                                                                                                                                                              |               11 |             37 |         3.36 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                              |                5 |             40 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                              |                5 |             40 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             41 |         4.56 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               11 |             41 |         3.73 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             43 |         4.30 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                     |                                                                                                                                                                                              |                8 |             45 |         5.62 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                              |                8 |             45 |         5.62 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             45 |         5.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               19 |             46 |         2.42 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             47 |         5.22 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/waddr_reg[3]_0[0]                                                                                                                                          | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                9 |             49 |         5.44 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                       | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               12 |             49 |         4.08 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                        | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               11 |             62 |         5.64 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                   |                                                                                                                                                                                              |               24 |             63 |         2.62 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index78_reg_3170                                                                                                                    | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state22                                                                                                                                          |               16 |             63 |         3.94 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index72_reg_3280                                                                                                                    | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state35                                                                                                                                          |               16 |             63 |         3.94 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                    |                                                                                                                                                                                              |                8 |             63 |         7.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0                                                                                                                          |                                                                                                                                                                                              |               17 |             63 |         3.71 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                  |                                                                                                                                                                                              |               18 |             63 |         3.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                   |                                                                                                                                                                                              |                8 |             63 |         7.88 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/loop_index_reg_3720                                                                                                                   | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0                                                                                                             |               16 |             63 |         3.94 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                   |                                                                                                                                                                                              |               18 |             63 |         3.50 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0                                                                                                      | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                9 |             64 |         7.11 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                      | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |                9 |             64 |         7.11 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                               | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               19 |             75 |         3.95 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               21 |             75 |         3.57 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                     |               55 |            122 |         2.22 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 | fwd_fcc_test_i/forward_fcc_0/inst/ap_CS_fsm_state1                                                                                                                                                        |                                                                                                                                                                                              |               54 |            190 |         3.52 |
|  fwd_fcc_test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                                              |              163 |            434 |         2.66 |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


