#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Jan  4 02:28:51 2019
# Process ID: 8324
# Current directory: C:/Users/Charl/Desktop/Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11688 C:\Users\Charl\Desktop\Final\Final.xpr
# Log file: C:/Users/Charl/Desktop/Final/vivado.log
# Journal file: C:/Users/Charl/Desktop/Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Charl/Desktop/Final/Final.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Charl/Desktop/Final/origin_picture.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 757.992 ; gain = 19.555
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Charl/Desktop/Final/origin_picture.coe] -no_script -reset -force -quiet
remove_files  C:/Users/Charl/Desktop/Final/origin_picture.coe
export_ip_user_files -of_objects  [get_files c:/Users/Charl/Desktop/Final/origin_picture1.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Charl/Desktop/Final/origin_picture1.coe
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name origin_picture_rom -dir c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {origin_picture_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {25600} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Charl/Desktop/Final/origin_picture_rom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips origin_picture_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'origin_picture_rom' to 'origin_picture_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Charl/Desktop/Final/origin_picture_rom.coe' provided. It will be converted relative to IP Instance files '../../../../origin_picture_rom.coe'
generate_target {instantiation_template} [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/origin_picture_rom/origin_picture_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'origin_picture_rom'...
generate_target all [get_files  c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/origin_picture_rom/origin_picture_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'origin_picture_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'origin_picture_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'origin_picture_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'origin_picture_rom'...
catch { config_ip_cache -export [get_ips -all origin_picture_rom] }
export_ip_user_files -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/origin_picture_rom/origin_picture_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/origin_picture_rom/origin_picture_rom.xci]
launch_runs -jobs 2 origin_picture_rom_synth_1
[Fri Jan  4 02:33:15 2019] Launched origin_picture_rom_synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/origin_picture_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/origin_picture_rom/origin_picture_rom.xci] -directory C:/Users/Charl/Desktop/Final/Final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files -ipstatic_source_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/modelsim} {questa=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/questa} {riviera=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/riviera} {activehdl=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name gray_picture_ram -dir c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {gray_picture_ram} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {25600} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Charl/Desktop/Final/gray_picture_ram.coe}] [get_ips gray_picture_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'gray_picture_ram' to 'gray_picture_ram' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Charl/Desktop/Final/gray_picture_ram.coe' provided. It will be converted relative to IP Instance files '../../../../gray_picture_ram.coe'
generate_target {instantiation_template} [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/gray_picture_ram/gray_picture_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gray_picture_ram'...
generate_target all [get_files  c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/gray_picture_ram/gray_picture_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gray_picture_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gray_picture_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'gray_picture_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gray_picture_ram'...
catch { config_ip_cache -export [get_ips -all gray_picture_ram] }
export_ip_user_files -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/gray_picture_ram/gray_picture_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/gray_picture_ram/gray_picture_ram.xci]
launch_runs -jobs 2 gray_picture_ram_synth_1
[Fri Jan  4 02:36:23 2019] Launched gray_picture_ram_synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/gray_picture_ram_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/gray_picture_ram/gray_picture_ram.xci] -directory C:/Users/Charl/Desktop/Final/Final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files -ipstatic_source_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/modelsim} {questa=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/questa} {riviera=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/riviera} {activehdl=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/picture_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset picture_rom C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/picture_rom.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Charl/Desktop/Final/Final.runs/picture_rom_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/picture_rom.xci' from fileset 'picture_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci] -no_script -reset -force -quiet
remove_files  -fileset picture_rom1 C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Charl/Desktop/Final/Final.runs/picture_rom1_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci' from fileset 'picture_rom1' to fileset 'sources_1'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan  4 02:44:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/synth_1/runme.log
[Fri Jan  4 02:44:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FC28A
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 02:48:13 2019...
