// Pre-processed
/*
	
	Assembler code implementation file for adl generated by ADL.
	
	*/

#ifndef _MSC_VER
extern "C" {
  #  include "as.h"
}
#endif

#include <stdio.h>
#include <sstream>
#include <string>

extern "C" {
  #  include "as.h"
  #  include "bfd/elf-bfd.h"
  #  include "bfd/bfd.h"
  #  include "bfd/libbfd.h"
}

#define __NO_RNUMBER__

#include "adl-asm-impl.h"
#include "adl-asm-info.h"

#include "helpers/Macros.h"
#include "helpers/le_sintbv.h"
#define bits adl::le_intbv
#define sbits adl::le_sintbv

#define ns_bits adl::le_intbv
#define ns_sbits adl::le_sintbv

#include "helpers/LogUsage.h"
#include "helpers/TypeConv.h"
extern "C" {
  #include "tc-adl.h"
}

using namespace std;




/* Figure out the BFD architecture to use.  These functions 
   are called well before vcpu_md_begin, when the output file is opened.  */ 

enum bfd_architecture vcpu_adl_arch () 
{
  return ADL_TARGET_ARCH;
}

const char adl_parallel_separator_chars[] = "{}";
const char adl_symbol_chars[] = "[";
const char comment_chars[] = "#";
const char line_comment_chars[] = "#";
const char line_separator_chars[] = "";
const char packet_begin_chars[] = "{\n";
  const char packet_end_chars[] = "}\n";
static const char *init_comment_strs[] = {"//",};
static int init_num_comment_strs = 1;
static const char *init_line_comment_strs[] = {"//",};
static int init_num_line_comment_strs = 1;
static int init_queue_size = 2;
static int init_queue_offset = 1;
unsigned long vcpu_adl_mach ()
{
  return default_adl_mach();
}

extern char*
vcpu_adl_target_format ()
{
  return default_adl_target_format();
}

static const char instr_separator_chars[] = ";";


struct vcpu_local_instr_attrs : public adl_instr_attrs {
  vcpu_local_instr_attrs(uint64_t a,const adl_instr_attr_val *vals) : adl_instr_attrs(vals), _attrs(a) {};
  vcpu_local_instr_attrs(const char *a,const adl_instr_attr_val *vals) : adl_instr_attrs(vals), _attrs(a) {};
  bool has_attr(unsigned index) const override { return _attrs.test(index); };
  std::bitset<82> _attrs;
};

enum InstrAttrs {
  instr_done = 0x0,
  instr_opA = 0x1,
  instr_opB = 0x2,
  instr_opV = 0x3,
  instr_opZ = 0x4,
  instr_opX = 0x5,
  instr_opC = 0x6,
  instr_opD = 0x7,
  instr_fnop = 0x8,
  instr_opVs0 = 0x9,
  instr_opVs1 = 0xa,
  instr_opVs2 = 0xb,
  instr_opVror = 0xc,
  instr_opVrol = 0xd,
  instr_opVld = 0xe,
  instr_opVwr = 0xf,
  instr_opVau = 0x10,
  instr_opVsau = 0x11,
  instr_opVsauDot = 0x12,
  instr_opVp = 0x13,
  instr_opS = 0x14,
  instr_opS_LO_st_Iu19_gZ = 0x15,
  instr_opS_HI_st_Iu19_gZ = 0x16,
  instr_opS_LO_ld_gZ_Iu19 = 0x17,
  instr_opS_HI_ld_gZ_Iu19 = 0x18,
  instr_opS_LO_mv_sp_Iu20 = 0x19,
  instr_opS_HI_mv_sp_Iu20 = 0x1a,
  instr_opS_LO_sth_Iu19_gZ = 0x1b,
  instr_opS_HI_sth_Iu19_gZ = 0x1c,
  instr_opS_LO_ld_h_Iu19 = 0x1d,
  instr_opS_HI_ld_h_Iu19 = 0x1e,
  instr_opS_LO_st_Iu19_h = 0x1f,
  instr_opS_HI_st_Iu19_h = 0x20,
  instr_opS_LO_ldh_gZ_Iu19_unsign = 0x21,
  instr_opS_HI_ldh_gZ_Iu19_unsign = 0x22,
  instr_opS_LO_ldh_gZ_Iu19_sign = 0x23,
  instr_opS_HI_ldh_gZ_Iu19_sign = 0x24,
  instr_loop_begin = 0x25,
  instr_loop_end = 0x26,
  instr_loop_label = 0x27,
  instr_null = 0x28,
  instr_jmp_jsr = 0x29,
  instr_rts = 0x2a,
  instr_loop = 0x2b,
  instr_swi = 0x2c,
  instr_nop = 0x2d,
  instr_var = 0x2e,
  instr_inst = 0x2f,
  sau_out_nco = 0x30,
  instr_adl_internal_op_AB = 0x31,
  instr_opBS = 0x32,
  instr_opAB = 0x33,
  instr_opCS = 0x34,
  instr_opDS = 0x35,
  instr_opCA = 0x36,
  instr_opBA = 0x37,
  instr_opCB = 0x38,
  instr_opVldB = 0x39,
  instr_set_prec = 0x3a,
  instr_set_smode = 0x3b,
  instr_lut = 0x3c,
  instr_vcpu1 = 0x3d,
  instr_vcpu2 = 0x3e,
  instr_vcpu3 = 0x3f,
  instr_wide_imm = 0x40,
  param_ATAN_PRESENT = 0x41,
  param_CCP_PRESENT = 0x42,
  param_EXP_PRESENT = 0x43,
  param_LD_ELEM_REORDER = 0x44,
  param_LOG2_PRESENT = 0x45,
  param_LUT_TABLE_COUNT = 0x46,
  param_NCO_PRESENT = 0x47,
  param_RCP_PRESENT = 0x48,
  param_RF_2SCOMP_PRESENT = 0x49,
  param_RRT_PRESENT = 0x4a,
  param_SCALAR_FP_PRESENT = 0x4b,
  param_SIN_COS_PRESENT = 0x4c,
  param_ST_LLR8_QAM_ENABLE = 0x4d,
  param_STACK_OFFSET = 0x4e,
  param_UNALIGN = 0x4f,
  param_VEC_PRED_PRESENT = 0x50,
  param_VEC_RED_PRESENT = 0x51,
};

static void error(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED) ATTRIBUTE_UNUSED;
static void error(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED)
{
  adl_error(msg,pos,current_position);
}

static void info(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED) ATTRIBUTE_UNUSED;
static void info(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED)
{
  adl_info(msg,pos,current_position);
}

// Prefix variables.
static struct adl_prefix_field *pfx_fields0[] = { 0 };
static struct adl_prefix_field *pfx_fields1[] = { 0 };
static struct adl_prefix_fields pfx_queue[] = {{pfx_fields0},{pfx_fields1},};
// Prefix counters.

static void reset_prefix_counters()
{
}

 void adjustCurrLabel (  );
static bool canExchangeOpBS ( adl::InstrInfo & ii );
static bool canExchangeOpCtoOpSld ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSldb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSldh ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSst ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSstb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSsth ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
 bool checkCurrentBundle ( adl::InstrBundle & currB );
 bool checkLoopConditions ( adl::InstrBundle & currB );
 bool checkNextBundle ( adl::InstrBundle & nextB );
 bool compactOpSes ( adl::InstrBundle & b );
 bool compactable ( adl::InstrBundle & currB , adl::InstrBundle & nextB );
 bool compactableCS ( adl::InstrInfo & ii );
 uint32_t conjNcoValue ( const bits < 2 > & mode , const bits < 32 > & imm );
static bool createOpSVpZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVp , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXBAVZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXBAVaZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXCVZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXCVaZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXDZInstr ( int * posD , int * posX , int & posZ , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXSVZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXSVaZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXVpAVZInstr ( int & posVp , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXXSSZInstr ( int & extS , int * posX , int & posZ , int * posS , bool & extV , adl::InstrInfo & ii_S , adl::InstrInfo & ii , adl::InstrBundle & b );
 int decideWhichInstrToBuild ( bool extVs0 , bool extVs1 , bool extVs2 , bool extVror , bool extVrol , bool extVwr , bool extVau , bool extVsau , bool extVsauDot , bool extVp , bool extV , bool extZ , bool extFNOP , bool extLOOPEND , bool extDONE , bool extLOOPBREAK , int extA , int extB , int extC , int extD , int extS , int extVld , int extX , int extNOP );
static void exchangeOpAtoOpB ( adl::InstrBundle & b , int & extB , int & extA , int & extVld , int * posA , int * posB );
 bool exchangeOpBtOpS ( adl::InstrBundle & bb );
static void exchangeOpBtoOpS ( adl::InstrBundle & b , int & extB , int & extS , int * posB , int * posS );
static bool exchangeOpCtoOpA ( adl::InstrBundle & b , int idx , int & extA , int * posA );
static bool exchangeOpCtoOpB ( adl::InstrBundle & b , int idx , int & extB );
static bool exchangeOpCtoOpS ( adl::InstrBundle & b , int idx , int & extS );
static void exchangeOpDtoOpS ( adl::InstrBundle & b , int & extD , int & extS , bool extV , int * posD , int * posS );
static bool fitsSignedOnNbits ( int32_t val , int n );
static bool fitsUnsignedOnNbits ( uint32_t val , int n );
static void format3OpSHandling ( int * posS , adl::InstrBundle & b );
static void format3OpSHandlingHiLo ( int * posS , adl::InstrBundle & b );
static void format3OpSHandlingLo ( int * posS , adl::InstrBundle & b );
 uint32_t im17s2imXs ( uint32_t u17 , uint8_t width );
 uint32_t im17s2line ( uint32_t u17 , uint8_t width );
 bool inDelaySlot ( adl::InstrBundle & currB );
 int32_t is32NcoValue ( const bits < 2 > & mode , const bits < 32 > & imm );
 bool isNotOpSButAllowedToCompact ( adl::InstrInfo & ii );
 bool isOpS ( adl::InstrInfo & ii );
static bool isRegA ( uint32_t idx );
static bool isRegG ( uint32_t idx );
 uint32_t iu4even ( bits < 4 > iu4 );
 uint32_t log2_fun_as ( uint32_t num );
 bool notCompactableBS ( adl::InstrInfo & ii );
static bool opDSCheckIfExchangable ( adl::InstrInfo & ii );
static void validateInputOpA ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx );
static void validateInputOpC ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx );
static void validateInputOpS ( int * exts [  ] , bool extV , bool extFNOP , bool extDONE , int bundleIdx );
 uint32_t xtrm1b ( uint32_t xtrm_n );
 uint32_t xtrm6b ( uint32_t xtrm_n , bits < 1 > all_even );
//
// Instruction field getter functions.
//

static inline bits<19> get_opA_imp_bits__42_24__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x7ff)<<8) | ((x0&0xff000000)>>24);
  
}

static inline bits<17> get_opB_imp_bits__59_43__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0xffff800)>>11);
  
}

static inline bits<36> get_opC_imp_bits__59_24__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return (((uint64_t)((x1&0xfffffff) >> 0) << 8)) | (((uint64_t)((x0&0xff000000) >> 24) << 0));
  
}

static inline bits<58> get_opD_imp_bits__59_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return (((uint64_t)((x1&0xfffffff) >> 0) << 30)) | (((uint64_t)((x0&0xfffffffc) >> 2) << 0));
  
}

static inline bits<29> get_opS_HI_imp_bits__59_31__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0xfffffff)<<1) | ((x0&0x80000000)>>31);
  
}

static inline bits<29> get_opS_LO_imp_bits__30_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x7ffffffc)>>2);
  
}

static inline bits<4> get_opVau_imp_bits__5_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x3c)>>2);
  
}

static inline bits<7> get_opVld_imp_bits__18_12__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x7f000)>>12);
  
}

static inline bits<7> get_opVp_imp_bits__26_24_x_5_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x7000000)>>20) | ((x0&0x3c)>>2);
  
}

static inline bits<7> get_opVp_imp_bits__53_51_x_5_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x380000)>>15) | ((x0&0x3c)>>2);
  
}

static inline bits<1> get_opVrol_imp_bits__19_19__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x80000)>>19);
  
}

static inline bits<1> get_opVror_imp_bits__20_20__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x100000)>>20);
  
}

static inline bits<1> get_opVs0_imp_bits__21_21__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x200000)>>21);
  
}

static inline bits<1> get_opVs1_imp_bits__22_22__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x400000)>>22);
  
}

static inline bits<1> get_opVs2_imp_bits__23_23__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x800000)>>23);
  
}

static inline bits<3> get_opVsauDot_imp_bits__8_6__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x1c0)>>6);
  
}

static inline bits<3> get_opVsau_imp_bits__8_6__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x1c0)>>6);
  
}

static inline bits<3> get_opVwr_imp_bits__11_9__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0xe00)>>9);
  
}

static inline bits<1> get_opX_HI_imp_bits__61_61__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x20000000)>>29);
  
}

static inline bits<1> get_opX_LO_imp_bits__60_60__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x10000000)>>28);
  
}

static inline bits<2> get_opZ_imp_bits__1_0__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x3));
  
}


static bfd_uint64_t opA_imp_bits__42_24__width_64_std_getter(unsigned *data) {
  return get_opA_imp_bits__42_24__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opB_imp_bits__59_43__width_64_std_getter(unsigned *data) {
  return get_opB_imp_bits__59_43__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opC_imp_bits__59_24__width_64_std_getter(unsigned *data) {
  return get_opC_imp_bits__59_24__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opD_imp_bits__59_2__width_64_std_getter(unsigned *data) {
  return get_opD_imp_bits__59_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opS_HI_imp_bits__59_31__width_64_std_getter(unsigned *data) {
  return get_opS_HI_imp_bits__59_31__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opS_LO_imp_bits__30_2__width_64_std_getter(unsigned *data) {
  return get_opS_LO_imp_bits__30_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVau_imp_bits__5_2__width_64_std_getter(unsigned *data) {
  return get_opVau_imp_bits__5_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVld_imp_bits__18_12__width_64_std_getter(unsigned *data) {
  return get_opVld_imp_bits__18_12__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVp_imp_bits__26_24_x_5_2__width_64_std_getter(unsigned *data) {
  return get_opVp_imp_bits__26_24_x_5_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVp_imp_bits__53_51_x_5_2__width_64_std_getter(unsigned *data) {
  return get_opVp_imp_bits__53_51_x_5_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVrol_imp_bits__19_19__width_64_std_getter(unsigned *data) {
  return get_opVrol_imp_bits__19_19__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVror_imp_bits__20_20__width_64_std_getter(unsigned *data) {
  return get_opVror_imp_bits__20_20__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVs0_imp_bits__21_21__width_64_std_getter(unsigned *data) {
  return get_opVs0_imp_bits__21_21__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVs1_imp_bits__22_22__width_64_std_getter(unsigned *data) {
  return get_opVs1_imp_bits__22_22__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVs2_imp_bits__23_23__width_64_std_getter(unsigned *data) {
  return get_opVs2_imp_bits__23_23__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVsauDot_imp_bits__8_6__width_64_std_getter(unsigned *data) {
  return get_opVsauDot_imp_bits__8_6__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVsau_imp_bits__8_6__width_64_std_getter(unsigned *data) {
  return get_opVsau_imp_bits__8_6__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVwr_imp_bits__11_9__width_64_std_getter(unsigned *data) {
  return get_opVwr_imp_bits__11_9__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opX_HI_imp_bits__61_61__width_64_std_getter(unsigned *data) {
  return get_opX_HI_imp_bits__61_61__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opX_LO_imp_bits__60_60__width_64_std_getter(unsigned *data) {
  return get_opX_LO_imp_bits__60_60__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opZ_imp_bits__1_0__width_64_std_getter(unsigned *data) {
  return get_opZ_imp_bits__1_0__width_64(data[0],data[1]).uint64();
}

//
// Instruction field inserter functions.
//

static  void set_A0_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 18);
}

static  void set_A10_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 28);
}

static  void set_A11_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 29);
}

static  void set_A12_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 30);
}

static  void set_A13_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 31);
}

static  void set_A14_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1));
}

static  void set_A15_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 1);
}

static  void set_A16_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 2);
}

static  void set_A17_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 3);
}

static  void set_A18_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 4);
}

static  void set_A19_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 5);
}

static  void set_A1_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 19);
}

static  void set_A2_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 20);
}

static  void set_A3_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 21);
}

static  void set_A4_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_A5_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_A6_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_A7_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_A8_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 26);
}

static  void set_A9_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 27);
}

static  void set_AAsubAM_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_AXG_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 23);
}

static  void set_AXG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_AXG_imp_bits__26_22__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 18);
}

static  void set_AXG_imp_bits__27_23__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 19);
}

static  void set_AXG_imp_bits__29_25__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 21);
}

static  void set_AXG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_AXG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_AXG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1));
}

static  void set_AXG_imp_bits__51_47__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 21);
}

static  void set_AXG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_AX_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 23);
}

static  void set_AX_imp_bits__25_21__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 17);
}

static  void set_AX_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 22);
}

static  void set_AX_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_AYG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_AYG_imp_bits__22_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 14);
}

static  void set_AYG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_AYG_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 13);
}

static  void set_AYG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1));
}

static  void set_AYG_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_AYG_imp_bits__8_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 7);
}

static  void set_AYG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_AYG_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_AY_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_AY_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 22);
}

static  void set_AY_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_AY_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_AZ_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 13);
}

static  void set_A_RANGE_imp_bits__29_28__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 24);
}

static  void set_A_ZShort_imp_bits__4_2__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_A_fft_size_width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 13);
}

static  void set_A_line_width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_A_sub_width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 17);
}

static  void set_A_subLd_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 16);
}

static  void set_A_subLd_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 18);
}

static  void set_A_subSt_imp_bits__4_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 17);
}

static  void set_A_subSt_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 18);
}

static  void set_BIT_AREGS_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_BIT_REORDER_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 16);
}

static  void set_B_INSTR_CNT_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_B_line_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_B_sub_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_B_xline_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_Bl_c_reg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 19);
}

static  void set_Bs_AUprec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 15);
  val >>=   0x2;
  x[0] |= ((val&0x1) << 25);
}

static  void set_Bs_AUprec_imp_bits__10_10_x_1_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 15);
  val >>=   0x2;
  x[0] |= ((val&0x1) << 25);
}

static  void set_Bs_S0prec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 17);
}

static  void set_Bs_S1prec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 19);
}

static  void set_Bs_S2prec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 21);
}

static  void set_Bs_Vprec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 23);
}

static  void set_Bs_cgu_reg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_Bs_even_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_Bs_ipg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 20);
}

static  void set_Bs_lt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 21);
}

static  void set_Bs_min_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_Bs_rpg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 18);
}

static  void set_Bs_rt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 15);
}

static  void set_Bs_signed_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_COND_imp_bits__19_16__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_COND_imp_bits__43_40__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_CREG_ADDR_FIELD_imp_bits__11_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 7);
}

static  void set_C_BEGIN_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 13);
}

static  void set_C_END_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 31);
  val >>=   0x1;
  x[1] |= ((val&0x3ff));
}

static  void set_C_INSTR_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3ff) << 12);
}

static  void set_C_ITER_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xfff));
}

static  void set_C_ITER_CNT_SHORT_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_C_au_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 21);
}

static  void set_C_cc_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 21);
}

static  void set_DSEX_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 25);
}

static  void set_DSIZE_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 26);
}

static  void set_D_IMAGis16_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x3f));
}

static  void set_D_REALis16_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 6);
}

static  void set_D_nco_mode_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 24);
}

static  void set_D_rS0is11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 14);
}

static  void set_D_rS0iu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 14);
}

static  void set_D_rS1is11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 2);
}

static  void set_D_rS1iu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 2);
}

static  void set_D_rS2is11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1));
}

static  void set_D_rS2iu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1));
}

static  void set_D_rStis3_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_D_rStiu3_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_D_rVis11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 10);
}

static  void set_D_rViu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 10);
}

static  void set_G0_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 6);
}

static  void set_G10_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 16);
}

static  void set_G11_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 17);
}

static  void set_G1_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 7);
}

static  void set_G2_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 8);
}

static  void set_G3_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 9);
}

static  void set_G4_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 10);
}

static  void set_G5_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 11);
}

static  void set_G6_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 12);
}

static  void set_G7_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 13);
}

static  void set_G8_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 14);
}

static  void set_G9_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 15);
}

static  void set_GXYZT_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_GXY_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_GX_SP_H_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GX_SP_NZVC_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GX_SP_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 6);
}

static  void set_GX_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GX_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GX_SP_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GX_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_GX_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 6);
}

static  void set_GX_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GX_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_GX_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GX_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GY_SP_H_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GY_SP_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GY_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GY_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GY_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_GY_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GY_imp_bits__7_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_GY_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GZ_SP_NZVC_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GZ_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GZ_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GZ_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_GZ_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_I16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 6);
}

static  void set_I8_imp_bits__7_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 6);
}

static  void set_IM19R4_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ffff) << 7);
}

static  void set_IM19R5_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ffff) << 7);
}

static  void set_IM19sR13_imp_bits__18_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x7fff));
}

static  void set_IM20R14_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfffff) << 3);
}

static  void set_IM20R15_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfffff) << 3);
}

static  void set_IM20R9_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xfffff) << 6);
}

static  void set_IM21R9_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1fffff) << 5);
}

static  void set_IM22R13_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3ffff));
}

static  void set_IM22R14_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3fffff) << 6);
}

static  void set_IM22R9_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3fffff) << 4);
}

static  void set_IM32R11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_IM32R11_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_IMs18R_LAB_18_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3fff));
}

static  void set_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fff));
  val >>=   0xd;
  x[1] |= ((val&0x7) << 19);
  val >>=   0x3;
  x[1] |= ((val&0x1) << 13);
}

static  void set_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fff));
  val >>=   0xd;
  x[1] |= ((val&0x7) << 18);
  val >>=   0x3;
  x[1] |= ((val&0x1) << 13);
}

static  void set_Is10ofst_imp_bits__13_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 7);
}

static  void set_Is10ofst_imp_bits__14_5__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 8);
}

static  void set_Is11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_Is11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 13);
}

static  void set_Is11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 18);
}

static  void set_Is15ofst_imp_bits__46_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7fff) << 6);
}

static  void set_Is16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 6);
}

static  void set_Is16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_Is16ofst_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xfff));
}

static  void set_Is16ofst_imp_bits__47_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xffff) << 6);
}

static  void set_Is16u_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_Is32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_Is5ofst_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_Is5ofst_imp_bits__8_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 17);
}

static  void set_Is6ofst_imp_bits__8_3__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 16);
}

static  void set_Is6ofst_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 19);
}

static  void set_Is9_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 13);
}

static  void set_Is9ofst_imp_bits__12_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 7);
}

static  void set_Is9ofst_imp_bits__14_6__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 19);
}

static  void set_Is9ofst_imp_bits__24_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1ff) << 12);
}

static  void set_Is9ofst_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 13);
}

static  void set_Iu11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_Iu11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 13);
}

static  void set_Iu11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 18);
}

static  void set_Iu12_imp_bits__11_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfff) << 3);
}

static  void set_Iu16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_Iu16_imp_bits__49_34__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xffff) << 8);
}

static  void set_Iu2X_imp_bits__11_10__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 23);
}

static  void set_Iu2Y_imp_bits__9_8__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 21);
}

static  void set_Iu2_imp_bits__1_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 15);
}

static  void set_Iu4_imp_bits__11_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 23);
}

static  void set_Iu4_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_Iu4_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_Iu4_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_Iu4_imp_bits__8_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 20);
}

static  void set_Iu4_imp_bits__8_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 18);
}

static  void set_Iu5_imp_bits__12_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 11);
}

static  void set_Iu5_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_Iu5_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 13);
}

static  void set_Iu5_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_Iu5_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_Iu6_imp_bits__5_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 15);
}

static  void set_Iu8_imp_bits__23_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 12);
}

static  void set_Iu9_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 11);
}

static  void set_Iu9_imp_bits__47_39__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1ff) << 13);
}

static  void set_LI25R8_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fffff));
}

static  void set_LI25R8ofst_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fffff));
}

static  void set_LINE1b_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_LLR_MODE_imp_bits__1_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 13);
}

static  void set_MASK_16_imp_bits__15_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 3);
}

static  void set_MASK_32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_MASK_RAG_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_MASK_RAG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_MASK_VP_ALL_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_MASK_VP_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 12);
}

static  void set_RFdes_imp_bits__2_0__width_7(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 25);
}

static  void set_RS0_4b_imp_bits__3_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 13);
}

static  void set_RS0_4b_imp_bits__6_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 18);
}

static  void set_RS1_3b_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 13);
}

static  void set_RS1_3b_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 18);
}

static  void set_RS1_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 22);
}

static  void set_RS1_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 17);
}

static  void set_RS2_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 21);
}

static  void set_RS2_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 26);
}

static  void set_RST_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 21);
}

static  void set_RST_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 26);
}

static  void set_RV_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 22);
}

static  void set_RV_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 17);
}

static  void set_RX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_RY_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 18);
}

static  void set_S0_CONJ_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 27);
}

static  void set_S0_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_S0_SIGN_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 28);
}

static  void set_S1_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_S2_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 24);
}

static  void set_UCC_FIELD_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_UCC_FIELD_imp_bits__21_21__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_UCC_FIELD_imp_bits__47_47__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 21);
}

static  void set_UNSIGN_SIGN_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_VPC_VPA_width_7(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 29);
}

static  void set_VPC_VPA_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 19);
}

static  void set_VPC_VPA_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 23);
}

static  void set_VPRegPair_imp_bits__0_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 3);
}

static  void set_VPRegPair_imp_bits__4_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 7);
}

static  void set_VPX_imp_bits__9_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 11);
}

static  void set_VPY_imp_bits__7_6__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 9);
}

static  void set_VPZ_imp_bits__5_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 7);
}

static  void set_VP_OFFSET_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 7);
}

static  void set_XTRM_VALUE_INDEX_imp_bits__6_6__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 21);
}

static  void set_Z_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_imme16_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xfff));
}

static  void set_imme8_imp_bits__7_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xf));
}

static  void set_nco_conj_imp_bits__32_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 6);
}

static  void set_opA_imp_bits__42_24__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 24);
  val >>=   0x8;
  x[1] |= ((val&0x7ff));
}

static  void set_opB_imp_bits__59_43__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1ffff) << 11);
}

static  void set_opC_imp_bits__59_24__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 24);
  val >>=   0x8;
  x[1] |= ((val&0xfffffff));
}

static  void set_opD_imp_bits__59_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3fffffff) << 2);
  val >>=   0x1e;
  x[1] |= ((val&0xfffffff));
}

static  void set_opS_HI_imp_bits__59_31__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 31);
  val >>=   0x1;
  x[1] |= ((val&0xfffffff));
}

static  void set_opS_LO_imp_bits__30_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1fffffff) << 2);
}

static  void set_opVau_imp_bits__5_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 2);
}

static  void set_opVld_imp_bits__18_12__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7f) << 12);
}

static  void set_opVp_imp_bits__26_24_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 2);
  val >>=   0x4;
  x[0] |= ((val&0x7) << 24);
}

static  void set_opVp_imp_bits__53_51_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 2);
  val >>=   0x4;
  x[1] |= ((val&0x7) << 19);
}

static  void set_opVrol_imp_bits__19_19__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 19);
}

static  void set_opVror_imp_bits__20_20__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 20);
}

static  void set_opVs0_imp_bits__21_21__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 21);
}

static  void set_opVs1_imp_bits__22_22__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_opVs2_imp_bits__23_23__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_opVsauDot_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_opVsau_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_opVwr_imp_bits__11_9__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 9);
}

static  void set_opX_HI_imp_bits__61_61__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 29);
}

static  void set_opX_LO_imp_bits__60_60__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 28);
}

static  void set_opZ_imp_bits__1_0__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3));
}

static  void set_rX_imp_bits__14_12__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 25);
}

static  void set_rX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_rX_imp_bits__2_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 28);
}

static  void set_reserved_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_reserved_imp_bits__10_10__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__10_10_x_8_6__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 21);
  val >>=   0x3;
  x[0] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__10_10_x_8_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
  val >>=   0x1;
  x[0] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__10_2__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 17);
}

static  void set_reserved_imp_bits__10_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 18);
}

static  void set_reserved_imp_bits__10_6__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 21);
}

static  void set_reserved_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 22);
}

static  void set_reserved_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 23);
}

static  void set_reserved_imp_bits__10_9__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 22);
}

static  void set_reserved_imp_bits__11_10__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 13);
}

static  void set_reserved_imp_bits__12_10__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 13);
}

static  void set_reserved_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 12);
}

static  void set_reserved_imp_bits__13_12__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 27);
}

static  void set_reserved_imp_bits__13_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 11);
}

static  void set_reserved_imp_bits__14_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_reserved_imp_bits__14_5__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3ff) << 1);
}

static  void set_reserved_imp_bits__14_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7f) << 11);
}

static  void set_reserved_imp_bits__15_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_reserved_imp_bits__15_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 16);
}

static  void set_reserved_imp_bits__15_15_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_reserved_imp_bits__15_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 11);
}

static  void set_reserved_imp_bits__15_8__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 4);
}

static  void set_reserved_imp_bits__16_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ffff) << 3);
}

static  void set_reserved_imp_bits__16_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_reserved_imp_bits__16_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 16);
}

static  void set_reserved_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 11);
}

static  void set_reserved_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_reserved_imp_bits__17_16_x_14_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 16);
  val >>=   0x2;
  x[0] |= ((val&0x3) << 19);
}

static  void set_reserved_imp_bits__17_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 11);
}

static  void set_reserved_imp_bits__18_12_x_3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
  val >>=   0x4;
  x[0] |= ((val&0x7f) << 15);
}

static  void set_reserved_imp_bits__18_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 11);
}

static  void set_reserved_imp_bits__19_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 15);
}

static  void set_reserved_imp_bits__19_16_x_12_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 15);
  val >>=   0x1;
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__19_16_x_12_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 11);
  val >>=   0x5;
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__19_16_x_13_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 11);
  val >>=   0x6;
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__19_19__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 15);
}

static  void set_reserved_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_reserved_imp_bits__19_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfff) << 11);
}

static  void set_reserved_imp_bits__1_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 13);
}

static  void set_reserved_imp_bits__20_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1fffff) << 3);
}

static  void set_reserved_imp_bits__20_10__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 13);
}

static  void set_reserved_imp_bits__20_15__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 18);
}

static  void set_reserved_imp_bits__20_16__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_reserved_imp_bits__20_19_x_11_6__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 9);
  val >>=   0x6;
  x[0] |= ((val&0x3) << 22);
}

static  void set_reserved_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_20_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
  val >>=   0x3;
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7f) << 11);
  val >>=   0x7;
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_20_x_17_14__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 17);
  val >>=   0x4;
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ffff) << 7);
}

static  void set_reserved_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_reserved_imp_bits__22_22__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 18);
}

static  void set_reserved_imp_bits__22_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3fff));
  val >>=   0xe;
  x[1] |= ((val&0x1) << 18);
}

static  void set_reserved_imp_bits__23_22_x_17_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 12);
  val >>=   0x2;
  x[1] |= ((val&0x3) << 18);
}

static  void set_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3ff) << 1);
  val >>=   0xa;
  x[1] |= ((val&0x3) << 12);
  val >>=   0x2;
  x[1] |= ((val&0x3) << 18);
}

static  void set_reserved_imp_bits__24_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3fff));
  val >>=   0xe;
  x[1] |= ((val&0x7) << 18);
}

static  void set_reserved_imp_bits__25_21_x_19_19__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 15);
  val >>=   0x1;
  x[1] |= ((val&0x1f) << 17);
}

static  void set_reserved_imp_bits__25_22__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 18);
}

static  void set_reserved_imp_bits__25_25__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 21);
}

static  void set_reserved_imp_bits__26_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 22);
}

static  void set_reserved_imp_bits__27_27_x_21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
  val >>=   0x4;
  x[1] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__28_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1fff) << 12);
}

static  void set_reserved_imp_bits__28_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 22);
}

static  void set_reserved_imp_bits__28_8__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffff) << 14);
  val >>=   0x12;
  x[1] |= ((val&0x7));
}

static  void set_reserved_imp_bits__29_26_x_15_5__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 1);
  val >>=   0xb;
  x[1] |= ((val&0xf) << 22);
}

static  void set_reserved_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 13);
}

static  void set_reserved_imp_bits__30_16__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1f));
}

static  void set_reserved_imp_bits__30_27__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 27);
}

static  void set_reserved_imp_bits__30_28_x_16_14__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 10);
  val >>=   0x3;
  x[1] |= ((val&0x7) << 24);
}

static  void set_reserved_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_reserved_imp_bits__46_45__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 19);
}

static  void set_reserved_imp_bits__47_40__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 14);
}

static  void set_reserved_imp_bits__47_44__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 18);
}

static  void set_reserved_imp_bits__47_45__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 19);
}

static  void set_reserved_imp_bits__47_45_x_35_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 6);
  val >>=   0x4;
  x[1] |= ((val&0x7) << 19);
}

static  void set_reserved_imp_bits__50_16__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1ffffff));
}

static  void set_reserved_imp_bits__50_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ffff) << 6);
}

static  void set_reserved_imp_bits__50_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3f));
  val >>=   0x6;
  x[1] |= ((val&0x7fff) << 10);
}

static  void set_reserved_imp_bits__50_43__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 11);
}

static  void set_reserved_imp_bits__50_48_x_38_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 10);
  val >>=   0x3;
  x[1] |= ((val&0x7) << 22);
}

static  void set_reserved_imp_bits__51_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3ffffff));
}

static  void set_reserved_imp_bits__51_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xfffff) << 6);
}

static  void set_reserved_imp_bits__51_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3f));
  val >>=   0x6;
  x[1] |= ((val&0xffff) << 10);
}

static  void set_reserved_imp_bits__51_48__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 22);
}

static  void set_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 9);
  val >>=   0x1;
  x[0] |= ((val&0x1) << 21);
  val >>=   0x1;
  x[1] |= ((val&0x1) << 1);
  val >>=   0x1;
  x[1] |= ((val&0x1) << 13);
  val >>=   0x1;
  x[1] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 18);
}

static  void set_reserved_imp_bits__6_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 19);
}

static  void set_reserved_imp_bits__6_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 7);
}

static  void set_reserved_imp_bits__6_5__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 8);
}

static  void set_reserved_imp_bits__7_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 15);
}

static  void set_reserved_imp_bits__7_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 13);
}

static  void set_reserved_imp_bits__7_5__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 8);
}

static  void set_reserved_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_reserved_imp_bits__8_6__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 9);
}

static  void set_reserved_imp_bits__9_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 15);
}

static  void set_reserved_imp_bits__9_2__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 17);
}

static  void set_reserved_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 19);
}

static  void set_reserved_imp_bits__9_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 17);
}

static  void set_reserved_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_reserved_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_reserved_imp_bits__9_6__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__9_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 23);
}

static  void set_sex_imp_bits__22_22__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}


//
// Instruction field clearer functions.
//

static  void clear_A0_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000);
  
}

static  void clear_A10_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000000);
  
}

static  void clear_A11_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000000);
  
}

static  void clear_A12_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000000);
  
}

static  void clear_A13_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80000000);
  
}

static  void clear_A14_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
  
}

static  void clear_A15_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x2);
  
}

static  void clear_A16_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x4);
  
}

static  void clear_A17_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x8);
  
}

static  void clear_A18_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x10);
  
}

static  void clear_A19_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x20);
  
}

static  void clear_A1_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80000);
  
}

static  void clear_A2_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x100000);
  
}

static  void clear_A3_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200000);
  
}

static  void clear_A4_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_A5_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_A6_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_A7_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_A8_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x4000000);
  
}

static  void clear_A9_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8000000);
  
}

static  void clear_AAsubAM_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_AXG_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf800000);
  
}

static  void clear_AXG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_AXG_imp_bits__26_22__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c0000);
  
}

static  void clear_AXG_imp_bits__27_23__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xf80000);
  
}

static  void clear_AXG_imp_bits__29_25__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e00000);
  
}

static  void clear_AXG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_AXG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_AXG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_AXG_imp_bits__51_47__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e00000);
  
}

static  void clear_AXG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_AX_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf800000);
  
}

static  void clear_AX_imp_bits__25_21__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e0000);
  
}

static  void clear_AX_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c00000);
  
}

static  void clear_AX_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_AYG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_AYG_imp_bits__22_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c000);
  
}

static  void clear_AYG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_AYG_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e000);
  
}

static  void clear_AYG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_AYG_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_AYG_imp_bits__8_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80);
  
}

static  void clear_AYG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_AYG_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_AY_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_AY_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c00000);
  
}

static  void clear_AY_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_AY_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_AZ_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e000);
  
}

static  void clear_A_RANGE_imp_bits__29_28__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3000000);
  
}

static  void clear_A_ZShort_imp_bits__4_2__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_A_fft_size_width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e000);
  
}

static  void clear_A_line_width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_A_sub_width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000);
  
}

static  void clear_A_subLd_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000);
  
}

static  void clear_A_subLd_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000);
  
}

static  void clear_A_subSt_imp_bits__4_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000);
  
}

static  void clear_A_subSt_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000);
  
}

static  void clear_BIT_AREGS_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_BIT_REORDER_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000);
  
}

static  void clear_B_INSTR_CNT_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_B_line_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_B_sub_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_B_xline_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_Bl_c_reg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f80000);
  
}

static  void clear_Bs_AUprec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2018000);
  
}

static  void clear_Bs_AUprec_imp_bits__10_10_x_1_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2018000);
  
}

static  void clear_Bs_S0prec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x60000);
  
}

static  void clear_Bs_S1prec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x180000);
  
}

static  void clear_Bs_S2prec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x600000);
  
}

static  void clear_Bs_Vprec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800000);
  
}

static  void clear_Bs_cgu_reg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_Bs_even_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_Bs_ipg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x300000);
  
}

static  void clear_Bs_lt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e00000);
  
}

static  void clear_Bs_min_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_Bs_rpg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xc0000);
  
}

static  void clear_Bs_rt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f8000);
  
}

static  void clear_Bs_signed_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_COND_imp_bits__19_16__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_COND_imp_bits__43_40__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_CREG_ADDR_FIELD_imp_bits__11_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f80);
  
}

static  void clear_C_BEGIN_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xffe000);
  
}

static  void clear_C_END_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ff);
    x[0] = x[0] & (~0x80000000);
  
}

static  void clear_C_INSTR_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ff000);
  
}

static  void clear_C_ITER_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_C_ITER_CNT_SHORT_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_C_au_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1e00000);
  
}

static  void clear_C_cc_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1e00000);
  
}

static  void clear_DSEX_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x2000000);
  
}

static  void clear_DSIZE_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xc000000);
  
}

static  void clear_D_IMAGis16_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_D_REALis16_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fffc0);
  
}

static  void clear_D_nco_mode_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3000000);
  
}

static  void clear_D_rS0is11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc000);
  
}

static  void clear_D_rS0iu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc000);
  
}

static  void clear_D_rS1is11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc);
  
}

static  void clear_D_rS1iu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc);
  
}

static  void clear_D_rS2is11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_D_rS2iu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_D_rStis3_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_D_rStiu3_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_D_rVis11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc00);
  
}

static  void clear_D_rViu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc00);
  
}

static  void clear_G0_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40);
  
}

static  void clear_G10_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000);
  
}

static  void clear_G11_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000);
  
}

static  void clear_G1_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80);
  
}

static  void clear_G2_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x100);
  
}

static  void clear_G3_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200);
  
}

static  void clear_G4_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400);
  
}

static  void clear_G5_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800);
  
}

static  void clear_G6_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000);
  
}

static  void clear_G7_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000);
  
}

static  void clear_G8_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x4000);
  
}

static  void clear_G9_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8000);
  
}

static  void clear_GXYZT_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_GXY_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_GX_SP_H_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GX_SP_NZVC_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GX_SP_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0);
  
}

static  void clear_GX_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GX_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GX_SP_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GX_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_GX_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0);
  
}

static  void clear_GX_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GX_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_GX_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GX_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GY_SP_H_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GY_SP_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GY_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GY_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GY_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_GY_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GY_imp_bits__7_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_GY_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GZ_SP_NZVC_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GZ_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GZ_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GZ_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_GZ_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_I16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fffc0);
  
}

static  void clear_I8_imp_bits__7_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fc0);
  
}

static  void clear_IM19R4_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ffff80);
  
}

static  void clear_IM19R5_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ffff80);
  
}

static  void clear_IM19sR13_imp_bits__18_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IM20R14_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ffff8);
  
}

static  void clear_IM20R15_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ffff8);
  
}

static  void clear_IM20R9_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffc0);
  
}

static  void clear_IM21R9_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffe0);
  
}

static  void clear_IM22R13_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IM22R14_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xfffffc0);
  
}

static  void clear_IM22R9_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fffff0);
  
}

static  void clear_IM32R11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_IM32R11_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_IMs18R_LAB_18_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x383fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c3fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_Is10ofst_imp_bits__13_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ff80);
  
}

static  void clear_Is10ofst_imp_bits__14_5__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff00);
  
}

static  void clear_Is11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_Is11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffe000);
  
}

static  void clear_Is11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc0000);
  
}

static  void clear_Is15ofst_imp_bits__46_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffc0);
  
}

static  void clear_Is16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fffc0);
  
}

static  void clear_Is16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_Is16ofst_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_Is16ofst_imp_bits__47_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fffc0);
  
}

static  void clear_Is16u_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_Is32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_Is5ofst_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_Is5ofst_imp_bits__8_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e0000);
  
}

static  void clear_Is6ofst_imp_bits__8_3__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3f0000);
  
}

static  void clear_Is6ofst_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f80000);
  
}

static  void clear_Is9_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fe000);
  
}

static  void clear_Is9ofst_imp_bits__12_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff80);
  
}

static  void clear_Is9ofst_imp_bits__14_6__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff80000);
  
}

static  void clear_Is9ofst_imp_bits__24_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ff000);
  
}

static  void clear_Is9ofst_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fe000);
  
}

static  void clear_Iu11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_Iu11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffe000);
  
}

static  void clear_Iu11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc0000);
  
}

static  void clear_Iu12_imp_bits__11_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ff8);
  
}

static  void clear_Iu16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_Iu16_imp_bits__49_34__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xffff00);
  
}

static  void clear_Iu2X_imp_bits__11_10__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800000);
  
}

static  void clear_Iu2Y_imp_bits__9_8__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x600000);
  
}

static  void clear_Iu2_imp_bits__1_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x18000);
  
}

static  void clear_Iu4_imp_bits__11_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800000);
  
}

static  void clear_Iu4_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_Iu4_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_Iu4_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_Iu4_imp_bits__8_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf00000);
  
}

static  void clear_Iu4_imp_bits__8_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c0000);
  
}

static  void clear_Iu5_imp_bits__12_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf800);
  
}

static  void clear_Iu5_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_Iu5_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e000);
  
}

static  void clear_Iu5_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_Iu5_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_Iu6_imp_bits__5_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f8000);
  
}

static  void clear_Iu8_imp_bits__23_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xff000);
  
}

static  void clear_Iu9_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff800);
  
}

static  void clear_Iu9_imp_bits__47_39__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fe000);
  
}

static  void clear_LI25R8_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_LI25R8ofst_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_LINE1b_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_LLR_MODE_imp_bits__1_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x6000);
  
}

static  void clear_MASK_16_imp_bits__15_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff8);
  
}

static  void clear_MASK_32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_MASK_RAG_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_MASK_RAG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_MASK_VP_ALL_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_MASK_VP_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf000);
  
}

static  void clear_RFdes_imp_bits__2_0__width_7(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000000);
  
}

static  void clear_RS0_4b_imp_bits__3_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e000);
  
}

static  void clear_RS0_4b_imp_bits__6_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c0000);
  
}

static  void clear_RS1_3b_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000);
  
}

static  void clear_RS1_3b_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0000);
  
}

static  void clear_RS1_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c00000);
  
}

static  void clear_RS1_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e0000);
  
}

static  void clear_RS2_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00000);
  
}

static  void clear_RS2_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c000000);
  
}

static  void clear_RST_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00000);
  
}

static  void clear_RST_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c000000);
  
}

static  void clear_RV_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c00000);
  
}

static  void clear_RV_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e0000);
  
}

static  void clear_RX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_RY_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0000);
  
}

static  void clear_S0_CONJ_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8000000);
  
}

static  void clear_S0_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_S0_SIGN_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000000);
  
}

static  void clear_S1_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_S2_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7000000);
  
}

static  void clear_UCC_FIELD_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_UCC_FIELD_imp_bits__21_21__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_UCC_FIELD_imp_bits__47_47__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x200000);
  
}

static  void clear_UNSIGN_SIGN_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_VPC_VPA_width_7(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe0000000);
  
}

static  void clear_VPC_VPA_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x380000);
  
}

static  void clear_VPC_VPA_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3800000);
  
}

static  void clear_VPRegPair_imp_bits__0_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8);
  
}

static  void clear_VPRegPair_imp_bits__4_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80);
  
}

static  void clear_VPX_imp_bits__9_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800);
  
}

static  void clear_VPY_imp_bits__7_6__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x600);
  
}

static  void clear_VPZ_imp_bits__5_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x180);
  
}

static  void clear_VP_OFFSET_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x180);
  
}

static  void clear_XTRM_VALUE_INDEX_imp_bits__6_6__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200000);
  
}

static  void clear_Z_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_imme16_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_imme8_imp_bits__7_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xf);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_nco_conj_imp_bits__32_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x40);
  
}

static  void clear_opA_imp_bits__42_24__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7ff);
    x[0] = x[0] & (~0xff000000);
  
}

static  void clear_opB_imp_bits__59_43__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xffff800);
  
}

static  void clear_opC_imp_bits__59_24__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfffffff);
    x[0] = x[0] & (~0xff000000);
  
}

static  void clear_opD_imp_bits__59_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfffffff);
    x[0] = x[0] & (~0xfffffffc);
  
}

static  void clear_opS_HI_imp_bits__59_31__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfffffff);
    x[0] = x[0] & (~0x80000000);
  
}

static  void clear_opS_LO_imp_bits__30_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ffffffc);
  
}

static  void clear_opVau_imp_bits__5_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c);
  
}

static  void clear_opVld_imp_bits__18_12__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f000);
  
}

static  void clear_opVp_imp_bits__26_24_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x700003c);
  
}

static  void clear_opVp_imp_bits__53_51_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x380000);
    x[0] = x[0] & (~0x3c);
  
}

static  void clear_opVrol_imp_bits__19_19__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80000);
  
}

static  void clear_opVror_imp_bits__20_20__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x100000);
  
}

static  void clear_opVs0_imp_bits__21_21__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200000);
  
}

static  void clear_opVs1_imp_bits__22_22__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_opVs2_imp_bits__23_23__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_opVsauDot_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_opVsau_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_opVwr_imp_bits__11_9__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00);
  
}

static  void clear_opX_HI_imp_bits__61_61__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x20000000);
  
}

static  void clear_opX_LO_imp_bits__60_60__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x10000000);
  
}

static  void clear_opZ_imp_bits__1_0__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3);
  
}

static  void clear_rX_imp_bits__14_12__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000000);
  
}

static  void clear_rX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_rX_imp_bits__2_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x70000000);
  
}

static  void clear_reserved_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_reserved_imp_bits__10_10__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_reserved_imp_bits__10_10_x_8_6__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2e00000);
  
}

static  void clear_reserved_imp_bits__10_10_x_8_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2800000);
  
}

static  void clear_reserved_imp_bits__10_2__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fe0000);
  
}

static  void clear_reserved_imp_bits__10_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fc0000);
  
}

static  void clear_reserved_imp_bits__10_6__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e00000);
  
}

static  void clear_reserved_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c00000);
  
}

static  void clear_reserved_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3800000);
  
}

static  void clear_reserved_imp_bits__10_9__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xc00000);
  
}

static  void clear_reserved_imp_bits__11_10__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x6000);
  
}

static  void clear_reserved_imp_bits__12_10__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000);
  
}

static  void clear_reserved_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf000);
  
}

static  void clear_reserved_imp_bits__13_12__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x18000000);
  
}

static  void clear_reserved_imp_bits__13_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f800);
  
}

static  void clear_reserved_imp_bits__14_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_reserved_imp_bits__14_5__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7fe);
  
}

static  void clear_reserved_imp_bits__14_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3f800);
  
}

static  void clear_reserved_imp_bits__15_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_reserved_imp_bits__15_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x70000);
  
}

static  void clear_reserved_imp_bits__15_15_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_reserved_imp_bits__15_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f800);
  
}

static  void clear_reserved_imp_bits__15_8__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xff0);
  
}

static  void clear_reserved_imp_bits__16_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffff8);
  
}

static  void clear_reserved_imp_bits__16_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_reserved_imp_bits__16_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf0000);
  
}

static  void clear_reserved_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff800);
  
}

static  void clear_reserved_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_reserved_imp_bits__17_16_x_14_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1b0000);
  
}

static  void clear_reserved_imp_bits__17_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ff800);
  
}

static  void clear_reserved_imp_bits__18_12_x_3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3f8078);
  
}

static  void clear_reserved_imp_bits__18_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff800);
  
}

static  void clear_reserved_imp_bits__19_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f8000);
  
}

static  void clear_reserved_imp_bits__19_16_x_12_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x788000);
  
}

static  void clear_reserved_imp_bits__19_16_x_12_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78f800);
  
}

static  void clear_reserved_imp_bits__19_16_x_13_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x79f800);
  
}

static  void clear_reserved_imp_bits__19_19__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x8000);
  
}

static  void clear_reserved_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_reserved_imp_bits__19_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ff800);
  
}

static  void clear_reserved_imp_bits__1_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x6000);
  
}

static  void clear_reserved_imp_bits__20_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xfffff8);
  
}

static  void clear_reserved_imp_bits__20_10__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffe000);
  
}

static  void clear_reserved_imp_bits__20_15__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xfc0000);
  
}

static  void clear_reserved_imp_bits__20_16__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_reserved_imp_bits__20_19_x_11_6__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xc07e00);
  
}

static  void clear_reserved_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_reserved_imp_bits__20_20_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x838000);
  
}

static  void clear_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x83f800);
  
}

static  void clear_reserved_imp_bits__20_20_x_17_14__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x9e0000);
  
}

static  void clear_reserved_imp_bits__20_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffff80);
  
}

static  void clear_reserved_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_reserved_imp_bits__22_22__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x40000);
  
}

static  void clear_reserved_imp_bits__22_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x43fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__23_22_x_17_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xc3000);
  
}

static  void clear_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xc37fe);
  
}

static  void clear_reserved_imp_bits__24_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c3fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__25_21_x_19_19__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e8000);
  
}

static  void clear_reserved_imp_bits__25_22__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0000);
  
}

static  void clear_reserved_imp_bits__25_25__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x200000);
  
}

static  void clear_reserved_imp_bits__26_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x400000);
  
}

static  void clear_reserved_imp_bits__27_27_x_21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x83c000);
  
}

static  void clear_reserved_imp_bits__28_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fff000);
  
}

static  void clear_reserved_imp_bits__28_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c00000);
  
}

static  void clear_reserved_imp_bits__28_8__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7);
    x[0] = x[0] & (~0xffffc000);
  
}

static  void clear_reserved_imp_bits__29_26_x_15_5__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00ffe);
  
}

static  void clear_reserved_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000);
  
}

static  void clear_reserved_imp_bits__30_16__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1f);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_reserved_imp_bits__30_27__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000000);
  
}

static  void clear_reserved_imp_bits__30_28_x_16_14__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7001c00);
  
}

static  void clear_reserved_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_reserved_imp_bits__46_45__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x180000);
  
}

static  void clear_reserved_imp_bits__47_40__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fc000);
  
}

static  void clear_reserved_imp_bits__47_44__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0000);
  
}

static  void clear_reserved_imp_bits__47_45__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x380000);
  
}

static  void clear_reserved_imp_bits__47_45_x_35_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3803c0);
  
}

static  void clear_reserved_imp_bits__50_16__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffffff);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_reserved_imp_bits__50_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffffc0);
  
}

static  void clear_reserved_imp_bits__50_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffc3f);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__50_43__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7f800);
  
}

static  void clear_reserved_imp_bits__50_48_x_38_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c01c00);
  
}

static  void clear_reserved_imp_bits__51_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffff);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_reserved_imp_bits__51_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffc0);
  
}

static  void clear_reserved_imp_bits__51_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fffc3f);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__51_48__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00000);
  
}

static  void clear_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x2002002);
    x[0] = x[0] & (~0x200200);
  
}

static  void clear_reserved_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0000);
  
}

static  void clear_reserved_imp_bits__6_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x380000);
  
}

static  void clear_reserved_imp_bits__6_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x380);
  
}

static  void clear_reserved_imp_bits__6_5__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x300);
  
}

static  void clear_reserved_imp_bits__7_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f8000);
  
}

static  void clear_reserved_imp_bits__7_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1fe000);
  
}

static  void clear_reserved_imp_bits__7_5__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x700);
  
}

static  void clear_reserved_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_reserved_imp_bits__8_6__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00);
  
}

static  void clear_reserved_imp_bits__9_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ff8000);
  
}

static  void clear_reserved_imp_bits__9_2__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1fe0000);
  
}

static  void clear_reserved_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f80000);
  
}

static  void clear_reserved_imp_bits__9_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7e0000);
  
}

static  void clear_reserved_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_reserved_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_reserved_imp_bits__9_6__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_reserved_imp_bits__9_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800000);
  
}

static  void clear_sex_imp_bits__22_22__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}


static bfd_uint64_t B_INSTR_CNT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 32ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand B_INSTR_CNT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t C_INSTR_CNT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 1024ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand C_INSTR_CNT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t C_ITER_CNT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 65536ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand C_ITER_CNT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t C_ITER_CNT_SHORT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 2048ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand C_ITER_CNT_SHORT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t Iu25n_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (n <= 16777216UL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand Iu25n is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t XTRM_N_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (2ULL <= n && n <= 8192ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand XTRM_N is out of bounds"));
      return -1;
  }
  return n;
};
// For field A0
static enum_field _sym1[] = { { "", 0 }, { "a0", 1 }, { "a0,", 1 }, };
static enum_fields _sym2 = { _sym1 , 3 };

// For field A0_M
static enum_field _sym3[] = { { "", 0 }, { "a0", 1 }, { "a0,", 1 }, };
static enum_fields _sym4 = { _sym3 , 3 };

// For field A1
static enum_field _sym5[] = { { "", 0 }, { "a1", 1 }, { "a1,", 1 }, };
static enum_fields _sym6 = { _sym5 , 3 };

// For field A10
static enum_field _sym7[] = { { "", 0 }, { "a10", 1 }, { "a10,", 1 }, };
static enum_fields _sym8 = { _sym7 , 3 };

// For field A10_M
static enum_field _sym9[] = { { "", 0 }, { "a10", 1 }, { "a10,", 1 }, };
static enum_fields _sym10 = { _sym9 , 3 };

// For field A11
static enum_field _sym11[] = { { "", 0 }, { "a11", 1 }, { "a11,", 1 }, };
static enum_fields _sym12 = { _sym11 , 3 };

// For field A11_M
static enum_field _sym13[] = { { "", 0 }, { "a11", 1 }, { "a11,", 1 }, };
static enum_fields _sym14 = { _sym13 , 3 };

// For field A12
static enum_field _sym15[] = { { "", 0 }, { "a12", 1 }, { "a12,", 1 }, };
static enum_fields _sym16 = { _sym15 , 3 };

// For field A12_M
static enum_field _sym17[] = { { "", 0 }, { "a12", 1 }, { "a12,", 1 }, };
static enum_fields _sym18 = { _sym17 , 3 };

// For field A13
static enum_field _sym19[] = { { "", 0 }, { "a13", 1 }, { "a13,", 1 }, };
static enum_fields _sym20 = { _sym19 , 3 };

// For field A13_M
static enum_field _sym21[] = { { "", 0 }, { "a13", 1 }, { "a13,", 1 }, };
static enum_fields _sym22 = { _sym21 , 3 };

// For field A14
static enum_field _sym23[] = { { "", 0 }, { "a14", 1 }, { "a14,", 1 }, };
static enum_fields _sym24 = { _sym23 , 3 };

// For field A14_M
static enum_field _sym25[] = { { "", 0 }, { "a14", 1 }, { "a14,", 1 }, };
static enum_fields _sym26 = { _sym25 , 3 };

// For field A15
static enum_field _sym27[] = { { "", 0 }, { "a15", 1 }, { "a15,", 1 }, };
static enum_fields _sym28 = { _sym27 , 3 };

// For field A15_M
static enum_field _sym29[] = { { "", 0 }, { "a15", 1 }, { "a15,", 1 }, };
static enum_fields _sym30 = { _sym29 , 3 };

// For field A16
static enum_field _sym31[] = { { "", 0 }, { "a16", 1 }, { "a16,", 1 }, };
static enum_fields _sym32 = { _sym31 , 3 };

// For field A16_M
static enum_field _sym33[] = { { "", 0 }, { "a16", 1 }, { "a16,", 1 }, };
static enum_fields _sym34 = { _sym33 , 3 };

// For field A17
static enum_field _sym35[] = { { "", 0 }, { "a17", 1 }, { "a17,", 1 }, };
static enum_fields _sym36 = { _sym35 , 3 };

// For field A17_M
static enum_field _sym37[] = { { "", 0 }, { "a17", 1 }, { "a17,", 1 }, };
static enum_fields _sym38 = { _sym37 , 3 };

// For field A18
static enum_field _sym39[] = { { "", 0 }, { "a18", 1 }, { "a18,", 1 }, };
static enum_fields _sym40 = { _sym39 , 3 };

// For field A18_M
static enum_field _sym41[] = { { "", 0 }, { "a18", 1 }, { "a18,", 1 }, };
static enum_fields _sym42 = { _sym41 , 3 };

// For field A19
static enum_field _sym43[] = { { "", 0 }, { "a19", 1 }, { "a19,", 1 }, };
static enum_fields _sym44 = { _sym43 , 3 };

// For field A19_M
static enum_field _sym45[] = { { "", 0 }, { "a19", 1 }, { "a19,", 1 }, };
static enum_fields _sym46 = { _sym45 , 3 };

// For field A1_M
static enum_field _sym47[] = { { "", 0 }, { "a1", 1 }, { "a1,", 1 }, };
static enum_fields _sym48 = { _sym47 , 3 };

// For field A2
static enum_field _sym49[] = { { "", 0 }, { "a2", 1 }, { "a2,", 1 }, };
static enum_fields _sym50 = { _sym49 , 3 };

// For field A2_M
static enum_field _sym51[] = { { "", 0 }, { "a2", 1 }, { "a2,", 1 }, };
static enum_fields _sym52 = { _sym51 , 3 };

// For field A3
static enum_field _sym53[] = { { "", 0 }, { "a3", 1 }, { "a3,", 1 }, };
static enum_fields _sym54 = { _sym53 , 3 };

// For field A3_M
static enum_field _sym55[] = { { "", 0 }, { "a3", 1 }, { "a3,", 1 }, };
static enum_fields _sym56 = { _sym55 , 3 };

// For field A4
static enum_field _sym57[] = { { "", 0 }, { "a4", 1 }, { "a4,", 1 }, };
static enum_fields _sym58 = { _sym57 , 3 };

// For field A4_M
static enum_field _sym59[] = { { "", 0 }, { "a4", 1 }, { "a4,", 1 }, };
static enum_fields _sym60 = { _sym59 , 3 };

// For field A5
static enum_field _sym61[] = { { "", 0 }, { "a5", 1 }, { "a5,", 1 }, };
static enum_fields _sym62 = { _sym61 , 3 };

// For field A5_M
static enum_field _sym63[] = { { "", 0 }, { "a5", 1 }, { "a5,", 1 }, };
static enum_fields _sym64 = { _sym63 , 3 };

// For field A6
static enum_field _sym65[] = { { "", 0 }, { "a6", 1 }, { "a6,", 1 }, };
static enum_fields _sym66 = { _sym65 , 3 };

// For field A6_M
static enum_field _sym67[] = { { "", 0 }, { "a6", 1 }, { "a6,", 1 }, };
static enum_fields _sym68 = { _sym67 , 3 };

// For field A7
static enum_field _sym69[] = { { "", 0 }, { "a7", 1 }, { "a7,", 1 }, };
static enum_fields _sym70 = { _sym69 , 3 };

// For field A7_M
static enum_field _sym71[] = { { "", 0 }, { "a7", 1 }, { "a7,", 1 }, };
static enum_fields _sym72 = { _sym71 , 3 };

// For field A8
static enum_field _sym73[] = { { "", 0 }, { "a8", 1 }, { "a8,", 1 }, };
static enum_fields _sym74 = { _sym73 , 3 };

// For field A8_M
static enum_field _sym75[] = { { "", 0 }, { "a8", 1 }, { "a8,", 1 }, };
static enum_fields _sym76 = { _sym75 , 3 };

// For field A9
static enum_field _sym77[] = { { "", 0 }, { "a9", 1 }, { "a9,", 1 }, };
static enum_fields _sym78 = { _sym77 , 3 };

// For field A9_M
static enum_field _sym79[] = { { "", 0 }, { "a9", 1 }, { "a9,", 1 }, };
static enum_fields _sym80 = { _sym79 , 3 };

// For field AAsubAM
static enum_field _sym81[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym82 = { _sym81 , 2 };

// For field AAsubAM_imp_bits__20_20_
static enum_field _sym83[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym84 = { _sym83 , 2 };

// For field AX
static enum_field _sym85[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym86 = { _sym85 , 20 };

// For field AXG
static enum_field _sym87[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym88 = { _sym87 , 32 };

// For field AXG_imp_bits__14_10_
static enum_field _sym89[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym90 = { _sym89 , 32 };

// For field AXG_imp_bits__17_13_
static enum_field _sym91[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym92 = { _sym91 , 32 };

// For field AXG_imp_bits__26_22_
static enum_field _sym93[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym94 = { _sym93 , 32 };

// For field AXG_imp_bits__27_23_
static enum_field _sym95[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym96 = { _sym95 , 32 };

// For field AXG_imp_bits__29_25_
static enum_field _sym97[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym98 = { _sym97 , 32 };

// For field AXG_imp_bits__4_0_
static enum_field _sym99[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym100 = { _sym99 , 32 };

// For field AXG_imp_bits__51_47_
static enum_field _sym101[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym102 = { _sym101 , 32 };

// For field AXG_imp_bits__9_5_
static enum_field _sym103[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym104 = { _sym103 , 32 };

// For field AX_imp_bits__14_10_
static enum_field _sym105[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym106 = { _sym105 , 20 };

// For field AX_imp_bits__25_21_
static enum_field _sym107[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym108 = { _sym107 , 20 };

// For field AX_imp_bits__30_26_
static enum_field _sym109[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym110 = { _sym109 , 20 };

// For field AX_imp_bits__4_0_
static enum_field _sym111[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym112 = { _sym111 , 20 };

// For field AY
static enum_field _sym113[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym114 = { _sym113 , 20 };

// For field AYG
static enum_field _sym115[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym116 = { _sym115 , 32 };

// For field AYG_imp_bits__17_13_
static enum_field _sym117[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym118 = { _sym117 , 32 };

// For field AYG_imp_bits__22_18_
static enum_field _sym119[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym120 = { _sym119 , 32 };

// For field AYG_imp_bits__4_0_
static enum_field _sym121[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym122 = { _sym121 , 32 };

// For field AYG_imp_bits__7_3_
static enum_field _sym123[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym124 = { _sym123 , 32 };

// For field AYG_imp_bits__8_4_
static enum_field _sym125[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym126 = { _sym125 , 32 };

// For field AYG_imp_bits__9_5_
static enum_field _sym127[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym128 = { _sym127 , 32 };

// For field AY_imp_bits__17_13_
static enum_field _sym129[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym130 = { _sym129 , 20 };

// For field AY_imp_bits__30_26_
static enum_field _sym131[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym132 = { _sym131 , 20 };

// For field AY_imp_bits__8_4_
static enum_field _sym133[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym134 = { _sym133 , 20 };

// For field AY_imp_bits__9_5_
static enum_field _sym135[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym136 = { _sym135 , 20 };

// For field AZ
static enum_field _sym137[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym138 = { _sym137 , 20 };

// For field AZG
static enum_field _sym139[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym140 = { _sym139 , 32 };

// For field AZ_imp_bits__4_0_
static enum_field _sym141[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym142 = { _sym141 , 20 };

// For field A_RANGE
static enum_field _sym143[] = { { "a0", 0 }, { "a1", 1 }, { "a2", 2 }, { "a3", 3 }, };
static enum_fields _sym144 = { _sym143 , 4 };

// For field A_RANGE_imp_bits__29_28_
static enum_field _sym145[] = { { "a0", 0 }, { "a1", 1 }, { "a2", 2 }, { "a3", 3 }, };
static enum_fields _sym146 = { _sym145 , 4 };

// For field A_ZShort
static enum_field _sym147[] = { { "a10", 6 }, { "a11", 7 }, { "a4", 0 }, { "a5", 1 }, { "a6", 2 }, { "a7", 3 }, { "a8", 4 }, { "a9", 5 }, };
static enum_fields _sym148 = { _sym147 , 8 };

// For field A_ZShort_imp_bits__4_2_
static enum_field _sym149[] = { { "a10", 6 }, { "a11", 7 }, { "a4", 0 }, { "a5", 1 }, { "a6", 2 }, { "a7", 3 }, { "a8", 4 }, { "a9", 5 }, };
static enum_fields _sym150 = { _sym149 , 8 };

// For field A_br
static enum_field _sym151[] = { { "", 0 }, { ".br", 1 }, };
static enum_fields _sym152 = { _sym151 , 2 };

// For field A_line
static enum_field _sym153[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym154 = { _sym153 , 2 };

// For field A_sub
static enum_field _sym155[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym156 = { _sym155 , 2 };

// For field A_subLd
static enum_field _sym157[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym158 = { _sym157 , 2 };

// For field A_subLd_imp_bits__3_3_
static enum_field _sym159[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym160 = { _sym159 , 2 };

// For field A_subLd_imp_bits__5_5_
static enum_field _sym161[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym162 = { _sym161 , 2 };

// For field A_subSt
static enum_field _sym163[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym164 = { _sym163 , 2 };

// For field A_subSt_imp_bits__4_4_
static enum_field _sym165[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym166 = { _sym165 , 2 };

// For field A_subSt_imp_bits__5_5_
static enum_field _sym167[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym168 = { _sym167 , 2 };

// For field BIT_REORDER
static enum_field _sym169[] = { { "", 0 }, { ".br", 1 }, };
static enum_fields _sym170 = { _sym169 , 2 };

// For field BIT_REORDER_imp_bits__3_3_
static enum_field _sym171[] = { { "", 0 }, { ".br", 1 }, };
static enum_fields _sym172 = { _sym171 , 2 };

// For field B_line
static enum_field _sym173[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym174 = { _sym173 , 2 };

// For field B_sub
static enum_field _sym175[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym176 = { _sym175 , 2 };

// For field Bs_AUprec
static enum_field _sym177[] = { { "double", 3 }, { "f24", 1 }, { "padd", 0 }, { "paddF24", 5 }, { "paddSingle", 6 }, { "single", 2 }, };
static enum_fields _sym178 = { _sym177 , 6 };

// For field Bs_AUprec_imp_bits__10_10_x_1_0_
static enum_field _sym179[] = { { "double", 3 }, { "f24", 1 }, { "padd", 0 }, { "paddF24", 5 }, { "paddSingle", 6 }, { "single", 2 }, };
static enum_fields _sym180 = { _sym179 , 6 };

// For field Bs_S0prec
static enum_field _sym181[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym182 = { _sym181 , 4 };

// For field Bs_S1prec
static enum_field _sym183[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym184 = { _sym183 , 4 };

// For field Bs_S2prec
static enum_field _sym185[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym186 = { _sym185 , 4 };

// For field Bs_Vprec
static enum_field _sym187[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym188 = { _sym187 , 4 };

// For field Bs_cgu_mode
static enum_field _sym189[] = { { "dl_sc", 1 }, { "dl_sc1", 0 }, { "lte_gold", 4 }, { "ul_sc_long", 2 }, { "ul_sc_short", 3 }, };
static enum_fields _sym190 = { _sym189 , 5 };

// For field Bs_cgu_reg
static enum_field _sym191[] = { { "dl_sc_x", 0 }, { "dl_sc_x_bak", 10 }, { "dl_sc_y", 1 }, { "gold_x1", 6 }, { "gold_x2", 7 }, { "ovsf_dl_sc_y", 8 }, { "ovsf_dl_sc_y_bak", 9 }, { "ovsf_num", 5 }, { "ul_sc_short", 4 }, { "ul_sc_x", 2 }, { "ul_sc_y", 3 }, { "vd_qs_d", 12 }, { "vd_ts_d", 11 }, };
static enum_fields _sym192 = { _sym191 , 13 };

// For field Bs_even
static enum_field _sym193[] = { { "all", 0 }, { "even", 1 }, };
static enum_fields _sym194 = { _sym193 , 2 };

// For field Bs_lt_mode
static enum_field _sym195[] = { { "R4R5R6l1", 12 }, { "R4R5R6l2", 13 }, { "R4R5R6l4", 14 }, { "R4R5R6l8", 15 }, { "R4R5R7l1", 28 }, { "R4R5R7l2", 29 }, { "R4R5R7l4", 30 }, { "R4R5R7l8", 31 }, { "R4R5l1", 12 }, { "R4R5l2", 13 }, { "R4R5l4", 14 }, { "R4R5l8", 15 }, { "R4l1", 4 }, { "R4l2", 5 }, { "R4l4", 6 }, { "R4l8", 7 }, { "R5l1", 8 }, { "R5l2", 9 }, { "R5l4", 10 }, { "R5l8", 11 }, { "R6R7l1", 28 }, { "R6R7l2", 29 }, { "R6R7l4", 30 }, { "R6R7l8", 31 }, { "R6l1", 20 }, { "R6l2", 21 }, { "R6l4", 22 }, { "R6l8", 23 }, { "R7l1", 24 }, { "R7l2", 25 }, { "R7l4", 26 }, { "R7l8", 27 }, };
static enum_fields _sym196 = { _sym195 , 32 };

// For field Bs_min
static enum_field _sym197[] = { { "max", 0 }, { "min", 1 }, };
static enum_fields _sym198 = { _sym197 , 2 };

// For field Bs_nco_reg
static enum_field _sym199[] = { { "nco_freq", 0 }, { "nco_k", 3 }, { "nco_phase", 1 }, };
static enum_fields _sym200 = { _sym199 , 3 };

// For field Bs_rt_mode
static enum_field _sym201[] = { { "R0R1R2r1", 24 }, { "R0R1R2r2", 25 }, { "R0R1R2r4", 26 }, { "R0R1R2r8", 27 }, { "R0R1R3r1", 56 }, { "R0R1R3r2", 57 }, { "R0R1R3r4", 58 }, { "R0R1R3r8", 59 }, { "R0R1r1", 24 }, { "R0R1r2", 25 }, { "R0R1r4", 26 }, { "R0R1r8", 27 }, { "R0R1rND1", 29 }, { "R0R1rND2", 31 }, { "R0R1rND4", 30 }, { "R0r1", 8 }, { "R0r2", 9 }, { "R0r4", 10 }, { "R0r8", 11 }, { "R0rND1", 13 }, { "R0rND2", 15 }, { "R0rND4", 14 }, { "R1r1", 16 }, { "R1r2", 17 }, { "R1r4", 18 }, { "R1r8", 19 }, { "R1rND1", 21 }, { "R1rND2", 23 }, { "R1rND4", 22 }, { "R2R3r1", 56 }, { "R2R3r2", 57 }, { "R2R3r4", 58 }, { "R2R3r8", 59 }, { "R2R3rND1", 61 }, { "R2R3rND2", 63 }, { "R2R3rND4", 62 }, { "R2r1", 40 }, { "R2r2", 41 }, { "R2r4", 42 }, { "R2r8", 43 }, { "R2rND1", 45 }, { "R2rND2", 47 }, { "R2rND4", 46 }, { "R3r1", 48 }, { "R3r2", 49 }, { "R3r4", 50 }, { "R3r8", 51 }, { "R3rND1", 53 }, { "R3rND2", 55 }, { "R3rND4", 54 }, };
static enum_fields _sym202 = { _sym201 , 50 };

// For field Bs_signed
static enum_field _sym203[] = { { "signed", 1 }, { "unsigned", 0 }, };
static enum_fields _sym204 = { _sym203 , 2 };

// For field COND
static enum_field _sym205[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym206 = { _sym205 , 22 };

// For field COND_AL
static enum_field _sym207[] = { { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym208 = { _sym207 , 21 };

// For field COND_imp_bits__19_16_
static enum_field _sym209[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym210 = { _sym209 , 22 };

// For field COND_imp_bits__43_40_
static enum_field _sym211[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym212 = { _sym211 , 22 };

// For field C_au
static enum_field _sym213[] = { { ".au_an", 9 }, { ".au_ap", 8 }, { ".au_az", 1 }, { ".au_nan", 11 }, { ".au_nap", 10 }, { ".au_naz", 3 }, };
static enum_fields _sym214 = { _sym213 , 6 };

// For field C_cc
static enum_field _sym215[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, };
static enum_fields _sym216 = { _sym215 , 21 };

// For field DSEX
static enum_field _sym217[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym218 = { _sym217 , 2 };

// For field DSIZE
static enum_field _sym219[] = { { "b", 0 }, { "h", 1 }, { "w", 2 }, };
static enum_fields _sym220 = { _sym219 , 3 };

// For field D_nco_mode
static enum_field _sym221[] = { { "normal", 0 }, { "radix2", 2 }, { "singles", 1 }, };
static enum_fields _sym222 = { _sym221 , 3 };

// For field G0
static enum_field _sym223[] = { { "", 0 }, { "g0", 1 }, { "g0,", 1 }, };
static enum_fields _sym224 = { _sym223 , 3 };

// For field G0_M
static enum_field _sym225[] = { { "", 0 }, { "g0", 1 }, { "g0,", 1 }, };
static enum_fields _sym226 = { _sym225 , 3 };

// For field G1
static enum_field _sym227[] = { { "", 0 }, { "g1", 1 }, { "g1,", 1 }, };
static enum_fields _sym228 = { _sym227 , 3 };

// For field G10
static enum_field _sym229[] = { { "", 0 }, { "g10", 1 }, { "g10,", 1 }, };
static enum_fields _sym230 = { _sym229 , 3 };

// For field G10_M
static enum_field _sym231[] = { { "", 0 }, { "g10", 1 }, { "g10,", 1 }, };
static enum_fields _sym232 = { _sym231 , 3 };

// For field G11
static enum_field _sym233[] = { { "", 0 }, { "g11", 1 }, { "g11,", 1 }, };
static enum_fields _sym234 = { _sym233 , 3 };

// For field G11_M
static enum_field _sym235[] = { { "", 0 }, { "g11", 1 }, { "g11,", 1 }, };
static enum_fields _sym236 = { _sym235 , 3 };

// For field G1_M
static enum_field _sym237[] = { { "", 0 }, { "g1", 1 }, { "g1,", 1 }, };
static enum_fields _sym238 = { _sym237 , 3 };

// For field G2
static enum_field _sym239[] = { { "", 0 }, { "g2", 1 }, { "g2,", 1 }, };
static enum_fields _sym240 = { _sym239 , 3 };

// For field G2_M
static enum_field _sym241[] = { { "", 0 }, { "g2", 1 }, { "g2,", 1 }, };
static enum_fields _sym242 = { _sym241 , 3 };

// For field G3
static enum_field _sym243[] = { { "", 0 }, { "g3", 1 }, { "g3,", 1 }, };
static enum_fields _sym244 = { _sym243 , 3 };

// For field G3_M
static enum_field _sym245[] = { { "", 0 }, { "g3", 1 }, { "g3,", 1 }, };
static enum_fields _sym246 = { _sym245 , 3 };

// For field G4
static enum_field _sym247[] = { { "", 0 }, { "g4", 1 }, { "g4,", 1 }, };
static enum_fields _sym248 = { _sym247 , 3 };

// For field G4_M
static enum_field _sym249[] = { { "", 0 }, { "g4", 1 }, { "g4,", 1 }, };
static enum_fields _sym250 = { _sym249 , 3 };

// For field G5
static enum_field _sym251[] = { { "", 0 }, { "g5", 1 }, { "g5,", 1 }, };
static enum_fields _sym252 = { _sym251 , 3 };

// For field G5_M
static enum_field _sym253[] = { { "", 0 }, { "g5", 1 }, { "g5,", 1 }, };
static enum_fields _sym254 = { _sym253 , 3 };

// For field G6
static enum_field _sym255[] = { { "", 0 }, { "g6", 1 }, { "g6,", 1 }, };
static enum_fields _sym256 = { _sym255 , 3 };

// For field G6_M
static enum_field _sym257[] = { { "", 0 }, { "g6", 1 }, { "g6,", 1 }, };
static enum_fields _sym258 = { _sym257 , 3 };

// For field G7
static enum_field _sym259[] = { { "", 0 }, { "g7", 1 }, { "g7,", 1 }, };
static enum_fields _sym260 = { _sym259 , 3 };

// For field G7_M
static enum_field _sym261[] = { { "", 0 }, { "g7", 1 }, { "g7,", 1 }, };
static enum_fields _sym262 = { _sym261 , 3 };

// For field G8
static enum_field _sym263[] = { { "", 0 }, { "g8", 1 }, { "g8,", 1 }, };
static enum_fields _sym264 = { _sym263 , 3 };

// For field G8_M
static enum_field _sym265[] = { { "", 0 }, { "g8", 1 }, { "g8,", 1 }, };
static enum_fields _sym266 = { _sym265 , 3 };

// For field G9
static enum_field _sym267[] = { { "", 0 }, { "g9", 1 }, { "g9,", 1 }, };
static enum_fields _sym268 = { _sym267 , 3 };

// For field G9_M
static enum_field _sym269[] = { { "", 0 }, { "g9", 1 }, { "g9,", 1 }, };
static enum_fields _sym270 = { _sym269 , 3 };

// For field GX
static enum_field _sym271[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym272 = { _sym271 , 12 };

// For field GXY
static enum_field _sym273[] = { { "g0:g1", 0 }, { "g10:g11", 10 }, { "g1:g2", 1 }, { "g2:g3", 2 }, { "g3:g4", 3 }, { "g4:g5", 4 }, { "g5:g6", 5 }, { "g6:g7", 6 }, { "g7:g8", 7 }, { "g8:g9", 8 }, { "g9:g10", 9 }, };
static enum_fields _sym274 = { _sym273 , 11 };

// For field GXYZT
static enum_field _sym275[] = { { "g0:g1:g2:g3", 0 }, { "g1:g2:g3:g4", 1 }, { "g2:g3:g4:g5", 2 }, { "g3:g4:g5:g6", 3 }, { "g4:g5:g6:g7", 4 }, { "g5:g6:g7:g8", 5 }, { "g6:g7:g8:g9", 6 }, { "g7:g8:g9:g10", 7 }, { "g8:g9:g10:g11", 8 }, };
static enum_fields _sym276 = { _sym275 , 9 };

// For field GXYZT_imp_bits__3_0_
static enum_field _sym277[] = { { "g0:g1:g2:g3", 0 }, { "g1:g2:g3:g4", 1 }, { "g2:g3:g4:g5", 2 }, { "g3:g4:g5:g6", 3 }, { "g4:g5:g6:g7", 4 }, { "g5:g6:g7:g8", 5 }, { "g6:g7:g8:g9", 6 }, { "g7:g8:g9:g10", 7 }, { "g8:g9:g10:g11", 8 }, };
static enum_fields _sym278 = { _sym277 , 9 };

// For field GXY_imp_bits__3_0_
static enum_field _sym279[] = { { "g0:g1", 0 }, { "g10:g11", 10 }, { "g1:g2", 1 }, { "g2:g3", 2 }, { "g3:g4", 3 }, { "g4:g5", 4 }, { "g5:g6", 5 }, { "g6:g7", 6 }, { "g7:g8", 7 }, { "g8:g9", 8 }, { "g9:g10", 9 }, };
static enum_fields _sym280 = { _sym279 , 11 };

// For field GX_SP
static enum_field _sym281[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym282 = { _sym281 , 13 };

// For field GX_SP_H
static enum_field _sym283[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym284 = { _sym283 , 14 };

// For field GX_SP_H_imp_bits__7_4_
static enum_field _sym285[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym286 = { _sym285 , 14 };

// For field GX_SP_NZVC
static enum_field _sym287[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym288 = { _sym287 , 14 };

// For field GX_SP_NZVC_imp_bits__7_4_
static enum_field _sym289[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym290 = { _sym289 , 14 };

// For field GX_SP_imp_bits__35_32_
static enum_field _sym291[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym292 = { _sym291 , 13 };

// For field GX_SP_imp_bits__39_36_
static enum_field _sym293[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym294 = { _sym293 , 13 };

// For field GX_SP_imp_bits__3_0_
static enum_field _sym295[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym296 = { _sym295 , 13 };

// For field GX_SP_imp_bits__7_4_
static enum_field _sym297[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym298 = { _sym297 , 13 };

// For field GX_imp_bits__21_18_
static enum_field _sym299[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym300 = { _sym299 , 12 };

// For field GX_imp_bits__35_32_
static enum_field _sym301[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym302 = { _sym301 , 12 };

// For field GX_imp_bits__39_36_
static enum_field _sym303[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym304 = { _sym303 , 12 };

// For field GX_imp_bits__3_0_
static enum_field _sym305[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym306 = { _sym305 , 12 };

// For field GX_imp_bits__7_4_
static enum_field _sym307[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym308 = { _sym307 , 12 };

// For field GY
static enum_field _sym309[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym310 = { _sym309 , 12 };

// For field GY_SP
static enum_field _sym311[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym312 = { _sym311 , 13 };

// For field GY_SP_H
static enum_field _sym313[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym314 = { _sym313 , 14 };

// For field GY_SP_H_imp_bits__11_8_
static enum_field _sym315[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym316 = { _sym315 , 14 };

// For field GY_SP_NZVC
static enum_field _sym317[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym318 = { _sym317 , 14 };

// For field GY_SP_imp_bits__11_8_
static enum_field _sym319[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym320 = { _sym319 , 13 };

// For field GY_SP_imp_bits__39_36_
static enum_field _sym321[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym322 = { _sym321 , 13 };

// For field GY_imp_bits__11_8_
static enum_field _sym323[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym324 = { _sym323 , 12 };

// For field GY_imp_bits__21_18_
static enum_field _sym325[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym326 = { _sym325 , 12 };

// For field GY_imp_bits__39_36_
static enum_field _sym327[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym328 = { _sym327 , 12 };

// For field GY_imp_bits__7_4_
static enum_field _sym329[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym330 = { _sym329 , 12 };

// For field GZ
static enum_field _sym331[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym332 = { _sym331 , 12 };

// For field GZ_SP
static enum_field _sym333[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym334 = { _sym333 , 13 };

// For field GZ_SP_NZVC
static enum_field _sym335[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym336 = { _sym335 , 14 };

// For field GZ_SP_NZVC_imp_bits__3_0_
static enum_field _sym337[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym338 = { _sym337 , 14 };

// For field GZ_SP_imp_bits__3_0_
static enum_field _sym339[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym340 = { _sym339 , 13 };

// For field GZ_imp_bits__11_8_
static enum_field _sym341[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym342 = { _sym341 , 12 };

// For field GZ_imp_bits__21_18_
static enum_field _sym343[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym344 = { _sym343 , 12 };

// For field GZ_imp_bits__3_0_
static enum_field _sym345[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym346 = { _sym345 , 12 };

// For field LINE1b
static enum_field _sym347[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym348 = { _sym347 , 2 };

// For field LINE1b_imp_bits__20_20_
static enum_field _sym349[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym350 = { _sym349 , 2 };

// For field LLR_MODE
static enum_field _sym351[] = { { ".llr4", 0 }, { ".llr4half", 1 }, { ".llr8", 2 }, { ".llr8half", 3 }, };
static enum_fields _sym352 = { _sym351 , 4 };

// For field LLR_MODE_imp_bits__1_0_
static enum_field _sym353[] = { { ".llr4", 0 }, { ".llr4half", 1 }, { ".llr8", 2 }, { ".llr8half", 3 }, };
static enum_fields _sym354 = { _sym353 , 4 };

// For field MASK_RAG
static enum_field _sym355[] = { { "rS0", 16 }, { "rS0,rS1", 24 }, { "rS0,rS1,rS2", 28 }, { "rS0,rS1,rS2,rSt", 29 }, { "rS0,rS1,rS2,rV", 30 }, { "rS0,rS1,rS2,rV,rSt", 31 }, { "rS0,rS1,rSt", 25 }, { "rS0,rS1,rV", 26 }, { "rS0,rS1,rV,rSt", 27 }, { "rS0,rS2", 20 }, { "rS0,rS2,rSt", 21 }, { "rS0,rS2,rV", 22 }, { "rS0,rS2,rV,rSt", 23 }, { "rS0,rSt", 17 }, { "rS0,rV", 18 }, { "rS0,rV,rSt", 19 }, { "rS1", 8 }, { "rS1,rS2", 12 }, { "rS1,rS2,rSt", 13 }, { "rS1,rS2,rV", 14 }, { "rS1,rS2,rV,rSt", 15 }, { "rS1,rSt", 9 }, { "rS1,rV", 10 }, { "rS1,rV,rSt", 11 }, { "rS2", 4 }, { "rS2,rSt", 5 }, { "rS2,rV", 6 }, { "rS2,rV,rSt", 7 }, { "rSt", 1 }, { "rV", 2 }, { "rV,rSt", 3 }, };
static enum_fields _sym356 = { _sym355 , 31 };

// For field MASK_RAG_imp_bits__4_0_
static enum_field _sym357[] = { { "rS0", 16 }, { "rS0,rS1", 24 }, { "rS0,rS1,rS2", 28 }, { "rS0,rS1,rS2,rSt", 29 }, { "rS0,rS1,rS2,rV", 30 }, { "rS0,rS1,rS2,rV,rSt", 31 }, { "rS0,rS1,rSt", 25 }, { "rS0,rS1,rV", 26 }, { "rS0,rS1,rV,rSt", 27 }, { "rS0,rS2", 20 }, { "rS0,rS2,rSt", 21 }, { "rS0,rS2,rV", 22 }, { "rS0,rS2,rV,rSt", 23 }, { "rS0,rSt", 17 }, { "rS0,rV", 18 }, { "rS0,rV,rSt", 19 }, { "rS1", 8 }, { "rS1,rS2", 12 }, { "rS1,rS2,rSt", 13 }, { "rS1,rS2,rV", 14 }, { "rS1,rS2,rV,rSt", 15 }, { "rS1,rSt", 9 }, { "rS1,rV", 10 }, { "rS1,rV,rSt", 11 }, { "rS2", 4 }, { "rS2,rSt", 5 }, { "rS2,rV", 6 }, { "rS2,rV,rSt", 7 }, { "rSt", 1 }, { "rV", 2 }, { "rV,rSt", 3 }, };
static enum_fields _sym358 = { _sym357 , 31 };

// For field MASK_VP
static enum_field _sym359[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP1", 2 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym360 = { _sym359 , 7 };

// For field MASK_VP_ALL
static enum_field _sym361[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2", 7 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP0,VP1,VP3", 11 }, { "VP0,VP2", 5 }, { "VP0,VP2,VP3", 13 }, { "VP0,VP3", 9 }, { "VP1", 2 }, { "VP1,VP2", 6 }, { "VP1,VP2,VP3", 14 }, { "VP1,VP3", 10 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym362 = { _sym361 , 15 };

// For field MASK_VP_ALL_imp_bits__3_0_
static enum_field _sym363[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2", 7 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP0,VP1,VP3", 11 }, { "VP0,VP2", 5 }, { "VP0,VP2,VP3", 13 }, { "VP0,VP3", 9 }, { "VP1", 2 }, { "VP1,VP2", 6 }, { "VP1,VP2,VP3", 14 }, { "VP1,VP3", 10 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym364 = { _sym363 , 15 };

// For field MASK_VP_imp_bits__12_9_
static enum_field _sym365[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP1", 2 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym366 = { _sym365 , 7 };

// For field RFdes
static enum_field _sym367[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym368 = { _sym367 , 8 };

// For field RFdes_imp_bits__2_0_
static enum_field _sym369[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym370 = { _sym369 , 8 };

// For field RX
static enum_field _sym371[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym372 = { _sym371 , 8 };

// For field RX_imp_bits__2_0_
static enum_field _sym373[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym374 = { _sym373 , 8 };

// For field RY
static enum_field _sym375[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym376 = { _sym375 , 8 };

// For field RY_imp_bits__5_3_
static enum_field _sym377[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym378 = { _sym377 , 8 };

// For field S0_CONJ
static enum_field _sym379[] = { { "", 0 }, { "S0conj", 1 }, };
static enum_fields _sym380 = { _sym379 , 2 };

// For field S0_MODE
static enum_field _sym381[] = { { "S0abs", 12 }, { "S0cplx1", 14 }, { "S0fft1", 11 }, { "S0fft2", 10 }, { "S0fft3", 9 }, { "S0fft4", 6 }, { "S0fft5", 7 }, { "S0fftn", 8 }, { "S0group2nc", 9 }, { "S0group2nr", 8 }, { "S0hlinecplx", 1 }, { "S0hword", 2 }, { "S0i1i1r1r1", 4 }, { "S0i1r1i1r1", 3 }, { "S0nop", 0 }, { "S0real1", 6 }, { "S0straight", 5 }, { "S0word", 10 }, { "S0zeros", 7 }, };
static enum_fields _sym382 = { _sym381 , 19 };

// For field S0_SIGN
static enum_field _sym383[] = { { "", 0 }, { "S0chs", 1 }, };
static enum_fields _sym384 = { _sym383 , 2 };

// For field S1_MODE
static enum_field _sym385[] = { { "S1cgu_hlinecplx", 16 }, { "S1cgu_i2i1r2r1", 18 }, { "S1cgu_r2c_im0", 28 }, { "S1cgu_r2c_re0", 30 }, { "S1cgu_straight", 20 }, { "S1cplx1", 6 }, { "S1cplx_conj", 13 }, { "S1hlinecplx", 1 }, { "S1i2i1r2r1", 2 }, { "S1interp2nc", 25 }, { "S1interp2nr", 24 }, { "S1nco", 11 }, { "S1nop", 0 }, { "S1qline", 3 }, { "S1r2c", 8 }, { "S1r2c_conj", 9 }, { "S1r2c_im0", 12 }, { "S1r2c_re0", 14 }, { "S1real1", 7 }, { "S1real_conj", 10 }, { "S1straight", 4 }, { "S1zeros", 23 }, };
static enum_fields _sym386 = { _sym385 , 22 };

// For field S2_MODE
static enum_field _sym387[] = { { "S2cplx1", 6 }, { "S2fft1", 7 }, { "S2fft2", 6 }, { "S2fft3", 5 }, { "S2fft4", 2 }, { "S2fft5", 3 }, { "S2fftn", 4 }, { "S2hlinecplx", 1 }, { "S2i1i2r1r2", 5 }, { "S2i1r1i1r1", 4 }, { "S2nop", 0 }, { "S2real1", 2 }, { "S2straight", 7 }, { "S2zeros", 3 }, };
static enum_fields _sym388 = { _sym387 , 14 };

// For field SIGN_COND
static enum_field _sym389[] = { { ".s.al", 0 }, { ".s.cc", 14 }, { ".s.clr", 4 }, { ".s.cs", 1 }, { ".s.eq", 4 }, { ".s.ge", 5 }, { ".s.gt", 6 }, { ".s.hi", 3 }, { ".s.hs", 14 }, { ".s.le", 9 }, { ".s.lo", 1 }, { ".s.ls", 12 }, { ".s.lt", 10 }, { ".s.mi", 8 }, { ".s.ne", 11 }, { ".s.nv", 15 }, { ".s.pl", 7 }, { ".s.set", 11 }, { ".s.vc", 13 }, { ".s.vs", 2 }, { ".s.xc", 15 }, };
static enum_fields _sym390 = { _sym389 , 21 };

// For field UCC_FIELD
static enum_field _sym391[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym392 = { _sym391 , 2 };

// For field UCC_FIELD_imp_bits__20_20_
static enum_field _sym393[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym394 = { _sym393 , 2 };

// For field UCC_FIELD_imp_bits__21_21_
static enum_field _sym395[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym396 = { _sym395 , 2 };

// For field UCC_FIELD_imp_bits__47_47_
static enum_field _sym397[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym398 = { _sym397 , 2 };

// For field UNSIGN_SIGN
static enum_field _sym399[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym400 = { _sym399 , 2 };

// For field UNSIGN_SIGN_imp_bits__20_20_
static enum_field _sym401[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym402 = { _sym401 , 2 };

// For field VPC_VPA
static enum_field _sym403[] = { { ".uvp", 4 }, { ".uvp.vpnz", 6 }, { ".uvp.vpz", 7 }, { ".vpnz", 2 }, { ".vpz", 3 }, };
static enum_fields _sym404 = { _sym403 , 5 };

// For field VPC_VPA_imp_bits__10_8_
static enum_field _sym405[] = { { ".uvp", 4 }, { ".uvp.vpnz", 6 }, { ".uvp.vpz", 7 }, { ".vpnz", 2 }, { ".vpz", 3 }, };
static enum_fields _sym406 = { _sym405 , 5 };

// For field VPRegPair
static enum_field _sym407[] = { { "VP[1:0]", 0 }, { "VP[3:2]", 1 }, };
static enum_fields _sym408 = { _sym407 , 2 };

// For field VPRegPair_imp_bits__0_0_
static enum_field _sym409[] = { { "VP[1:0]", 0 }, { "VP[3:2]", 1 }, };
static enum_fields _sym410 = { _sym409 , 2 };

// For field VPRegPair_imp_bits__4_4_
static enum_field _sym411[] = { { "VP[1:0]", 0 }, { "VP[3:2]", 1 }, };
static enum_fields _sym412 = { _sym411 , 2 };

// For field VPX
static enum_field _sym413[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym414 = { _sym413 , 4 };

// For field VPX_imp_bits__9_8_
static enum_field _sym415[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym416 = { _sym415 , 4 };

// For field VPY
static enum_field _sym417[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym418 = { _sym417 , 4 };

// For field VPY_imp_bits__7_6_
static enum_field _sym419[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym420 = { _sym419 , 4 };

// For field VPZ
static enum_field _sym421[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym422 = { _sym421 , 4 };

// For field VPZ_imp_bits__5_4_
static enum_field _sym423[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym424 = { _sym423 , 4 };

// For field VP_OFFSET
static enum_field _sym425[] = { { "0", 0 }, { "1", 1 }, { "2", 2 }, { "4", 3 }, };
static enum_fields _sym426 = { _sym425 , 4 };

// For field XTRM_VALUE_INDEX
static enum_field _sym427[] = { { "index", 0 }, { "value", 1 }, };
static enum_fields _sym428 = { _sym427 , 2 };

// For field XTRM_VALUE_INDEX_imp_bits__6_6_
static enum_field _sym429[] = { { "index", 0 }, { "value", 1 }, };
static enum_fields _sym430 = { _sym429 , 2 };

// For field Z
static enum_field _sym431[] = { { "", 0 }, { ".z", 1 }, };
static enum_fields _sym432 = { _sym431 , 2 };

// For field Z_imp_bits__20_20_
static enum_field _sym433[] = { { "", 0 }, { ".z", 1 }, };
static enum_fields _sym434 = { _sym433 , 2 };

// For field rX
static enum_field _sym435[] = { { "rS0", 4 }, { "rS1", 3 }, { "rS2", 2 }, { "rSt", 0 }, { "rV", 1 }, };
static enum_fields _sym436 = { _sym435 , 5 };

// For field rX_imp_bits__14_12_
static enum_field _sym437[] = { { "rS0", 4 }, { "rS1", 3 }, { "rS2", 2 }, { "rSt", 0 }, { "rV", 1 }, };
static enum_fields _sym438 = { _sym437 , 5 };

// For field rX_imp_bits__2_0_
static enum_field _sym439[] = { { "rS0", 4 }, { "rS1", 3 }, { "rS2", 2 }, { "rSt", 0 }, { "rV", 1 }, };
static enum_fields _sym440 = { _sym439 , 5 };

// For field sex
static enum_field _sym441[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym442 = { _sym441 , 2 };

// For field sex_imp_bits__22_22_
static enum_field _sym443[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym444 = { _sym443 , 2 };

// Instruction operands.
static struct adl_field adl_operands [] = {
  {"A0",0,0,1,0,0,0,-1,-1,0,-1,0,&_sym2,0},	// 0
  {"A0_M_width_58",1,1,1,set_A0_M_width_58,clear_A0_M_width_58,0,-1,-1,0,-1,0,&_sym4,0},	// 1
  {"A1",2,2,1,0,0,0,-1,-1,0,-1,0,&_sym6,0},	// 2
  {"A10",3,3,1,0,0,0,-1,-1,0,-1,0,&_sym8,0},	// 3
  {"A10_M_width_58",4,4,1,set_A10_M_width_58,clear_A10_M_width_58,0,-1,-1,0,-1,0,&_sym10,0},	// 4
  {"A11",5,5,1,0,0,0,-1,-1,0,-1,0,&_sym12,0},	// 5
  {"A11_M_width_58",6,6,1,set_A11_M_width_58,clear_A11_M_width_58,0,-1,-1,0,-1,0,&_sym14,0},	// 6
  {"A12",7,7,1,0,0,0,-1,-1,0,-1,0,&_sym16,0},	// 7
  {"A12_M_width_58",8,8,1,set_A12_M_width_58,clear_A12_M_width_58,0,-1,-1,0,-1,0,&_sym18,0},	// 8
  {"A13",9,9,1,0,0,0,-1,-1,0,-1,0,&_sym20,0},	// 9
  {"A13_M_width_58",10,10,1,set_A13_M_width_58,clear_A13_M_width_58,0,-1,-1,0,-1,0,&_sym22,0},	// 10
  {"A14",11,11,1,0,0,0,-1,-1,0,-1,0,&_sym24,0},	// 11
  {"A14_M_width_58",12,12,1,set_A14_M_width_58,clear_A14_M_width_58,0,-1,-1,0,-1,0,&_sym26,0},	// 12
  {"A15",13,13,1,0,0,0,-1,-1,0,-1,0,&_sym28,0},	// 13
  {"A15_M_width_58",14,14,1,set_A15_M_width_58,clear_A15_M_width_58,0,-1,-1,0,-1,0,&_sym30,0},	// 14
  {"A16",15,15,1,0,0,0,-1,-1,0,-1,0,&_sym32,0},	// 15
  {"A16_M_width_58",16,16,1,set_A16_M_width_58,clear_A16_M_width_58,0,-1,-1,0,-1,0,&_sym34,0},	// 16
  {"A17",17,17,1,0,0,0,-1,-1,0,-1,0,&_sym36,0},	// 17
  {"A17_M_width_58",18,18,1,set_A17_M_width_58,clear_A17_M_width_58,0,-1,-1,0,-1,0,&_sym38,0},	// 18
  {"A18",19,19,1,0,0,0,-1,-1,0,-1,0,&_sym40,0},	// 19
  {"A18_M_width_58",20,20,1,set_A18_M_width_58,clear_A18_M_width_58,0,-1,-1,0,-1,0,&_sym42,0},	// 20
  {"A19",21,21,1,0,0,0,-1,-1,0,-1,0,&_sym44,0},	// 21
  {"A19_M_width_58",22,22,1,set_A19_M_width_58,clear_A19_M_width_58,0,-1,-1,0,-1,0,&_sym46,0},	// 22
  {"A1_M_width_58",23,23,1,set_A1_M_width_58,clear_A1_M_width_58,0,-1,-1,0,-1,0,&_sym48,0},	// 23
  {"A2",24,24,1,0,0,0,-1,-1,0,-1,0,&_sym50,0},	// 24
  {"A2_M_width_58",25,25,1,set_A2_M_width_58,clear_A2_M_width_58,0,-1,-1,0,-1,0,&_sym52,0},	// 25
  {"A3",26,26,1,0,0,0,-1,-1,0,-1,0,&_sym54,0},	// 26
  {"A3_M_width_58",27,27,1,set_A3_M_width_58,clear_A3_M_width_58,0,-1,-1,0,-1,0,&_sym56,0},	// 27
  {"A4",28,28,1,0,0,0,-1,-1,0,-1,0,&_sym58,0},	// 28
  {"A4_M_width_58",29,29,1,set_A4_M_width_58,clear_A4_M_width_58,0,-1,-1,0,-1,0,&_sym60,0},	// 29
  {"A5",30,30,1,0,0,0,-1,-1,0,-1,0,&_sym62,0},	// 30
  {"A5_M_width_58",31,31,1,set_A5_M_width_58,clear_A5_M_width_58,0,-1,-1,0,-1,0,&_sym64,0},	// 31
  {"A6",32,32,1,0,0,0,-1,-1,0,-1,0,&_sym66,0},	// 32
  {"A6_M_width_58",33,33,1,set_A6_M_width_58,clear_A6_M_width_58,0,-1,-1,0,-1,0,&_sym68,0},	// 33
  {"A7",34,34,1,0,0,0,-1,-1,0,-1,0,&_sym70,0},	// 34
  {"A7_M_width_58",35,35,1,set_A7_M_width_58,clear_A7_M_width_58,0,-1,-1,0,-1,0,&_sym72,0},	// 35
  {"A8",36,36,1,0,0,0,-1,-1,0,-1,0,&_sym74,0},	// 36
  {"A8_M_width_58",37,37,1,set_A8_M_width_58,clear_A8_M_width_58,0,-1,-1,0,-1,0,&_sym76,0},	// 37
  {"A9",38,38,1,0,0,0,-1,-1,0,-1,0,&_sym78,0},	// 38
  {"A9_M_width_58",39,39,1,set_A9_M_width_58,clear_A9_M_width_58,0,-1,-1,0,-1,0,&_sym80,0},	// 39
  {"AAsubAM",40,40,1,0,0,0,-1,-1,0,-1,0,&_sym82,0},	// 40
  {"AAsubAM_imp_bits__20_20__width_29",40,40,1,set_AAsubAM_imp_bits__20_20__width_29,clear_AAsubAM_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym84,0},	// 41
  {"AX",42,42,5,0,0,0,-1,-1,0,-1,0,&_sym86,0},	// 42
  {"AXG",43,43,5,0,0,0,-1,-1,0,-1,0,&_sym88,0},	// 43
  {"AXG_imp_bits__14_10__width_19",43,43,5,set_AXG_imp_bits__14_10__width_19,clear_AXG_imp_bits__14_10__width_19,0,-1,-1,0,-1,0,&_sym90,0},	// 44
  {"AXG_imp_bits__17_13__width_29",43,43,5,set_AXG_imp_bits__17_13__width_29,clear_AXG_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,&_sym92,0},	// 45
  {"AXG_imp_bits__26_22__width_36",43,43,5,set_AXG_imp_bits__26_22__width_36,clear_AXG_imp_bits__26_22__width_36,0,-1,-1,0,-1,0,&_sym94,0},	// 46
  {"AXG_imp_bits__27_23__width_36",43,43,5,set_AXG_imp_bits__27_23__width_36,clear_AXG_imp_bits__27_23__width_36,0,-1,-1,0,-1,0,&_sym96,0},	// 47
  {"AXG_imp_bits__29_25__width_36",43,43,5,set_AXG_imp_bits__29_25__width_36,clear_AXG_imp_bits__29_25__width_36,0,-1,-1,0,-1,0,&_sym98,0},	// 48
  {"AXG_imp_bits__4_0__width_17",43,43,5,set_AXG_imp_bits__4_0__width_17,clear_AXG_imp_bits__4_0__width_17,0,-1,-1,0,-1,0,&_sym100,0},	// 49
  {"AXG_imp_bits__4_0__width_29",43,43,5,set_AXG_imp_bits__4_0__width_29,clear_AXG_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,&_sym100,0},	// 50
  {"AXG_imp_bits__4_0__width_36",43,43,5,set_AXG_imp_bits__4_0__width_36,clear_AXG_imp_bits__4_0__width_36,0,-1,-1,0,-1,0,&_sym100,0},	// 51
  {"AXG_imp_bits__51_47__width_58",43,43,5,set_AXG_imp_bits__51_47__width_58,clear_AXG_imp_bits__51_47__width_58,0,-1,-1,0,-1,0,&_sym102,0},	// 52
  {"AXG_imp_bits__9_5__width_17",43,43,5,set_AXG_imp_bits__9_5__width_17,clear_AXG_imp_bits__9_5__width_17,0,-1,-1,0,-1,0,&_sym104,0},	// 53
  {"AX_imp_bits__14_10__width_19",42,42,5,set_AX_imp_bits__14_10__width_19,clear_AX_imp_bits__14_10__width_19,0,-1,-1,0,-1,0,&_sym106,0},	// 54
  {"AX_imp_bits__25_21__width_36",42,42,5,set_AX_imp_bits__25_21__width_36,clear_AX_imp_bits__25_21__width_36,0,-1,-1,0,-1,0,&_sym108,0},	// 55
  {"AX_imp_bits__30_26__width_36",42,42,5,set_AX_imp_bits__30_26__width_36,clear_AX_imp_bits__30_26__width_36,0,-1,-1,0,-1,0,&_sym110,0},	// 56
  {"AX_imp_bits__4_0__width_29",42,42,5,set_AX_imp_bits__4_0__width_29,clear_AX_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,&_sym112,0},	// 57
  {"AY",56,58,5,0,0,0,-1,-1,0,-1,0,&_sym114,0},	// 58
  {"AYG",57,59,5,0,0,0,-1,-1,0,-1,0,&_sym116,0},	// 59
  {"AYG_imp_bits__17_13__width_29",57,59,5,set_AYG_imp_bits__17_13__width_29,clear_AYG_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,&_sym118,0},	// 60
  {"AYG_imp_bits__22_18__width_36",57,59,5,set_AYG_imp_bits__22_18__width_36,clear_AYG_imp_bits__22_18__width_36,0,-1,-1,0,-1,0,&_sym120,0},	// 61
  {"AYG_imp_bits__4_0__width_17",57,59,5,set_AYG_imp_bits__4_0__width_17,clear_AYG_imp_bits__4_0__width_17,0,-1,-1,0,-1,0,&_sym122,0},	// 62
  {"AYG_imp_bits__4_0__width_19",57,59,5,set_AYG_imp_bits__4_0__width_19,clear_AYG_imp_bits__4_0__width_19,0,-1,-1,0,-1,0,&_sym122,0},	// 63
  {"AYG_imp_bits__4_0__width_36",57,59,5,set_AYG_imp_bits__4_0__width_36,clear_AYG_imp_bits__4_0__width_36,0,-1,-1,0,-1,0,&_sym122,0},	// 64
  {"AYG_imp_bits__7_3__width_17",57,59,5,set_AYG_imp_bits__7_3__width_17,clear_AYG_imp_bits__7_3__width_17,0,-1,-1,0,-1,0,&_sym124,0},	// 65
  {"AYG_imp_bits__8_4__width_29",57,59,5,set_AYG_imp_bits__8_4__width_29,clear_AYG_imp_bits__8_4__width_29,0,-1,-1,0,-1,0,&_sym126,0},	// 66
  {"AYG_imp_bits__9_5__width_17",57,59,5,set_AYG_imp_bits__9_5__width_17,clear_AYG_imp_bits__9_5__width_17,0,-1,-1,0,-1,0,&_sym128,0},	// 67
  {"AYG_imp_bits__9_5__width_19",57,59,5,set_AYG_imp_bits__9_5__width_19,clear_AYG_imp_bits__9_5__width_19,0,-1,-1,0,-1,0,&_sym128,0},	// 68
  {"AY_imp_bits__17_13__width_29",56,58,5,set_AY_imp_bits__17_13__width_29,clear_AY_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,&_sym130,0},	// 69
  {"AY_imp_bits__30_26__width_36",56,58,5,set_AY_imp_bits__30_26__width_36,clear_AY_imp_bits__30_26__width_36,0,-1,-1,0,-1,0,&_sym132,0},	// 70
  {"AY_imp_bits__8_4__width_17",56,58,5,set_AY_imp_bits__8_4__width_17,clear_AY_imp_bits__8_4__width_17,0,-1,-1,0,-1,0,&_sym134,0},	// 71
  {"AY_imp_bits__9_5__width_19",56,58,5,set_AY_imp_bits__9_5__width_19,clear_AY_imp_bits__9_5__width_19,0,-1,-1,0,-1,0,&_sym136,0},	// 72
  {"AZ",68,73,5,0,0,0,-1,-1,0,-1,0,&_sym138,0},	// 73
  {"AZG",69,74,5,0,0,0,-1,-1,0,-1,0,&_sym140,0},	// 74
  {"AZ_imp_bits__4_0__width_19",68,73,5,set_AZ_imp_bits__4_0__width_19,clear_AZ_imp_bits__4_0__width_19,0,-1,-1,0,-1,0,&_sym142,0},	// 75
  {"A_RANGE",71,76,2,0,0,0,-1,-1,0,-1,0,&_sym144,0},	// 76
  {"A_RANGE_imp_bits__29_28__width_36",71,76,2,set_A_RANGE_imp_bits__29_28__width_36,clear_A_RANGE_imp_bits__29_28__width_36,0,-1,-1,0,-1,0,&_sym146,0},	// 77
  {"A_ZShort",73,78,3,0,0,0,-1,-1,0,-1,0,&_sym148,0},	// 78
  {"A_ZShort_imp_bits__4_2__width_19",73,78,3,set_A_ZShort_imp_bits__4_2__width_19,clear_A_ZShort_imp_bits__4_2__width_19,0,-1,-1,0,-1,0,&_sym150,0},	// 79
  {"A_fft_size_width_19",76,80,4,set_A_fft_size_width_19,clear_A_fft_size_width_19,0,-1,-1,0,-1,0,0,0},	// 80
  {"A_line_width_19",77,81,1,set_A_line_width_19,clear_A_line_width_19,0,-1,-1,0,-1,0,&_sym154,0},	// 81
  {"A_sub_width_19",78,82,1,set_A_sub_width_19,clear_A_sub_width_19,0,-1,-1,0,-1,0,&_sym156,0},	// 82
  {"A_subLd",79,83,1,0,0,0,-1,-1,0,-1,0,&_sym158,0},	// 83
  {"A_subLd_imp_bits__3_3__width_19",79,83,1,set_A_subLd_imp_bits__3_3__width_19,clear_A_subLd_imp_bits__3_3__width_19,0,-1,-1,0,-1,0,&_sym160,0},	// 84
  {"A_subLd_imp_bits__5_5__width_19",79,83,1,set_A_subLd_imp_bits__5_5__width_19,clear_A_subLd_imp_bits__5_5__width_19,0,-1,-1,0,-1,0,&_sym162,0},	// 85
  {"A_subSt",82,86,1,0,0,0,-1,-1,0,-1,0,&_sym164,0},	// 86
  {"A_subSt_imp_bits__4_4__width_19",82,86,1,set_A_subSt_imp_bits__4_4__width_19,clear_A_subSt_imp_bits__4_4__width_19,0,-1,-1,0,-1,0,&_sym166,0},	// 87
  {"A_subSt_imp_bits__5_5__width_19",82,86,1,set_A_subSt_imp_bits__5_5__width_19,clear_A_subSt_imp_bits__5_5__width_19,0,-1,-1,0,-1,0,&_sym168,0},	// 88
  {"BIT_AREGS_width_29",85,89,1,set_BIT_AREGS_width_29,clear_BIT_AREGS_width_29,0,-1,-1,0,-1,0,0,0},	// 89
  {"BIT_REORDER",86,90,1,0,0,0,-1,-1,0,-1,0,&_sym170,0},	// 90
  {"BIT_REORDER_imp_bits__3_3__width_19",86,90,1,set_BIT_REORDER_imp_bits__3_3__width_19,clear_BIT_REORDER_imp_bits__3_3__width_19,0,-1,-1,0,-1,0,&_sym172,0},	// 91
  {"B_INSTR_CNT_width_17",88,92,5,set_B_INSTR_CNT_width_17,clear_B_INSTR_CNT_width_17,0,-1,-1,0,-1,0,0,0},	// 92
  {"B_INSTR_CNT_1",89,93,6,0,0,0,-1,-1,0,-1,0,0,0},	// 93
  {"B_LABEL_LOOP_BEGIN",90,94,25,0,0,0,-1,(BFD_RELOC_UNUSED + 1),0,64,0,0,0},	// 94
  {"B_LABEL_LOOP_END",91,95,25,0,0,0,-1,(BFD_RELOC_UNUSED + 2),0,64,0,0,0},	// 95
  {"B_line_width_17",92,96,1,set_B_line_width_17,clear_B_line_width_17,0,-1,-1,0,-1,0,&_sym174,0},	// 96
  {"B_sub_width_17",93,97,1,set_B_sub_width_17,clear_B_sub_width_17,0,-1,-1,0,-1,0,&_sym176,0},	// 97
  {"B_xline_width_17",94,98,1,set_B_xline_width_17,clear_B_xline_width_17,0,-1,-1,0,-1,0,0,0},	// 98
  {"Bl_c_reg_width_17",95,99,8,set_Bl_c_reg_width_17,clear_Bl_c_reg_width_17,0,-1,-1,0,-1,0,0,0},	// 99
  {"Bs_AUprec_width_17",96,100,3,set_Bs_AUprec_width_17,clear_Bs_AUprec_width_17,0,-1,-1,0,-1,0,&_sym178,0},	// 100
  {"Bs_AUprec_imp_bits__10_10_x_1_0__width_17",96,100,3,set_Bs_AUprec_imp_bits__10_10_x_1_0__width_17,clear_Bs_AUprec_imp_bits__10_10_x_1_0__width_17,0,-1,-1,0,-1,0,&_sym180,0},	// 101
  {"Bs_S0prec_width_17",98,102,2,set_Bs_S0prec_width_17,clear_Bs_S0prec_width_17,0,-1,-1,0,-1,0,&_sym182,0},	// 102
  {"Bs_S1prec_width_17",99,103,2,set_Bs_S1prec_width_17,clear_Bs_S1prec_width_17,0,-1,-1,0,-1,0,&_sym184,0},	// 103
  {"Bs_S2prec_width_17",100,104,2,set_Bs_S2prec_width_17,clear_Bs_S2prec_width_17,0,-1,-1,0,-1,0,&_sym186,0},	// 104
  {"Bs_Vprec_width_17",101,105,2,set_Bs_Vprec_width_17,clear_Bs_Vprec_width_17,0,-1,-1,0,-1,0,&_sym188,0},	// 105
  {"Bs_cgu_reg_width_17",103,106,4,set_Bs_cgu_reg_width_17,clear_Bs_cgu_reg_width_17,0,-1,-1,0,-1,0,&_sym192,0},	// 106
  {"Bs_even_width_17",104,107,1,set_Bs_even_width_17,clear_Bs_even_width_17,0,-1,-1,0,-1,0,&_sym194,0},	// 107
  {"Bs_ipg_width_17",105,108,2,set_Bs_ipg_width_17,clear_Bs_ipg_width_17,0,-1,-1,0,-1,0,0,0},	// 108
  {"Bs_lt_mode_width_17",106,109,5,set_Bs_lt_mode_width_17,clear_Bs_lt_mode_width_17,0,-1,-1,0,-1,0,&_sym196,0},	// 109
  {"Bs_min_width_17",107,110,1,set_Bs_min_width_17,clear_Bs_min_width_17,0,-1,-1,0,-1,0,&_sym198,0},	// 110
  {"Bs_rpg_width_17",109,111,2,set_Bs_rpg_width_17,clear_Bs_rpg_width_17,0,-1,-1,0,-1,0,0,0},	// 111
  {"Bs_rt_mode_width_17",110,112,6,set_Bs_rt_mode_width_17,clear_Bs_rt_mode_width_17,0,-1,-1,0,-1,0,&_sym202,0},	// 112
  {"Bs_signed_width_17",111,113,1,set_Bs_signed_width_17,clear_Bs_signed_width_17,0,-1,-1,0,-1,0,&_sym204,0},	// 113
  {"CGU_MODE_OVSF_CONJ",112,114,11,0,0,0,-1,-1,0,-1,0,0,0},	// 114
  {"CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17",112,114,11,set_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17,clear_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 115
  {"COND",114,116,4,0,0,0,-1,-1,0,-1,0,&_sym206,0},	// 116
  {"COND_AL",115,117,4,0,0,0,-1,-1,0,-1,0,&_sym208,0},	// 117
  {"COND_imp_bits__19_16__width_29",114,116,4,set_COND_imp_bits__19_16__width_29,clear_COND_imp_bits__19_16__width_29,0,-1,-1,0,-1,0,&_sym210,0},	// 118
  {"COND_imp_bits__43_40__width_58",114,116,4,set_COND_imp_bits__43_40__width_58,clear_COND_imp_bits__43_40__width_58,0,-1,-1,0,-1,0,&_sym212,0},	// 119
  {"CREG_ADDR_FIELD",118,120,8,0,0,0,-1,-1,0,-1,0,0,0},	// 120
  {"CREG_ADDR_FIELD_imp_bits__11_4__width_29",118,120,8,set_CREG_ADDR_FIELD_imp_bits__11_4__width_29,clear_CREG_ADDR_FIELD_imp_bits__11_4__width_29,0,-1,-1,0,-1,0,0,0},	// 121
  {"C_BEGIN_width_36",120,122,11,set_C_BEGIN_width_36,clear_C_BEGIN_width_36,0,-1,-1,0,-1,0,0,0},	// 122
  {"C_END_width_36",121,123,11,set_C_END_width_36,clear_C_END_width_36,0,-1,-1,0,-1,0,0,0},	// 123
  {"C_INSTR_CNT_width_36",122,124,10,set_C_INSTR_CNT_width_36,clear_C_INSTR_CNT_width_36,0,-1,-1,0,-1,0,0,0},	// 124
  {"C_INSTR_CNT_1",123,125,11,0,0,0,-1,-1,0,-1,0,0,0},	// 125
  {"C_ITER_CNT_width_36",124,126,16,set_C_ITER_CNT_width_36,clear_C_ITER_CNT_width_36,0,-1,-1,0,-1,0,0,0},	// 126
  {"C_ITER_CNT_1",125,127,17,0,0,0,-1,-1,0,-1,0,0,0},	// 127
  {"C_ITER_CNT_SHORT",126,128,11,0,0,0,-1,-1,0,-1,0,0,0},	// 128
  {"C_ITER_CNT_SHORT_1",127,129,12,0,0,0,-1,-1,0,-1,0,0,0},	// 129
  {"C_ITER_CNT_SHORT_imp_bits__10_0__width_17",126,128,11,set_C_ITER_CNT_SHORT_imp_bits__10_0__width_17,clear_C_ITER_CNT_SHORT_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 130
  {"C_au_width_36",129,131,4,set_C_au_width_36,clear_C_au_width_36,0,-1,-1,0,-1,0,&_sym214,0},	// 131
  {"C_cc_width_36",130,132,4,set_C_cc_width_36,clear_C_cc_width_36,0,-1,-1,0,-1,0,&_sym216,0},	// 132
  {"DSEX_width_58",131,133,1,set_DSEX_width_58,clear_DSEX_width_58,0,-1,-1,0,-1,0,&_sym218,0},	// 133
  {"DSIZE_width_58",132,134,2,set_DSIZE_width_58,clear_DSIZE_width_58,0,-1,-1,0,-1,0,&_sym220,0},	// 134
  {"D_IMAGis16_width_58",133,135,16,set_D_IMAGis16_width_58,clear_D_IMAGis16_width_58,0,-1,-1,0,-1,0,0,0},	// 135
  {"D_REALis16_width_58",134,136,16,set_D_REALis16_width_58,clear_D_REALis16_width_58,0,-1,-1,0,-1,0,0,0},	// 136
  {"D_nco_mode_width_58",135,137,2,set_D_nco_mode_width_58,clear_D_nco_mode_width_58,0,-1,-1,0,-1,0,&_sym222,0},	// 137
  {"D_rS0is11_width_58",136,138,11,set_D_rS0is11_width_58,clear_D_rS0is11_width_58,0,-1,-1,0,-1,0,0,0},	// 138
  {"D_rS0iu11_width_58",137,139,11,set_D_rS0iu11_width_58,clear_D_rS0iu11_width_58,0,-1,-1,0,-1,0,0,0},	// 139
  {"D_rS1is11_width_58",138,140,11,set_D_rS1is11_width_58,clear_D_rS1is11_width_58,0,-1,-1,0,-1,0,0,0},	// 140
  {"D_rS1iu11_width_58",139,141,11,set_D_rS1iu11_width_58,clear_D_rS1iu11_width_58,0,-1,-1,0,-1,0,0,0},	// 141
  {"D_rS2is11_width_58",140,142,11,set_D_rS2is11_width_58,clear_D_rS2is11_width_58,0,-1,-1,0,-1,0,0,0},	// 142
  {"D_rS2iu11_width_58",141,143,11,set_D_rS2iu11_width_58,clear_D_rS2iu11_width_58,0,-1,-1,0,-1,0,0,0},	// 143
  {"D_rStis3_width_58",142,144,3,set_D_rStis3_width_58,clear_D_rStis3_width_58,0,-1,-1,0,-1,0,0,0},	// 144
  {"D_rStiu3_width_58",143,145,3,set_D_rStiu3_width_58,clear_D_rStiu3_width_58,0,-1,-1,0,-1,0,0,0},	// 145
  {"D_rVis11_width_58",144,146,11,set_D_rVis11_width_58,clear_D_rVis11_width_58,0,-1,-1,0,-1,0,0,0},	// 146
  {"D_rViu11_width_58",145,147,11,set_D_rViu11_width_58,clear_D_rViu11_width_58,0,-1,-1,0,-1,0,0,0},	// 147
  {"G0",146,148,1,0,0,0,-1,-1,0,-1,0,&_sym224,0},	// 148
  {"G0_M_width_58",147,149,1,set_G0_M_width_58,clear_G0_M_width_58,0,-1,-1,0,-1,0,&_sym226,0},	// 149
  {"G1",148,150,1,0,0,0,-1,-1,0,-1,0,&_sym228,0},	// 150
  {"G10",149,151,1,0,0,0,-1,-1,0,-1,0,&_sym230,0},	// 151
  {"G10_M_width_58",150,152,1,set_G10_M_width_58,clear_G10_M_width_58,0,-1,-1,0,-1,0,&_sym232,0},	// 152
  {"G11",151,153,1,0,0,0,-1,-1,0,-1,0,&_sym234,0},	// 153
  {"G11_M_width_58",152,154,1,set_G11_M_width_58,clear_G11_M_width_58,0,-1,-1,0,-1,0,&_sym236,0},	// 154
  {"G1_M_width_58",153,155,1,set_G1_M_width_58,clear_G1_M_width_58,0,-1,-1,0,-1,0,&_sym238,0},	// 155
  {"G2",154,156,1,0,0,0,-1,-1,0,-1,0,&_sym240,0},	// 156
  {"G2_M_width_58",155,157,1,set_G2_M_width_58,clear_G2_M_width_58,0,-1,-1,0,-1,0,&_sym242,0},	// 157
  {"G3",156,158,1,0,0,0,-1,-1,0,-1,0,&_sym244,0},	// 158
  {"G3_M_width_58",157,159,1,set_G3_M_width_58,clear_G3_M_width_58,0,-1,-1,0,-1,0,&_sym246,0},	// 159
  {"G4",158,160,1,0,0,0,-1,-1,0,-1,0,&_sym248,0},	// 160
  {"G4_M_width_58",159,161,1,set_G4_M_width_58,clear_G4_M_width_58,0,-1,-1,0,-1,0,&_sym250,0},	// 161
  {"G5",160,162,1,0,0,0,-1,-1,0,-1,0,&_sym252,0},	// 162
  {"G5_M_width_58",161,163,1,set_G5_M_width_58,clear_G5_M_width_58,0,-1,-1,0,-1,0,&_sym254,0},	// 163
  {"G6",162,164,1,0,0,0,-1,-1,0,-1,0,&_sym256,0},	// 164
  {"G6_M_width_58",163,165,1,set_G6_M_width_58,clear_G6_M_width_58,0,-1,-1,0,-1,0,&_sym258,0},	// 165
  {"G7",164,166,1,0,0,0,-1,-1,0,-1,0,&_sym260,0},	// 166
  {"G7_M_width_58",165,167,1,set_G7_M_width_58,clear_G7_M_width_58,0,-1,-1,0,-1,0,&_sym262,0},	// 167
  {"G8",166,168,1,0,0,0,-1,-1,0,-1,0,&_sym264,0},	// 168
  {"G8_M_width_58",167,169,1,set_G8_M_width_58,clear_G8_M_width_58,0,-1,-1,0,-1,0,&_sym266,0},	// 169
  {"G9",168,170,1,0,0,0,-1,-1,0,-1,0,&_sym268,0},	// 170
  {"G9_M_width_58",169,171,1,set_G9_M_width_58,clear_G9_M_width_58,0,-1,-1,0,-1,0,&_sym270,0},	// 171
  {"GX",170,172,4,0,0,0,-1,-1,0,-1,0,&_sym272,0},	// 172
  {"GXY",171,173,4,0,0,0,-1,-1,0,-1,0,&_sym274,0},	// 173
  {"GXYZT",172,174,4,0,0,0,-1,-1,0,-1,0,&_sym276,0},	// 174
  {"GXYZT_imp_bits__3_0__width_17",172,174,4,set_GXYZT_imp_bits__3_0__width_17,clear_GXYZT_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,&_sym278,0},	// 175
  {"GXY_imp_bits__3_0__width_17",171,173,4,set_GXY_imp_bits__3_0__width_17,clear_GXY_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,&_sym280,0},	// 176
  {"GX_SP",175,177,4,0,0,0,-1,-1,0,-1,0,&_sym282,0},	// 177
  {"GX_SP_H",176,178,4,0,0,0,-1,-1,0,-1,0,&_sym284,0},	// 178
  {"GX_SP_H_imp_bits__7_4__width_29",176,178,4,set_GX_SP_H_imp_bits__7_4__width_29,clear_GX_SP_H_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym286,0},	// 179
  {"GX_SP_NZVC",178,180,4,0,0,0,-1,-1,0,-1,0,&_sym288,0},	// 180
  {"GX_SP_NZVC_imp_bits__7_4__width_29",178,180,4,set_GX_SP_NZVC_imp_bits__7_4__width_29,clear_GX_SP_NZVC_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym290,0},	// 181
  {"GX_SP_imp_bits__35_32__width_58",175,177,4,set_GX_SP_imp_bits__35_32__width_58,clear_GX_SP_imp_bits__35_32__width_58,0,-1,-1,0,-1,0,&_sym292,0},	// 182
  {"GX_SP_imp_bits__39_36__width_58",175,177,4,set_GX_SP_imp_bits__39_36__width_58,clear_GX_SP_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym294,0},	// 183
  {"GX_SP_imp_bits__3_0__width_29",175,177,4,set_GX_SP_imp_bits__3_0__width_29,clear_GX_SP_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym296,0},	// 184
  {"GX_SP_imp_bits__7_4__width_29",175,177,4,set_GX_SP_imp_bits__7_4__width_29,clear_GX_SP_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym298,0},	// 185
  {"GX_imp_bits__21_18__width_36",170,172,4,set_GX_imp_bits__21_18__width_36,clear_GX_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,&_sym300,0},	// 186
  {"GX_imp_bits__35_32__width_58",170,172,4,set_GX_imp_bits__35_32__width_58,clear_GX_imp_bits__35_32__width_58,0,-1,-1,0,-1,0,&_sym302,0},	// 187
  {"GX_imp_bits__39_36__width_58",170,172,4,set_GX_imp_bits__39_36__width_58,clear_GX_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym304,0},	// 188
  {"GX_imp_bits__3_0__width_17",170,172,4,set_GX_imp_bits__3_0__width_17,clear_GX_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,&_sym306,0},	// 189
  {"GX_imp_bits__3_0__width_29",170,172,4,set_GX_imp_bits__3_0__width_29,clear_GX_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym306,0},	// 190
  {"GX_imp_bits__7_4__width_29",170,172,4,set_GX_imp_bits__7_4__width_29,clear_GX_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym308,0},	// 191
  {"GY",189,192,4,0,0,0,-1,-1,0,-1,0,&_sym310,0},	// 192
  {"GY_SP",190,193,4,0,0,0,-1,-1,0,-1,0,&_sym312,0},	// 193
  {"GY_SP_H",191,194,4,0,0,0,-1,-1,0,-1,0,&_sym314,0},	// 194
  {"GY_SP_H_imp_bits__11_8__width_29",191,194,4,set_GY_SP_H_imp_bits__11_8__width_29,clear_GY_SP_H_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym316,0},	// 195
  {"GY_SP_NZVC",193,196,4,0,0,0,-1,-1,0,-1,0,&_sym318,0},	// 196
  {"GY_SP_imp_bits__11_8__width_29",190,193,4,set_GY_SP_imp_bits__11_8__width_29,clear_GY_SP_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym320,0},	// 197
  {"GY_SP_imp_bits__39_36__width_58",190,193,4,set_GY_SP_imp_bits__39_36__width_58,clear_GY_SP_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym322,0},	// 198
  {"GY_imp_bits__11_8__width_29",189,192,4,set_GY_imp_bits__11_8__width_29,clear_GY_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym324,0},	// 199
  {"GY_imp_bits__21_18__width_36",189,192,4,set_GY_imp_bits__21_18__width_36,clear_GY_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,&_sym326,0},	// 200
  {"GY_imp_bits__39_36__width_58",189,192,4,set_GY_imp_bits__39_36__width_58,clear_GY_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym328,0},	// 201
  {"GY_imp_bits__7_4__width_17",189,192,4,set_GY_imp_bits__7_4__width_17,clear_GY_imp_bits__7_4__width_17,0,-1,-1,0,-1,0,&_sym330,0},	// 202
  {"GY_imp_bits__7_4__width_29",189,192,4,set_GY_imp_bits__7_4__width_29,clear_GY_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym330,0},	// 203
  {"GZ",200,204,4,0,0,0,-1,-1,0,-1,0,&_sym332,0},	// 204
  {"GZ_SP",201,205,4,0,0,0,-1,-1,0,-1,0,&_sym334,0},	// 205
  {"GZ_SP_NZVC",202,206,4,0,0,0,-1,-1,0,-1,0,&_sym336,0},	// 206
  {"GZ_SP_NZVC_imp_bits__3_0__width_29",202,206,4,set_GZ_SP_NZVC_imp_bits__3_0__width_29,clear_GZ_SP_NZVC_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym338,0},	// 207
  {"GZ_SP_imp_bits__3_0__width_29",201,205,4,set_GZ_SP_imp_bits__3_0__width_29,clear_GZ_SP_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym340,0},	// 208
  {"GZ_imp_bits__11_8__width_29",200,204,4,set_GZ_imp_bits__11_8__width_29,clear_GZ_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym342,0},	// 209
  {"GZ_imp_bits__21_18__width_36",200,204,4,set_GZ_imp_bits__21_18__width_36,clear_GZ_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,&_sym344,0},	// 210
  {"GZ_imp_bits__3_0__width_29",200,204,4,set_GZ_imp_bits__3_0__width_29,clear_GZ_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym346,0},	// 211
  {"I16",208,212,16,0,0,0,-1,-1,0,-1,0,0,0},	// 212
  {"I16_imp_bits__15_0__width_58",208,212,16,set_I16_imp_bits__15_0__width_58,clear_I16_imp_bits__15_0__width_58,0,-1,-1,0,-1,0,0,0},	// 213
  {"I8",210,214,8,0,0,0,-1,-1,0,-1,0,0,0},	// 214
  {"I8_imp_bits__7_0__width_58",210,214,8,set_I8_imp_bits__7_0__width_58,clear_I8_imp_bits__7_0__width_58,0,-1,-1,0,-1,0,0,0},	// 215
  {"IM19R4_width_29",212,216,19,set_IM19R4_width_29,clear_IM19R4_width_29,0,-1,(BFD_RELOC_UNUSED + 14),0,64,0,0,0},	// 216
  {"IM19R5_width_29",213,217,19,set_IM19R5_width_29,clear_IM19R5_width_29,0,-1,(BFD_RELOC_UNUSED + 13),0,-1,0,0,0},	// 217
  {"IM19R9",214,218,19,0,0,0,-1,(BFD_RELOC_UNUSED + 9),0,64,0,0,0},	// 218
  {"IM19sR13",215,219,19,0,0,0,-1,(BFD_RELOC_UNUSED + 21),0,64,0,0,0},	// 219
  {"IM19sR13_imp_bits__18_0__width_36",215,219,19,set_IM19sR13_imp_bits__18_0__width_36,clear_IM19sR13_imp_bits__18_0__width_36,0,-1,(BFD_RELOC_UNUSED + 21),0,64,0,0,0},	// 220
  {"IM20R14_width_29",217,221,20,set_IM20R14_width_29,clear_IM20R14_width_29,0,-1,(BFD_RELOC_UNUSED + 25),0,-1,0,0,0},	// 221
  {"IM20R15_width_29",218,222,20,set_IM20R15_width_29,clear_IM20R15_width_29,0,-1,(BFD_RELOC_UNUSED + 24),0,-1,0,0,0},	// 222
  {"IM20R9_width_58",219,223,20,set_IM20R9_width_58,clear_IM20R9_width_58,0,-1,(BFD_RELOC_UNUSED + 10),0,-1,0,0,0},	// 223
  {"IM21R9_width_58",220,224,21,set_IM21R9_width_58,clear_IM21R9_width_58,0,-1,(BFD_RELOC_UNUSED + 11),0,-1,0,0,0},	// 224
  {"IM22R13_width_36",221,225,22,set_IM22R13_width_36,clear_IM22R13_width_36,0,-1,(BFD_RELOC_UNUSED + 18),0,-1,0,0,0},	// 225
  {"IM22R14_width_58",222,226,22,set_IM22R14_width_58,clear_IM22R14_width_58,0,-1,(BFD_RELOC_UNUSED + 3),0,64,0,0,0},	// 226
  {"IM22R9_width_58",223,227,22,set_IM22R9_width_58,clear_IM22R9_width_58,0,-1,(BFD_RELOC_UNUSED + 12),0,64,0,0,0},	// 227
  {"IM32",224,228,32,0,0,0,-1,-1,0,-1,0,0,0},	// 228
  {"IM32R11_width_58",225,229,32,set_IM32R11_width_58,clear_IM32R11_width_58,0,-1,(BFD_RELOC_UNUSED + 19),0,-1,0,0,0},	// 229
  {"IM32R11_imp_bits__31_0__width_58",225,229,32,set_IM32R11_imp_bits__31_0__width_58,clear_IM32R11_imp_bits__31_0__width_58,0,-1,(BFD_RELOC_UNUSED + 19),0,-1,0,0,0},	// 230
  {"IMs18R_LAB_18_width_36",227,231,18,set_IMs18R_LAB_18_width_36,clear_IMs18R_LAB_18_width_36,0,0,(BFD_RELOC_UNUSED + 15),0,-1,0,0,0},	// 231
  {"IMs21R_LAB_21",228,232,21,0,0,0,0,(BFD_RELOC_UNUSED + 16),0,-1,0,0,0},	// 232
  {"IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36",228,232,21,set_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36,clear_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36,0,0,(BFD_RELOC_UNUSED + 16),0,-1,0,0,0},	// 233
  {"IMs21R_LAB_21h",230,234,21,0,0,0,0,(BFD_RELOC_UNUSED + 17),0,-1,0,0,0},	// 234
  {"IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36",230,234,21,set_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36,clear_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36,0,0,(BFD_RELOC_UNUSED + 17),0,-1,0,0,0},	// 235
  {"Is10",232,236,10,0,0,0,-1,-1,0,-1,0,0,0},	// 236
  {"Is10ofst",233,237,10,0,0,0,0,-1,0,-1,0,0,0},	// 237
  {"Is10ofst_imp_bits__13_4__width_29",233,237,10,set_Is10ofst_imp_bits__13_4__width_29,clear_Is10ofst_imp_bits__13_4__width_29,0,0,-1,0,-1,0,0,0},	// 238
  {"Is10ofst_imp_bits__14_5__width_29",233,237,10,set_Is10ofst_imp_bits__14_5__width_29,clear_Is10ofst_imp_bits__14_5__width_29,0,0,-1,0,-1,0,0,0},	// 239
  {"Is11",236,240,11,0,0,0,-1,-1,0,-1,0,0,0},	// 240
  {"Is11_imp_bits__10_0__width_17",236,240,11,set_Is11_imp_bits__10_0__width_17,clear_Is11_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 241
  {"Is11_imp_bits__10_0__width_19",236,240,11,set_Is11_imp_bits__10_0__width_19,clear_Is11_imp_bits__10_0__width_19,0,-1,-1,0,-1,0,0,0},	// 242
  {"Is11_imp_bits__13_3__width_17",236,240,11,set_Is11_imp_bits__13_3__width_17,clear_Is11_imp_bits__13_3__width_17,0,-1,-1,0,-1,0,0,0},	// 243
  {"Is15",239,244,15,0,0,0,-1,-1,0,-1,0,0,0},	// 244
  {"Is15ofst",240,245,15,0,0,0,0,-1,0,-1,0,0,0},	// 245
  {"Is15ofst_imp_bits__46_32__width_58",240,245,15,set_Is15ofst_imp_bits__46_32__width_58,clear_Is15ofst_imp_bits__46_32__width_58,0,0,-1,0,-1,0,0,0},	// 246
  {"Is16",242,247,16,0,0,0,-1,-1,0,-1,0,0,0},	// 247
  {"Is16_imp_bits__15_0__width_58",242,247,16,set_Is16_imp_bits__15_0__width_58,clear_Is16_imp_bits__15_0__width_58,0,-1,-1,0,-1,0,0,0},	// 248
  {"Is16_imp_bits__19_4__width_29",242,247,16,set_Is16_imp_bits__19_4__width_29,clear_Is16_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 249
  {"Is16ofst",245,250,16,0,0,0,0,-1,0,-1,0,0,0},	// 250
  {"Is16ofst_imp_bits__15_0__width_36",245,250,16,set_Is16ofst_imp_bits__15_0__width_36,clear_Is16ofst_imp_bits__15_0__width_36,0,0,-1,0,-1,0,0,0},	// 251
  {"Is16ofst_imp_bits__47_32__width_58",245,250,16,set_Is16ofst_imp_bits__47_32__width_58,clear_Is16ofst_imp_bits__47_32__width_58,0,0,-1,0,-1,0,0,0},	// 252
  {"Is16u",248,253,16,0,0,0,-1,-1,0,-1,0,0,0},	// 253
  {"Is16u_imp_bits__19_4__width_29",248,253,16,set_Is16u_imp_bits__19_4__width_29,clear_Is16u_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 254
  {"Is17",250,255,17,0,0,0,-1,-1,0,-1,0,0,0},	// 255
  {"Is17ofst",251,256,17,0,0,0,0,-1,0,-1,0,0,0},	// 256
  {"Is18",252,257,18,0,0,0,-1,-1,0,-1,0,0,0},	// 257
  {"Is25",253,258,25,0,0,0,-1,-1,0,-1,0,0,0},	// 258
  {"Is32",254,259,32,0,0,0,-1,-1,0,-1,0,0,0},	// 259
  {"Is32_imp_bits__31_0__width_58",254,259,32,set_Is32_imp_bits__31_0__width_58,clear_Is32_imp_bits__31_0__width_58,0,-1,-1,0,-1,0,0,0},	// 260
  {"Is5",256,261,5,0,0,0,-1,-1,0,-1,0,0,0},	// 261
  {"Is5ofst",257,262,5,0,0,0,0,-1,0,-1,0,0,0},	// 262
  {"Is5ofst_imp_bits__4_0__width_17",257,262,5,set_Is5ofst_imp_bits__4_0__width_17,clear_Is5ofst_imp_bits__4_0__width_17,0,0,-1,0,-1,0,0,0},	// 263
  {"Is5ofst_imp_bits__8_4__width_19",257,262,5,set_Is5ofst_imp_bits__8_4__width_19,clear_Is5ofst_imp_bits__8_4__width_19,0,0,-1,0,-1,0,0,0},	// 264
  {"Is6",260,265,6,0,0,0,-1,-1,0,-1,0,0,0},	// 265
  {"Is6ofst",261,266,6,0,0,0,0,-1,0,-1,0,0,0},	// 266
  {"Is6ofst_imp_bits__8_3__width_19",261,266,6,set_Is6ofst_imp_bits__8_3__width_19,clear_Is6ofst_imp_bits__8_3__width_19,0,0,-1,0,-1,0,0,0},	// 267
  {"Is6ofst_imp_bits__9_4__width_17",261,266,6,set_Is6ofst_imp_bits__9_4__width_17,clear_Is6ofst_imp_bits__9_4__width_17,0,0,-1,0,-1,0,0,0},	// 268
  {"Is8",264,269,8,0,0,0,-1,-1,0,-1,0,0,0},	// 269
  {"Is9",265,270,9,0,0,0,-1,-1,0,-1,0,0,0},	// 270
  {"Is9_imp_bits__8_0__width_19",265,270,9,set_Is9_imp_bits__8_0__width_19,clear_Is9_imp_bits__8_0__width_19,0,-1,-1,0,-1,0,0,0},	// 271
  {"Is9ofst",267,272,9,0,0,0,0,-1,0,-1,0,0,0},	// 272
  {"Is9ofst_imp_bits__12_4__width_29",267,272,9,set_Is9ofst_imp_bits__12_4__width_29,clear_Is9ofst_imp_bits__12_4__width_29,0,0,-1,0,-1,0,0,0},	// 273
  {"Is9ofst_imp_bits__14_6__width_19",267,272,9,set_Is9ofst_imp_bits__14_6__width_19,clear_Is9ofst_imp_bits__14_6__width_19,0,0,-1,0,-1,0,0,0},	// 274
  {"Is9ofst_imp_bits__24_16__width_36",267,272,9,set_Is9ofst_imp_bits__24_16__width_36,clear_Is9ofst_imp_bits__24_16__width_36,0,0,-1,0,-1,0,0,0},	// 275
  {"Is9ofst_imp_bits__8_0__width_19",267,272,9,set_Is9ofst_imp_bits__8_0__width_19,clear_Is9ofst_imp_bits__8_0__width_19,0,0,-1,0,-1,0,0,0},	// 276
  {"IsXWide",272,277,8,0,0,0,-1,-1,0,-1,0,0,0},	// 277
  {"IsXofstWide",273,278,8,0,0,0,0,-1,0,-1,0,0,0},	// 278
  {"Iu11",274,279,11,0,0,0,-1,-1,0,-1,0,0,0},	// 279
  {"Iu11_imp_bits__10_0__width_17",274,279,11,set_Iu11_imp_bits__10_0__width_17,clear_Iu11_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 280
  {"Iu11_imp_bits__10_0__width_19",274,279,11,set_Iu11_imp_bits__10_0__width_19,clear_Iu11_imp_bits__10_0__width_19,0,-1,-1,0,-1,0,0,0},	// 281
  {"Iu11_imp_bits__13_3__width_17",274,279,11,set_Iu11_imp_bits__13_3__width_17,clear_Iu11_imp_bits__13_3__width_17,0,-1,-1,0,-1,0,0,0},	// 282
  {"Iu12",277,283,12,0,0,0,-1,-1,0,-1,0,0,0},	// 283
  {"Iu12_imp_bits__11_0__width_29",277,283,12,set_Iu12_imp_bits__11_0__width_29,clear_Iu12_imp_bits__11_0__width_29,0,-1,-1,0,-1,0,0,0},	// 284
  {"Iu16",279,285,16,0,0,0,-1,-1,0,-1,0,0,0},	// 285
  {"Iu16_imp_bits__19_4__width_29",279,285,16,set_Iu16_imp_bits__19_4__width_29,clear_Iu16_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 286
  {"Iu16_imp_bits__49_34__width_58",279,285,16,set_Iu16_imp_bits__49_34__width_58,clear_Iu16_imp_bits__49_34__width_58,0,-1,-1,0,-1,0,0,0},	// 287
  {"Iu2",282,288,2,0,0,0,-1,-1,0,-1,0,0,0},	// 288
  {"Iu25",283,289,25,0,0,0,-1,-1,0,-1,0,0,0},	// 289
  {"Iu25n",284,290,25,0,0,0,-1,-1,0,-1,0,0,0},	// 290
  {"Iu2X",285,291,2,0,0,0,-1,-1,0,-1,0,0,0},	// 291
  {"Iu2X_imp_bits__11_10__width_19",285,291,2,set_Iu2X_imp_bits__11_10__width_19,clear_Iu2X_imp_bits__11_10__width_19,0,-1,-1,0,-1,0,0,0},	// 292
  {"Iu2Y",287,293,2,0,0,0,-1,-1,0,-1,0,0,0},	// 293
  {"Iu2Y_imp_bits__9_8__width_19",287,293,2,set_Iu2Y_imp_bits__9_8__width_19,clear_Iu2Y_imp_bits__9_8__width_19,0,-1,-1,0,-1,0,0,0},	// 294
  {"Iu2_imp_bits__1_0__width_17",282,288,2,set_Iu2_imp_bits__1_0__width_17,clear_Iu2_imp_bits__1_0__width_17,0,-1,-1,0,-1,0,0,0},	// 295
  {"Iu4",290,296,4,0,0,0,-1,-1,0,-1,0,0,0},	// 296
  {"Iu4_imp_bits__11_8__width_17",290,296,4,set_Iu4_imp_bits__11_8__width_17,clear_Iu4_imp_bits__11_8__width_17,0,-1,-1,0,-1,0,0,0},	// 297
  {"Iu4_imp_bits__3_0__width_17",290,296,4,set_Iu4_imp_bits__3_0__width_17,clear_Iu4_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,0,0},	// 298
  {"Iu4_imp_bits__3_0__width_29",290,296,4,set_Iu4_imp_bits__3_0__width_29,clear_Iu4_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,0,0},	// 299
  {"Iu4_imp_bits__7_4__width_29",290,296,4,set_Iu4_imp_bits__7_4__width_29,clear_Iu4_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,0,0},	// 300
  {"Iu4_imp_bits__8_5__width_17",290,296,4,set_Iu4_imp_bits__8_5__width_17,clear_Iu4_imp_bits__8_5__width_17,0,-1,-1,0,-1,0,0,0},	// 301
  {"Iu4_imp_bits__8_5__width_19",290,296,4,set_Iu4_imp_bits__8_5__width_19,clear_Iu4_imp_bits__8_5__width_19,0,-1,-1,0,-1,0,0,0},	// 302
  {"Iu5",295,303,5,0,0,0,-1,-1,0,-1,0,0,0},	// 303
  {"Iu5_imp_bits__12_8__width_29",295,303,5,set_Iu5_imp_bits__12_8__width_29,clear_Iu5_imp_bits__12_8__width_29,0,-1,-1,0,-1,0,0,0},	// 304
  {"Iu5_imp_bits__4_0__width_17",295,303,5,set_Iu5_imp_bits__4_0__width_17,clear_Iu5_imp_bits__4_0__width_17,0,-1,-1,0,-1,0,0,0},	// 305
  {"Iu5_imp_bits__4_0__width_19",295,303,5,set_Iu5_imp_bits__4_0__width_19,clear_Iu5_imp_bits__4_0__width_19,0,-1,-1,0,-1,0,0,0},	// 306
  {"Iu5_imp_bits__4_0__width_29",295,303,5,set_Iu5_imp_bits__4_0__width_29,clear_Iu5_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,0,0},	// 307
  {"Iu5_imp_bits__7_3__width_17",295,303,5,set_Iu5_imp_bits__7_3__width_17,clear_Iu5_imp_bits__7_3__width_17,0,-1,-1,0,-1,0,0,0},	// 308
  {"Iu6",299,309,6,0,0,0,-1,-1,0,-1,0,0,0},	// 309
  {"Iu6_imp_bits__5_0__width_17",299,309,6,set_Iu6_imp_bits__5_0__width_17,clear_Iu6_imp_bits__5_0__width_17,0,-1,-1,0,-1,0,0,0},	// 310
  {"Iu8",301,311,8,0,0,0,-1,-1,0,-1,0,0,0},	// 311
  {"Iu8_imp_bits__23_16__width_36",301,311,8,set_Iu8_imp_bits__23_16__width_36,clear_Iu8_imp_bits__23_16__width_36,0,-1,-1,0,-1,0,0,0},	// 312
  {"Iu9",303,313,9,0,0,0,-1,-1,0,-1,0,0,0},	// 313
  {"Iu9_imp_bits__16_8__width_29",303,313,9,set_Iu9_imp_bits__16_8__width_29,clear_Iu9_imp_bits__16_8__width_29,0,-1,-1,0,-1,0,0,0},	// 314
  {"Iu9_imp_bits__47_39__width_58",303,313,9,set_Iu9_imp_bits__47_39__width_58,clear_Iu9_imp_bits__47_39__width_58,0,-1,-1,0,-1,0,0,0},	// 315
  {"LABEL_LOOP_BEGIN",306,316,25,0,0,0,-1,(BFD_RELOC_UNUSED + 4),0,64,0,0,0},	// 316
  {"LABEL_LOOP_END",307,317,25,0,0,0,-1,(BFD_RELOC_UNUSED + 5),0,64,0,0,0},	// 317
  {"LI25R8_width_36",308,318,25,set_LI25R8_width_36,clear_LI25R8_width_36,0,-1,(BFD_RELOC_UNUSED + 22),0,-1,0,0,0},	// 318
  {"LI25R8ofst_width_36",309,319,25,set_LI25R8ofst_width_36,clear_LI25R8ofst_width_36,0,0,(BFD_RELOC_UNUSED + 23),0,-1,0,0,0},	// 319
  {"LINE1b",310,320,1,0,0,0,-1,-1,0,-1,0,&_sym348,0},	// 320
  {"LINE1b_imp_bits__20_20__width_29",310,320,1,set_LINE1b_imp_bits__20_20__width_29,clear_LINE1b_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym350,0},	// 321
  {"LLR_MODE",312,322,2,0,0,0,-1,-1,0,-1,0,&_sym352,0},	// 322
  {"LLR_MODE_imp_bits__1_0__width_19",312,322,2,set_LLR_MODE_imp_bits__1_0__width_19,clear_LLR_MODE_imp_bits__1_0__width_19,0,-1,-1,0,-1,0,&_sym354,0},	// 323
  {"MASK_16",315,324,16,0,0,0,-1,-1,0,-1,0,0,0},	// 324
  {"MASK_16_imp_bits__15_0__width_29",315,324,16,set_MASK_16_imp_bits__15_0__width_29,clear_MASK_16_imp_bits__15_0__width_29,0,-1,-1,0,-1,0,0,0},	// 325
  {"MASK_32",317,326,32,0,0,0,-1,-1,0,-1,0,0,0},	// 326
  {"MASK_32_imp_bits__31_0__width_58",317,326,32,set_MASK_32_imp_bits__31_0__width_58,clear_MASK_32_imp_bits__31_0__width_58,0,-1,-1,0,-1,0,0,0},	// 327
  {"MASK_RAG_width_29",319,328,5,set_MASK_RAG_width_29,clear_MASK_RAG_width_29,0,-1,-1,0,-1,0,&_sym356,0},	// 328
  {"MASK_RAG_imp_bits__4_0__width_29",319,328,5,set_MASK_RAG_imp_bits__4_0__width_29,clear_MASK_RAG_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,&_sym358,0},	// 329
  {"MASK_VP",321,330,4,0,0,0,-1,-1,0,-1,0,&_sym360,0},	// 330
  {"MASK_VP_ALL",322,331,4,0,0,0,-1,-1,0,-1,0,&_sym362,0},	// 331
  {"MASK_VP_ALL_imp_bits__3_0__width_29",322,331,4,set_MASK_VP_ALL_imp_bits__3_0__width_29,clear_MASK_VP_ALL_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym364,0},	// 332
  {"MASK_VP_imp_bits__12_9__width_29",321,330,4,set_MASK_VP_imp_bits__12_9__width_29,clear_MASK_VP_imp_bits__12_9__width_29,0,-1,-1,0,-1,0,&_sym366,0},	// 333
  {"RFdes",327,334,3,0,0,0,-1,-1,0,-1,0,&_sym368,0},	// 334
  {"RFdes_imp_bits__2_0__width_7",327,334,3,set_RFdes_imp_bits__2_0__width_7,clear_RFdes_imp_bits__2_0__width_7,0,-1,-1,0,-1,0,&_sym370,0},	// 335
  {"RS0_4b",329,336,4,0,0,0,-1,-1,0,-1,0,0,0},	// 336
  {"RS0_4b_imp_bits__3_0__width_19",329,336,4,set_RS0_4b_imp_bits__3_0__width_19,clear_RS0_4b_imp_bits__3_0__width_19,0,-1,-1,0,-1,0,0,0},	// 337
  {"RS0_4b_imp_bits__6_3__width_17",329,336,4,set_RS0_4b_imp_bits__6_3__width_17,clear_RS0_4b_imp_bits__6_3__width_17,0,-1,-1,0,-1,0,0,0},	// 338
  {"RS1_3b",332,339,3,0,0,0,-1,-1,0,-1,0,0,0},	// 339
  {"RS1_3b_imp_bits__2_0__width_19",332,339,3,set_RS1_3b_imp_bits__2_0__width_19,clear_RS1_3b_imp_bits__2_0__width_19,0,-1,-1,0,-1,0,0,0},	// 340
  {"RS1_3b_imp_bits__5_3__width_17",332,339,3,set_RS1_3b_imp_bits__5_3__width_17,clear_RS1_3b_imp_bits__5_3__width_17,0,-1,-1,0,-1,0,0,0},	// 341
  {"RS1_4b",335,342,4,0,0,0,-1,-1,0,-1,0,0,0},	// 342
  {"RS1_4b_imp_bits__10_7__width_17",335,342,4,set_RS1_4b_imp_bits__10_7__width_17,clear_RS1_4b_imp_bits__10_7__width_17,0,-1,-1,0,-1,0,0,0},	// 343
  {"RS1_4b_imp_bits__7_4__width_19",335,342,4,set_RS1_4b_imp_bits__7_4__width_19,clear_RS1_4b_imp_bits__7_4__width_19,0,-1,-1,0,-1,0,0,0},	// 344
  {"RS2_3b",338,345,3,0,0,0,-1,-1,0,-1,0,0,0},	// 345
  {"RS2_3b_imp_bits__10_8__width_19",338,345,3,set_RS2_3b_imp_bits__10_8__width_19,clear_RS2_3b_imp_bits__10_8__width_19,0,-1,-1,0,-1,0,0,0},	// 346
  {"RS2_3b_imp_bits__13_11__width_17",338,345,3,set_RS2_3b_imp_bits__13_11__width_17,clear_RS2_3b_imp_bits__13_11__width_17,0,-1,-1,0,-1,0,0,0},	// 347
  {"RS2_4b",341,348,4,0,0,0,-1,-1,0,-1,0,0,0},	// 348
  {"RST_3b",342,349,3,0,0,0,-1,-1,0,-1,0,0,0},	// 349
  {"RST_3b_imp_bits__10_8__width_19",342,349,3,set_RST_3b_imp_bits__10_8__width_19,clear_RST_3b_imp_bits__10_8__width_19,0,-1,-1,0,-1,0,0,0},	// 350
  {"RST_3b_imp_bits__13_11__width_17",342,349,3,set_RST_3b_imp_bits__13_11__width_17,clear_RST_3b_imp_bits__13_11__width_17,0,-1,-1,0,-1,0,0,0},	// 351
  {"RV_4b",346,352,4,0,0,0,-1,-1,0,-1,0,0,0},	// 352
  {"RV_4b_imp_bits__10_7__width_17",346,352,4,set_RV_4b_imp_bits__10_7__width_17,clear_RV_4b_imp_bits__10_7__width_17,0,-1,-1,0,-1,0,0,0},	// 353
  {"RV_4b_imp_bits__7_4__width_19",346,352,4,set_RV_4b_imp_bits__7_4__width_19,clear_RV_4b_imp_bits__7_4__width_19,0,-1,-1,0,-1,0,0,0},	// 354
  {"RX",349,355,3,0,0,0,-1,-1,0,-1,0,&_sym372,0},	// 355
  {"RX_imp_bits__2_0__width_17",349,355,3,set_RX_imp_bits__2_0__width_17,clear_RX_imp_bits__2_0__width_17,0,-1,-1,0,-1,0,&_sym374,0},	// 356
  {"RY",351,357,3,0,0,0,-1,-1,0,-1,0,&_sym376,0},	// 357
  {"RY_imp_bits__5_3__width_17",351,357,3,set_RY_imp_bits__5_3__width_17,clear_RY_imp_bits__5_3__width_17,0,-1,-1,0,-1,0,&_sym378,0},	// 358
  {"S0_CONJ_width_17",353,359,1,set_S0_CONJ_width_17,clear_S0_CONJ_width_17,0,-1,-1,0,-1,0,&_sym380,0},	// 359
  {"S0_MODE_width_17",354,360,4,set_S0_MODE_width_17,clear_S0_MODE_width_17,0,-1,-1,0,-1,0,&_sym382,0},	// 360
  {"S0_SIGN_width_17",355,361,1,set_S0_SIGN_width_17,clear_S0_SIGN_width_17,0,-1,-1,0,-1,0,&_sym384,0},	// 361
  {"S1_MODE_width_17",356,362,5,set_S1_MODE_width_17,clear_S1_MODE_width_17,0,-1,-1,0,-1,0,&_sym386,0},	// 362
  {"S2_MODE_width_17",357,363,3,set_S2_MODE_width_17,clear_S2_MODE_width_17,0,-1,-1,0,-1,0,&_sym388,0},	// 363
  {"SIGN_COND",358,364,5,0,0,0,-1,-1,0,-1,0,&_sym390,0},	// 364
  {"UCC_FIELD",359,365,1,0,0,0,-1,-1,0,-1,0,&_sym392,0},	// 365
  {"UCC_FIELD_imp_bits__20_20__width_29",359,365,1,set_UCC_FIELD_imp_bits__20_20__width_29,clear_UCC_FIELD_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym394,0},	// 366
  {"UCC_FIELD_imp_bits__21_21__width_29",359,365,1,set_UCC_FIELD_imp_bits__21_21__width_29,clear_UCC_FIELD_imp_bits__21_21__width_29,0,-1,-1,0,-1,0,&_sym396,0},	// 367
  {"UCC_FIELD_imp_bits__47_47__width_58",359,365,1,set_UCC_FIELD_imp_bits__47_47__width_58,clear_UCC_FIELD_imp_bits__47_47__width_58,0,-1,-1,0,-1,0,&_sym398,0},	// 368
  {"UNSIGN_SIGN",363,369,1,0,0,0,-1,-1,0,-1,0,&_sym400,0},	// 369
  {"UNSIGN_SIGN_imp_bits__20_20__width_29",363,369,1,set_UNSIGN_SIGN_imp_bits__20_20__width_29,clear_UNSIGN_SIGN_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym402,0},	// 370
  {"VPC_VPA_width_7",365,371,3,set_VPC_VPA_width_7,clear_VPC_VPA_width_7,0,-1,-1,0,-1,0,&_sym404,0},	// 371
  {"VPC_VPA_width_17",365,372,3,set_VPC_VPA_width_17,clear_VPC_VPA_width_17,0,-1,-1,0,-1,0,&_sym404,0},	// 372
  {"VPC_VPA_imp_bits__10_8__width_17",365,371,3,set_VPC_VPA_imp_bits__10_8__width_17,clear_VPC_VPA_imp_bits__10_8__width_17,0,-1,-1,0,-1,0,&_sym406,0},	// 373
  {"VPRegPair",367,374,1,0,0,0,-1,-1,0,-1,0,&_sym408,0},	// 374
  {"VPRegPair_imp_bits__0_0__width_29",367,374,1,set_VPRegPair_imp_bits__0_0__width_29,clear_VPRegPair_imp_bits__0_0__width_29,0,-1,-1,0,-1,0,&_sym410,0},	// 375
  {"VPRegPair_imp_bits__4_4__width_29",367,374,1,set_VPRegPair_imp_bits__4_4__width_29,clear_VPRegPair_imp_bits__4_4__width_29,0,-1,-1,0,-1,0,&_sym412,0},	// 376
  {"VPX",370,377,2,0,0,0,-1,-1,0,-1,0,&_sym414,0},	// 377
  {"VPX_imp_bits__9_8__width_29",370,377,2,set_VPX_imp_bits__9_8__width_29,clear_VPX_imp_bits__9_8__width_29,0,-1,-1,0,-1,0,&_sym416,0},	// 378
  {"VPY",372,379,2,0,0,0,-1,-1,0,-1,0,&_sym418,0},	// 379
  {"VPY_imp_bits__7_6__width_29",372,379,2,set_VPY_imp_bits__7_6__width_29,clear_VPY_imp_bits__7_6__width_29,0,-1,-1,0,-1,0,&_sym420,0},	// 380
  {"VPZ",374,381,2,0,0,0,-1,-1,0,-1,0,&_sym422,0},	// 381
  {"VPZ_imp_bits__5_4__width_29",374,381,2,set_VPZ_imp_bits__5_4__width_29,clear_VPZ_imp_bits__5_4__width_29,0,-1,-1,0,-1,0,&_sym424,0},	// 382
  {"VP_OFFSET_width_29",376,383,2,set_VP_OFFSET_width_29,clear_VP_OFFSET_width_29,0,-1,-1,0,-1,0,&_sym426,0},	// 383
  {"XTRM_N",479,384,14,0,0,0,-1,-1,0,-1,0,0,0},	// 384
  {"XTRM_VALUE_INDEX",480,385,1,0,0,0,-1,-1,0,-1,0,&_sym428,0},	// 385
  {"XTRM_VALUE_INDEX_imp_bits__6_6__width_17",480,385,1,set_XTRM_VALUE_INDEX_imp_bits__6_6__width_17,clear_XTRM_VALUE_INDEX_imp_bits__6_6__width_17,0,-1,-1,0,-1,0,&_sym430,0},	// 386
  {"Z",482,387,1,0,0,0,-1,-1,0,-1,0,&_sym432,0},	// 387
  {"Z_imp_bits__20_20__width_29",482,387,1,set_Z_imp_bits__20_20__width_29,clear_Z_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym434,0},	// 388
  {"imme16",484,389,16,0,0,0,-1,-1,0,-1,0,0,0},	// 389
  {"imme16_imp_bits__15_0__width_36",484,389,16,set_imme16_imp_bits__15_0__width_36,clear_imme16_imp_bits__15_0__width_36,0,-1,-1,0,-1,0,0,0},	// 390
  {"imme8",486,391,8,0,0,0,-1,-1,0,-1,0,0,0},	// 391
  {"imme8_imp_bits__7_0__width_36",486,391,8,set_imme8_imp_bits__7_0__width_36,clear_imme8_imp_bits__7_0__width_36,0,-1,-1,0,-1,0,0,0},	// 392
  {"nco_conj",488,393,1,0,0,0,-1,-1,0,-1,0,0,0},	// 393
  {"nco_conj_imp_bits__32_32__width_58",488,393,1,set_nco_conj_imp_bits__32_32__width_58,clear_nco_conj_imp_bits__32_32__width_58,0,-1,-1,0,-1,0,0,0},	// 394
  {"opA",490,395,19,0,0,0,-1,-1,0,-1,0,0,0},	// 395
  {"opA_imp_bits__42_24__width_64",490,395,19,set_opA_imp_bits__42_24__width_64,clear_opA_imp_bits__42_24__width_64,opA_imp_bits__42_24__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 396
  {"opB",492,397,17,0,0,0,-1,-1,0,-1,0,0,0},	// 397
  {"opB_imp_bits__59_43__width_64",492,397,17,set_opB_imp_bits__59_43__width_64,clear_opB_imp_bits__59_43__width_64,opB_imp_bits__59_43__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 398
  {"opC",494,399,36,0,0,0,-1,-1,0,-1,0,0,0},	// 399
  {"opC_imp_bits__59_24__width_64",494,399,36,set_opC_imp_bits__59_24__width_64,clear_opC_imp_bits__59_24__width_64,opC_imp_bits__59_24__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 15),0,-1,0,0,0},	// 400
  {"opD",496,401,58,0,0,0,-1,-1,0,-1,0,0,0},	// 401
  {"opD_imp_bits__59_2__width_64",496,401,58,set_opD_imp_bits__59_2__width_64,clear_opD_imp_bits__59_2__width_64,opD_imp_bits__59_2__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 3),0,64,0,0,0},	// 402
  {"opS_HI",498,403,29,0,0,0,-1,-1,0,-1,0,0,0},	// 403
  {"opS_HI_imp_bits__59_31__width_64",498,403,29,set_opS_HI_imp_bits__59_31__width_64,clear_opS_HI_imp_bits__59_31__width_64,opS_HI_imp_bits__59_31__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 13),0,-1,0,0,0},	// 404
  {"opS_LO",500,405,29,0,0,0,-1,-1,0,-1,0,0,0},	// 405
  {"opS_LO_imp_bits__30_2__width_64",500,405,29,set_opS_LO_imp_bits__30_2__width_64,clear_opS_LO_imp_bits__30_2__width_64,opS_LO_imp_bits__30_2__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 14),0,64,0,0,0},	// 406
  {"opVau",502,407,4,0,0,0,-1,-1,0,-1,0,0,0},	// 407
  {"opVau_imp_bits__5_2__width_64",502,407,4,set_opVau_imp_bits__5_2__width_64,clear_opVau_imp_bits__5_2__width_64,opVau_imp_bits__5_2__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 408
  {"opVld",504,409,7,0,0,0,-1,-1,0,-1,0,0,0},	// 409
  {"opVld_imp_bits__18_12__width_64",504,409,7,set_opVld_imp_bits__18_12__width_64,clear_opVld_imp_bits__18_12__width_64,opVld_imp_bits__18_12__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 410
  {"opVp",506,411,7,0,0,0,-1,-1,0,-1,0,0,0},	// 411
  {"opVp_imp_bits__26_24_x_5_2__width_64",506,411,7,set_opVp_imp_bits__26_24_x_5_2__width_64,clear_opVp_imp_bits__26_24_x_5_2__width_64,opVp_imp_bits__26_24_x_5_2__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 412
  {"opVp_imp_bits__53_51_x_5_2__width_64",506,411,7,set_opVp_imp_bits__53_51_x_5_2__width_64,clear_opVp_imp_bits__53_51_x_5_2__width_64,opVp_imp_bits__53_51_x_5_2__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 413
  {"opVrol",509,414,1,0,0,0,-1,-1,0,-1,0,0,0},	// 414
  {"opVrol_imp_bits__19_19__width_64",509,414,1,set_opVrol_imp_bits__19_19__width_64,clear_opVrol_imp_bits__19_19__width_64,opVrol_imp_bits__19_19__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 415
  {"opVror",511,416,1,0,0,0,-1,-1,0,-1,0,0,0},	// 416
  {"opVror_imp_bits__20_20__width_64",511,416,1,set_opVror_imp_bits__20_20__width_64,clear_opVror_imp_bits__20_20__width_64,opVror_imp_bits__20_20__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 417
  {"opVs0",513,418,1,0,0,0,-1,-1,0,-1,0,0,0},	// 418
  {"opVs0_imp_bits__21_21__width_64",513,418,1,set_opVs0_imp_bits__21_21__width_64,clear_opVs0_imp_bits__21_21__width_64,opVs0_imp_bits__21_21__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 419
  {"opVs1",515,420,1,0,0,0,-1,-1,0,-1,0,0,0},	// 420
  {"opVs1_imp_bits__22_22__width_64",515,420,1,set_opVs1_imp_bits__22_22__width_64,clear_opVs1_imp_bits__22_22__width_64,opVs1_imp_bits__22_22__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 421
  {"opVs2",517,422,1,0,0,0,-1,-1,0,-1,0,0,0},	// 422
  {"opVs2_imp_bits__23_23__width_64",517,422,1,set_opVs2_imp_bits__23_23__width_64,clear_opVs2_imp_bits__23_23__width_64,opVs2_imp_bits__23_23__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 423
  {"opVsau",519,424,3,0,0,0,-1,-1,0,-1,0,0,0},	// 424
  {"opVsauDot",520,425,3,0,0,0,-1,-1,0,-1,0,0,0},	// 425
  {"opVsauDot_imp_bits__8_6__width_64",520,425,3,set_opVsauDot_imp_bits__8_6__width_64,clear_opVsauDot_imp_bits__8_6__width_64,opVsauDot_imp_bits__8_6__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 426
  {"opVsau_imp_bits__8_6__width_64",519,424,3,set_opVsau_imp_bits__8_6__width_64,clear_opVsau_imp_bits__8_6__width_64,opVsau_imp_bits__8_6__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 427
  {"opVwr",523,428,3,0,0,0,-1,-1,0,-1,0,0,0},	// 428
  {"opVwr_imp_bits__11_9__width_64",523,428,3,set_opVwr_imp_bits__11_9__width_64,clear_opVwr_imp_bits__11_9__width_64,opVwr_imp_bits__11_9__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 429
  {"opX_HI",525,430,1,0,0,0,-1,-1,0,-1,0,0,0},	// 430
  {"opX_HI_imp_bits__61_61__width_64",525,430,1,set_opX_HI_imp_bits__61_61__width_64,clear_opX_HI_imp_bits__61_61__width_64,opX_HI_imp_bits__61_61__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 431
  {"opX_LO",527,432,1,0,0,0,-1,-1,0,-1,0,0,0},	// 432
  {"opX_LO_imp_bits__60_60__width_64",527,432,1,set_opX_LO_imp_bits__60_60__width_64,clear_opX_LO_imp_bits__60_60__width_64,opX_LO_imp_bits__60_60__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 433
  {"opZ",529,434,2,0,0,0,-1,-1,0,-1,0,0,0},	// 434
  {"opZ_imp_bits__1_0__width_64",529,434,2,set_opZ_imp_bits__1_0__width_64,clear_opZ_imp_bits__1_0__width_64,opZ_imp_bits__1_0__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 435
  {"rX",531,436,3,0,0,0,-1,-1,0,-1,0,&_sym436,0},	// 436
  {"rX_imp_bits__14_12__width_19",531,436,3,set_rX_imp_bits__14_12__width_19,clear_rX_imp_bits__14_12__width_19,0,-1,-1,0,-1,0,&_sym438,0},	// 437
  {"rX_imp_bits__2_0__width_17",531,436,3,set_rX_imp_bits__2_0__width_17,clear_rX_imp_bits__2_0__width_17,0,-1,-1,0,-1,0,&_sym440,0},	// 438
  {"rX_imp_bits__2_0__width_36",531,436,3,set_rX_imp_bits__2_0__width_36,clear_rX_imp_bits__2_0__width_36,0,-1,-1,0,-1,0,&_sym440,0},	// 439
  {"reserved_imp_bits__10_0__width_17",534,440,11,set_reserved_imp_bits__10_0__width_17,clear_reserved_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 440
  {"reserved_imp_bits__10_10__width_17",535,441,1,set_reserved_imp_bits__10_10__width_17,clear_reserved_imp_bits__10_10__width_17,0,-1,-1,0,-1,0,0,0},	// 441
  {"reserved_imp_bits__10_10_x_8_6__width_17",536,442,4,set_reserved_imp_bits__10_10_x_8_6__width_17,clear_reserved_imp_bits__10_10_x_8_6__width_17,0,-1,-1,0,-1,0,0,0},	// 442
  {"reserved_imp_bits__10_10_x_8_8__width_17",537,443,2,set_reserved_imp_bits__10_10_x_8_8__width_17,clear_reserved_imp_bits__10_10_x_8_8__width_17,0,-1,-1,0,-1,0,0,0},	// 443
  {"reserved_imp_bits__10_2__width_17",538,444,9,set_reserved_imp_bits__10_2__width_17,clear_reserved_imp_bits__10_2__width_17,0,-1,-1,0,-1,0,0,0},	// 444
  {"reserved_imp_bits__10_3__width_17",539,445,8,set_reserved_imp_bits__10_3__width_17,clear_reserved_imp_bits__10_3__width_17,0,-1,-1,0,-1,0,0,0},	// 445
  {"reserved_imp_bits__10_6__width_17",540,446,5,set_reserved_imp_bits__10_6__width_17,clear_reserved_imp_bits__10_6__width_17,0,-1,-1,0,-1,0,0,0},	// 446
  {"reserved_imp_bits__10_7__width_17",541,447,4,set_reserved_imp_bits__10_7__width_17,clear_reserved_imp_bits__10_7__width_17,0,-1,-1,0,-1,0,0,0},	// 447
  {"reserved_imp_bits__10_8__width_17",542,448,3,set_reserved_imp_bits__10_8__width_17,clear_reserved_imp_bits__10_8__width_17,0,-1,-1,0,-1,0,0,0},	// 448
  {"reserved_imp_bits__10_9__width_19",543,449,2,set_reserved_imp_bits__10_9__width_19,clear_reserved_imp_bits__10_9__width_19,0,-1,-1,0,-1,0,0,0},	// 449
  {"reserved_imp_bits__11_10__width_29",544,450,2,set_reserved_imp_bits__11_10__width_29,clear_reserved_imp_bits__11_10__width_29,0,-1,-1,0,-1,0,0,0},	// 450
  {"reserved_imp_bits__12_10__width_29",545,451,3,set_reserved_imp_bits__12_10__width_29,clear_reserved_imp_bits__12_10__width_29,0,-1,-1,0,-1,0,0,0},	// 451
  {"reserved_imp_bits__12_9__width_29",546,452,4,set_reserved_imp_bits__12_9__width_29,clear_reserved_imp_bits__12_9__width_29,0,-1,-1,0,-1,0,0,0},	// 452
  {"reserved_imp_bits__13_12__width_17",547,453,2,set_reserved_imp_bits__13_12__width_17,clear_reserved_imp_bits__13_12__width_17,0,-1,-1,0,-1,0,0,0},	// 453
  {"reserved_imp_bits__13_8__width_29",548,454,6,set_reserved_imp_bits__13_8__width_29,clear_reserved_imp_bits__13_8__width_29,0,-1,-1,0,-1,0,0,0},	// 454
  {"reserved_imp_bits__14_12__width_29",549,455,3,set_reserved_imp_bits__14_12__width_29,clear_reserved_imp_bits__14_12__width_29,0,-1,-1,0,-1,0,0,0},	// 455
  {"reserved_imp_bits__14_5__width_36",550,456,10,set_reserved_imp_bits__14_5__width_36,clear_reserved_imp_bits__14_5__width_36,0,-1,-1,0,-1,0,0,0},	// 456
  {"reserved_imp_bits__14_8__width_29",551,457,7,set_reserved_imp_bits__14_8__width_29,clear_reserved_imp_bits__14_8__width_29,0,-1,-1,0,-1,0,0,0},	// 457
  {"reserved_imp_bits__15_12__width_29",552,458,4,set_reserved_imp_bits__15_12__width_29,clear_reserved_imp_bits__15_12__width_29,0,-1,-1,0,-1,0,0,0},	// 458
  {"reserved_imp_bits__15_13__width_29",553,459,3,set_reserved_imp_bits__15_13__width_29,clear_reserved_imp_bits__15_13__width_29,0,-1,-1,0,-1,0,0,0},	// 459
  {"reserved_imp_bits__15_15_x_14_12__width_29",554,460,4,set_reserved_imp_bits__15_15_x_14_12__width_29,clear_reserved_imp_bits__15_15_x_14_12__width_29,0,-1,-1,0,-1,0,0,0},	// 460
  {"reserved_imp_bits__15_8__width_29",555,461,8,set_reserved_imp_bits__15_8__width_29,clear_reserved_imp_bits__15_8__width_29,0,-1,-1,0,-1,0,0,0},	// 461
  {"reserved_imp_bits__15_8__width_36",555,462,8,set_reserved_imp_bits__15_8__width_36,clear_reserved_imp_bits__15_8__width_36,0,-1,-1,0,-1,0,0,0},	// 462
  {"reserved_imp_bits__16_0__width_29",556,463,17,set_reserved_imp_bits__16_0__width_29,clear_reserved_imp_bits__16_0__width_29,0,-1,-1,0,-1,0,0,0},	// 463
  {"reserved_imp_bits__16_12__width_29",557,464,5,set_reserved_imp_bits__16_12__width_29,clear_reserved_imp_bits__16_12__width_29,0,-1,-1,0,-1,0,0,0},	// 464
  {"reserved_imp_bits__16_13__width_29",558,465,4,set_reserved_imp_bits__16_13__width_29,clear_reserved_imp_bits__16_13__width_29,0,-1,-1,0,-1,0,0,0},	// 465
  {"reserved_imp_bits__16_8__width_29",559,466,9,set_reserved_imp_bits__16_8__width_29,clear_reserved_imp_bits__16_8__width_29,0,-1,-1,0,-1,0,0,0},	// 466
  {"reserved_imp_bits__17_13__width_29",560,467,5,set_reserved_imp_bits__17_13__width_29,clear_reserved_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,0,0},	// 467
  {"reserved_imp_bits__17_16_x_14_13__width_29",561,468,4,set_reserved_imp_bits__17_16_x_14_13__width_29,clear_reserved_imp_bits__17_16_x_14_13__width_29,0,-1,-1,0,-1,0,0,0},	// 468
  {"reserved_imp_bits__17_8__width_29",562,469,10,set_reserved_imp_bits__17_8__width_29,clear_reserved_imp_bits__17_8__width_29,0,-1,-1,0,-1,0,0,0},	// 469
  {"reserved_imp_bits__18_12_x_3_0__width_29",563,470,11,set_reserved_imp_bits__18_12_x_3_0__width_29,clear_reserved_imp_bits__18_12_x_3_0__width_29,0,-1,-1,0,-1,0,0,0},	// 470
  {"reserved_imp_bits__18_8__width_29",564,471,11,set_reserved_imp_bits__18_8__width_29,clear_reserved_imp_bits__18_8__width_29,0,-1,-1,0,-1,0,0,0},	// 471
  {"reserved_imp_bits__19_12__width_29",565,472,8,set_reserved_imp_bits__19_12__width_29,clear_reserved_imp_bits__19_12__width_29,0,-1,-1,0,-1,0,0,0},	// 472
  {"reserved_imp_bits__19_16_x_12_12__width_29",566,473,5,set_reserved_imp_bits__19_16_x_12_12__width_29,clear_reserved_imp_bits__19_16_x_12_12__width_29,0,-1,-1,0,-1,0,0,0},	// 473
  {"reserved_imp_bits__19_16_x_12_8__width_29",567,474,9,set_reserved_imp_bits__19_16_x_12_8__width_29,clear_reserved_imp_bits__19_16_x_12_8__width_29,0,-1,-1,0,-1,0,0,0},	// 474
  {"reserved_imp_bits__19_16_x_13_8__width_29",568,475,10,set_reserved_imp_bits__19_16_x_13_8__width_29,clear_reserved_imp_bits__19_16_x_13_8__width_29,0,-1,-1,0,-1,0,0,0},	// 475
  {"reserved_imp_bits__19_19__width_36",569,476,1,set_reserved_imp_bits__19_19__width_36,clear_reserved_imp_bits__19_19__width_36,0,-1,-1,0,-1,0,0,0},	// 476
  {"reserved_imp_bits__19_4__width_29",570,477,16,set_reserved_imp_bits__19_4__width_29,clear_reserved_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 477
  {"reserved_imp_bits__19_8__width_29",571,478,12,set_reserved_imp_bits__19_8__width_29,clear_reserved_imp_bits__19_8__width_29,0,-1,-1,0,-1,0,0,0},	// 478
  {"reserved_imp_bits__1_0__width_19",572,479,2,set_reserved_imp_bits__1_0__width_19,clear_reserved_imp_bits__1_0__width_19,0,-1,-1,0,-1,0,0,0},	// 479
  {"reserved_imp_bits__20_0__width_29",573,480,21,set_reserved_imp_bits__20_0__width_29,clear_reserved_imp_bits__20_0__width_29,0,-1,-1,0,-1,0,0,0},	// 480
  {"reserved_imp_bits__20_10__width_29",574,481,11,set_reserved_imp_bits__20_10__width_29,clear_reserved_imp_bits__20_10__width_29,0,-1,-1,0,-1,0,0,0},	// 481
  {"reserved_imp_bits__20_15__width_29",575,482,6,set_reserved_imp_bits__20_15__width_29,clear_reserved_imp_bits__20_15__width_29,0,-1,-1,0,-1,0,0,0},	// 482
  {"reserved_imp_bits__20_16__width_29",576,483,5,set_reserved_imp_bits__20_16__width_29,clear_reserved_imp_bits__20_16__width_29,0,-1,-1,0,-1,0,0,0},	// 483
  {"reserved_imp_bits__20_19_x_11_6__width_29",577,484,8,set_reserved_imp_bits__20_19_x_11_6__width_29,clear_reserved_imp_bits__20_19_x_11_6__width_29,0,-1,-1,0,-1,0,0,0},	// 484
  {"reserved_imp_bits__20_20__width_29",578,485,1,set_reserved_imp_bits__20_20__width_29,clear_reserved_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,0,0},	// 485
  {"reserved_imp_bits__20_20_x_14_12__width_29",579,486,4,set_reserved_imp_bits__20_20_x_14_12__width_29,clear_reserved_imp_bits__20_20_x_14_12__width_29,0,-1,-1,0,-1,0,0,0},	// 486
  {"reserved_imp_bits__20_20_x_14_12_x_11_8__width_29",580,487,8,set_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29,clear_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29,0,-1,-1,0,-1,0,0,0},	// 487
  {"reserved_imp_bits__20_20_x_17_14__width_29",581,488,5,set_reserved_imp_bits__20_20_x_17_14__width_29,clear_reserved_imp_bits__20_20_x_17_14__width_29,0,-1,-1,0,-1,0,0,0},	// 488
  {"reserved_imp_bits__20_4__width_29",582,489,17,set_reserved_imp_bits__20_4__width_29,clear_reserved_imp_bits__20_4__width_29,0,-1,-1,0,-1,0,0,0},	// 489
  {"reserved_imp_bits__21_18__width_36",583,490,4,set_reserved_imp_bits__21_18__width_36,clear_reserved_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,0,0},	// 490
  {"reserved_imp_bits__22_22__width_36",584,491,1,set_reserved_imp_bits__22_22__width_36,clear_reserved_imp_bits__22_22__width_36,0,-1,-1,0,-1,0,0,0},	// 491
  {"reserved_imp_bits__22_22_x_17_0__width_36",585,492,19,set_reserved_imp_bits__22_22_x_17_0__width_36,clear_reserved_imp_bits__22_22_x_17_0__width_36,0,-1,-1,0,-1,0,0,0},	// 492
  {"reserved_imp_bits__23_22_x_17_16__width_36",586,493,4,set_reserved_imp_bits__23_22_x_17_16__width_36,clear_reserved_imp_bits__23_22_x_17_16__width_36,0,-1,-1,0,-1,0,0,0},	// 493
  {"reserved_imp_bits__23_22_x_17_16_x_14_5__width_36",587,494,14,set_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36,clear_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36,0,-1,-1,0,-1,0,0,0},	// 494
  {"reserved_imp_bits__24_22_x_17_0__width_36",588,495,21,set_reserved_imp_bits__24_22_x_17_0__width_36,clear_reserved_imp_bits__24_22_x_17_0__width_36,0,-1,-1,0,-1,0,0,0},	// 495
  {"reserved_imp_bits__25_21_x_19_19__width_36",589,496,6,set_reserved_imp_bits__25_21_x_19_19__width_36,clear_reserved_imp_bits__25_21_x_19_19__width_36,0,-1,-1,0,-1,0,0,0},	// 496
  {"reserved_imp_bits__25_22__width_36",590,497,4,set_reserved_imp_bits__25_22__width_36,clear_reserved_imp_bits__25_22__width_36,0,-1,-1,0,-1,0,0,0},	// 497
  {"reserved_imp_bits__25_25__width_36",591,498,1,set_reserved_imp_bits__25_25__width_36,clear_reserved_imp_bits__25_25__width_36,0,-1,-1,0,-1,0,0,0},	// 498
  {"reserved_imp_bits__26_26__width_36",592,499,1,set_reserved_imp_bits__26_26__width_36,clear_reserved_imp_bits__26_26__width_36,0,-1,-1,0,-1,0,0,0},	// 499
  {"reserved_imp_bits__27_27_x_21_18__width_36",593,500,5,set_reserved_imp_bits__27_27_x_21_18__width_36,clear_reserved_imp_bits__27_27_x_21_18__width_36,0,-1,-1,0,-1,0,0,0},	// 500
  {"reserved_imp_bits__28_16__width_36",594,501,13,set_reserved_imp_bits__28_16__width_36,clear_reserved_imp_bits__28_16__width_36,0,-1,-1,0,-1,0,0,0},	// 501
  {"reserved_imp_bits__28_26__width_36",595,502,3,set_reserved_imp_bits__28_26__width_36,clear_reserved_imp_bits__28_26__width_36,0,-1,-1,0,-1,0,0,0},	// 502
  {"reserved_imp_bits__28_8__width_58",596,503,21,set_reserved_imp_bits__28_8__width_58,clear_reserved_imp_bits__28_8__width_58,0,-1,-1,0,-1,0,0,0},	// 503
  {"reserved_imp_bits__29_26_x_15_5__width_36",597,504,15,set_reserved_imp_bits__29_26_x_15_5__width_36,clear_reserved_imp_bits__29_26_x_15_5__width_36,0,-1,-1,0,-1,0,0,0},	// 504
  {"reserved_imp_bits__2_0__width_19",598,505,3,set_reserved_imp_bits__2_0__width_19,clear_reserved_imp_bits__2_0__width_19,0,-1,-1,0,-1,0,0,0},	// 505
  {"reserved_imp_bits__30_16__width_58",599,506,15,set_reserved_imp_bits__30_16__width_58,clear_reserved_imp_bits__30_16__width_58,0,-1,-1,0,-1,0,0,0},	// 506
  {"reserved_imp_bits__30_27__width_64",600,507,4,set_reserved_imp_bits__30_27__width_64,clear_reserved_imp_bits__30_27__width_64,0,-1,-1,0,-1,0,0,0},	// 507
  {"reserved_imp_bits__30_28_x_16_14__width_36",601,508,6,set_reserved_imp_bits__30_28_x_16_14__width_36,clear_reserved_imp_bits__30_28_x_16_14__width_36,0,-1,-1,0,-1,0,0,0},	// 508
  {"reserved_imp_bits__3_0__width_17",602,509,4,set_reserved_imp_bits__3_0__width_17,clear_reserved_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,0,0},	// 509
  {"reserved_imp_bits__46_45__width_58",603,510,2,set_reserved_imp_bits__46_45__width_58,clear_reserved_imp_bits__46_45__width_58,0,-1,-1,0,-1,0,0,0},	// 510
  {"reserved_imp_bits__47_40__width_58",604,511,8,set_reserved_imp_bits__47_40__width_58,clear_reserved_imp_bits__47_40__width_58,0,-1,-1,0,-1,0,0,0},	// 511
  {"reserved_imp_bits__47_44__width_58",605,512,4,set_reserved_imp_bits__47_44__width_58,clear_reserved_imp_bits__47_44__width_58,0,-1,-1,0,-1,0,0,0},	// 512
  {"reserved_imp_bits__47_45__width_58",606,513,3,set_reserved_imp_bits__47_45__width_58,clear_reserved_imp_bits__47_45__width_58,0,-1,-1,0,-1,0,0,0},	// 513
  {"reserved_imp_bits__47_45_x_35_32__width_58",607,514,7,set_reserved_imp_bits__47_45_x_35_32__width_58,clear_reserved_imp_bits__47_45_x_35_32__width_58,0,-1,-1,0,-1,0,0,0},	// 514
  {"reserved_imp_bits__50_16__width_58",608,515,35,set_reserved_imp_bits__50_16__width_58,clear_reserved_imp_bits__50_16__width_58,0,-1,-1,0,-1,0,0,0},	// 515
  {"reserved_imp_bits__50_32__width_58",609,516,19,set_reserved_imp_bits__50_32__width_58,clear_reserved_imp_bits__50_32__width_58,0,-1,-1,0,-1,0,0,0},	// 516
  {"reserved_imp_bits__50_36_x_31_22__width_58",610,517,25,set_reserved_imp_bits__50_36_x_31_22__width_58,clear_reserved_imp_bits__50_36_x_31_22__width_58,0,-1,-1,0,-1,0,0,0},	// 517
  {"reserved_imp_bits__50_43__width_64",611,518,8,set_reserved_imp_bits__50_43__width_64,clear_reserved_imp_bits__50_43__width_64,0,-1,-1,0,-1,0,0,0},	// 518
  {"reserved_imp_bits__50_48_x_38_36__width_58",612,519,6,set_reserved_imp_bits__50_48_x_38_36__width_58,clear_reserved_imp_bits__50_48_x_38_36__width_58,0,-1,-1,0,-1,0,0,0},	// 519
  {"reserved_imp_bits__51_0__width_58",613,520,52,set_reserved_imp_bits__51_0__width_58,clear_reserved_imp_bits__51_0__width_58,0,-1,-1,0,-1,0,0,0},	// 520
  {"reserved_imp_bits__51_32__width_58",614,521,20,set_reserved_imp_bits__51_32__width_58,clear_reserved_imp_bits__51_32__width_58,0,-1,-1,0,-1,0,0,0},	// 521
  {"reserved_imp_bits__51_36_x_31_22__width_58",615,522,26,set_reserved_imp_bits__51_36_x_31_22__width_58,clear_reserved_imp_bits__51_36_x_31_22__width_58,0,-1,-1,0,-1,0,0,0},	// 522
  {"reserved_imp_bits__51_48__width_58",616,523,4,set_reserved_imp_bits__51_48__width_58,clear_reserved_imp_bits__51_48__width_58,0,-1,-1,0,-1,0,0,0},	// 523
  {"reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58",617,524,5,set_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58,clear_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58,0,-1,-1,0,-1,0,0,0},	// 524
  {"reserved_imp_bits__5_3__width_17",618,525,3,set_reserved_imp_bits__5_3__width_17,clear_reserved_imp_bits__5_3__width_17,0,-1,-1,0,-1,0,0,0},	// 525
  {"reserved_imp_bits__6_4__width_17",619,526,3,set_reserved_imp_bits__6_4__width_17,clear_reserved_imp_bits__6_4__width_17,0,-1,-1,0,-1,0,0,0},	// 526
  {"reserved_imp_bits__6_4__width_29",619,527,3,set_reserved_imp_bits__6_4__width_29,clear_reserved_imp_bits__6_4__width_29,0,-1,-1,0,-1,0,0,0},	// 527
  {"reserved_imp_bits__6_5__width_29",620,528,2,set_reserved_imp_bits__6_5__width_29,clear_reserved_imp_bits__6_5__width_29,0,-1,-1,0,-1,0,0,0},	// 528
  {"reserved_imp_bits__7_0__width_17",621,529,8,set_reserved_imp_bits__7_0__width_17,clear_reserved_imp_bits__7_0__width_17,0,-1,-1,0,-1,0,0,0},	// 529
  {"reserved_imp_bits__7_0__width_19",621,530,8,set_reserved_imp_bits__7_0__width_19,clear_reserved_imp_bits__7_0__width_19,0,-1,-1,0,-1,0,0,0},	// 530
  {"reserved_imp_bits__7_5__width_29",622,531,3,set_reserved_imp_bits__7_5__width_29,clear_reserved_imp_bits__7_5__width_29,0,-1,-1,0,-1,0,0,0},	// 531
  {"reserved_imp_bits__8_4__width_17",623,532,5,set_reserved_imp_bits__8_4__width_17,clear_reserved_imp_bits__8_4__width_17,0,-1,-1,0,-1,0,0,0},	// 532
  {"reserved_imp_bits__8_6__width_29",624,533,3,set_reserved_imp_bits__8_6__width_29,clear_reserved_imp_bits__8_6__width_29,0,-1,-1,0,-1,0,0,0},	// 533
  {"reserved_imp_bits__9_0__width_17",625,534,10,set_reserved_imp_bits__9_0__width_17,clear_reserved_imp_bits__9_0__width_17,0,-1,-1,0,-1,0,0,0},	// 534
  {"reserved_imp_bits__9_2__width_17",626,535,8,set_reserved_imp_bits__9_2__width_17,clear_reserved_imp_bits__9_2__width_17,0,-1,-1,0,-1,0,0,0},	// 535
  {"reserved_imp_bits__9_4__width_17",627,536,6,set_reserved_imp_bits__9_4__width_17,clear_reserved_imp_bits__9_4__width_17,0,-1,-1,0,-1,0,0,0},	// 536
  {"reserved_imp_bits__9_4__width_19",627,537,6,set_reserved_imp_bits__9_4__width_19,clear_reserved_imp_bits__9_4__width_19,0,-1,-1,0,-1,0,0,0},	// 537
  {"reserved_imp_bits__9_5__width_17",628,538,5,set_reserved_imp_bits__9_5__width_17,clear_reserved_imp_bits__9_5__width_17,0,-1,-1,0,-1,0,0,0},	// 538
  {"reserved_imp_bits__9_5__width_19",628,539,5,set_reserved_imp_bits__9_5__width_19,clear_reserved_imp_bits__9_5__width_19,0,-1,-1,0,-1,0,0,0},	// 539
  {"reserved_imp_bits__9_6__width_19",629,540,4,set_reserved_imp_bits__9_6__width_19,clear_reserved_imp_bits__9_6__width_19,0,-1,-1,0,-1,0,0,0},	// 540
  {"reserved_imp_bits__9_8__width_17",630,541,2,set_reserved_imp_bits__9_8__width_17,clear_reserved_imp_bits__9_8__width_17,0,-1,-1,0,-1,0,0,0},	// 541
  {"sex",631,542,1,0,0,0,-1,-1,0,-1,0,&_sym442,0},	// 542
  {"sex_imp_bits__22_22__width_29",631,542,1,set_sex_imp_bits__22_22__width_29,clear_sex_imp_bits__22_22__width_29,0,-1,-1,0,-1,0,&_sym444,0},	// 543
};

static const int num_adl_operands = 544;

static struct adl_name_pair adl_operands_by_index [] = {
  { "A0_M", 1 },
  { "A10_M", 4 },
  { "A11_M", 6 },
  { "A12_M", 8 },
  { "A13_M", 10 },
  { "A14_M", 12 },
  { "A15_M", 14 },
  { "A16_M", 16 },
  { "A17_M", 18 },
  { "A18_M", 20 },
  { "A19_M", 22 },
  { "A1_M", 23 },
  { "A2_M", 25 },
  { "A3_M", 27 },
  { "A4_M", 29 },
  { "A5_M", 31 },
  { "A6_M", 33 },
  { "A7_M", 35 },
  { "A8_M", 37 },
  { "A9_M", 39 },
  { "AAsubAM", 40 },
  { "AX", 42 },
  { "AXG", 43 },
  { "AY", 58 },
  { "AYG", 59 },
  { "AZ", 73 },
  { "A_RANGE", 76 },
  { "A_ZShort", 78 },
  { "A_fft_size", 80 },
  { "A_line", 81 },
  { "A_sub", 82 },
  { "A_subLd", 83 },
  { "A_subSt", 86 },
  { "BIT_AREGS", 89 },
  { "BIT_REORDER", 90 },
  { "B_INSTR_CNT", 92 },
  { "B_line", 96 },
  { "B_sub", 97 },
  { "B_xline", 98 },
  { "Bl_c_reg", 99 },
  { "Bs_AUprec", 100 },
  { "Bs_S0prec", 102 },
  { "Bs_S1prec", 103 },
  { "Bs_S2prec", 104 },
  { "Bs_Vprec", 105 },
  { "Bs_cgu_reg", 106 },
  { "Bs_even", 107 },
  { "Bs_ipg", 108 },
  { "Bs_lt_mode", 109 },
  { "Bs_min", 110 },
  { "Bs_rpg", 111 },
  { "Bs_rt_mode", 112 },
  { "Bs_signed", 113 },
  { "CGU_MODE_OVSF_CONJ", 114 },
  { "COND", 116 },
  { "CREG_ADDR_FIELD", 120 },
  { "C_BEGIN", 122 },
  { "C_END", 123 },
  { "C_INSTR_CNT", 124 },
  { "C_ITER_CNT", 126 },
  { "C_ITER_CNT_SHORT", 128 },
  { "C_au", 131 },
  { "C_cc", 132 },
  { "DSEX", 133 },
  { "DSIZE", 134 },
  { "D_IMAGis16", 135 },
  { "D_REALis16", 136 },
  { "D_nco_mode", 137 },
  { "D_rS0is11", 138 },
  { "D_rS0iu11", 139 },
  { "D_rS1is11", 140 },
  { "D_rS1iu11", 141 },
  { "D_rS2is11", 142 },
  { "D_rS2iu11", 143 },
  { "D_rStis3", 144 },
  { "D_rStiu3", 145 },
  { "D_rVis11", 146 },
  { "D_rViu11", 147 },
  { "G0_M", 149 },
  { "G10_M", 152 },
  { "G11_M", 154 },
  { "G1_M", 155 },
  { "G2_M", 157 },
  { "G3_M", 159 },
  { "G4_M", 161 },
  { "G5_M", 163 },
  { "G6_M", 165 },
  { "G7_M", 167 },
  { "G8_M", 169 },
  { "G9_M", 171 },
  { "GX", 172 },
  { "GXY", 173 },
  { "GXYZT", 174 },
  { "GX_SP", 177 },
  { "GX_SP_H", 178 },
  { "GX_SP_NZVC", 180 },
  { "GY", 192 },
  { "GY_SP", 193 },
  { "GY_SP_H", 194 },
  { "GZ", 204 },
  { "GZ_SP", 205 },
  { "GZ_SP_NZVC", 206 },
  { "I16", 212 },
  { "I8", 214 },
  { "IM19R4", 216 },
  { "IM19R5", 217 },
  { "IM19sR13", 219 },
  { "IM20R14", 221 },
  { "IM20R15", 222 },
  { "IM20R9", 223 },
  { "IM21R9", 224 },
  { "IM22R13", 225 },
  { "IM22R14", 226 },
  { "IM22R9", 227 },
  { "IM32R11", 229 },
  { "IMs18R_LAB_18", 231 },
  { "IMs21R_LAB_21", 232 },
  { "IMs21R_LAB_21h", 234 },
  { "Is10ofst", 237 },
  { "Is11", 240 },
  { "Is15ofst", 245 },
  { "Is16", 247 },
  { "Is16ofst", 250 },
  { "Is16u", 253 },
  { "Is32", 259 },
  { "Is5ofst", 262 },
  { "Is6ofst", 266 },
  { "Is9", 270 },
  { "Is9ofst", 272 },
  { "Iu11", 279 },
  { "Iu12", 283 },
  { "Iu16", 285 },
  { "Iu2", 288 },
  { "Iu2X", 291 },
  { "Iu2Y", 293 },
  { "Iu4", 296 },
  { "Iu5", 303 },
  { "Iu6", 309 },
  { "Iu8", 311 },
  { "Iu9", 313 },
  { "LI25R8", 318 },
  { "LI25R8ofst", 319 },
  { "LINE1b", 320 },
  { "LLR_MODE", 322 },
  { "MASK_16", 324 },
  { "MASK_32", 326 },
  { "MASK_RAG", 328 },
  { "MASK_VP", 330 },
  { "MASK_VP_ALL", 331 },
  { "RFdes", 334 },
  { "RS0_4b", 336 },
  { "RS1_3b", 339 },
  { "RS1_4b", 342 },
  { "RS2_3b", 345 },
  { "RST_3b", 349 },
  { "RV_4b", 352 },
  { "RX", 355 },
  { "RY", 357 },
  { "S0_CONJ", 359 },
  { "S0_MODE", 360 },
  { "S0_SIGN", 361 },
  { "S1_MODE", 362 },
  { "S2_MODE", 363 },
  { "UCC_FIELD", 365 },
  { "UNSIGN_SIGN", 369 },
  { "VPC_VPA", 371 },
  { "VPRegPair", 374 },
  { "VPX", 377 },
  { "VPY", 379 },
  { "VPZ", 381 },
  { "VP_OFFSET", 383 },
  { "XTRM_VALUE_INDEX", 385 },
  { "Z", 387 },
  { "imme16", 389 },
  { "imme8", 391 },
  { "nco_conj", 393 },
  { "opA", 395 },
  { "opB", 397 },
  { "opC", 399 },
  { "opD", 401 },
  { "opS_HI", 403 },
  { "opS_LO", 405 },
  { "opVau", 407 },
  { "opVld", 409 },
  { "opVp", 411 },
  { "opVrol", 414 },
  { "opVror", 416 },
  { "opVs0", 418 },
  { "opVs1", 420 },
  { "opVs2", 422 },
  { "opVsau", 424 },
  { "opVsauDot", 425 },
  { "opVwr", 428 },
  { "opX_HI", 430 },
  { "opX_LO", 432 },
  { "opZ", 434 },
  { "rX", 436 },
  { "sex", 542 },
  { "A_br", 4294967295 },
};

static const int num_adl_operands_by_index = 199;

enum InstrBlocks {
};


// Instruction opXBAVZ
static vcpu_local_instr_attrs _sym445 { (uint64_t)0 , nullptr };

// Instruction opXBAVZ
static struct adl_operand _sym446_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{398, 1, 0, 0, 0, 4, 0ull, 0x1ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{396, 2, 0, 0, 0, 21, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 6, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 7, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 8, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 9, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{408, 10, 0, 0, 0, 58, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 11, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 12, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym447[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXBAVaZ
static vcpu_local_instr_attrs _sym448 { (uint64_t)0 , nullptr };

// Instruction opXBAVaZ
static struct adl_operand _sym449_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{398, 1, 0, 0, 0, 4, 0ull, 0x1ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{396, 2, 0, 0, 0, 21, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 6, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 7, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 8, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 9, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{426, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym450[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXCVZ
static vcpu_local_instr_attrs _sym451 { (uint64_t)0 , nullptr };

// Instruction opXCVZ
static struct adl_operand _sym452_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{400, 1, 0, 0, 0, 4, 0ull, 0xfffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{408, 9, 0, 0, 0, 58, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym453[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXCVaZ
static vcpu_local_instr_attrs _sym454 { (uint64_t)0 , nullptr };

// Instruction opXCVaZ
static struct adl_operand _sym455_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{400, 1, 0, 0, 0, 4, 0ull, 0xfffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{426, 9, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 10, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym456[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXDZ
static vcpu_local_instr_attrs _sym457 { (uint64_t)0 , nullptr };

// Instruction opXDZ
static struct adl_operand _sym458_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{402, 1, 0, 0, 0, 4, 0ull, 0x3ffffffffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 2, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym459[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXSVZ
static vcpu_local_instr_attrs _sym460 { (uint64_t)0 , nullptr };

// Instruction opXSVZ
static struct adl_operand _sym461_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 1, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 9, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{408, 10, 0, 0, 0, 58, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym462[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXSVaZ
static vcpu_local_instr_attrs _sym463 { (uint64_t)0 , nullptr };

// Instruction opXSVaZ
static struct adl_operand _sym464_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 1, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{426, 9, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 10, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym465[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXSVpZ
static vcpu_local_instr_attrs _sym466 { (uint64_t)0 , nullptr };

// Instruction opXSVpZ
static struct adl_operand _sym467_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 1, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{412, 9, 0, 0, 0, 37, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym468[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXVpAVZ
static vcpu_local_instr_attrs _sym469 { (uint64_t)0 , nullptr };

// Instruction opXVpAVZ
static struct adl_operand _sym470_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{413, 1, 0, 0, 0, 10, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{396, 2, 0, 0, 0, 21, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 6, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 7, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 8, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 9, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym471[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXXSSZ
static vcpu_local_instr_attrs _sym472 { (uint64_t)0 , nullptr };

// Instruction opXXSSZ
static struct adl_operand _sym473_operands_operands[] = { {431, 0, 0, 0, 0, 2, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{433, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 2, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{406, 3, 0, 0, 0, 33, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 4, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym474[] = { 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction addA_line_aX_Is9
static vcpu_local_instr_attrs _sym475 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction addA_line_aX_Is9
static struct adl_operand _sym476_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{54, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym477[] = { &_sym154, &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction addA_line_aX_Is9_add
static vcpu_local_instr_attrs _sym478 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  addA_line_aX_Is9_add -> addA_line_aX_Is9;
static struct adl_operand _sym479_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addA_line_aX_Is9_add
static struct adl_operand _sym480_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{270, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym481[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10000000,},0, "", 0, 2, 2, 0, 0, 0, _sym479_operands,0,0,0, 0,0,&_sym478,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym482[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction addA_line_aX_Is9_wide_imm
static vcpu_local_instr_attrs _sym483 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  addA_line_aX_Is9_wide_imm -> addA_line_aX_Is9;

static bfd_uint64_t _sym485_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym485_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym486_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym486_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym484_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym485_modifier, _sym485_mod_indices, 0, 0,0, -1,-1,0},{271, -1, 0, 0, 0, 0, 0, 0, 0, _sym486_modifier, _sym486_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction addA_line_aX_Is9_wide_imm
static struct adl_operand _sym487_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{255, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym488[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10000000,},0, "", 0, 3, 3, 0, 0, 0, _sym484_operands,0,0,0, 0,0,&_sym483,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym489[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aX_aY_aZ
static vcpu_local_instr_attrs _sym490 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction add_aX_aY_aZ
static struct adl_operand _sym491_operands_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym492[] = { &_sym86, &_sym114, &_sym138,  (struct enum_fields *) -1,};

// Instruction add_aX_aY_aZ_add_aX_aY
static vcpu_local_instr_attrs _sym493 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  add_aX_aY_aZ_add_aX_aY -> add_aX_aY_aZ;
static struct adl_operand _sym494_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_aX_aY_aZ_add_aX_aY
static struct adl_operand _sym495_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym496[] = {
  // add_aX_aY_aZ    (0)
  { "add_aX_aY_aZ", 1, 2, 19, 64,  0x1, { 0x80000000,},0, "", 0, 3, 3, 0, 0, 0, _sym494_operands,0,0,0, 0,0,&_sym493,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym497[] = { &_sym86, &_sym114,  (struct enum_fields *) -1,};

// Instruction add_line1_aX_Is9_add
static vcpu_local_instr_attrs _sym498 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  add_line1_aX_Is9_add -> addA_line_aX_Is9;
static struct adl_operand _sym499_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_line1_aX_Is9_add
static struct adl_operand _sym500_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{270, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym501[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10400000,},0, "", 0, 2, 2, 0, 0, 0, _sym499_operands,0,0,0, 0,0,&_sym498,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym502[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_line_aX_Is9_line0_wide_imm
adl_instr_attr_val _sym503[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "add_aX_Is19_syn" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym504 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym503 };

// Shorthand:  add_line_aX_Is9_line0_wide_imm -> addA_line_aX_Is9;
static struct adl_operand _sym505_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_line_aX_Is9_line0_wide_imm
static struct adl_operand _sym506_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{270, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym507[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10000000,},0, "", 0, 2, 2, 0, 0, 0, _sym505_operands,0,0,0, 0,0,&_sym504,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym508[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_line_aX_Is9_line1_wide_imm
adl_instr_attr_val _sym509[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "add_aX_Is19_syn" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym510 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym509 };

// Shorthand:  add_line_aX_Is9_line1_wide_imm -> addA_line_aX_Is9;
static struct adl_operand _sym511_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_line_aX_Is9_line1_wide_imm
static struct adl_operand _sym512_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{277, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym513[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10400000,},0, "", 0, 2, 2, 0, 0, 0, _sym511_operands,0,0,0, 0,0,&_sym510,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym514[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9
static vcpu_local_instr_attrs _sym515 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ldA_line_agX_is9
static struct adl_operand _sym516_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym517[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_ld_line0
static vcpu_local_instr_attrs _sym518 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_ld_line0 -> ldA_line_agX_is9;
static struct adl_operand _sym519_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_ld_line0
static struct adl_operand _sym520_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym521[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym519_operands,0,0,0, 0,0,&_sym518,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym522[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_ld_line1
adl_instr_attr_val _sym523[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_ld_line1" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym524 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym523 };

// Shorthand:  ldA_line_agX_is9_ld_line1 -> ldA_line_agX_is9;
static struct adl_operand _sym525_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_ld_line1
static struct adl_operand _sym526_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym527[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20400000,},0, "", 0, 2, 2, 0, 0, 0, _sym525_operands,0,0,0, 0,0,&_sym524,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym528[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_ld_zero
static vcpu_local_instr_attrs _sym529 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_ld_zero -> ldA_line_agX_is9;
static struct adl_operand _sym530_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_ld_zero
static struct adl_operand _sym531_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym532[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym530_operands,0,0,0, 0,0,&_sym529,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym533[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_wide_imm
static vcpu_local_instr_attrs _sym534 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_wide_imm -> ldA_line_agX_is9;

static bfd_uint64_t _sym536_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym536_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym537_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym537_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym535_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym536_modifier, _sym536_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym537_modifier, _sym537_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldA_line_agX_is9_wide_imm
static struct adl_operand _sym538_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym539[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 3, 3, 0, 0, 0, _sym535_operands,0,0,0, 0,0,&_sym534,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym540[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_wide_imm_ld
adl_instr_attr_val _sym541[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_wide_imm_ld" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { instr_wide_imm,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym542 { "0000000000000000010010000000000010100000000000000000000000000000000000000000000010" , _sym541 };

// Shorthand:  ldA_line_agX_is9_wide_imm_ld -> ldA_line_agX_is9;

static bfd_uint64_t _sym544_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym544_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym545_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym545_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym543_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym544_modifier, _sym544_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym545_modifier, _sym545_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldA_line_agX_is9_wide_imm_ld
static struct adl_operand _sym546_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym547[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 3, 3, 0, 0, 0, _sym543_operands,0,0,0, 0,0,&_sym542,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym548[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_zero
static vcpu_local_instr_attrs _sym549 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_zero -> ldA_line_agX_is9;
static struct adl_operand _sym550_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_zero
static struct adl_operand _sym551_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym552[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym550_operands,0,0,0, 0,0,&_sym549,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym553[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction ldA_line_lc_agX_is6
static vcpu_local_instr_attrs _sym554 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ldA_line_lc_agX_is6
static struct adl_operand _sym555_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{267, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551585ull-1), 31ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym556[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_lc_agX_is6_wide_imm
static vcpu_local_instr_attrs _sym557 { "0000000000000001011000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_lc_agX_is6_wide_imm -> ldA_line_lc_agX_is6;

static bfd_uint64_t _sym559_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 6 ); }

static int _sym559_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym560_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 6 ); }

static int _sym560_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym558_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym559_modifier, _sym559_mod_indices, 0, 0,0, -1,-1,0},{267, -1, 0, 0, 0, 0, 0, 0, 0, _sym560_modifier, _sym560_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldA_line_lc_agX_is6_wide_imm
static struct adl_operand _sym561_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym562[] = {
  // ldA_line_lc_agX_is6    (0)
  { "ldA_line_lc_agX_is6", 1, 2, 19, 64,  0x1, { 0x5000e000,},0, "", 0, 3, 3, 0, 0, 0, _sym558_operands,0,0,1, 0,0,&_sym557,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym563[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_lc_agX_is6_zero
static vcpu_local_instr_attrs _sym564 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_lc_agX_is6_zero -> ldA_line_lc_agX_is6;
static struct adl_operand _sym565_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_lc_agX_is6_zero
static struct adl_operand _sym566_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym567[] = {
  // ldA_line_lc_agX_is6    (0)
  { "ldA_line_lc_agX_is6", 1, 2, 19, 64,  0x1, { 0x5000e000,},0, "", 0, 2, 2, 0, 0, 0, _sym565_operands,0,0,1, 0,0,&_sym564,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym568[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction ld_br_agX_agY
static vcpu_local_instr_attrs _sym569 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ld_br_agX_agY
static struct adl_operand _sym570_operands_operands[] = { {91, 0, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym571[] = { &_sym170, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_br_agX_agY_ld
adl_instr_attr_val _sym572[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_agX_agY_ld" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym573 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym572 };

// Shorthand:  ld_br_agX_agY_ld -> ld_br_agX_agY;
static struct adl_operand _sym574_operands[] = { {44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{91, 0, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_br_agX_agY_ld
static struct adl_operand _sym575_operands_operands[] = { {90, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym576[] = {
  // ld_br_agX_agY    (0)
  { "ld_br_agX_agY", 1, 2, 19, 64,  0x1, { 0x50000000,},0, "", 0, 4, 4, 0, 0, 0, _sym574_operands,0,0,0, 0,0,&_sym573,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym577[] = { &_sym170, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_br_lc_agX_agY
static vcpu_local_instr_attrs _sym578 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ld_br_lc_agX_agY
static struct adl_operand _sym579_operands_operands[] = { {91, 0, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym580[] = { &_sym170, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_line_agX_is9_Line0_wide_imm
adl_instr_attr_val _sym581[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_line0" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym582 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym581 };

// Shorthand:  ld_line_agX_is9_Line0_wide_imm -> ldA_line_agX_is9;
static struct adl_operand _sym583_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_line_agX_is9_Line0_wide_imm
static struct adl_operand _sym584_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym585[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym583_operands,0,0,0, 0,0,&_sym582,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym586[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_line_agX_is9_Line1_wide_imm
adl_instr_attr_val _sym587[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_wide_imm_ld" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym588 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym587 };

// Shorthand:  ld_line_agX_is9_Line1_wide_imm -> ldA_line_agX_is9;
static struct adl_operand _sym589_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_line_agX_is9_Line1_wide_imm
static struct adl_operand _sym590_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym591[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20400000,},0, "", 0, 2, 2, 0, 0, 0, _sym589_operands,0,0,0, 0,0,&_sym588,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym592[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_agY_rX
static vcpu_local_instr_attrs _sym593 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAincr_agY_rX
static struct adl_operand _sym594_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym595[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_agY_rX_set
adl_instr_attr_val _sym596[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAincr_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym597 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym596 };

// Shorthand:  mvA_VRAincr_agY_rX_set -> mvA_VRAincr_agY_rX;
static struct adl_operand _sym598_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAincr_agY_rX_set
static struct adl_operand _sym599_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym600[] = {
  // mvA_VRAincr_agY_rX    (0)
  { "mvA_VRAincr_agY_rX", 1, 2, 19, 64,  0x1, { 0xd1800000,},0, "", 0, 2, 2, 0, 0, 0, _sym598_operands,0,0,0, 0,0,&_sym597,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym601[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_rX_agY
static vcpu_local_instr_attrs _sym602 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAincr_rX_agY
static struct adl_operand _sym603_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym604[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_rX_agY_set
adl_instr_attr_val _sym605[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAincr_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym606 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym605 };

// Shorthand:  mvA_VRAincr_rX_agY_set -> mvA_VRAincr_rX_agY;
static struct adl_operand _sym607_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAincr_rX_agY_set
static struct adl_operand _sym608_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym609[] = {
  // mvA_VRAincr_rX_agY    (0)
  { "mvA_VRAincr_rX_agY", 1, 2, 19, 64,  0x1, { 0xd1000000,},0, "", 0, 2, 2, 0, 0, 0, _sym607_operands,0,0,0, 0,0,&_sym606,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym610[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_agY_rX
static vcpu_local_instr_attrs _sym611 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAptr_agY_rX
static struct adl_operand _sym612_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym613[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_agY_rX_set
adl_instr_attr_val _sym614[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAptr_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym615 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym614 };

// Shorthand:  mvA_VRAptr_agY_rX_set -> mvA_VRAptr_agY_rX;
static struct adl_operand _sym616_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAptr_agY_rX_set
static struct adl_operand _sym617_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym618[] = {
  // mvA_VRAptr_agY_rX    (0)
  { "mvA_VRAptr_agY_rX", 1, 2, 19, 64,  0x1, { 0xc1800000,},0, "", 0, 2, 2, 0, 0, 0, _sym616_operands,0,0,0, 0,0,&_sym615,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym619[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_rX_agY
static vcpu_local_instr_attrs _sym620 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAptr_rX_agY
static struct adl_operand _sym621_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym622[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_rX_agY_set
adl_instr_attr_val _sym623[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAptr_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym624 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym623 };

// Shorthand:  mvA_VRAptr_rX_agY_set -> mvA_VRAptr_rX_agY;
static struct adl_operand _sym625_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAptr_rX_agY_set
static struct adl_operand _sym626_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym627[] = {
  // mvA_VRAptr_rX_agY    (0)
  { "mvA_VRAptr_rX_agY", 1, 2, 19, 64,  0x1, { 0xc1000000,},0, "", 0, 2, 2, 0, 0, 0, _sym625_operands,0,0,0, 0,0,&_sym624,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym628[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_agY_rX
static vcpu_local_instr_attrs _sym629 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange1_agY_rX
static struct adl_operand _sym630_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym631[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_agY_rX_set
adl_instr_attr_val _sym632[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange1_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym633 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym632 };

// Shorthand:  mvA_VRArange1_agY_rX_set -> mvA_VRArange1_agY_rX;
static struct adl_operand _sym634_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange1_agY_rX_set
static struct adl_operand _sym635_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym636[] = {
  // mvA_VRArange1_agY_rX    (0)
  { "mvA_VRArange1_agY_rX", 1, 2, 19, 64,  0x1, { 0xe0800000,},0, "", 0, 2, 2, 0, 0, 0, _sym634_operands,0,0,0, 0,0,&_sym633,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym637[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_rX_agY
static vcpu_local_instr_attrs _sym638 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange1_rX_agY
static struct adl_operand _sym639_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym640[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_rX_agY_set
adl_instr_attr_val _sym641[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange1_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym642 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym641 };

// Shorthand:  mvA_VRArange1_rX_agY_set -> mvA_VRArange1_rX_agY;
static struct adl_operand _sym643_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange1_rX_agY_set
static struct adl_operand _sym644_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym645[] = {
  // mvA_VRArange1_rX_agY    (0)
  { "mvA_VRArange1_rX_agY", 1, 2, 19, 64,  0x1, { 0xe0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym643_operands,0,0,0, 0,0,&_sym642,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym646[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_agY_rX
static vcpu_local_instr_attrs _sym647 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange2_agY_rX
static struct adl_operand _sym648_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym649[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_agY_rX_set
adl_instr_attr_val _sym650[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange2_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym651 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym650 };

// Shorthand:  mvA_VRArange2_agY_rX_set -> mvA_VRArange2_agY_rX;
static struct adl_operand _sym652_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange2_agY_rX_set
static struct adl_operand _sym653_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym654[] = {
  // mvA_VRArange2_agY_rX    (0)
  { "mvA_VRArange2_agY_rX", 1, 2, 19, 64,  0x1, { 0xe1800000,},0, "", 0, 2, 2, 0, 0, 0, _sym652_operands,0,0,0, 0,0,&_sym651,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym655[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_rX_agY
static vcpu_local_instr_attrs _sym656 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange2_rX_agY
static struct adl_operand _sym657_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym658[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_rX_agY_set
adl_instr_attr_val _sym659[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange2_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym660 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym659 };

// Shorthand:  mvA_VRArange2_rX_agY_set -> mvA_VRArange2_rX_agY;
static struct adl_operand _sym661_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange2_rX_agY_set
static struct adl_operand _sym662_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym663[] = {
  // mvA_VRArange2_rX_agY    (0)
  { "mvA_VRArange2_rX_agY", 1, 2, 19, 64,  0x1, { 0xe1000000,},0, "", 0, 2, 2, 0, 0, 0, _sym661_operands,0,0,0, 0,0,&_sym660,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym664[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction nop_a
static vcpu_local_instr_attrs _sym665 { "0000000000000000000010000000000000001000000000000000000000000000000000000000000010" , nullptr };

// Instruction nop_a
static struct enum_fields *_sym667[] = {  (struct enum_fields *) -1,};

// Instruction nop_a_syn
adl_instr_attr_val _sym668[] = { { instr_opA,  0, 0 }, { instr_nop,  0, 0 }, { instr_inst,  0, "nop_b" }, { instr_opAB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym669 { "0000000000000000000010000000001000101000000000000000000000000000000000000000000010" , _sym668 };

// Shorthand:  nop_a_syn -> nop_a;

// Instruction nop_a_syn
static struct adl_opcode _sym672[] = {
  // nop_a    (0)
  { "nop_a", 1, 2, 19, 64,  0x1, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym669,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym673[] = {  (struct enum_fields *) -1,};

// Instruction setA_VRAincr_rX_Is11
static vcpu_local_instr_attrs _sym674 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAincr_rX_Is11
static struct adl_operand _sym675_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{242, 1, ADL_SIGNED, 0, 0, 8, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym676[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAincr_rX_Is11_set
adl_instr_attr_val _sym677[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAincr_rX_Is11_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym678 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym677 };

// Shorthand:  setA_VRAincr_rX_Is11_set -> setA_VRAincr_rX_Is11;
static struct adl_operand _sym679_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{242, 1, ADL_SIGNED, 0, 0, 8, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAincr_rX_Is11_set
static struct adl_operand _sym680_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{240, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym681[] = {
  // setA_VRAincr_rX_Is11    (0)
  { "setA_VRAincr_rX_Is11", 1, 2, 19, 64,  0x1, { 0xd0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym679_operands,0,0,0, 0,0,&_sym678,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym682[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptrIP_Iu4_Iu5_syntax
static vcpu_local_instr_attrs _sym683 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  setA_VRAptrIP_Iu4_Iu5_syntax -> setA_VRAptrIP_Iu5_Iu4;

static bfd_uint64_t _sym685_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym685_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym684_operands[] = { {302, -1, 0, 0, 0, 0, 0, 0, 0, _sym685_modifier, _sym685_mod_indices, 0, 0,0, -1,-1,0},{306, 0, 0, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptrIP_Iu4_Iu5_syntax
static struct adl_operand _sym686_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym687[] = {
  // setA_VRAptrIP_Iu5_Iu4    (0)
  { "setA_VRAptrIP_Iu5_Iu4", 1, 2, 19, 64,  0x1, { 0xce000000,},0, "", 0, 2, 2, 0, 0, 0, _sym684_operands,0,0,0, 0,0,&_sym683,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym688[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptrIP_Iu5_Iu4
static vcpu_local_instr_attrs _sym689 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptrIP_Iu5_Iu4
static struct adl_operand _sym690_operands_operands[] = { {302, 0, 0, 0, 0, 10, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{306, 1, 0, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym691[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptrIP_Iu5_Iu4_set
adl_instr_attr_val _sym692[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptrIP_Iu4_Iu5_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym693 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym692 };

// Shorthand:  setA_VRAptrIP_Iu5_Iu4_set -> setA_VRAptrIP_Iu5_Iu4;

static bfd_uint64_t _sym695_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym695_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym694_operands[] = { {302, -1, 0, 0, 0, 0, 0, 0, 0, _sym695_modifier, _sym695_mod_indices, 0, 0,0, -1,-1,0},{306, 0, 0, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptrIP_Iu5_Iu4_set
static struct adl_operand _sym696_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym697[] = {
  // setA_VRAptrIP_Iu5_Iu4    (0)
  { "setA_VRAptrIP_Iu5_Iu4", 1, 2, 19, 64,  0x1, { 0xce000000,},0, "", 0, 2, 2, 0, 0, 0, _sym694_operands,0,0,0, 0,0,&_sym693,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym698[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static vcpu_local_instr_attrs _sym699 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static struct adl_operand _sym700_operands_operands[] = { {346, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{344, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{337, 2, 0, 0, 0, 15, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym701[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
adl_instr_attr_val _sym702[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym703 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym702 };

// Shorthand:  setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set -> setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4;
static struct adl_operand _sym704_operands[] = { {346, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{344, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{337, 2, 0, 0, 0, 15, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
static struct adl_operand _sym705_operands_operands[] = { {345, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{342, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{336, 2, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym706[] = {
  // setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (0)
  { "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 19, 64,  0x1, { 0xca000000,},0, "", 0, 3, 3, 0, 0, 0, _sym704_operands,0,0,0, 0,0,&_sym703,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym707[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrV_Iu3_Iu4
static vcpu_local_instr_attrs _sym708 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rStrV_Iu3_Iu4
static struct adl_operand _sym709_operands_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym710[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrV_Iu3_Iu4_set
adl_instr_attr_val _sym711[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rStrV_Iu3_Iu4_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym712 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym711 };

// Shorthand:  setA_VRAptr_rStrV_Iu3_Iu4_set -> setA_VRAptr_rStrV_Iu3_Iu4;
static struct adl_operand _sym713_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rStrV_Iu3_Iu4_set
static struct adl_operand _sym714_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym715[] = {
  // setA_VRAptr_rStrV_Iu3_Iu4    (0)
  { "setA_VRAptr_rStrV_Iu3_Iu4", 1, 2, 19, 64,  0x1, { 0xcc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym713_operands,0,0,0, 0,0,&_sym712,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym716[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static vcpu_local_instr_attrs _sym717 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static struct adl_operand _sym718_operands_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{340, 2, 0, 0, 0, 16, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym719[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
adl_instr_attr_val _sym720[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym721 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym720 };

// Shorthand:  setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set -> setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3;
static struct adl_operand _sym722_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{340, 2, 0, 0, 0, 16, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
static struct adl_operand _sym723_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{339, 2, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym724[] = {
  // setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (0)
  { "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 19, 64,  0x1, { 0xcc010000,},0, "", 0, 3, 3, 0, 0, 0, _sym722_operands,0,0,0, 0,0,&_sym721,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym725[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rX_Iu11
static vcpu_local_instr_attrs _sym726 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rX_Iu11
static struct adl_operand _sym727_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{281, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym728[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rX_Iu11_set
adl_instr_attr_val _sym729[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rX_Iu11_set" }, { instr_opAB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym730 { "0000000000000000000010000000001000100000000000000000000000000000000000000000000010" , _sym729 };

// Shorthand:  setA_VRAptr_rX_Iu11_set -> setA_VRAptr_rX_Iu11;
static struct adl_operand _sym731_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{281, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rX_Iu11_set
static struct adl_operand _sym732_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{279, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym733[] = {
  // setA_VRAptr_rX_Iu11    (0)
  { "setA_VRAptr_rX_Iu11", 1, 2, 19, 64,  0x1, { 0xc0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym731_operands,0,0,0, 0,0,&_sym730,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym734[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_page_rX_Iu2_Iu2
static vcpu_local_instr_attrs _sym735 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_page_rX_Iu2_Iu2
static struct adl_operand _sym736_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{292, 1, 0, 0, 0, 7, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{294, 2, 0, 0, 0, 9, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym737[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_page_rX_Iu2_Iu2_set
adl_instr_attr_val _sym738[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_page_rX_ipg_rpg_set" }, { instr_opAB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym739 { "0000000000000000000010000000001000100000000000000000000000000000000000000000000010" , _sym738 };

// Shorthand:  setA_page_rX_Iu2_Iu2_set -> setA_page_rX_Iu2_Iu2;
static struct adl_operand _sym740_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{292, 1, 0, 0, 0, 7, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{294, 2, 0, 0, 0, 9, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_page_rX_Iu2_Iu2_set
static struct adl_operand _sym741_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{291, 1, 0, 0, 0, 0, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{293, 2, 0, 0, 0, 0, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym742[] = {
  // setA_page_rX_Iu2_Iu2    (0)
  { "setA_page_rX_Iu2_Iu2", 1, 2, 19, 64,  0x1, { 0xb0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym740_operands,0,0,0, 0,0,&_sym739,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym743[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_br_fft_size
static vcpu_local_instr_attrs _sym744 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction set_br_fft_size
static struct adl_operand _sym745_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{80, 1, 0, 0, 0, 15, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym746[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_laddr_sc_agX_Is5
static vcpu_local_instr_attrs _sym747 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stA_laddr_sc_agX_Is5
static struct adl_operand _sym748_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{264, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym749[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_laddr_sc_agX_Is5_wide_imm
static vcpu_local_instr_attrs _sym750 { "0000000000000001011000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_laddr_sc_agX_Is5_wide_imm -> stA_laddr_sc_agX_Is5;

static bfd_uint64_t _sym752_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym752_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym753_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym753_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym751_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym752_modifier, _sym752_mod_indices, 0, 0,0, -1,-1,0},{264, -1, 0, 0, 0, 0, 0, 0, 0, _sym753_modifier, _sym753_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stA_laddr_sc_agX_Is5_wide_imm
static struct adl_operand _sym754_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym755[] = {
  // stA_laddr_sc_agX_Is5    (0)
  { "stA_laddr_sc_agX_Is5", 1, 2, 19, 64,  0x1, { 0x60004000,},0, "", 0, 3, 3, 0, 0, 0, _sym751_operands,0,0,1, 0,0,&_sym750,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym756[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_laddr_sc_agX_zero
static vcpu_local_instr_attrs _sym757 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_laddr_sc_agX_zero -> stA_laddr_sc_agX_Is5;
static struct adl_operand _sym758_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_laddr_sc_agX_zero
static struct adl_operand _sym759_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym760[] = {
  // stA_laddr_sc_agX_Is5    (0)
  { "stA_laddr_sc_agX_Is5", 1, 2, 19, 64,  0x1, { 0x60004000,},0, "", 0, 2, 2, 0, 0, 0, _sym758_operands,0,0,1, 0,0,&_sym757,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym761[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_line1_agX_is9_st
static vcpu_local_instr_attrs _sym762 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line1_agX_is9_st -> stA_line_agX_is9;
static struct adl_operand _sym763_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line1_agX_is9_st
static struct adl_operand _sym764_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym765[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30400000,},0, "", 0, 2, 2, 0, 0, 0, _sym763_operands,0,0,0, 0,0,&_sym762,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym766[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9
static vcpu_local_instr_attrs _sym767 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stA_line_agX_is9
static struct adl_operand _sym768_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym769[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_st
static vcpu_local_instr_attrs _sym770 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_st -> stA_line_agX_is9;
static struct adl_operand _sym771_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line_agX_is9_st
static struct adl_operand _sym772_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym773[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym771_operands,0,0,0, 0,0,&_sym770,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym774[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_st_zero
static vcpu_local_instr_attrs _sym775 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_st_zero -> stA_line_agX_is9;
static struct adl_operand _sym776_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line_agX_is9_st_zero
static struct adl_operand _sym777_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym778[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym776_operands,0,0,0, 0,0,&_sym775,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym779[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_wide_imm
static vcpu_local_instr_attrs _sym780 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_wide_imm -> stA_line_agX_is9;

static bfd_uint64_t _sym782_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym782_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym783_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym783_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym781_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym782_modifier, _sym782_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym783_modifier, _sym783_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stA_line_agX_is9_wide_imm
static struct adl_operand _sym784_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym785[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 3, 3, 0, 0, 0, _sym781_operands,0,0,0, 0,0,&_sym780,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym786[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_zero
static vcpu_local_instr_attrs _sym787 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_zero -> stA_line_agX_is9;
static struct adl_operand _sym788_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line_agX_is9_zero
static struct adl_operand _sym789_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym790[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym788_operands,0,0,0, 0,0,&_sym787,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym791[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_w_line1_agX_is9_st
static vcpu_local_instr_attrs _sym792 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line1_agX_is9_st -> stA_w_line_agX_is9;
static struct adl_operand _sym793_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line1_agX_is9_st
static struct adl_operand _sym794_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym795[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40400000,},0, "", 0, 2, 2, 0, 0, 0, _sym793_operands,0,0,0, 0,0,&_sym792,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym796[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9
static vcpu_local_instr_attrs _sym797 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stA_w_line_agX_is9
static struct adl_operand _sym798_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym799[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_st
static vcpu_local_instr_attrs _sym800 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_st -> stA_w_line_agX_is9;
static struct adl_operand _sym801_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line_agX_is9_st
static struct adl_operand _sym802_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym803[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym801_operands,0,0,0, 0,0,&_sym800,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym804[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_st_zero
static vcpu_local_instr_attrs _sym805 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_st_zero -> stA_w_line_agX_is9;
static struct adl_operand _sym806_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line_agX_is9_st_zero
static struct adl_operand _sym807_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym808[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym806_operands,0,0,0, 0,0,&_sym805,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym809[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_wide_imm
static vcpu_local_instr_attrs _sym810 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_wide_imm -> stA_w_line_agX_is9;

static bfd_uint64_t _sym812_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym812_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym813_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym813_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym811_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym812_modifier, _sym812_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym813_modifier, _sym813_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stA_w_line_agX_is9_wide_imm
static struct adl_operand _sym814_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym815[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 3, 3, 0, 0, 0, _sym811_operands,0,0,0, 0,0,&_sym810,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym816[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_zero
static vcpu_local_instr_attrs _sym817 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_zero -> stA_w_line_agX_is9;
static struct adl_operand _sym818_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line_agX_is9_zero
static struct adl_operand _sym819_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym820[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym818_operands,0,0,0, 0,0,&_sym817,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym821[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction st_agX_agY
static vcpu_local_instr_attrs _sym822 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_agX_agY
static struct adl_operand _sym823_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym824[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agX_agY_llr_mode
static vcpu_local_instr_attrs _sym825 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_agX_agY_llr_mode
static struct adl_operand _sym826_operands_operands[] = { {323, 0, 0, 0, 0, 17, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym827[] = { &_sym352, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_br_agX_agY
static vcpu_local_instr_attrs _sym828 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_br_agX_agY
static struct adl_operand _sym829_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym830[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_line_agX_is9_line0_wide_imm
adl_instr_attr_val _sym831[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym832 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym831 };

// Shorthand:  st_line_agX_is9_line0_wide_imm -> stA_line_agX_is9;
static struct adl_operand _sym833_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_line_agX_is9_line0_wide_imm
static struct adl_operand _sym834_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym835[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym833_operands,0,0,0, 0,0,&_sym832,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym836[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_line_agX_is9_line1_wide_imm
adl_instr_attr_val _sym837[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym838 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym837 };

// Shorthand:  st_line_agX_is9_line1_wide_imm -> stA_line_agX_is9;
static struct adl_operand _sym839_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_line_agX_is9_line1_wide_imm
static struct adl_operand _sym840_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym841[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30400000,},0, "", 0, 2, 2, 0, 0, 0, _sym839_operands,0,0,0, 0,0,&_sym838,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym842[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_sc_agX_agY
static vcpu_local_instr_attrs _sym843 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_sc_agX_agY
static struct adl_operand _sym844_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym845[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_uline
static vcpu_local_instr_attrs _sym846 { "0010000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_uline
static struct adl_operand _sym847_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym848[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_uline_llr8
static vcpu_local_instr_attrs _sym849 { "0010100000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_uline_llr8
static struct adl_operand _sym850_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym851[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_uline_llr8half
static vcpu_local_instr_attrs _sym852 { "0010100000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_uline_llr8half
static struct adl_operand _sym853_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym854[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_w_agX_agY
static vcpu_local_instr_attrs _sym855 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_w_agX_agY
static struct adl_operand _sym856_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym857[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_w_br_aX_aY
static vcpu_local_instr_attrs _sym858 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_w_br_aX_aY
static struct adl_operand _sym859_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym860[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_w_line_agX_is9_line0_wide_imm
adl_instr_attr_val _sym861[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_w_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym862 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym861 };

// Shorthand:  st_w_line_agX_is9_line0_wide_imm -> stA_w_line_agX_is9;
static struct adl_operand _sym863_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_line_agX_is9_line0_wide_imm
static struct adl_operand _sym864_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym865[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym863_operands,0,0,0, 0,0,&_sym862,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym866[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_w_line_agX_is9_line1_wide_imm
adl_instr_attr_val _sym867[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_w_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym868 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym867 };

// Shorthand:  st_w_line_agX_is9_line1_wide_imm -> stA_w_line_agX_is9;
static struct adl_operand _sym869_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_line_agX_is9_line1_wide_imm
static struct adl_operand _sym870_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym871[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40400000,},0, "", 0, 2, 2, 0, 0, 0, _sym869_operands,0,0,0, 0,0,&_sym868,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym872[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stld_agX_agY
static vcpu_local_instr_attrs _sym873 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stld_agX_agY
static struct adl_operand _sym874_operands_operands[] = { {87, 0, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{84, 2, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym875[] = { &_sym164, &_sym88, &_sym158, &_sym116,  (struct enum_fields *) -1,};

// Instruction stld_laddr_Is9_aZ
static vcpu_local_instr_attrs _sym876 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stld_laddr_Is9_aZ
static struct adl_operand _sym877_operands_operands[] = { {274, 0, ADL_SIGNED, 0, 0, 4, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{85, 1, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym878[] = { 0, &_sym158, &_sym148,  (struct enum_fields *) -1,};

// Instruction stld_laddr_Is9_aZ_zero
static vcpu_local_instr_attrs _sym879 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stld_laddr_Is9_aZ_zero -> stld_laddr_Is9_aZ;
static struct adl_operand _sym880_operands[] = { {85, 0, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stld_laddr_Is9_aZ_zero
static struct adl_operand _sym881_operands_operands[] = { {83, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{78, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym882[] = {
  // stld_laddr_Is9_aZ    (0)
  { "stld_laddr_Is9_aZ", 1, 2, 19, 64,  0x1, { 0x50002000,},0, "", 0, 2, 2, 0, 0, 0, _sym880_operands,0,0,0, 0,0,&_sym879,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym883[] = { &_sym158, &_sym148,  (struct enum_fields *) -1,};

// Instruction stld_laddr_aZ_Is9
static vcpu_local_instr_attrs _sym884 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stld_laddr_aZ_Is9
static struct adl_operand _sym885_operands_operands[] = { {88, 0, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{274, 2, ADL_SIGNED, 0, 0, 4, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym886[] = { &_sym164, &_sym148, 0,  (struct enum_fields *) -1,};

// Instruction stld_laddr_aZ_Is9_zero
static vcpu_local_instr_attrs _sym887 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stld_laddr_aZ_Is9_zero -> stld_laddr_aZ_Is9;
static struct adl_operand _sym888_operands[] = { {88, 0, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stld_laddr_aZ_Is9_zero
static struct adl_operand _sym889_operands_operands[] = { {86, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{78, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym890[] = {
  // stld_laddr_aZ_Is9    (0)
  { "stld_laddr_aZ_Is9", 1, 2, 19, 64,  0x1, { 0x50004000,},0, "", 0, 2, 2, 0, 0, 0, _sym888_operands,0,0,0, 0,0,&_sym887,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym891[] = { &_sym164, &_sym148,  (struct enum_fields *) -1,};

// Instruction sub_aX_aY_aZ
static vcpu_local_instr_attrs _sym892 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction sub_aX_aY_aZ
static struct adl_operand _sym893_operands_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym894[] = { &_sym86, &_sym114, &_sym138,  (struct enum_fields *) -1,};

// Instruction sub_aX_aY_aZ_sub_aX_aY
static vcpu_local_instr_attrs _sym895 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  sub_aX_aY_aZ_sub_aX_aY -> sub_aX_aY_aZ;
static struct adl_operand _sym896_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sub_aX_aY_aZ_sub_aX_aY
static struct adl_operand _sym897_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym898[] = {
  // sub_aX_aY_aZ    (0)
  { "sub_aX_aY_aZ", 1, 2, 19, 64,  0x1, { 0x90000000,},0, "", 0, 3, 3, 0, 0, 0, _sym896_operands,0,0,0, 0,0,&_sym895,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym899[] = { &_sym86, &_sym114,  (struct enum_fields *) -1,};

// Instruction add_nco_k_Is11
static vcpu_local_instr_attrs _sym900 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction add_nco_k_Is11
static struct adl_operand _sym901_operands_operands[] = { {241, 0, ADL_SIGNED, 0, 0, 6, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym902[] = { 0,  (struct enum_fields *) -1,};

// Instruction clr_VRA
static vcpu_local_instr_attrs _sym903 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction clr_VRA
static struct enum_fields *_sym905[] = {  (struct enum_fields *) -1,};

// Instruction clr_VRA_Iu5_Iu4
static vcpu_local_instr_attrs _sym906 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction clr_VRA_Iu5_Iu4
static struct adl_operand _sym907_operands_operands[] = { {305, 0, 0, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{301, 1, 0, 0, 0, 8, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym908[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction dovpB_c_a
static vcpu_local_instr_attrs _sym909 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction dovpB_c_a
static struct adl_operand _sym910_operands_operands[] = { {373, 0, 0, 0, 0, 6, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym911[] = { &_sym406, 0,  (struct enum_fields *) -1,};

// Instruction fa0to1_Iu2
static vcpu_local_instr_attrs _sym912 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fa0to1_Iu2
static struct adl_operand _sym913_operands_operands[] = { {295, 0, 0, 0, 0, 15, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym914[] = { 0,  (struct enum_fields *) -1,};

// Instruction fill_d_rV_gX
static vcpu_local_instr_attrs _sym915 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_d_rV_gX
static struct adl_operand _sym916_operands_operands[] = { {176, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym917[] = { &_sym274,  (struct enum_fields *) -1,};

// Instruction fill_h_rV_gX
static vcpu_local_instr_attrs _sym918 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_h_rV_gX
static struct adl_operand _sym919_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym920[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction fill_q_rV_gX
static vcpu_local_instr_attrs _sym921 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_q_rV_gX
static struct adl_operand _sym922_operands_operands[] = { {175, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym923[] = { &_sym276,  (struct enum_fields *) -1,};

// Instruction fill_w_rV_gX
static vcpu_local_instr_attrs _sym924 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_w_rV_gX
static struct adl_operand _sym925_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym926[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction fix2float_gX_gY
static vcpu_local_instr_attrs _sym927 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fix2float_gX_gY
static struct adl_operand _sym928_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym929[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction float2fix_gX_gY
static vcpu_local_instr_attrs _sym930 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction float2fix_gX_gY
static struct adl_operand _sym931_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym932[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floathptofloatsp_gX_gY
static vcpu_local_instr_attrs _sym933 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floathptofloatsp_gX_gY
static struct adl_operand _sym934_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym935[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floatsptofloathp_gX_gY
static vcpu_local_instr_attrs _sym936 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floatsptofloathp_gX_gY
static struct adl_operand _sym937_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym938[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floatsptohfix_gX_gY
static vcpu_local_instr_attrs _sym939 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floatsptohfix_gX_gY
static struct adl_operand _sym940_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym941[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floatx2n_gX_gY
static vcpu_local_instr_attrs _sym942 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floatx2n_gX_gY
static struct adl_operand _sym943_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym944[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction hfixtofloatsp_gX_gY
static vcpu_local_instr_attrs _sym945 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction hfixtofloatsp_gX_gY
static struct adl_operand _sym946_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym947[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction ldB_Rx
static vcpu_local_instr_attrs _sym948 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_Rx
static struct adl_operand _sym949_operands_operands[] = { {356, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym950[] = { &_sym372,  (struct enum_fields *) -1,};

// Instruction ldB_Rx_opB
adl_instr_attr_val _sym951[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ld_Rx_normal_opVld" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym952 { "0000000000000000000100000000000000100000000000000000000000000000000000000000000100" , _sym951 };

// Shorthand:  ldB_Rx_opB -> ldB_Rx;
static struct adl_operand _sym953_operands[] = { {356, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_Rx_opB
static struct adl_operand _sym954_operands_operands[] = { {355, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym955[] = {
  // ldB_Rx    (0)
  { "ldB_Rx", 1, 2, 17, 64,  0x1, { 0x40000000,},0, "", 0, 1, 1, 0, 0, 0, _sym953_operands,0,0,0, 0,0,&_sym952,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym956[] = { &_sym372,  (struct enum_fields *) -1,};

// Instruction ldB_agX_agY
static vcpu_local_instr_attrs _sym957 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_agX_agY
static struct adl_operand _sym958_operands_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{97, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{62, 2, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym959[] = { &_sym88, &_sym176, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldB_agX_agY_ld
adl_instr_attr_val _sym960[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ld_br_agX_agY_ld" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym961 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym960 };

// Shorthand:  ldB_agX_agY_ld -> ldB_agX_agY;
static struct adl_operand _sym962_operands[] = { {97, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{62, 2, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_agX_agY_ld
static struct adl_operand _sym963_operands_operands[] = { {97, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym964[] = {
  // ldB_agX_agY    (0)
  { "ldB_agX_agY", 1, 2, 17, 64,  0x1, { 0x70000000,},0, "", 0, 3, 3, 0, 0, 0, _sym962_operands,0,0,0, 0,0,&_sym961,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym965[] = { &_sym176, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldB_lc_agX_agY
static vcpu_local_instr_attrs _sym966 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_lc_agX_agY
static struct adl_operand _sym967_operands_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{97, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{62, 2, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym968[] = { &_sym88, &_sym176, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5
static vcpu_local_instr_attrs _sym969 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_line_agX_is5
static struct adl_operand _sym970_operands_operands[] = { {96, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 2, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym971[] = { &_sym174, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_ld_line1
adl_instr_attr_val _sym972[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ldA_line_agX_is9_ld_line1" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym973 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym972 };

// Shorthand:  ldB_line_agX_is5_ld_line1 -> ldB_line_agX_is5;
static struct adl_operand _sym974_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 1, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_ld_line1
static struct adl_operand _sym975_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{262, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym976[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x76000000,},0, "", 0, 2, 2, 0, 0, 0, _sym974_operands,0,0,1, 0,0,&_sym973,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym977[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_line0
adl_instr_attr_val _sym978[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ld_line_agX_is9_Line0_wide_imm" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym979 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym978 };

// Shorthand:  ldB_line_agX_is5_line0 -> ldB_line_agX_is5;
static struct adl_operand _sym980_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 1, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_line0
static struct adl_operand _sym981_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{262, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym982[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 2, 2, 0, 0, 0, _sym980_operands,0,0,1, 0,0,&_sym979,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym983[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_wide_imm
static vcpu_local_instr_attrs _sym984 { "0000000000000000011000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_agX_is5_wide_imm -> ldB_line_agX_is5;

static bfd_uint64_t _sym986_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym986_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym987_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym987_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym985_operands[] = { {96, -1, 0, 0, 0, 0, 0, 0, 0, _sym986_modifier, _sym986_mod_indices, 0, 0,0, -1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, -1, 0, 0, 0, 0, 0, 0, 0, _sym987_modifier, _sym987_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldB_line_agX_is5_wide_imm
static struct adl_operand _sym988_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym989[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 3, 3, 0, 0, 0, _sym985_operands,0,0,1, 0,0,&_sym984,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym990[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_wide_imm_ld
adl_instr_attr_val _sym991[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ldA_line_agX_is9_wide_imm_ld" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { instr_wide_imm,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym992 { "0000000000000000011000000010000000100000000000000000000000000000000000000000000100" , _sym991 };

// Shorthand:  ldB_line_agX_is5_wide_imm_ld -> ldB_line_agX_is5;

static bfd_uint64_t _sym994_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym994_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym995_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym995_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym993_operands[] = { {96, -1, 0, 0, 0, 0, 0, 0, 0, _sym994_modifier, _sym994_mod_indices, 0, 0,0, -1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, -1, 0, 0, 0, 0, 0, 0, 0, _sym995_modifier, _sym995_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldB_line_agX_is5_wide_imm_ld
static struct adl_operand _sym996_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym997[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 3, 3, 0, 0, 0, _sym993_operands,0,0,1, 0,0,&_sym992,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym998[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_zero
static vcpu_local_instr_attrs _sym999 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_agX_is5_zero -> ldB_line_agX_is5;
static struct adl_operand _sym1000_operands[] = { {96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_zero
static struct adl_operand _sym1001_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1002[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1000_operands,0,0,1, 0,0,&_sym999,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1003[] = { &_sym88, &_sym174,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_zero_ld
static vcpu_local_instr_attrs _sym1004 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_agX_is5_zero_ld -> ldB_line_agX_is5;
static struct adl_operand _sym1005_operands[] = { {96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_zero_ld
static struct adl_operand _sym1006_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1007[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1005_operands,0,0,1, 0,0,&_sym1004,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1008[] = { &_sym88, &_sym174,  (struct enum_fields *) -1,};

// Instruction ldB_line_lc_agX_is5
static vcpu_local_instr_attrs _sym1009 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_line_lc_agX_is5
static struct adl_operand _sym1010_operands_operands[] = { {96, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 2, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1011[] = { &_sym174, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_lc_agX_is5_wide_imm
static vcpu_local_instr_attrs _sym1012 { "0000000000000001011000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_lc_agX_is5_wide_imm -> ldB_line_lc_agX_is5;

static bfd_uint64_t _sym1014_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym1014_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym1015_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym1015_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1013_operands[] = { {96, -1, 0, 0, 0, 0, 0, 0, 0, _sym1014_modifier, _sym1014_mod_indices, 0, 0,0, -1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, -1, 0, 0, 0, 0, 0, 0, 0, _sym1015_modifier, _sym1015_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldB_line_lc_agX_is5_wide_imm
static struct adl_operand _sym1016_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1017[] = {
  // ldB_line_lc_agX_is5    (0)
  { "ldB_line_lc_agX_is5", 1, 2, 17, 64,  0x1, { 0x7c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1013_operands,0,0,1, 0,0,&_sym1012,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1018[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_lc_agX_is5_zero
static vcpu_local_instr_attrs _sym1019 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_lc_agX_is5_zero -> ldB_line_lc_agX_is5;
static struct adl_operand _sym1020_operands[] = { {96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_lc_agX_is5_zero
static struct adl_operand _sym1021_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1022[] = {
  // ldB_line_lc_agX_is5    (0)
  { "ldB_line_lc_agX_is5", 1, 2, 17, 64,  0x1, { 0x7c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1020_operands,0,0,1, 0,0,&_sym1019,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1023[] = { &_sym88, &_sym174,  (struct enum_fields *) -1,};

// Instruction lfsr_gX_gY
static vcpu_local_instr_attrs _sym1024 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lfsr_gX_gY
static struct adl_operand _sym1025_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1026[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction loop_stop
static vcpu_local_instr_attrs _sym1027 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction loop_stop
static struct enum_fields *_sym1029[] = {  (struct enum_fields *) -1,};

// Instruction lsb2rf_rV_gX
static vcpu_local_instr_attrs _sym1030 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lsb2rf_rV_gX
static struct adl_operand _sym1031_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1032[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction lsb2rf_sr_rV_gX
static vcpu_local_instr_attrs _sym1033 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lsb2rf_sr_rV_gX
static struct adl_operand _sym1034_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1035[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction lut_fwr_gX_Is6
static vcpu_local_instr_attrs _sym1036 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lut_fwr_gX_Is6
static struct adl_operand _sym1037_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{268, 1, ADL_SIGNED, 0, 0, 7, ((bfd_int64_t)18446744073709551585ull-1), 31ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1038[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction lut_fwr_gX_Is6_zero
static vcpu_local_instr_attrs _sym1039 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  lut_fwr_gX_Is6_zero -> lut_fwr_gX_Is6;
static struct adl_operand _sym1040_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction lut_fwr_gX_Is6_zero
static struct adl_operand _sym1041_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1042[] = {
  // lut_fwr_gX_Is6    (0)
  { "lut_fwr_gX_Is6", 1, 2, 17, 64,  0x1, { 0x6a000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1040_operands,0,0,0, 0,0,&_sym1039,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1043[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction lut_hsw
static vcpu_local_instr_attrs _sym1044 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lut_hsw
static struct enum_fields *_sym1046[] = {  (struct enum_fields *) -1,};

// Instruction lut_hwr_gX_Is6
static vcpu_local_instr_attrs _sym1047 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lut_hwr_gX_Is6
static struct adl_operand _sym1048_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{268, 1, ADL_SIGNED, 0, 0, 7, ((bfd_int64_t)18446744073709551585ull-1), 31ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1049[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction lut_hwr_gX_Is6_zero
static vcpu_local_instr_attrs _sym1050 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  lut_hwr_gX_Is6_zero -> lut_hwr_gX_Is6;
static struct adl_operand _sym1051_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction lut_hwr_gX_Is6_zero
static struct adl_operand _sym1052_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1053[] = {
  // lut_hwr_gX_Is6    (0)
  { "lut_hwr_gX_Is6", 1, 2, 17, 64,  0x1, { 0x68000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1051_operands,0,0,0, 0,0,&_sym1050,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1054[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_agY_rX
static vcpu_local_instr_attrs _sym1055 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAincr_agY_rX
static struct adl_operand _sym1056_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1057[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_agY_rX_set
adl_instr_attr_val _sym1058[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAincr_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1059 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1058 };

// Shorthand:  mvB_VRAincr_agY_rX_set -> mvB_VRAincr_agY_rX;
static struct adl_operand _sym1060_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAincr_agY_rX_set
static struct adl_operand _sym1061_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1062[] = {
  // mvB_VRAincr_agY_rX    (0)
  { "mvB_VRAincr_agY_rX", 1, 2, 17, 64,  0x1, { 0x92000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1060_operands,0,0,0, 0,0,&_sym1059,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1063[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_rX_agY
static vcpu_local_instr_attrs _sym1064 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAincr_rX_agY
static struct adl_operand _sym1065_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1066[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_rX_agY_set
adl_instr_attr_val _sym1067[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAincr_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1068 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1067 };

// Shorthand:  mvB_VRAincr_rX_agY_set -> mvB_VRAincr_rX_agY;
static struct adl_operand _sym1069_operands[] = { {65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAincr_rX_agY_set
static struct adl_operand _sym1070_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1071[] = {
  // mvB_VRAincr_rX_agY    (0)
  { "mvB_VRAincr_rX_agY", 1, 2, 17, 64,  0x1, { 0x90000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1069_operands,0,0,0, 0,0,&_sym1068,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1072[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_agY_rX
static vcpu_local_instr_attrs _sym1073 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAptr_agY_rX
static struct adl_operand _sym1074_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1075[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_agY_rX_set
adl_instr_attr_val _sym1076[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAptr_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1077 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1076 };

// Shorthand:  mvB_VRAptr_agY_rX_set -> mvB_VRAptr_agY_rX;
static struct adl_operand _sym1078_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAptr_agY_rX_set
static struct adl_operand _sym1079_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1080[] = {
  // mvB_VRAptr_agY_rX    (0)
  { "mvB_VRAptr_agY_rX", 1, 2, 17, 64,  0x1, { 0x9a000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1078_operands,0,0,0, 0,0,&_sym1077,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1081[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_rX_agY
static vcpu_local_instr_attrs _sym1082 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAptr_rX_agY
static struct adl_operand _sym1083_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1084[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_rX_agY_set
adl_instr_attr_val _sym1085[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAptr_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1086 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1085 };

// Shorthand:  mvB_VRAptr_rX_agY_set -> mvB_VRAptr_rX_agY;
static struct adl_operand _sym1087_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAptr_rX_agY_set
static struct adl_operand _sym1088_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1089[] = {
  // mvB_VRAptr_rX_agY    (0)
  { "mvB_VRAptr_rX_agY", 1, 2, 17, 64,  0x1, { 0x98000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1087_operands,0,0,0, 0,0,&_sym1086,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1090[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_agY_rX
static vcpu_local_instr_attrs _sym1091 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange1_agY_rX
static struct adl_operand _sym1092_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1093[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_agY_rX_set
adl_instr_attr_val _sym1094[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange1_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1095 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1094 };

// Shorthand:  mvB_VRArange1_agY_rX_set -> mvB_VRArange1_agY_rX;
static struct adl_operand _sym1096_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange1_agY_rX_set
static struct adl_operand _sym1097_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1098[] = {
  // mvB_VRArange1_agY_rX    (0)
  { "mvB_VRArange1_agY_rX", 1, 2, 17, 64,  0x1, { 0x8a000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1096_operands,0,0,0, 0,0,&_sym1095,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1099[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_rX_agY
static vcpu_local_instr_attrs _sym1100 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange1_rX_agY
static struct adl_operand _sym1101_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1102[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_rX_agY_set
adl_instr_attr_val _sym1103[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange1_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1104 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1103 };

// Shorthand:  mvB_VRArange1_rX_agY_set -> mvB_VRArange1_rX_agY;
static struct adl_operand _sym1105_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange1_rX_agY_set
static struct adl_operand _sym1106_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1107[] = {
  // mvB_VRArange1_rX_agY    (0)
  { "mvB_VRArange1_rX_agY", 1, 2, 17, 64,  0x1, { 0x88000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1105_operands,0,0,0, 0,0,&_sym1104,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1108[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_agY_rX
static vcpu_local_instr_attrs _sym1109 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange2_agY_rX
static struct adl_operand _sym1110_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1111[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_agY_rX_set
adl_instr_attr_val _sym1112[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange2_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1113 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1112 };

// Shorthand:  mvB_VRArange2_agY_rX_set -> mvB_VRArange2_agY_rX;
static struct adl_operand _sym1114_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange2_agY_rX_set
static struct adl_operand _sym1115_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1116[] = {
  // mvB_VRArange2_agY_rX    (0)
  { "mvB_VRArange2_agY_rX", 1, 2, 17, 64,  0x1, { 0x8e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1114_operands,0,0,0, 0,0,&_sym1113,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1117[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_rX_agY
static vcpu_local_instr_attrs _sym1118 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange2_rX_agY
static struct adl_operand _sym1119_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1120[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_rX_agY_set
adl_instr_attr_val _sym1121[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange2_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1122 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1121 };

// Shorthand:  mvB_VRArange2_rX_agY_set -> mvB_VRArange2_rX_agY;
static struct adl_operand _sym1123_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange2_rX_agY_set
static struct adl_operand _sym1124_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1125[] = {
  // mvB_VRArange2_rX_agY    (0)
  { "mvB_VRArange2_rX_agY", 1, 2, 17, 64,  0x1, { 0x8c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1123_operands,0,0,0, 0,0,&_sym1122,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1126[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_agX_agY
static vcpu_local_instr_attrs _sym1127 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_agX_agY
static struct adl_operand _sym1128_operands_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{67, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1129[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_agX_sp
static vcpu_local_instr_attrs _sym1130 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_agX_sp
static struct adl_operand _sym1131_operands_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1132[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mvB_sp_agX
static vcpu_local_instr_attrs _sym1133 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_sp_agX
static struct adl_operand _sym1134_operands_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1135[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mv_Rx_Ry
static vcpu_local_instr_attrs _sym1136 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_Rx_Ry
static struct adl_operand _sym1137_operands_operands[] = { {356, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{358, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1138[] = { &_sym372, &_sym376,  (struct enum_fields *) -1,};

// Instruction mv_agX_agY
adl_instr_attr_val _sym1139[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvS_aX_agY_mv" }, { instr_opBS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1140 { "0000000000000000000010000000000100100000000000000000000000000000000000000000000100" , _sym1139 };

// Shorthand:  mv_agX_agY -> mvB_agX_agY;
static struct adl_operand _sym1141_operands[] = { {67, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_agX_agY
static struct adl_operand _sym1142_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1143[] = {
  // mvB_agX_agY    (0)
  { "mvB_agX_agY", 1, 2, 17, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1141_operands,0,0,0, 0,0,&_sym1140,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1144[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction mv_agX_sp
adl_instr_attr_val _sym1145[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvS_aX_sp_mv" }, { instr_opBS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1146 { "0000000000000000000010000000000100100000000000000000000000000000000000000000000100" , _sym1145 };

// Shorthand:  mv_agX_sp -> mvB_agX_sp;
static struct adl_operand _sym1147_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_agX_sp
static struct adl_operand _sym1148_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1149[] = {
  // mvB_agX_sp    (0)
  { "mvB_agX_sp", 1, 2, 17, 64,  0x1, { 0x5df00000,},0, "", 0, 1, 1, 0, 0, 0, _sym1147_operands,0,0,0, 0,0,&_sym1146,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1150[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mv_cgu_gX
static vcpu_local_instr_attrs _sym1151 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_cgu_gX
static struct adl_operand _sym1152_operands_operands[] = { {106, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{189, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1153[] = { &_sym192, &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_d_rV_gX
static vcpu_local_instr_attrs _sym1154 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_d_rV_gX
static struct adl_operand _sym1155_operands_operands[] = { {176, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1156[] = { &_sym274,  (struct enum_fields *) -1,};

// Instruction mv_gX_cgu
static vcpu_local_instr_attrs _sym1157 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_cgu
static struct adl_operand _sym1158_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{106, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1159[] = { &_sym272, &_sym192,  (struct enum_fields *) -1,};

// Instruction mv_gX_nco_freq
static vcpu_local_instr_attrs _sym1160 { "0000000000100000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_nco_freq
static struct adl_operand _sym1161_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1162[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_gX_nco_k
static vcpu_local_instr_attrs _sym1163 { "0000000000100000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_nco_k
static struct adl_operand _sym1164_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1165[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_gX_nco_phase
static vcpu_local_instr_attrs _sym1166 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_nco_phase
static struct adl_operand _sym1167_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1168[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_h_gX_rS0
static vcpu_local_instr_attrs _sym1169 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_h_gX_rS0
static struct adl_operand _sym1170_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1171[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_h_rV_gX
static vcpu_local_instr_attrs _sym1172 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_h_rV_gX
static struct adl_operand _sym1173_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1174[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_nco_freq_gX
static vcpu_local_instr_attrs _sym1175 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_freq_gX
static struct adl_operand _sym1176_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1177[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_nco_k_Iu11
static vcpu_local_instr_attrs _sym1178 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_k_Iu11
static struct adl_operand _sym1179_operands_operands[] = { {280, 0, 0, 0, 0, 6, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1180[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_nco_k_gX
static vcpu_local_instr_attrs _sym1181 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_k_gX
static struct adl_operand _sym1182_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1183[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_nco_phase_gX
static vcpu_local_instr_attrs _sym1184 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_phase_gX
static struct adl_operand _sym1185_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1186[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_q_rV_gX
static vcpu_local_instr_attrs _sym1187 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_q_rV_gX
static struct adl_operand _sym1188_operands_operands[] = { {175, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1189[] = { &_sym276,  (struct enum_fields *) -1,};

// Instruction mv_sp_agX
adl_instr_attr_val _sym1190[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvS_sp_aY_mv" }, { instr_opBS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1191 { "0000000000000000000010000000000100100000000000000000000000000000000000000000000100" , _sym1190 };

// Shorthand:  mv_sp_agX -> mvB_sp_agX;
static struct adl_operand _sym1192_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_sp_agX
static struct adl_operand _sym1193_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1194[] = {
  // mvB_sp_agX    (0)
  { "mvB_sp_agX", 1, 2, 17, 64,  0x1, { 0x5e0f8000,},0, "", 0, 1, 1, 0, 0, 0, _sym1192_operands,0,0,0, 0,0,&_sym1191,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1195[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mv_w_gX_rS0
static vcpu_local_instr_attrs _sym1196 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_w_gX_rS0
static struct adl_operand _sym1197_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1198[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_gX
static vcpu_local_instr_attrs _sym1199 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_w_rV_gX
static struct adl_operand _sym1200_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1201[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction nop_b
static vcpu_local_instr_attrs _sym1202 { "0000000000000000000010000000000000001000000000000000000000000000000000000000000100" , nullptr };

// Instruction nop_b
static struct enum_fields *_sym1204[] = {  (struct enum_fields *) -1,};

// Instruction nop_b_syn
adl_instr_attr_val _sym1205[] = { { instr_opB,  0, 0 }, { instr_nop,  0, 0 }, { instr_inst,  0, "nop_a" }, { instr_opBS,  0, 0 }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1206 { "0000000000000000000010000010000100101000000000000000000000000000000000000000000100" , _sym1205 };

// Shorthand:  nop_b_syn -> nop_b;

// Instruction nop_b_syn
static struct adl_opcode _sym1209[] = {
  // nop_b    (0)
  { "nop_b", 1, 2, 17, 64,  0x1, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1206,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1210[] = {  (struct enum_fields *) -1,};

// Instruction setB_VRAincr_rX_Is11
static vcpu_local_instr_attrs _sym1211 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAincr_rX_Is11
static struct adl_operand _sym1212_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{243, 1, ADL_SIGNED, 0, 0, 3, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1213[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAincr_rX_Is11_set
adl_instr_attr_val _sym1214[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAincr_rX_Is11_set" }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1215 { "0000000000000000000010000010000000100000000000000000000000000000000000000000000100" , _sym1214 };

// Shorthand:  setB_VRAincr_rX_Is11_set -> setB_VRAincr_rX_Is11;
static struct adl_operand _sym1216_operands[] = { {243, 1, ADL_SIGNED, 0, 0, 3, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAincr_rX_Is11_set
static struct adl_operand _sym1217_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{240, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1218[] = {
  // setB_VRAincr_rX_Is11    (0)
  { "setB_VRAincr_rX_Is11", 1, 2, 17, 64,  0x1, { 0xc0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1216_operands,0,0,0, 0,0,&_sym1215,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1219[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptrIP_Iu4_Iu5
static vcpu_local_instr_attrs _sym1220 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptrIP_Iu4_Iu5
static struct adl_operand _sym1221_operands_operands[] = { {297, 0, 0, 0, 0, 5, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{308, 1, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1222[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptrIP_Iu4_Iu5_set
adl_instr_attr_val _sym1223[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptrIP_Iu5_Iu4_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1224 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1223 };

// Shorthand:  setB_VRAptrIP_Iu4_Iu5_set -> setB_VRAptrIP_Iu4_Iu5;

static bfd_uint64_t _sym1226_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym1226_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1225_operands[] = { {297, -1, 0, 0, 0, 0, 0, 0, 0, _sym1226_modifier, _sym1226_mod_indices, 0, 0,0, -1,-1,0},{308, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptrIP_Iu4_Iu5_set
static struct adl_operand _sym1227_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1228[] = {
  // setB_VRAptrIP_Iu4_Iu5    (0)
  { "setB_VRAptrIP_Iu4_Iu5", 1, 2, 17, 64,  0x1, { 0xe0038000,},0, "", 0, 2, 2, 0, 0, 0, _sym1225_operands,0,0,0, 0,0,&_sym1224,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1229[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptrIP_Iu4_Iu5_syntax
static vcpu_local_instr_attrs _sym1230 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_VRAptrIP_Iu4_Iu5_syntax -> setB_VRAptrIP_Iu4_Iu5;

static bfd_uint64_t _sym1232_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym1232_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1231_operands[] = { {297, -1, 0, 0, 0, 0, 0, 0, 0, _sym1232_modifier, _sym1232_mod_indices, 0, 0,0, -1,-1,0},{308, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptrIP_Iu4_Iu5_syntax
static struct adl_operand _sym1233_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1234[] = {
  // setB_VRAptrIP_Iu4_Iu5    (0)
  { "setB_VRAptrIP_Iu4_Iu5", 1, 2, 17, 64,  0x1, { 0xe0038000,},0, "", 0, 2, 2, 0, 0, 0, _sym1231_operands,0,0,0, 0,0,&_sym1230,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1235[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static vcpu_local_instr_attrs _sym1236 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static struct adl_operand _sym1237_operands_operands[] = { {347, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{343, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{338, 2, 0, 0, 0, 10, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1238[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
adl_instr_attr_val _sym1239[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1240 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1239 };

// Shorthand:  setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set -> setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4;
static struct adl_operand _sym1241_operands[] = { {347, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{343, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{338, 2, 0, 0, 0, 10, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
static struct adl_operand _sym1242_operands_operands[] = { {345, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{342, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{336, 2, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1243[] = {
  // setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (0)
  { "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 17, 64,  0x1, { 0xe0028000,},0, "", 0, 3, 3, 0, 0, 0, _sym1241_operands,0,0,0, 0,0,&_sym1240,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1244[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrV_Iu3_Iu4
static vcpu_local_instr_attrs _sym1245 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rStrV_Iu3_Iu4
static struct adl_operand _sym1246_operands_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1247[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrV_Iu3_Iu4_set
adl_instr_attr_val _sym1248[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rStrV_Iu3_Iu4_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1249 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1248 };

// Shorthand:  setB_VRAptr_rStrV_Iu3_Iu4_set -> setB_VRAptr_rStrV_Iu3_Iu4;
static struct adl_operand _sym1250_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rStrV_Iu3_Iu4_set
static struct adl_operand _sym1251_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1252[] = {
  // setB_VRAptr_rStrV_Iu3_Iu4    (0)
  { "setB_VRAptr_rStrV_Iu3_Iu4", 1, 2, 17, 64,  0x1, { 0xe0030000,},0, "", 0, 2, 2, 0, 0, 0, _sym1250_operands,0,0,0, 0,0,&_sym1249,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1253[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static vcpu_local_instr_attrs _sym1254 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static struct adl_operand _sym1255_operands_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{341, 2, 0, 0, 0, 11, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1256[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
adl_instr_attr_val _sym1257[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1258 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1257 };

// Shorthand:  setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set -> setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3;
static struct adl_operand _sym1259_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{341, 2, 0, 0, 0, 11, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
static struct adl_operand _sym1260_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{339, 2, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1261[] = {
  // setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (0)
  { "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 17, 64,  0x1, { 0xe0230000,},0, "", 0, 3, 3, 0, 0, 0, _sym1259_operands,0,0,0, 0,0,&_sym1258,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1262[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rX_Iu11
static vcpu_local_instr_attrs _sym1263 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rX_Iu11
static struct adl_operand _sym1264_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{282, 1, 0, 0, 0, 3, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1265[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rX_Iu11_set
adl_instr_attr_val _sym1266[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rX_Iu11_set" }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1267 { "0000000000000000000010000010000000100000000000000000000000000000000000000000000100" , _sym1266 };

// Shorthand:  setB_VRAptr_rX_Iu11_set -> setB_VRAptr_rX_Iu11;
static struct adl_operand _sym1268_operands[] = { {282, 0, 0, 0, 0, 3, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rX_Iu11_set
static struct adl_operand _sym1269_operands_operands[] = { {279, 0, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1270[] = {
  // setB_VRAptr_rX_Iu11    (0)
  { "setB_VRAptr_rX_Iu11", 1, 2, 17, 64,  0x1, { 0xe0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1268_operands,0,0,0, 0,0,&_sym1267,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1271[] = { 0, &_sym436,  (struct enum_fields *) -1,};

// Instruction setB_creg_creg_Iu4
static vcpu_local_instr_attrs _sym1272 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_creg_creg_Iu4
static struct adl_operand _sym1273_operands_operands[] = { {99, 0, 0, 0, 0, 5, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{298, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1274[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_creg_creg_Iu4_opB
adl_instr_attr_val _sym1275[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "set_creg_creg_Iu4_opS" }, { instr_opBS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1276 { "0000000000000000000100000000000100100000000000000000000000000000000000000000000100" , _sym1275 };

// Shorthand:  setB_creg_creg_Iu4_opB -> setB_creg_creg_Iu4;
static struct adl_operand _sym1277_operands[] = { {99, 0, 0, 0, 0, 5, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{298, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_creg_creg_Iu4_opB
static struct adl_operand _sym1278_operands_operands[] = { {99, 0, 0, 0, 0, 5, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1279[] = {
  // setB_creg_creg_Iu4    (0)
  { "setB_creg_creg_Iu4", 1, 2, 17, 64,  0x1, { 0x80000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1277_operands,0,0,0, 0,0,&_sym1276,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1280[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_Iu11
static vcpu_local_instr_attrs _sym1281 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_loop_Iu11
static struct adl_operand _sym1282_operands_operands[] = { {130, 0, 0, 0, 0, 6, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1283[] = { 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_Iu11_syn
static vcpu_local_instr_attrs _sym1284 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_loop_Iu11_syn -> setB_loop_Iu11;

static bfd_uint64_t _sym1286_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_SHORT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym1286_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym1285_operands[] = { {130, -1, 0, 0, 0, 0, 0, 0, 0, _sym1286_modifier, _sym1286_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction setB_loop_Iu11_syn
static struct adl_operand _sym1287_operands_operands[] = { {129, 0, 0, 0, 0, 0, 0ull, 0xfffull, 0ull, 0, 0, 0,C_ITER_CNT_SHORT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1288[] = {
  // setB_loop_Iu11    (0)
  { "setB_loop_Iu11", 1, 2, 17, 64,  0x1, { 0x28000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1285_operands,0,0,0, 0,0,&_sym1284,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1289[] = { 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR
static vcpu_local_instr_attrs _sym1290 { "0000000000000000000100000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_loop_agX_INSTR
static struct adl_operand _sym1291_operands_operands[] = { {92, 0, 0, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{49, 1, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1292[] = { 0, &_sym100,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_setB_loop_asX_Lb_Le
static vcpu_local_instr_attrs _sym1293 { "0000000000000000000100000000000000000010001000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_loop_agX_INSTR_setB_loop_asX_Lb_Le -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1295_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym1295_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym1294_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1295_modifier, _sym1295_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_setB_loop_asX_Lb_Le
static struct adl_operand _sym1296_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{94, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{95, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1297[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1294_operands,0,0,0, 0,0,&_sym1293,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1298[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_set_loop_asX_Lb_Le
adl_instr_attr_val _sym1299[] = { { instr_opB,  0, 0 }, { instr_loop_label,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_aX_INSTR_set_loop_asX_Lb_Le" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1300 { "0000000000000000000100000000000000100010001000000000000000000000000000000000000100" , _sym1299 };

// Shorthand:  setB_loop_agX_INSTR_set_loop_asX_Lb_Le -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1302_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[1].X_add_number) >> 2) - ((operands[2].X_add_number) >> 2) ) / 2; }

static int _sym1302_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym1301_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1302_modifier, _sym1302_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_set_loop_asX_Lb_Le
static struct adl_operand _sym1303_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{95, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{94, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1304[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1301_operands,0,0,0, 0,0,&_sym1300,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1305[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_syn
static vcpu_local_instr_attrs _sym1306 { "0000000000000000000100000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_loop_agX_INSTR_syn -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1308_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (B_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym1308_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1307_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1308_modifier, _sym1308_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_syn
static struct adl_operand _sym1309_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{93, 1, 0, 0, 0, 0, 0ull, 0x3full, 0ull, 0, 0, 0,B_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1310[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1307_operands,0,0,0, 0,0,&_sym1306,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1311[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_syn_set
adl_instr_attr_val _sym1312[] = { { instr_opB,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_agX_INSTR_syn" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1313 { "0000000000000000000100000000000000100010000000000000000000000000000000000000000100" , _sym1312 };

// Shorthand:  setB_loop_agX_INSTR_syn_set -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1315_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (B_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym1315_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1314_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1315_modifier, _sym1315_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_syn_set
static struct adl_operand _sym1316_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{93, 1, 0, 0, 0, 0, 0ull, 0x3full, 0ull, 0, 0, 0,B_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1317[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1314_operands,0,0,0, 0,0,&_sym1313,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1318[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction setB_page_rX_ipg_rpg
static vcpu_local_instr_attrs _sym1319 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_page_rX_ipg_rpg
static struct adl_operand _sym1320_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{108, 1, 0, 0, 0, 10, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{111, 2, 0, 0, 0, 12, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1321[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_page_rX_ipg_rpg_set
adl_instr_attr_val _sym1322[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_page_rX_Iu2_Iu2_set" }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1323 { "0000000000000000000010000010000000100000000000000000000000000000000000000000000100" , _sym1322 };

// Shorthand:  setB_page_rX_ipg_rpg_set -> setB_page_rX_ipg_rpg;
static struct adl_operand _sym1324_operands[] = { {108, 1, 0, 0, 0, 10, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{111, 2, 0, 0, 0, 12, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_page_rX_ipg_rpg_set
static struct adl_operand _sym1325_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{108, 1, 0, 0, 0, 10, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{111, 2, 0, 0, 0, 12, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1326[] = {
  // setB_page_rX_ipg_rpg    (0)
  { "setB_page_rX_ipg_rpg", 1, 2, 17, 64,  0x1, { 0x38000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1324_operands,0,0,0, 0,0,&_sym1323,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1327[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_Smode_10_opB
static vcpu_local_instr_attrs _sym1328 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_10_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1329_operands[] = { {361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 3, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_10_opB
static struct adl_operand _sym1330_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 3, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1331[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1329_operands,0,0,0, 0,0,&_sym1328,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1332[] = { &_sym380, &_sym384, &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_11_opB
static vcpu_local_instr_attrs _sym1333 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_11_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1334_operands[] = { {363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_11_opB
static struct adl_operand _sym1335_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1336[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1334_operands,0,0,0, 0,0,&_sym1333,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1337[] = { &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_12_opB
static vcpu_local_instr_attrs _sym1338 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_12_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1339_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_12_opB
static struct adl_operand _sym1340_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1341[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1339_operands,0,0,0, 0,0,&_sym1338,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1342[] = { &_sym380, &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_13_opB
static vcpu_local_instr_attrs _sym1343 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_13_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1344_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_13_opB
static struct adl_operand _sym1345_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1346[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1344_operands,0,0,0, 0,0,&_sym1343,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1347[] = { &_sym384, &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_14_opB
static vcpu_local_instr_attrs _sym1348 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_14_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1349_operands[] = { {361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_14_opB
static struct adl_operand _sym1350_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1351[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1349_operands,0,0,0, 0,0,&_sym1348,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1352[] = { &_sym380, &_sym384, &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_15_opB
static vcpu_local_instr_attrs _sym1353 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_15_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1354_operands[] = { {363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_15_opB
static struct adl_operand _sym1355_operands_operands[] = { {362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1356[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1354_operands,0,0,0, 0,0,&_sym1353,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1357[] = { &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_16_opB
static vcpu_local_instr_attrs _sym1358 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_16_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1359_operands[] = { {363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_16_opB
static struct adl_operand _sym1360_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1361[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1359_operands,0,0,0, 0,0,&_sym1358,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1362[] = { &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_17_opB
static vcpu_local_instr_attrs _sym1363 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_17_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1364_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_17_opB
static struct adl_operand _sym1365_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1366[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1364_operands,0,0,0, 0,0,&_sym1363,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1367[] = { &_sym380, &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_18_opB
static vcpu_local_instr_attrs _sym1368 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_18_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1369_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_18_opB
static struct adl_operand _sym1370_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1371[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1369_operands,0,0,0, 0,0,&_sym1368,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1372[] = { &_sym384, &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_1_opB
static vcpu_local_instr_attrs _sym1373 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_1_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1374_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_1_opB
static struct adl_operand _sym1375_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1376[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1374_operands,0,0,0, 0,0,&_sym1373,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1377[] = { &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_2_opB
static vcpu_local_instr_attrs _sym1378 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_2_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1379_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_2_opB
static struct adl_operand _sym1380_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1381[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1379_operands,0,0,0, 0,0,&_sym1378,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1382[] = { &_sym380, &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_3_opB
static vcpu_local_instr_attrs _sym1383 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_3_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1384_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_3_opB
static struct adl_operand _sym1385_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1386[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1384_operands,0,0,0, 0,0,&_sym1383,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1387[] = { &_sym384, &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_4_opB
static vcpu_local_instr_attrs _sym1388 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_4_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1389_operands[] = { {361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_4_opB
static struct adl_operand _sym1390_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1391[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1389_operands,0,0,0, 0,0,&_sym1388,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1392[] = { &_sym380, &_sym384, &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_5_opB
static vcpu_local_instr_attrs _sym1393 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_5_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1394_operands[] = { {362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_5_opB
static struct adl_operand _sym1395_operands_operands[] = { {362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1396[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1394_operands,0,0,0, 0,0,&_sym1393,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1397[] = { &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_6_opB
static vcpu_local_instr_attrs _sym1398 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_6_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1399_operands[] = { {363, 0, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_6_opB
static struct adl_operand _sym1400_operands_operands[] = { {363, 0, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1401[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1399_operands,0,0,0, 0,0,&_sym1398,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1402[] = { &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_7_opB
static vcpu_local_instr_attrs _sym1403 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_7_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1404_operands[] = { {362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_7_opB
static struct adl_operand _sym1405_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1406[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1404_operands,0,0,0, 0,0,&_sym1403,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1407[] = { &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_8_opB
static vcpu_local_instr_attrs _sym1408 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_8_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1409_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_8_opB
static struct adl_operand _sym1410_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1411[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1409_operands,0,0,0, 0,0,&_sym1408,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1412[] = { &_sym380, &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_9_opB
static vcpu_local_instr_attrs _sym1413 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_9_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1414_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_9_opB
static struct adl_operand _sym1415_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1416[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1414_operands,0,0,0, 0,0,&_sym1413,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1417[] = { &_sym384, &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_conj_sign
static vcpu_local_instr_attrs _sym1418 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_Smode_conj_sign
static struct adl_operand _sym1419_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 3, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 4, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1420[] = { &_sym380, &_sym384, &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_cgu
static vcpu_local_instr_attrs _sym1421 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_cgu
static struct adl_operand _sym1422_operands_operands[] = { {115, 0, 0, 0, 0, 6, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1423[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_loop_Iu11_syn
adl_instr_attr_val _sym1424[] = { { instr_opB,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "setC_loop_ITER_set" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1425 { "0000000000000000000010000000000000100010000000000000000000000000000000000000000100" , _sym1424 };

// Shorthand:  set_loop_Iu11_syn -> setB_loop_Iu11;

static bfd_uint64_t _sym1427_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_SHORT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym1427_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym1426_operands[] = { {130, -1, 0, 0, 0, 0, 0, 0, 0, _sym1427_modifier, _sym1427_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_loop_Iu11_syn
static struct adl_operand _sym1428_operands_operands[] = { {129, 0, 0, 0, 0, 0, 0ull, 0xfffull, 0ull, 0, 0, 0,C_ITER_CNT_SHORT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1429[] = {
  // setB_loop_Iu11    (0)
  { "setB_loop_Iu11", 1, 2, 17, 64,  0x1, { 0x28000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1426_operands,0,0,0, 0,0,&_sym1425,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1430[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_loop_agX
static vcpu_local_instr_attrs _sym1431 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction set_loop_agX
static struct adl_operand _sym1432_operands_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1433[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction set_lut_Iu2
static vcpu_local_instr_attrs _sym1434 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_lut_Iu2
static struct adl_operand _sym1435_operands_operands[] = { {295, 0, 0, 0, 0, 15, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1436[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_prec
static vcpu_local_instr_attrs _sym1437 { "0000000000000000000010010000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_prec
static struct adl_operand _sym1438_operands_operands[] = { {102, 0, 0, 0, 0, 13, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{103, 1, 0, 0, 0, 11, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{104, 2, 0, 0, 0, 9, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{100, 3, 0, 0, 0, 6, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{105, 4, 0, 0, 0, 7, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1439[] = { &_sym182, &_sym184, &_sym186, &_sym178, &_sym188,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode
static vcpu_local_instr_attrs _sym1440 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_rot_lt_mode_rt_mode
static struct adl_operand _sym1441_operands_operands[] = { {109, 0, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{112, 1, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1442[] = { &_sym196, &_sym202,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode_lt
static vcpu_local_instr_attrs _sym1443 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_rot_lt_mode_rt_mode_lt -> set_rot_lt_mode_rt_mode;
static struct adl_operand _sym1444_operands[] = { {109, 0, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_rot_lt_mode_rt_mode_lt
static struct adl_operand _sym1445_operands_operands[] = { {109, 0, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1446[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x1, { 0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1444_operands,0,0,0, 0,0,&_sym1443,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1447[] = { &_sym196,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode_rt
static vcpu_local_instr_attrs _sym1448 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_rot_lt_mode_rt_mode_rt -> set_rot_lt_mode_rt_mode;
static struct adl_operand _sym1449_operands[] = { {112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_rot_lt_mode_rt_mode_rt
static struct adl_operand _sym1450_operands_operands[] = { {112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1451[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x1, { 0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1449_operands,0,0,0, 0,0,&_sym1448,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1452[] = { &_sym202,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode_rt_lt
static vcpu_local_instr_attrs _sym1453 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_rot_lt_mode_rt_mode_rt_lt -> set_rot_lt_mode_rt_mode;
static struct adl_operand _sym1454_operands[] = { {109, 1, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_rot_lt_mode_rt_mode_rt_lt
static struct adl_operand _sym1455_operands_operands[] = { {112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{109, 1, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1456[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x1, { 0x34000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1454_operands,0,0,0, 0,0,&_sym1453,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1457[] = { &_sym202, &_sym196,  (struct enum_fields *) -1,};

// Instruction set_xtrm
static vcpu_local_instr_attrs _sym1458 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_xtrm
static struct adl_operand _sym1459_operands_operands[] = { {113, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{110, 1, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{107, 2, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{98, 3, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{386, 4, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{310, 5, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1460[] = { &_sym204, &_sym198, &_sym194, 0, &_sym430, 0,  (struct enum_fields *) -1,};

// Instruction set_xtrm_syntax
static vcpu_local_instr_attrs _sym1461 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_xtrm_syntax -> set_xtrm;

static bfd_uint64_t _sym1463_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return xtrm1b ( (XTRM_N_checker((operands[4].X_add_number),FALSE)) ); }

static int _sym1463_mod_indices[] = { 4,  -1 };

static bfd_uint64_t _sym1464_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return xtrm6b ( (XTRM_N_checker((operands[4].X_add_number),FALSE)) , (operands[2].X_add_number) ); }

static int _sym1464_mod_indices[] = { 2, 4,  -1 };
static struct adl_operand _sym1462_operands[] = { {113, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{110, 1, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{107, 2, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{98, -1, 0, 0, 0, 0, 0, 0, 0, _sym1463_modifier, _sym1463_mod_indices, 0, 0,0, -1,-1,0},{386, 3, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{310, -1, 0, 0, 0, 0, 0, 0, 0, _sym1464_modifier, _sym1464_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_xtrm_syntax
static struct adl_operand _sym1465_operands_operands[] = { {113, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{110, 1, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{107, 2, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{385, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{384, 4, 0, 0, 0, 0, 0ull, 0x3fffull, 0ull, 0, 0, 0,XTRM_N_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1466[] = {
  // set_xtrm    (0)
  { "set_xtrm", 1, 2, 17, 64,  0x1, { 0x20000000,},0, "", 0, 6, 6, 0, 0, 0, _sym1462_operands,0,0,0, 0,0,&_sym1461,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1467[] = { &_sym204, &_sym198, &_sym194, &_sym428, 0,  (struct enum_fields *) -1,};

// Instruction xtrm_aY
static vcpu_local_instr_attrs _sym1468 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction xtrm_aY
static struct adl_operand _sym1469_operands_operands[] = { {71, 0, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1470[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction xtrm_aY_gX
static vcpu_local_instr_attrs _sym1471 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction xtrm_aY_gX
static struct adl_operand _sym1472_operands_operands[] = { {71, 0, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{189, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1473[] = { &_sym114, &_sym272,  (struct enum_fields *) -1,};

// Instruction xtrm_gX
static vcpu_local_instr_attrs _sym1474 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction xtrm_gX
static struct adl_operand _sym1475_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1476[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction loop_begin
static vcpu_local_instr_attrs _sym1477 { "0000000000000000000010000000000000000010000010000000000000000000000000000000010000" , nullptr };

// Instruction loop_begin
static struct enum_fields *_sym1479[] = {  (struct enum_fields *) -1,};

// Instruction loop_break
static vcpu_local_instr_attrs _sym1480 { "0000000000000000000010000000000000000010000010000000000000000000000000000000010000" , nullptr };

// Instruction loop_break
static struct enum_fields *_sym1482[] = {  (struct enum_fields *) -1,};

// Instruction opZ_nop
static vcpu_local_instr_attrs _sym1483 { "0000000000000000000010000000000000001000000000000000000000000000000000000000010000" , nullptr };

// Instruction opZ_nop
static struct enum_fields *_sym1485[] = {  (struct enum_fields *) -1,};

// Instruction rts
static vcpu_local_instr_attrs _sym1486 { "0000000000000000000010000000000000000001000000000000000000000000000000000000010000" , nullptr };

// Instruction rts
static struct enum_fields *_sym1488[] = {  (struct enum_fields *) -1,};

// Instruction opX_nop
static vcpu_local_instr_attrs _sym1489 { "0000000000000000000000000000000000001000000000000000000000000000000000000000100000" , nullptr };

// Instruction opX_nop
static struct enum_fields *_sym1491[] = {  (struct enum_fields *) -1,};

// Instruction swbreak
static vcpu_local_instr_attrs _sym1492 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Instruction swbreak
static struct enum_fields *_sym1494[] = {  (struct enum_fields *) -1,};

// Instruction swbreak_HI
static vcpu_local_instr_attrs _sym1495 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Shorthand:  swbreak_HI -> swbreak;

// Instruction swbreak_HI
static struct adl_opcode _sym1498[] = {
  // swbreak    (0)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1495,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1499[] = {  (struct enum_fields *) -1,};

// Instruction opX_nop
static vcpu_local_instr_attrs _sym1500 { "0000000000000000000000000000000000001000000000000000000000000000000000000000100000" , nullptr };

// Instruction opX_nop
static struct enum_fields *_sym1502[] = {  (struct enum_fields *) -1,};

// Instruction swbreak
static vcpu_local_instr_attrs _sym1503 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Instruction swbreak
static struct enum_fields *_sym1505[] = {  (struct enum_fields *) -1,};

// Instruction swbreak_LO
static vcpu_local_instr_attrs _sym1506 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Shorthand:  swbreak_LO -> swbreak;

// Instruction swbreak_LO
static struct adl_opcode _sym1509[] = {
  // swbreak    (0)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1506,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1510[] = {  (struct enum_fields *) -1,};

// Instruction addC_aX_Is19_syn
static vcpu_local_instr_attrs _sym1511 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  addC_aX_Is19_syn -> addC_aY_aX_Is19;
static struct adl_operand _sym1512_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 0, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addC_aX_Is19_syn
static struct adl_operand _sym1513_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{219, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1514[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1512_operands,0,0,0, 0,0,&_sym1511,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1515[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction addC_aY_aX_Is19
static vcpu_local_instr_attrs _sym1516 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction addC_aY_aX_Is19
static struct adl_operand _sym1517_operands_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 1, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 2, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1518[] = { &_sym114, &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aX_Is19_syn
adl_instr_attr_val _sym1519[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "add_line_aX_Is9_line1_wide_imm" }, { instr_opCA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1520 { "0000000000000000000010000001000000100000000000000000000000000000000000000001000000" , _sym1519 };

// Shorthand:  add_aX_Is19_syn -> addC_aY_aX_Is19;
static struct adl_operand _sym1521_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 0, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_aX_Is19_syn
static struct adl_operand _sym1522_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{219, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1523[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1521_operands,0,0,0, 0,0,&_sym1520,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1524[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aY_aX_Is19_syn
static vcpu_local_instr_attrs _sym1525 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  add_aY_aX_Is19_syn -> addC_aY_aX_Is19;
static struct adl_operand _sym1526_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 1, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 2, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_aY_aX_Is19_syn
static struct adl_operand _sym1527_operands_operands[] = { {58, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{42, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{219, 2, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1528[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1526_operands,0,0,0, 0,0,&_sym1525,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1529[] = { &_sym114, &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aY_sp_Is19
static vcpu_local_instr_attrs _sym1530 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction add_aY_sp_Is19
static struct adl_operand _sym1531_operands_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1532[] = { &_sym114, 0,  (struct enum_fields *) -1,};

// Instruction cmp_aX_I
static vcpu_local_instr_attrs _sym1533 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction cmp_aX_I
static struct adl_operand _sym1534_operands_operands[] = { {56, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{225, 1, ADL_ABSOLUTE, 0, 0, 14, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1535[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction jmp_Iu25
static vcpu_local_instr_attrs _sym1536 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_Iu25 -> jmp_cc_Iu25;
static struct adl_operand _sym1537_operands[] = { {318, 0, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_Iu25
static struct adl_operand _sym1538_operands_operands[] = { {318, 0, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1539[] = {
  // jmp_cc_Iu25    (0)
  { "jmp_cc_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1537_operands,0,0,1, 0,0,&_sym1536,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1540[] = { 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_Iu25
static vcpu_local_instr_attrs _sym1541 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_au_Iu25
static struct adl_operand _sym1542_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1543[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_gX
static vcpu_local_instr_attrs _sym1544 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_au_gX
static struct adl_operand _sym1545_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1546[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_au_pc_Is25
static vcpu_local_instr_attrs _sym1547 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_au_pc_Is25
static struct adl_operand _sym1548_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1549[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_pc_Is25_minus
static vcpu_local_instr_attrs _sym1550 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_au_pc_Is25_minus -> jmp_au_pc_Is25;

static bfd_uint64_t _sym1552_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1552_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1551_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1552_modifier, _sym1552_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jmp_au_pc_Is25_minus
static struct adl_operand _sym1553_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1554[] = {
  // jmp_au_pc_Is25    (0)
  { "jmp_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x36000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1551_operands,0,0,1, 0,0,&_sym1550,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1555[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_pc_Is25_zero
static vcpu_local_instr_attrs _sym1556 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_au_pc_Is25_zero -> jmp_au_pc_Is25;
static struct adl_operand _sym1557_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_au_pc_Is25_zero
static struct adl_operand _sym1558_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1559[] = {
  // jmp_au_pc_Is25    (0)
  { "jmp_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x36000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1557_operands,0,0,1, 0,0,&_sym1556,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1560[] = { &_sym214,  (struct enum_fields *) -1,};

// Instruction jmp_cc_Iu25
static vcpu_local_instr_attrs _sym1561 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_Iu25
static struct adl_operand _sym1562_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1563[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jmp_cc_au_gX
static vcpu_local_instr_attrs _sym1564 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_au_gX
static struct adl_operand _sym1565_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1566[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_cc_gX
static vcpu_local_instr_attrs _sym1567 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_gX
static struct adl_operand _sym1568_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1569[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_Is25
static vcpu_local_instr_attrs _sym1570 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_pc_Is25
static struct adl_operand _sym1571_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1572[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_Is25_minus
static vcpu_local_instr_attrs _sym1573 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_cc_pc_Is25_minus -> jmp_cc_pc_Is25;

static bfd_uint64_t _sym1575_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1575_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1574_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1575_modifier, _sym1575_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jmp_cc_pc_Is25_minus
static struct adl_operand _sym1576_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1577[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1574_operands,0,0,1, 0,0,&_sym1573,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1578[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_Is25_zero
static vcpu_local_instr_attrs _sym1579 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_cc_pc_Is25_zero -> jmp_cc_pc_Is25;
static struct adl_operand _sym1580_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_cc_pc_Is25_zero
static struct adl_operand _sym1581_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1582[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1580_operands,0,0,1, 0,0,&_sym1579,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1583[] = { &_sym216,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_gX
static vcpu_local_instr_attrs _sym1584 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_pc_gX
static struct adl_operand _sym1585_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1586[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_gX
static vcpu_local_instr_attrs _sym1587 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_gX -> jmp_cc_gX;
static struct adl_operand _sym1588_operands[] = { {186, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_gX
static struct adl_operand _sym1589_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1590[] = {
  // jmp_cc_gX    (0)
  { "jmp_cc_gX", 1, 4, 36, 64,  0x3, { 0x0,0x2c000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1588_operands,0,0,1, 0,0,&_sym1587,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1591[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_pc_Is25_minus
static vcpu_local_instr_attrs _sym1592 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_pc_Is25_minus -> jmp_cc_pc_Is25;

static bfd_uint64_t _sym1594_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[0].X_add_number),FALSE)); }

static int _sym1594_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym1593_operands[] = { {319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1594_modifier, _sym1594_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jmp_pc_Is25_minus
static struct adl_operand _sym1595_operands_operands[] = { {290, 0, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1596[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1593_operands,0,0,1, 0,0,&_sym1592,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1597[] = { 0,  (struct enum_fields *) -1,};

// Instruction jmp_pc_Is25_plus
static vcpu_local_instr_attrs _sym1598 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_pc_Is25_plus -> jmp_cc_pc_Is25;
static struct adl_operand _sym1599_operands[] = { {319, 0, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_pc_Is25_plus
static struct adl_operand _sym1600_operands_operands[] = { {319, 0, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1601[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1599_operands,0,0,1, 0,0,&_sym1598,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1602[] = { 0,  (struct enum_fields *) -1,};

// Instruction jmp_pc_gX
static vcpu_local_instr_attrs _sym1603 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_pc_gX -> jmp_cc_pc_gX;
static struct adl_operand _sym1604_operands[] = { {186, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_pc_gX
static struct adl_operand _sym1605_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1606[] = {
  // jmp_cc_pc_gX    (0)
  { "jmp_cc_pc_gX", 1, 4, 36, 64,  0x3, { 0x0,0x3c000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1604_operands,0,0,1, 0,0,&_sym1603,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1607[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_au_Iu25
static vcpu_local_instr_attrs _sym1608 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_Iu25
static struct adl_operand _sym1609_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1610[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jsr_au_gX
static vcpu_local_instr_attrs _sym1611 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_gX
static struct adl_operand _sym1612_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1613[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_Is25
static vcpu_local_instr_attrs _sym1614 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_pc_Is25
static struct adl_operand _sym1615_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1616[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_Is25_minus
static vcpu_local_instr_attrs _sym1617 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_au_pc_Is25_minus -> jsr_au_pc_Is25;

static bfd_uint64_t _sym1619_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1619_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1618_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1619_modifier, _sym1619_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jsr_au_pc_Is25_minus
static struct adl_operand _sym1620_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1621[] = {
  // jsr_au_pc_Is25    (0)
  { "jsr_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x32000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1618_operands,0,0,1, 0,0,&_sym1617,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1622[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_Is25_zero
static vcpu_local_instr_attrs _sym1623 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_au_pc_Is25_zero -> jsr_au_pc_Is25;
static struct adl_operand _sym1624_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jsr_au_pc_Is25_zero
static struct adl_operand _sym1625_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1626[] = {
  // jsr_au_pc_Is25    (0)
  { "jsr_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x32000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1624_operands,0,0,1, 0,0,&_sym1623,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1627[] = { &_sym214,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_gX
static vcpu_local_instr_attrs _sym1628 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_pc_gX
static struct adl_operand _sym1629_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1630[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_cc_Iu25
static vcpu_local_instr_attrs _sym1631 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_Iu25
static struct adl_operand _sym1632_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1633[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jsr_cc_gX
static vcpu_local_instr_attrs _sym1634 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_gX
static struct adl_operand _sym1635_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1636[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_Is25
static vcpu_local_instr_attrs _sym1637 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_pc_Is25
static struct adl_operand _sym1638_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1639[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_Is25_minus
static vcpu_local_instr_attrs _sym1640 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_cc_pc_Is25_minus -> jsr_cc_pc_Is25;

static bfd_uint64_t _sym1642_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1642_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1641_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1642_modifier, _sym1642_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jsr_cc_pc_Is25_minus
static struct adl_operand _sym1643_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1644[] = {
  // jsr_cc_pc_Is25    (0)
  { "jsr_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1641_operands,0,0,1, 0,0,&_sym1640,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1645[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_Is25_zero
static vcpu_local_instr_attrs _sym1646 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_cc_pc_Is25_zero -> jsr_cc_pc_Is25;
static struct adl_operand _sym1647_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jsr_cc_pc_Is25_zero
static struct adl_operand _sym1648_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1649[] = {
  // jsr_cc_pc_Is25    (0)
  { "jsr_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1647_operands,0,0,1, 0,0,&_sym1646,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1650[] = { &_sym216,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_gX
static vcpu_local_instr_attrs _sym1651 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_pc_gX
static struct adl_operand _sym1652_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1653[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction ldC_agX_Is18
static vcpu_local_instr_attrs _sym1654 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_agX_Is18
static struct adl_operand _sym1655_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1656[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_agX_Is18_zero
static vcpu_local_instr_attrs _sym1657 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_agX_Is18_zero -> ldC_agX_Is18;
static struct adl_operand _sym1658_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_agX_Is18_zero
static struct adl_operand _sym1659_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1660[] = {
  // ldC_agX_Is18    (0)
  { "ldC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1658_operands,0,0,0, 0,0,&_sym1657,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1661[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction ldC_agY_spIs21
static vcpu_local_instr_attrs _sym1662 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_agY_spIs21
static struct adl_operand _sym1663_operands_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1664[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldC_agY_spIs21_zero
static vcpu_local_instr_attrs _sym1665 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_agY_spIs21_zero -> ldC_agY_spIs21;
static struct adl_operand _sym1666_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_agY_spIs21_zero
static struct adl_operand _sym1667_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1668[] = {
  // ldC_agY_spIs21    (0)
  { "ldC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x66000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1666_operands,0,0,0, 0,0,&_sym1665,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1669[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agXIs18
static vcpu_local_instr_attrs _sym1670 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_gY_agXIs18
static struct adl_operand _sym1671_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1672[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1673 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_gY_agXIs18_zero -> ldC_gY_agXIs18;
static struct adl_operand _sym1674_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_gY_agXIs18_zero
static struct adl_operand _sym1675_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1676[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1674_operands,0,0,0, 0,0,&_sym1673,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1677[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agX_Is18
static vcpu_local_instr_attrs _sym1678 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_gY_agX_Is18
static struct adl_operand _sym1679_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1680[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1681 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_gY_agX_Is18_zero -> ldC_gY_agX_Is18;
static struct adl_operand _sym1682_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_gY_agX_Is18_zero
static struct adl_operand _sym1683_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1684[] = {
  // ldC_gY_agX_Is18    (0)
  { "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1682_operands,0,0,0, 0,0,&_sym1681,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1685[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldC_u_agY_spIs21
static vcpu_local_instr_attrs _sym1686 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_u_agY_spIs21
static struct adl_operand _sym1687_operands_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1688[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldC_u_agY_spIs21_zero
static vcpu_local_instr_attrs _sym1689 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_u_agY_spIs21_zero -> ldC_u_agY_spIs21;
static struct adl_operand _sym1690_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_u_agY_spIs21_zero
static struct adl_operand _sym1691_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1692[] = {
  // ldC_u_agY_spIs21    (0)
  { "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x67000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1690_operands,0,0,0, 0,0,&_sym1689,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1693[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ldC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym1694 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_u_gY_agXIs18
static struct adl_operand _sym1695_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1696[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1697 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_u_gY_agXIs18_zero -> ldC_u_gY_agXIs18;
static struct adl_operand _sym1698_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_u_gY_agXIs18_zero
static struct adl_operand _sym1699_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1700[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1698_operands,0,0,0, 0,0,&_sym1697,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1701[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_agY_spIs21
adl_instr_attr_val _sym1702[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ld_gX_sp_Is10" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1703 { "0001000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1702 };

// Shorthand:  ld_agY_spIs21 -> ldC_agY_spIs21;
static struct adl_operand _sym1704_operands[] = { {233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_agY_spIs21
static struct adl_operand _sym1705_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{232, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1706[] = {
  // ldC_agY_spIs21    (0)
  { "ldC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x66000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1704_operands,0,0,0, 0,0,&_sym1703,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1707[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_agY_spIs21_zero
static vcpu_local_instr_attrs _sym1708 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_agY_spIs21_zero -> ldC_agY_spIs21;
static struct adl_operand _sym1709_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_agY_spIs21_zero
static struct adl_operand _sym1710_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1711[] = {
  // ldC_agY_spIs21    (0)
  { "ldC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x66000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1709_operands,0,0,0, 0,0,&_sym1708,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1712[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_gY_agXIs18
adl_instr_attr_val _sym1713[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldS_GX_agY_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1714 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1713 };

// Shorthand:  ld_gY_agXIs18 -> ldC_gY_agXIs18;
static struct adl_operand _sym1715_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agXIs18
static struct adl_operand _sym1716_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1717[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1715_operands,0,0,0, 0,0,&_sym1714,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1718[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1719 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_gY_agXIs18_zero -> ldC_gY_agXIs18;
static struct adl_operand _sym1720_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agXIs18_zero
static struct adl_operand _sym1721_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1722[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1720_operands,0,0,0, 0,0,&_sym1719,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1723[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_gY_agX_Is18
adl_instr_attr_val _sym1724[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldS_GX_agY_u_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1725 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1724 };

// Shorthand:  ld_gY_agX_Is18 -> ldC_gY_agX_Is18;
static struct adl_operand _sym1726_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agX_Is18
static struct adl_operand _sym1727_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1728[] = {
  // ldC_gY_agX_Is18    (0)
  { "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1726_operands,0,0,0, 0,0,&_sym1725,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1729[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1730 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_gY_agX_Is18_zero -> ldC_gY_agX_Is18;
static struct adl_operand _sym1731_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agX_Is18_zero
static struct adl_operand _sym1732_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1733[] = {
  // ldC_gY_agX_Is18    (0)
  { "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1731_operands,0,0,0, 0,0,&_sym1730,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1734[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_agXIs18
adl_instr_attr_val _sym1735[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldS_u_GX_agY_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1736 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1735 };

// Shorthand:  ld_u_gY_agXIs18 -> ldC_u_gY_agXIs18;
static struct adl_operand _sym1737_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_agXIs18
static struct adl_operand _sym1738_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1739[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1737_operands,0,0,0, 0,0,&_sym1736,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1740[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1741 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_u_gY_agXIs18_zero -> ldC_u_gY_agXIs18;
static struct adl_operand _sym1742_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_agXIs18_zero
static struct adl_operand _sym1743_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1744[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1742_operands,0,0,0, 0,0,&_sym1741,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1745[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_spIs21
adl_instr_attr_val _sym1746[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ld_u_gX_sp_Is10" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1747 { "0001000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1746 };

// Shorthand:  ld_u_gY_spIs21 -> ldC_u_agY_spIs21;
static struct adl_operand _sym1748_operands[] = { {233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_spIs21
static struct adl_operand _sym1749_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{232, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1750[] = {
  // ldC_u_agY_spIs21    (0)
  { "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x67000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1748_operands,0,0,0, 0,0,&_sym1747,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1751[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1752 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_u_gY_spIs21_zero -> ldC_u_agY_spIs21;
static struct adl_operand _sym1753_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_spIs21_zero
static struct adl_operand _sym1754_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1755[] = {
  // ldC_u_agY_spIs21    (0)
  { "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x67000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1753_operands,0,0,0, 0,0,&_sym1752,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1756[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agXIs18
static vcpu_local_instr_attrs _sym1757 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_gY_agXIs18
static struct adl_operand _sym1758_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1759[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1760 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_gY_agXIs18_zero -> ldbC_gY_agXIs18;
static struct adl_operand _sym1761_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_gY_agXIs18_zero
static struct adl_operand _sym1762_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1763[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1761_operands,0,0,0, 0,0,&_sym1760,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1764[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agX_Is18
static vcpu_local_instr_attrs _sym1765 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_gY_agX_Is18
static struct adl_operand _sym1766_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1767[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1768 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_gY_agX_Is18_zero -> ldbC_gY_agX_Is18;
static struct adl_operand _sym1769_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_gY_agX_Is18_zero
static struct adl_operand _sym1770_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1771[] = {
  // ldbC_gY_agX_Is18    (0)
  { "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1769_operands,0,0,0, 0,0,&_sym1768,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1772[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agXIs18
static vcpu_local_instr_attrs _sym1773 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_s_gY_agXIs18
static struct adl_operand _sym1774_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1775[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1776 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_s_gY_agXIs18_zero -> ldbC_s_gY_agXIs18;
static struct adl_operand _sym1777_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_s_gY_agXIs18_zero
static struct adl_operand _sym1778_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1779[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1777_operands,0,0,0, 0,0,&_sym1776,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1780[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agX_Is18
static vcpu_local_instr_attrs _sym1781 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_s_gY_agX_Is18
static struct adl_operand _sym1782_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1783[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1784 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_s_gY_agX_Is18_zero -> ldbC_s_gY_agX_Is18;
static struct adl_operand _sym1785_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_s_gY_agX_Is18_zero
static struct adl_operand _sym1786_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1787[] = {
  // ldbC_s_gY_agX_Is18    (0)
  { "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1785_operands,0,0,0, 0,0,&_sym1784,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1788[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym1789 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_u_gY_agXIs18
static struct adl_operand _sym1790_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1791[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1792 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_u_gY_agXIs18_zero -> ldbC_u_gY_agXIs18;
static struct adl_operand _sym1793_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_u_gY_agXIs18_zero
static struct adl_operand _sym1794_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1795[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1793_operands,0,0,0, 0,0,&_sym1792,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1796[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_u_s_gY_agXIs18
static vcpu_local_instr_attrs _sym1797 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_u_s_gY_agXIs18
static struct adl_operand _sym1798_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1799[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1800 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_u_s_gY_agXIs18_zero -> ldbC_u_s_gY_agXIs18;
static struct adl_operand _sym1801_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_u_s_gY_agXIs18_zero
static struct adl_operand _sym1802_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1803[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1801_operands,0,0,0, 0,0,&_sym1800,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1804[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agXIs18
adl_instr_attr_val _sym1805[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gZ_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1806 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1805 };

// Shorthand:  ldb_gY_agXIs18 -> ldbC_gY_agXIs18;
static struct adl_operand _sym1807_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agXIs18
static struct adl_operand _sym1808_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1809[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1807_operands,0,0,0, 0,0,&_sym1806,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1810[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1811 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_gY_agXIs18_zero -> ldbC_gY_agXIs18;
static struct adl_operand _sym1812_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agXIs18_zero
static struct adl_operand _sym1813_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1814[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1812_operands,0,0,0, 0,0,&_sym1811,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1815[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agX_Is18
adl_instr_attr_val _sym1816[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_u_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1817 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1816 };

// Shorthand:  ldb_gY_agX_Is18 -> ldbC_gY_agX_Is18;
static struct adl_operand _sym1818_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agX_Is18
static struct adl_operand _sym1819_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1820[] = {
  // ldbC_gY_agX_Is18    (0)
  { "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1818_operands,0,0,0, 0,0,&_sym1817,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1821[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1822 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_gY_agX_Is18_zero -> ldbC_gY_agX_Is18;
static struct adl_operand _sym1823_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agX_Is18_zero
static struct adl_operand _sym1824_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1825[] = {
  // ldbC_gY_agX_Is18    (0)
  { "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1823_operands,0,0,0, 0,0,&_sym1822,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1826[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agXIs18
adl_instr_attr_val _sym1827[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gZ_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1828 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1827 };

// Shorthand:  ldb_s_gY_agXIs18 -> ldbC_s_gY_agXIs18;
static struct adl_operand _sym1829_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agXIs18
static struct adl_operand _sym1830_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1831[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x66800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1829_operands,0,0,0, 0,0,&_sym1828,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1832[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1833 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_s_gY_agXIs18_zero -> ldbC_s_gY_agXIs18;
static struct adl_operand _sym1834_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agXIs18_zero
static struct adl_operand _sym1835_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1836[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1834_operands,0,0,0, 0,0,&_sym1833,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1837[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_Is18
adl_instr_attr_val _sym1838[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_u_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1839 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1838 };

// Shorthand:  ldb_s_gY_agX_Is18 -> ldbC_s_gY_agX_Is18;
static struct adl_operand _sym1840_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_Is18
static struct adl_operand _sym1841_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1842[] = {
  // ldbC_s_gY_agX_Is18    (0)
  { "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1840_operands,0,0,0, 0,0,&_sym1839,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1843[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1844 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_Is18_zero -> ldbC_s_gY_agX_Is18;
static struct adl_operand _sym1845_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_Is18_zero
static struct adl_operand _sym1846_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1847[] = {
  // ldbC_s_gY_agX_Is18    (0)
  { "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1845_operands,0,0,0, 0,0,&_sym1844,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1848[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_gY_agXIs18
adl_instr_attr_val _sym1849[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1850 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1849 };

// Shorthand:  ldb_u_gY_agXIs18 -> ldbC_u_gY_agXIs18;
static struct adl_operand _sym1851_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_gY_agXIs18
static struct adl_operand _sym1852_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1853[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1851_operands,0,0,0, 0,0,&_sym1850,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1854[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1855 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_u_gY_agXIs18_zero -> ldbC_u_gY_agXIs18;
static struct adl_operand _sym1856_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_gY_agXIs18_zero
static struct adl_operand _sym1857_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1858[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1856_operands,0,0,0, 0,0,&_sym1855,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1859[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agXIs18
adl_instr_attr_val _sym1860[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1861 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1860 };

// Shorthand:  ldb_u_s_gY_agXIs18 -> ldbC_u_s_gY_agXIs18;
static struct adl_operand _sym1862_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agXIs18
static struct adl_operand _sym1863_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1864[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x67800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1862_operands,0,0,0, 0,0,&_sym1861,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1865[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1866 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agXIs18_zero -> ldbC_u_s_gY_agXIs18;
static struct adl_operand _sym1867_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agXIs18_zero
static struct adl_operand _sym1868_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1869[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1867_operands,0,0,0, 0,0,&_sym1866,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1870[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agXIs18
static vcpu_local_instr_attrs _sym1871 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_agXIs18
static struct adl_operand _sym1872_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1873[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1874 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_agXIs18_zero -> ldhC_gY_agXIs18;
static struct adl_operand _sym1875_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_agXIs18_zero
static struct adl_operand _sym1876_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1877[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1875_operands,0,0,0, 0,0,&_sym1874,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1878[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agX_Is18
static vcpu_local_instr_attrs _sym1879 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_agX_Is18
static struct adl_operand _sym1880_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1881[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1882 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_agX_Is18_zero -> ldhC_gY_agX_Is18;
static struct adl_operand _sym1883_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_agX_Is18_zero
static struct adl_operand _sym1884_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1885[] = {
  // ldhC_gY_agX_Is18    (0)
  { "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x69000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1883_operands,0,0,0, 0,0,&_sym1882,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1886[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21
static vcpu_local_instr_attrs _sym1887 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_spIs21
static struct adl_operand _sym1888_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1889[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym1890 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_spIs21_ldh -> ldhC_gY_spIs21;
static struct adl_operand _sym1891_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_spIs21_ldh
static struct adl_operand _sym1892_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1893[] = {
  // ldhC_gY_spIs21    (0)
  { "ldhC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6c800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1891_operands,0,0,0, 0,0,&_sym1890,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1894[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym1895 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_spIs21_ldh_zero -> ldhC_gY_spIs21;
static struct adl_operand _sym1896_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_spIs21_ldh_zero
static struct adl_operand _sym1897_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1898[] = {
  // ldhC_gY_spIs21    (0)
  { "ldhC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1896_operands,0,0,0, 0,0,&_sym1895,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1899[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1900 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_spIs21_zero -> ldhC_gY_spIs21;
static struct adl_operand _sym1901_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_spIs21_zero
static struct adl_operand _sym1902_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1903[] = {
  // ldhC_gY_spIs21    (0)
  { "ldhC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1901_operands,0,0,0, 0,0,&_sym1900,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1904[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21
static vcpu_local_instr_attrs _sym1905 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_sp_Is21
static struct adl_operand _sym1906_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1907[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21_ldh
static vcpu_local_instr_attrs _sym1908 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_sp_Is21_ldh -> ldhC_gY_sp_Is21;
static struct adl_operand _sym1909_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_sp_Is21_ldh
static struct adl_operand _sym1910_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1911[] = {
  // ldhC_gY_sp_Is21    (0)
  { "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x69800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1909_operands,0,0,0, 0,0,&_sym1908,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1912[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21_ldh_zero
static vcpu_local_instr_attrs _sym1913 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_sp_Is21_ldh_zero -> ldhC_gY_sp_Is21;
static struct adl_operand _sym1914_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_sp_Is21_ldh_zero
static struct adl_operand _sym1915_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1916[] = {
  // ldhC_gY_sp_Is21    (0)
  { "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x69800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1914_operands,0,0,0, 0,0,&_sym1913,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1917[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21_zero
static vcpu_local_instr_attrs _sym1918 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_sp_Is21_zero -> ldhC_gY_sp_Is21;
static struct adl_operand _sym1919_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_sp_Is21_zero
static struct adl_operand _sym1920_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1921[] = {
  // ldhC_gY_sp_Is21    (0)
  { "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x69800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1919_operands,0,0,0, 0,0,&_sym1918,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1922[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agXIs18
static vcpu_local_instr_attrs _sym1923 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_agXIs18
static struct adl_operand _sym1924_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1925[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1926 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_agXIs18_zero -> ldhC_s_gY_agXIs18;
static struct adl_operand _sym1927_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_agXIs18_zero
static struct adl_operand _sym1928_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1929[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1927_operands,0,0,0, 0,0,&_sym1926,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1930[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agX_Is18
static vcpu_local_instr_attrs _sym1931 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_agX_Is18
static struct adl_operand _sym1932_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1933[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1934 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_agX_Is18_zero -> ldhC_s_gY_agX_Is18;
static struct adl_operand _sym1935_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_agX_Is18_zero
static struct adl_operand _sym1936_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1937[] = {
  // ldhC_s_gY_agX_Is18    (0)
  { "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x6b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1935_operands,0,0,0, 0,0,&_sym1934,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1938[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21
static vcpu_local_instr_attrs _sym1939 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_spIs21
static struct adl_operand _sym1940_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1941[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym1942 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_spIs21_ldh -> ldhC_s_gY_spIs21;
static struct adl_operand _sym1943_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_spIs21_ldh
static struct adl_operand _sym1944_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1945[] = {
  // ldhC_s_gY_spIs21    (0)
  { "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6e800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1943_operands,0,0,0, 0,0,&_sym1942,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1946[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym1947 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_spIs21_ldh_zero -> ldhC_s_gY_spIs21;
static struct adl_operand _sym1948_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_spIs21_ldh_zero
static struct adl_operand _sym1949_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1950[] = {
  // ldhC_s_gY_spIs21    (0)
  { "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6e800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1948_operands,0,0,0, 0,0,&_sym1947,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1951[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1952 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_spIs21_zero -> ldhC_s_gY_spIs21;
static struct adl_operand _sym1953_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_spIs21_zero
static struct adl_operand _sym1954_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1955[] = {
  // ldhC_s_gY_spIs21    (0)
  { "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6e800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1953_operands,0,0,0, 0,0,&_sym1952,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1956[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21
static vcpu_local_instr_attrs _sym1957 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_sp_Is21
static struct adl_operand _sym1958_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1959[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21_ldh
static vcpu_local_instr_attrs _sym1960 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_sp_Is21_ldh -> ldhC_s_gY_sp_Is21;
static struct adl_operand _sym1961_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_sp_Is21_ldh
static struct adl_operand _sym1962_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1963[] = {
  // ldhC_s_gY_sp_Is21    (0)
  { "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x6b800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1961_operands,0,0,0, 0,0,&_sym1960,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1964[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21_ldh_zero
static vcpu_local_instr_attrs _sym1965 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_sp_Is21_ldh_zero -> ldhC_s_gY_sp_Is21;
static struct adl_operand _sym1966_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_sp_Is21_ldh_zero
static struct adl_operand _sym1967_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1968[] = {
  // ldhC_s_gY_sp_Is21    (0)
  { "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x6b800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1966_operands,0,0,0, 0,0,&_sym1965,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1969[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21_zero
static vcpu_local_instr_attrs _sym1970 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_sp_Is21_zero -> ldhC_s_gY_sp_Is21;
static struct adl_operand _sym1971_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_sp_Is21_zero
static struct adl_operand _sym1972_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1973[] = {
  // ldhC_s_gY_sp_Is21    (0)
  { "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x6b800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1971_operands,0,0,0, 0,0,&_sym1970,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1974[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym1975 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_gY_agXIs18
static struct adl_operand _sym1976_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1977[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1978 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_agXIs18_zero -> ldhC_u_gY_agXIs18;
static struct adl_operand _sym1979_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_agXIs18_zero
static struct adl_operand _sym1980_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1981[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1979_operands,0,0,0, 0,0,&_sym1978,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1982[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21
static vcpu_local_instr_attrs _sym1983 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_gY_spIs21
static struct adl_operand _sym1984_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1985[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym1986 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_spIs21_ldh -> ldhC_u_gY_spIs21;
static struct adl_operand _sym1987_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_spIs21_ldh
static struct adl_operand _sym1988_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1989[] = {
  // ldhC_u_gY_spIs21    (0)
  { "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1987_operands,0,0,0, 0,0,&_sym1986,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1990[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym1991 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_spIs21_ldh_zero -> ldhC_u_gY_spIs21;
static struct adl_operand _sym1992_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_spIs21_ldh_zero
static struct adl_operand _sym1993_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1994[] = {
  // ldhC_u_gY_spIs21    (0)
  { "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1992_operands,0,0,0, 0,0,&_sym1991,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1995[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1996 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_spIs21_zero -> ldhC_u_gY_spIs21;
static struct adl_operand _sym1997_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_spIs21_zero
static struct adl_operand _sym1998_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1999[] = {
  // ldhC_u_gY_spIs21    (0)
  { "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1997_operands,0,0,0, 0,0,&_sym1996,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2000[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_agXIs18
static vcpu_local_instr_attrs _sym2001 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_s_gY_agXIs18
static struct adl_operand _sym2002_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2003[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2004 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_agXIs18_zero -> ldhC_u_s_gY_agXIs18;
static struct adl_operand _sym2005_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_agXIs18_zero
static struct adl_operand _sym2006_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2007[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2005_operands,0,0,0, 0,0,&_sym2004,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2008[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21
static vcpu_local_instr_attrs _sym2009 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_s_gY_spIs21
static struct adl_operand _sym2010_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2011[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym2012 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_spIs21_ldh -> ldhC_u_s_gY_spIs21;
static struct adl_operand _sym2013_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_spIs21_ldh
static struct adl_operand _sym2014_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2015[] = {
  // ldhC_u_s_gY_spIs21    (0)
  { "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6f800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2013_operands,0,0,0, 0,0,&_sym2012,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2016[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym2017 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_spIs21_ldh_zero -> ldhC_u_s_gY_spIs21;
static struct adl_operand _sym2018_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_spIs21_ldh_zero
static struct adl_operand _sym2019_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2020[] = {
  // ldhC_u_s_gY_spIs21    (0)
  { "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6f800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2018_operands,0,0,0, 0,0,&_sym2017,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2021[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2022 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_spIs21_zero -> ldhC_u_s_gY_spIs21;
static struct adl_operand _sym2023_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_spIs21_zero
static struct adl_operand _sym2024_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2025[] = {
  // ldhC_u_s_gY_spIs21    (0)
  { "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6f800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2023_operands,0,0,0, 0,0,&_sym2022,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2026[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agXIs18
adl_instr_attr_val _sym2027[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gZ_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2028 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2027 };

// Shorthand:  ldh_gY_agXIs18 -> ldhC_gY_agXIs18;
static struct adl_operand _sym2029_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agXIs18
static struct adl_operand _sym2030_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2031[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2029_operands,0,0,0, 0,0,&_sym2028,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2032[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2033 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_gY_agXIs18_zero -> ldhC_gY_agXIs18;
static struct adl_operand _sym2034_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agXIs18_zero
static struct adl_operand _sym2035_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2036[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2034_operands,0,0,0, 0,0,&_sym2033,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2037[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agX_Is18
adl_instr_attr_val _sym2038[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_u_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2039 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2038 };

// Shorthand:  ldh_gY_agX_Is18 -> ldhC_gY_agX_Is18;
static struct adl_operand _sym2040_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agX_Is18
static struct adl_operand _sym2041_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2042[] = {
  // ldhC_gY_agX_Is18    (0)
  { "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x69000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2040_operands,0,0,0, 0,0,&_sym2039,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2043[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2044 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_gY_agX_Is18_zero -> ldhC_gY_agX_Is18;
static struct adl_operand _sym2045_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agX_Is18_zero
static struct adl_operand _sym2046_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2047[] = {
  // ldhC_gY_agX_Is18    (0)
  { "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x69000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2045_operands,0,0,0, 0,0,&_sym2044,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2048[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agXIs18
adl_instr_attr_val _sym2049[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gZ_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2050 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2049 };

// Shorthand:  ldh_s_gY_agXIs18 -> ldhC_s_gY_agXIs18;
static struct adl_operand _sym2051_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agXIs18
static struct adl_operand _sym2052_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2053[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2051_operands,0,0,0, 0,0,&_sym2050,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2054[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2055 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_s_gY_agXIs18_zero -> ldhC_s_gY_agXIs18;
static struct adl_operand _sym2056_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agXIs18_zero
static struct adl_operand _sym2057_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2058[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2056_operands,0,0,0, 0,0,&_sym2055,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2059[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_Is18
adl_instr_attr_val _sym2060[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_u_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2061 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2060 };

// Shorthand:  ldh_s_gY_agX_Is18 -> ldhC_s_gY_agX_Is18;
static struct adl_operand _sym2062_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_Is18
static struct adl_operand _sym2063_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2064[] = {
  // ldhC_s_gY_agX_Is18    (0)
  { "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x6b000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2062_operands,0,0,0, 0,0,&_sym2061,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2065[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2066 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_Is18_zero -> ldhC_s_gY_agX_Is18;
static struct adl_operand _sym2067_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_Is18_zero
static struct adl_operand _sym2068_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2069[] = {
  // ldhC_s_gY_agX_Is18    (0)
  { "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x6b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2067_operands,0,0,0, 0,0,&_sym2066,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2070[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_gY_agXIs18
adl_instr_attr_val _sym2071[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2072 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2071 };

// Shorthand:  ldh_u_gY_agXIs18 -> ldhC_u_gY_agXIs18;
static struct adl_operand _sym2073_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_gY_agXIs18
static struct adl_operand _sym2074_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2075[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2073_operands,0,0,0, 0,0,&_sym2072,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2076[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2077 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_u_gY_agXIs18_zero -> ldhC_u_gY_agXIs18;
static struct adl_operand _sym2078_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_gY_agXIs18_zero
static struct adl_operand _sym2079_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2080[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2078_operands,0,0,0, 0,0,&_sym2077,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2081[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agXIs18
adl_instr_attr_val _sym2082[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2083 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2082 };

// Shorthand:  ldh_u_s_gY_agXIs18 -> ldhC_u_s_gY_agXIs18;
static struct adl_operand _sym2084_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agXIs18
static struct adl_operand _sym2085_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2086[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6f000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2084_operands,0,0,0, 0,0,&_sym2083,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2087[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2088 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agXIs18_zero -> ldhC_u_s_gY_agXIs18;
static struct adl_operand _sym2089_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agXIs18_zero
static struct adl_operand _sym2090_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2091[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2089_operands,0,0,0, 0,0,&_sym2088,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2092[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction loop_break_au_Iu25
static vcpu_local_instr_attrs _sym2093 { "0000000000000000000100000000000000000010100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  loop_break_au_Iu25 -> jmp_au_Iu25;
static struct adl_operand _sym2094_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction loop_break_au_Iu25
static struct adl_operand _sym2095_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2096[] = {
  // jmp_au_Iu25    (0)
  { "jmp_au_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x26000000,},0, "", 0, 2, 2, 0, 1, 0, _sym2094_operands,0,0,1, 0,0,&_sym2093,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2097[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction loop_break_cc_Iu25
static vcpu_local_instr_attrs _sym2098 { "0000000000000000000100000000000000000010100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  loop_break_cc_Iu25 -> jmp_cc_Iu25;
static struct adl_operand _sym2099_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction loop_break_cc_Iu25
static struct adl_operand _sym2100_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2101[] = {
  // jmp_cc_Iu25    (0)
  { "jmp_cc_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 2, 2, 0, 1, 0, _sym2099_operands,0,0,1, 0,0,&_sym2098,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2102[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction mv_aX_I
static vcpu_local_instr_attrs _sym2103 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction mv_aX_I
static struct adl_operand _sym2104_operands_operands[] = { {56, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{225, 1, ADL_ABSOLUTE, 0, 0, 14, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2105[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction nop_c
static vcpu_local_instr_attrs _sym2106 { "0000000000000000000010000000000000001000000000000000000000000000000000000001000000" , nullptr };

// Instruction nop_c
static struct enum_fields *_sym2108[] = {  (struct enum_fields *) -1,};

// Instruction nop_c_syn
static vcpu_local_instr_attrs _sym2109 { "0000000000000000000010000000000000001000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  nop_c_syn -> nop_c;

// Instruction nop_c_syn
static struct adl_opcode _sym2112[] = {
  // nop_c    (0)
  { "nop_c", 1, 4, 36, 64,  0x3, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2109,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2113[] = {  (struct enum_fields *) -1,};

// Instruction setC_loop_ITER
static vcpu_local_instr_attrs _sym2114 { "0000000000000000000100000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Instruction setC_loop_ITER
static struct adl_operand _sym2115_operands_operands[] = { {126, 0, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2116[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_ITER_set
adl_instr_attr_val _sym2117[] = { { instr_opC,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_Iu11_syn" }, { instr_opCB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2118 { "0000000000000000000100000100000000100010000000000000000000000000000000000001000000" , _sym2117 };

// Shorthand:  setC_loop_ITER_set -> setC_loop_ITER;

static bfd_uint64_t _sym2120_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2120_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2119_operands[] = { {126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2120_modifier, _sym2120_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction setC_loop_ITER_set
static struct adl_operand _sym2121_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2122[] = {
  // setC_loop_ITER    (0)
  { "setC_loop_ITER", 1, 4, 36, 64,  0x3, { 0x0,0xa000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2119_operands,0,0,0, 0,0,&_sym2118,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2123[] = { 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_ITER_setC
adl_instr_attr_val _sym2124[] = { { instr_opC,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_Iu11" }, { instr_opCB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2125 { "0000000000000000000100000100000000100010000000000000000000000000000000000001000000" , _sym2124 };

// Shorthand:  setC_loop_ITER_setC -> setC_loop_ITER;

static bfd_uint64_t _sym2127_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2127_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2126_operands[] = { {126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2127_modifier, _sym2127_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction setC_loop_ITER_setC
static struct adl_operand _sym2128_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2129[] = {
  // setC_loop_ITER    (0)
  { "setC_loop_ITER", 1, 4, 36, 64,  0x3, { 0x0,0xa000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2126_operands,0,0,0, 0,0,&_sym2125,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2130[] = { 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_aX_INSTR_set_loop_asX_Lb_Le
static vcpu_local_instr_attrs _sym2131 { "0000000000000000000010000000000000000010001000000000000000000000000000000001000000" , nullptr };

// Shorthand:  setC_loop_aX_INSTR_set_loop_asX_Lb_Le -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2133_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym2133_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym2132_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2133_modifier, _sym2133_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setC_loop_aX_INSTR_set_loop_asX_Lb_Le
static struct adl_operand _sym2134_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{316, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{317, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2135[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2132_operands,0,0,0, 0,0,&_sym2131,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2136[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_agX_INSTR
static vcpu_local_instr_attrs _sym2137 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Instruction setC_loop_agX_INSTR
static struct adl_operand _sym2138_operands_operands[] = { {124, 0, 0, 0, 0, 10, 0ull, 0x3ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{51, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2139[] = { 0, 0, &_sym100,  (struct enum_fields *) -1,};

// Instruction setC_loop_agX_INSTR_syn
static vcpu_local_instr_attrs _sym2140 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  setC_loop_agX_INSTR_syn -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2142_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym2142_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym2141_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2142_modifier, _sym2142_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setC_loop_agX_INSTR_syn
static struct adl_operand _sym2143_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{125, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0,C_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2144[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2141_operands,0,0,0, 0,0,&_sym2140,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2145[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction set_VRArange1_rX_BEGIN_END
static vcpu_local_instr_attrs _sym2146 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_VRArange1_rX_BEGIN_END
static struct adl_operand _sym2147_operands_operands[] = { {439, 0, 0, 0, 0, 33, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{122, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{123, 2, 0, 0, 0, 22, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2148[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_VRArange2_rX_BEGIN_END
static vcpu_local_instr_attrs _sym2149 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_VRArange2_rX_BEGIN_END
static struct adl_operand _sym2150_operands_operands[] = { {439, 0, 0, 0, 0, 33, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{122, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{123, 2, 0, 0, 0, 22, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2151[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_ITER_INSTR
static vcpu_local_instr_attrs _sym2152 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Instruction set_loop_ITER_INSTR
static struct adl_operand _sym2153_operands_operands[] = { {124, 0, 0, 0, 0, 10, 0ull, 0x3ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{126, 1, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2154[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_ITER_INSTR_set_loop_I_Lb_Le
static vcpu_local_instr_attrs _sym2155 { "0000000000000000000010000000000000000010001000000000000000000000000000000001000000" , nullptr };

// Shorthand:  set_loop_ITER_INSTR_set_loop_I_Lb_Le -> set_loop_ITER_INSTR;

static bfd_uint64_t _sym2157_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym2157_mod_indices[] = { 1, 2,  -1 };

static bfd_uint64_t _sym2158_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2158_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2156_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2157_modifier, _sym2157_mod_indices, 0, 0,0, -1,-1,0},{126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2158_modifier, _sym2158_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_loop_ITER_INSTR_set_loop_I_Lb_Le
static struct adl_operand _sym2159_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0},{316, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{317, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2160[] = {
  // set_loop_ITER_INSTR    (0)
  { "set_loop_ITER_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0x8000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2156_operands,0,0,0, 0,0,&_sym2155,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2161[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_ITER_INSTR_syn
static vcpu_local_instr_attrs _sym2162 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  set_loop_ITER_INSTR_syn -> set_loop_ITER_INSTR;

static bfd_uint64_t _sym2164_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym2164_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym2165_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2165_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2163_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2164_modifier, _sym2164_mod_indices, 0, 0,0, -1,-1,0},{126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2165_modifier, _sym2165_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_loop_ITER_INSTR_syn
static struct adl_operand _sym2166_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0},{125, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0,C_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2167[] = {
  // set_loop_ITER_INSTR    (0)
  { "set_loop_ITER_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0x8000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2163_operands,0,0,0, 0,0,&_sym2162,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2168[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_aX_INSTR_set_loop_asX_Lb_Le
adl_instr_attr_val _sym2169[] = { { instr_opC,  0, 0 }, { instr_loop_label,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "setB_loop_agX_INSTR_set_loop_asX_Lb_Le" }, { instr_opCB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2170 { "0000000000000000000010000100000000100010001000000000000000000000000000000001000000" , _sym2169 };

// Shorthand:  set_loop_aX_INSTR_set_loop_asX_Lb_Le -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2172_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym2172_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym2171_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2172_modifier, _sym2172_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_loop_aX_INSTR_set_loop_asX_Lb_Le
static struct adl_operand _sym2173_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{316, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{317, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2174[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2171_operands,0,0,0, 0,0,&_sym2170,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2175[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_agX_INSTR_syn
adl_instr_attr_val _sym2176[] = { { instr_opC,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "setB_loop_agX_INSTR_syn_set" }, { instr_opCB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2177 { "0000000000000000000010000100000000100010000000000000000000000000000000000001000000" , _sym2176 };

// Shorthand:  set_loop_agX_INSTR_syn -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2179_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym2179_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym2178_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2179_modifier, _sym2179_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_loop_agX_INSTR_syn
static struct adl_operand _sym2180_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{125, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0,C_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2181[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2178_operands,0,0,0, 0,0,&_sym2177,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2182[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction set_range_aY_agX_I
static vcpu_local_instr_attrs _sym2183 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_range_aY_agX_I
static struct adl_operand _sym2184_operands_operands[] = { {77, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{47, 1, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{225, 2, ADL_ABSOLUTE, 0, 0, 14, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2185[] = { &_sym144, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction set_range_aZ_agX_gY
static vcpu_local_instr_attrs _sym2186 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_range_aZ_agX_gY
static struct adl_operand _sym2187_operands_operands[] = { {77, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{47, 1, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2188[] = { &_sym144, &_sym88, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18
static vcpu_local_instr_attrs _sym2189 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agX_Is18
static struct adl_operand _sym2190_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2191[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_gY
static vcpu_local_instr_attrs _sym2192 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agX_Is18_gY
static struct adl_operand _sym2193_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2194[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_gY_zero
static vcpu_local_instr_attrs _sym2195 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_gY_zero -> stC_agX_Is18_gY;
static struct adl_operand _sym2196_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_gY_zero
static struct adl_operand _sym2197_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2198[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x3, { 0x0,0x76000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2196_operands,0,0,0, 0,0,&_sym2195,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2199[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY
static vcpu_local_instr_attrs _sym2200 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agX_Is18_u_gY
static struct adl_operand _sym2201_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2202[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY_st
adl_instr_attr_val _sym2203[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_agY_Is9_u_gX_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2204 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2203 };

// Shorthand:  stC_agX_Is18_u_gY_st -> stC_agX_Is18_u_gY;
static struct adl_operand _sym2205_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_u_gY_st
static struct adl_operand _sym2206_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2207[] = {
  // stC_agX_Is18_u_gY    (0)
  { "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x3, { 0x0,0x75000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2205_operands,0,0,0, 0,0,&_sym2204,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2208[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY_st_zero
static vcpu_local_instr_attrs _sym2209 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_u_gY_st_zero -> stC_agX_Is18_u_gY;
static struct adl_operand _sym2210_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_u_gY_st_zero
static struct adl_operand _sym2211_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2212[] = {
  // stC_agX_Is18_u_gY    (0)
  { "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x3, { 0x0,0x75000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2210_operands,0,0,0, 0,0,&_sym2209,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2213[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY_zero
static vcpu_local_instr_attrs _sym2214 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_u_gY_zero -> stC_agX_Is18_u_gY;
static struct adl_operand _sym2215_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_u_gY_zero
static struct adl_operand _sym2216_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2217[] = {
  // stC_agX_Is18_u_gY    (0)
  { "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x3, { 0x0,0x75000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2215_operands,0,0,0, 0,0,&_sym2214,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2218[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_zero
static vcpu_local_instr_attrs _sym2219 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_zero -> stC_agX_Is18;
static struct adl_operand _sym2220_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_zero
static struct adl_operand _sym2221_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2222[] = {
  // stC_agX_Is18    (0)
  { "stC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x71000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2220_operands,0,0,0, 0,0,&_sym2219,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2223[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agY_spIs21
static vcpu_local_instr_attrs _sym2224 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agY_spIs21
static struct adl_operand _sym2225_operands_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2226[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_agY_spIs21_zero
static vcpu_local_instr_attrs _sym2227 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agY_spIs21_zero -> stC_agY_spIs21;
static struct adl_operand _sym2228_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agY_spIs21_zero
static struct adl_operand _sym2229_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2230[] = {
  // stC_agY_spIs21    (0)
  { "stC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x76800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2228_operands,0,0,0, 0,0,&_sym2227,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2231[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY
static vcpu_local_instr_attrs _sym2232 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_sp_Is21_u_agY
static struct adl_operand _sym2233_operands_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2234[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY_st
adl_instr_attr_val _sym2235[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_u_sp_Is10_gX" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2236 { "0001000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2235 };

// Shorthand:  stC_sp_Is21_u_agY_st -> stC_sp_Is21_u_agY;
static struct adl_operand _sym2237_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_sp_Is21_u_agY_st
static struct adl_operand _sym2238_operands_operands[] = { {232, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2239[] = {
  // stC_sp_Is21_u_agY    (0)
  { "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x3, { 0x0,0x75800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2237_operands,0,0,0, 0,0,&_sym2236,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2240[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY_st_zero
static vcpu_local_instr_attrs _sym2241 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_sp_Is21_u_agY_st_zero -> stC_sp_Is21_u_agY;
static struct adl_operand _sym2242_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_sp_Is21_u_agY_st_zero
static struct adl_operand _sym2243_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2244[] = {
  // stC_sp_Is21_u_agY    (0)
  { "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x3, { 0x0,0x75800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2242_operands,0,0,0, 0,0,&_sym2241,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2245[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY_zero
static vcpu_local_instr_attrs _sym2246 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_sp_Is21_u_agY_zero -> stC_sp_Is21_u_agY;
static struct adl_operand _sym2247_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_sp_Is21_u_agY_zero
static struct adl_operand _sym2248_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2249[] = {
  // stC_sp_Is21_u_agY    (0)
  { "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x3, { 0x0,0x75800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2247_operands,0,0,0, 0,0,&_sym2246,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2250[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_u_agY_spIs21
static vcpu_local_instr_attrs _sym2251 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_u_agY_spIs21
static struct adl_operand _sym2252_operands_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2253[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_u_agY_spIs21_zero
static vcpu_local_instr_attrs _sym2254 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_u_agY_spIs21_zero -> stC_u_agY_spIs21;
static struct adl_operand _sym2255_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_u_agY_spIs21_zero
static struct adl_operand _sym2256_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2257[] = {
  // stC_u_agY_spIs21    (0)
  { "stC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x77800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2255_operands,0,0,0, 0,0,&_sym2254,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2258[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym2259 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_u_gY_agXIs18
static struct adl_operand _sym2260_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2261[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2262 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_u_gY_agXIs18_zero -> stC_u_gY_agXIs18;
static struct adl_operand _sym2263_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_u_gY_agXIs18_zero
static struct adl_operand _sym2264_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2265[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x77000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2263_operands,0,0,0, 0,0,&_sym2262,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2266[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_w_agX_Is18
static vcpu_local_instr_attrs _sym2267 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_w_agX_Is18
static struct adl_operand _sym2268_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2269[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stC_w_agX_Is18_zero
static vcpu_local_instr_attrs _sym2270 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_w_agX_Is18_zero -> stC_w_agX_Is18;
static struct adl_operand _sym2271_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_w_agX_Is18_zero
static struct adl_operand _sym2272_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2273[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x73000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2271_operands,0,0,0, 0,0,&_sym2270,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2274[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_agX_Is18
adl_instr_attr_val _sym2275[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_line_agX_is9_line1_wide_imm" }, { instr_opCA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2276 { "0000000000000000000100000001000000100000000000000000000000000000000000000001000000" , _sym2275 };

// Shorthand:  st_agX_Is18 -> stC_agX_Is18;
static struct adl_operand _sym2277_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agX_Is18
static struct adl_operand _sym2278_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2279[] = {
  // stC_agX_Is18    (0)
  { "stC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x71000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2277_operands,0,0,0, 0,0,&_sym2276,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2280[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_agX_Is18_zero
static vcpu_local_instr_attrs _sym2281 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_agX_Is18_zero -> stC_agX_Is18;
static struct adl_operand _sym2282_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agX_Is18_zero
static struct adl_operand _sym2283_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2284[] = {
  // stC_agX_Is18    (0)
  { "stC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x71000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2282_operands,0,0,0, 0,0,&_sym2281,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2285[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_gY_aXIs18
adl_instr_attr_val _sym2286[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_agY_Is9_gX_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2287 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2286 };

// Shorthand:  st_gY_aXIs18 -> stC_agX_Is18_gY;
static struct adl_operand _sym2288_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_aXIs18
static struct adl_operand _sym2289_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2290[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x3, { 0x0,0x76000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2288_operands,0,0,0, 0,0,&_sym2287,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2291[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction st_gY_aXIs18_zero
static vcpu_local_instr_attrs _sym2292 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_gY_aXIs18_zero -> stC_agX_Is18_gY;
static struct adl_operand _sym2293_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_aXIs18_zero
static struct adl_operand _sym2294_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2295[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x3, { 0x0,0x76000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2293_operands,0,0,0, 0,0,&_sym2292,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2296[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction st_gY_spIs21
adl_instr_attr_val _sym2297[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_sp_Is10_gX" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2298 { "0001000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2297 };

// Shorthand:  st_gY_spIs21 -> stC_agY_spIs21;
static struct adl_operand _sym2299_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_spIs21
static struct adl_operand _sym2300_operands_operands[] = { {232, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2301[] = {
  // stC_agY_spIs21    (0)
  { "stC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x76800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2299_operands,0,0,0, 0,0,&_sym2298,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2302[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2303 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_gY_spIs21_zero -> stC_agY_spIs21;
static struct adl_operand _sym2304_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_spIs21_zero
static struct adl_operand _sym2305_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2306[] = {
  // stC_agY_spIs21    (0)
  { "stC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x76800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2304_operands,0,0,0, 0,0,&_sym2303,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2307[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_Iu8
static vcpu_local_instr_attrs _sym2308 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_Is16_Iu8
static struct adl_operand _sym2309_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2310[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_Iu8_zero
static vcpu_local_instr_attrs _sym2311 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_high_agX_Is16_Iu8_zero -> st_high_agX_Is16_Iu8;
static struct adl_operand _sym2312_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 1, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_high_agX_Is16_Iu8_zero
static struct adl_operand _sym2313_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{311, 1, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2314[] = {
  // st_high_agX_Is16_Iu8    (0)
  { "st_high_agX_Is16_Iu8", 1, 4, 36, 64,  0x3, { 0x0,0x94000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2312_operands,0,0,0, 0,0,&_sym2311,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2315[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_gZ
static vcpu_local_instr_attrs _sym2316 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_Is16_gZ
static struct adl_operand _sym2317_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2318[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_gZ_zero
static vcpu_local_instr_attrs _sym2319 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_high_agX_Is16_gZ_zero -> st_high_agX_Is16_gZ;
static struct adl_operand _sym2320_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_high_agX_Is16_gZ_zero
static struct adl_operand _sym2321_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2322[] = {
  // st_high_agX_Is16_gZ    (0)
  { "st_high_agX_Is16_gZ", 1, 4, 36, 64,  0x3, { 0x0,0x94100000,},0, "", 0, 2, 2, 0, 0, 0, _sym2320_operands,0,0,0, 0,0,&_sym2319,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2323[] = { &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_Iu8_minus
static vcpu_local_instr_attrs _sym2324 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_Iu8_minus
static struct adl_operand _sym2325_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2326[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_Iu8_plus
static vcpu_local_instr_attrs _sym2327 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_Iu8_plus
static struct adl_operand _sym2328_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2329[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym2330 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_gZ_minus
static struct adl_operand _sym2331_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2332[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_gZ_plus
static vcpu_local_instr_attrs _sym2333 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_gZ_plus
static struct adl_operand _sym2334_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2335[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_Iu8
static vcpu_local_instr_attrs _sym2336 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_Is16_Iu8
static struct adl_operand _sym2337_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2338[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_Iu8_zero
static vcpu_local_instr_attrs _sym2339 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_low_agX_Is16_Iu8_zero -> st_low_agX_Is16_Iu8;
static struct adl_operand _sym2340_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 1, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_low_agX_Is16_Iu8_zero
static struct adl_operand _sym2341_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{311, 1, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2342[] = {
  // st_low_agX_Is16_Iu8    (0)
  { "st_low_agX_Is16_Iu8", 1, 4, 36, 64,  0x3, { 0x0,0x8c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2340_operands,0,0,0, 0,0,&_sym2339,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2343[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_gZ
static vcpu_local_instr_attrs _sym2344 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_Is16_gZ
static struct adl_operand _sym2345_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2346[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_gZ_zero
static vcpu_local_instr_attrs _sym2347 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_low_agX_Is16_gZ_zero -> st_low_agX_Is16_gZ;
static struct adl_operand _sym2348_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_low_agX_Is16_gZ_zero
static struct adl_operand _sym2349_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2350[] = {
  // st_low_agX_Is16_gZ    (0)
  { "st_low_agX_Is16_gZ", 1, 4, 36, 64,  0x3, { 0x0,0x8c100000,},0, "", 0, 2, 2, 0, 0, 0, _sym2348_operands,0,0,0, 0,0,&_sym2347,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2351[] = { &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_Iu8_minus
static vcpu_local_instr_attrs _sym2352 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_Iu8_minus
static struct adl_operand _sym2353_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2354[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_Iu8_plus
static vcpu_local_instr_attrs _sym2355 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_Iu8_plus
static struct adl_operand _sym2356_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2357[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym2358 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_gZ_minus
static struct adl_operand _sym2359_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2360[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_gZ_plus
static vcpu_local_instr_attrs _sym2361 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_gZ_plus
static struct adl_operand _sym2362_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2363[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_gY_agXIs18
adl_instr_attr_val _sym2364[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_u_agY_Is9_gX_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2365 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2364 };

// Shorthand:  st_u_gY_agXIs18 -> stC_u_gY_agXIs18;
static struct adl_operand _sym2366_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_agXIs18
static struct adl_operand _sym2367_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2368[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x77000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2366_operands,0,0,0, 0,0,&_sym2365,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2369[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction st_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2370 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_u_gY_agXIs18_zero -> stC_u_gY_agXIs18;
static struct adl_operand _sym2371_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_agXIs18_zero
static struct adl_operand _sym2372_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2373[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x77000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2371_operands,0,0,0, 0,0,&_sym2370,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2374[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction st_u_gY_spIs21
adl_instr_attr_val _sym2375[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_u_sp_Is10_gX" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2376 { "0001000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2375 };

// Shorthand:  st_u_gY_spIs21 -> stC_u_agY_spIs21;
static struct adl_operand _sym2377_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_spIs21
static struct adl_operand _sym2378_operands_operands[] = { {232, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2379[] = {
  // stC_u_agY_spIs21    (0)
  { "stC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x77800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2377_operands,0,0,0, 0,0,&_sym2376,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2380[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2381 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_u_gY_spIs21_zero -> stC_u_agY_spIs21;
static struct adl_operand _sym2382_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_spIs21_zero
static struct adl_operand _sym2383_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2384[] = {
  // stC_u_agY_spIs21    (0)
  { "stC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x77800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2382_operands,0,0,0, 0,0,&_sym2381,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2385[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_w_agX_Is18
adl_instr_attr_val _sym2386[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_w_line_agX_is9_line1_wide_imm" }, { instr_opCA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2387 { "0000000000000000000100000001000000100000000000000000000000000000000000000001000000" , _sym2386 };

// Shorthand:  st_w_agX_Is18 -> stC_w_agX_Is18;
static struct adl_operand _sym2388_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_agX_Is18
static struct adl_operand _sym2389_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2390[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x73000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2388_operands,0,0,0, 0,0,&_sym2387,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2391[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_w_agX_Is18_zero
static vcpu_local_instr_attrs _sym2392 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_w_agX_Is18_zero -> stC_w_agX_Is18;
static struct adl_operand _sym2393_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_agX_Is18_zero
static struct adl_operand _sym2394_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2395[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x73000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2393_operands,0,0,0, 0,0,&_sym2392,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2396[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agXIs18
static vcpu_local_instr_attrs _sym2397 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stbC_gY_agXIs18
static struct adl_operand _sym2398_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2399[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2400 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stbC_gY_agXIs18_zero -> stbC_gY_agXIs18;
static struct adl_operand _sym2401_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbC_gY_agXIs18_zero
static struct adl_operand _sym2402_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2403[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2401_operands,0,0,0, 0,0,&_sym2400,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2404[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agX_Is18
static vcpu_local_instr_attrs _sym2405 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stbC_gY_agX_Is18
static struct adl_operand _sym2406_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2407[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2408 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stbC_gY_agX_Is18_zero -> stbC_gY_agX_Is18;
static struct adl_operand _sym2409_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbC_gY_agX_Is18_zero
static struct adl_operand _sym2410_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2411[] = {
  // stbC_gY_agX_Is18    (0)
  { "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x7b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2409_operands,0,0,0, 0,0,&_sym2408,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2412[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stbC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym2413 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stbC_u_gY_agXIs18
static struct adl_operand _sym2414_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2415[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stbC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2416 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stbC_u_gY_agXIs18_zero -> stbC_u_gY_agXIs18;
static struct adl_operand _sym2417_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbC_u_gY_agXIs18_zero
static struct adl_operand _sym2418_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2419[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2417_operands,0,0,0, 0,0,&_sym2416,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2420[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stb_agX_Is9_I8
static vcpu_local_instr_attrs _sym2421 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stb_agX_Is9_I8
static struct adl_operand _sym2422_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{275, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{392, 2, 0, 0, 0, 28, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2423[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction stb_agX_Is9_I8_zero
static vcpu_local_instr_attrs _sym2424 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_agX_Is9_I8_zero -> stb_agX_Is9_I8;
static struct adl_operand _sym2425_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{392, 1, 0, 0, 0, 28, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_agX_Is9_I8_zero
static struct adl_operand _sym2426_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{391, 1, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2427[] = {
  // stb_agX_Is9_I8    (0)
  { "stb_agX_Is9_I8", 1, 4, 36, 64,  0x3, { 0x0,0x84000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2425_operands,0,0,0, 0,0,&_sym2424,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2428[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stb_gY_agXIs18
adl_instr_attr_val _sym2429[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "stbS_aY_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2430 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2429 };

// Shorthand:  stb_gY_agXIs18 -> stbC_gY_agXIs18;
static struct adl_operand _sym2431_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agXIs18
static struct adl_operand _sym2432_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2433[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2431_operands,0,0,0, 0,0,&_sym2430,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2434[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stb_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2435 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_gY_agXIs18_zero -> stbC_gY_agXIs18;
static struct adl_operand _sym2436_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agXIs18_zero
static struct adl_operand _sym2437_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2438[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2436_operands,0,0,0, 0,0,&_sym2435,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2439[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stb_gY_agX_Is18
adl_instr_attr_val _sym2440[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "stbS_agX_u_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2441 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2440 };

// Shorthand:  stb_gY_agX_Is18 -> stbC_gY_agX_Is18;
static struct adl_operand _sym2442_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agX_Is18
static struct adl_operand _sym2443_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2444[] = {
  // stbC_gY_agX_Is18    (0)
  { "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x7b000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2442_operands,0,0,0, 0,0,&_sym2441,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2445[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stb_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2446 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_gY_agX_Is18_zero -> stbC_gY_agX_Is18;
static struct adl_operand _sym2447_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agX_Is18_zero
static struct adl_operand _sym2448_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2449[] = {
  // stbC_gY_agX_Is18    (0)
  { "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x7b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2447_operands,0,0,0, 0,0,&_sym2446,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2450[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stb_u_gY_agXIs18
adl_instr_attr_val _sym2451[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "stbS_u_aY_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2452 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2451 };

// Shorthand:  stb_u_gY_agXIs18 -> stbC_u_gY_agXIs18;
static struct adl_operand _sym2453_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_u_gY_agXIs18
static struct adl_operand _sym2454_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2455[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7f000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2453_operands,0,0,0, 0,0,&_sym2452,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2456[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stb_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2457 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_u_gY_agXIs18_zero -> stbC_u_gY_agXIs18;
static struct adl_operand _sym2458_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_u_gY_agXIs18_zero
static struct adl_operand _sym2459_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2460[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2458_operands,0,0,0, 0,0,&_sym2457,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2461[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agXIs18
static vcpu_local_instr_attrs _sym2462 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_agXIs18
static struct adl_operand _sym2463_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2464[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2465 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_agXIs18_zero -> sthC_gY_agXIs18;
static struct adl_operand _sym2466_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_agXIs18_zero
static struct adl_operand _sym2467_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2468[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2466_operands,0,0,0, 0,0,&_sym2465,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2469[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agX_Is18
static vcpu_local_instr_attrs _sym2470 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_agX_Is18
static struct adl_operand _sym2471_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2472[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2473 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_agX_Is18_zero -> sthC_gY_agX_Is18;
static struct adl_operand _sym2474_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_agX_Is18_zero
static struct adl_operand _sym2475_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2476[] = {
  // sthC_gY_agX_Is18    (0)
  { "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x79000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2474_operands,0,0,0, 0,0,&_sym2473,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2477[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21
static vcpu_local_instr_attrs _sym2478 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_spIs21
static struct adl_operand _sym2479_operands_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2480[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21_sth
static vcpu_local_instr_attrs _sym2481 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_spIs21_sth -> sthC_gY_spIs21;
static struct adl_operand _sym2482_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_spIs21_sth
static struct adl_operand _sym2483_operands_operands[] = { {234, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2484[] = {
  // sthC_gY_spIs21    (0)
  { "sthC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7c800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2482_operands,0,0,0, 0,0,&_sym2481,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2485[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21_sth_zero
static vcpu_local_instr_attrs _sym2486 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_spIs21_sth_zero -> sthC_gY_spIs21;
static struct adl_operand _sym2487_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_spIs21_sth_zero
static struct adl_operand _sym2488_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2489[] = {
  // sthC_gY_spIs21    (0)
  { "sthC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2487_operands,0,0,0, 0,0,&_sym2486,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2490[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2491 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_spIs21_zero -> sthC_gY_spIs21;
static struct adl_operand _sym2492_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_spIs21_zero
static struct adl_operand _sym2493_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2494[] = {
  // sthC_gY_spIs21    (0)
  { "sthC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2492_operands,0,0,0, 0,0,&_sym2491,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2495[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21
static vcpu_local_instr_attrs _sym2496 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_sp_Is21
static struct adl_operand _sym2497_operands_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2498[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21_sth
static vcpu_local_instr_attrs _sym2499 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_sp_Is21_sth -> sthC_gY_sp_Is21;
static struct adl_operand _sym2500_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_sp_Is21_sth
static struct adl_operand _sym2501_operands_operands[] = { {234, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2502[] = {
  // sthC_gY_sp_Is21    (0)
  { "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x79800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2500_operands,0,0,0, 0,0,&_sym2499,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2503[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21_sth_zero
static vcpu_local_instr_attrs _sym2504 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_sp_Is21_sth_zero -> sthC_gY_sp_Is21;
static struct adl_operand _sym2505_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_sp_Is21_sth_zero
static struct adl_operand _sym2506_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2507[] = {
  // sthC_gY_sp_Is21    (0)
  { "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x79800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2505_operands,0,0,0, 0,0,&_sym2504,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2508[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21_zero
static vcpu_local_instr_attrs _sym2509 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_sp_Is21_zero -> sthC_gY_sp_Is21;
static struct adl_operand _sym2510_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_sp_Is21_zero
static struct adl_operand _sym2511_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2512[] = {
  // sthC_gY_sp_Is21    (0)
  { "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x79800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2510_operands,0,0,0, 0,0,&_sym2509,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2513[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym2514 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_u_gY_agXIs18
static struct adl_operand _sym2515_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2516[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2517 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_agXIs18_zero -> sthC_u_gY_agXIs18;
static struct adl_operand _sym2518_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_agXIs18_zero
static struct adl_operand _sym2519_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2520[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2518_operands,0,0,0, 0,0,&_sym2517,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2521[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21
static vcpu_local_instr_attrs _sym2522 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_u_gY_spIs21
static struct adl_operand _sym2523_operands_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2524[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21_sth
static vcpu_local_instr_attrs _sym2525 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_spIs21_sth -> sthC_u_gY_spIs21;
static struct adl_operand _sym2526_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_spIs21_sth
static struct adl_operand _sym2527_operands_operands[] = { {234, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2528[] = {
  // sthC_u_gY_spIs21    (0)
  { "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2526_operands,0,0,0, 0,0,&_sym2525,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2529[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21_sth_zero
static vcpu_local_instr_attrs _sym2530 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_spIs21_sth_zero -> sthC_u_gY_spIs21;
static struct adl_operand _sym2531_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_spIs21_sth_zero
static struct adl_operand _sym2532_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2533[] = {
  // sthC_u_gY_spIs21    (0)
  { "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2531_operands,0,0,0, 0,0,&_sym2530,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2534[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2535 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_spIs21_zero -> sthC_u_gY_spIs21;
static struct adl_operand _sym2536_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_spIs21_zero
static struct adl_operand _sym2537_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2538[] = {
  // sthC_u_gY_spIs21    (0)
  { "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2536_operands,0,0,0, 0,0,&_sym2535,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2539[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_agX_Is9_I16
static vcpu_local_instr_attrs _sym2540 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sth_agX_Is9_I16
static struct adl_operand _sym2541_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{275, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{390, 2, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2542[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction sth_agX_Is9_I16_zero
static vcpu_local_instr_attrs _sym2543 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_agX_Is9_I16_zero -> sth_agX_Is9_I16;
static struct adl_operand _sym2544_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{390, 1, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_Is9_I16_zero
static struct adl_operand _sym2545_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{389, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2546[] = {
  // sth_agX_Is9_I16    (0)
  { "sth_agX_Is9_I16", 1, 4, 36, 64,  0x3, { 0x0,0x80000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2544_operands,0,0,0, 0,0,&_sym2543,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2547[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction sth_gY_agXIs18
adl_instr_attr_val _sym2548[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "sth_agY_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2549 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2548 };

// Shorthand:  sth_gY_agXIs18 -> sthC_gY_agXIs18;
static struct adl_operand _sym2550_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agXIs18
static struct adl_operand _sym2551_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2552[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2550_operands,0,0,0, 0,0,&_sym2549,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2553[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2554 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_gY_agXIs18_zero -> sthC_gY_agXIs18;
static struct adl_operand _sym2555_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agXIs18_zero
static struct adl_operand _sym2556_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2557[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2555_operands,0,0,0, 0,0,&_sym2554,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2558[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sth_gY_agX_Is18
adl_instr_attr_val _sym2559[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "sth_agY_u_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2560 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2559 };

// Shorthand:  sth_gY_agX_Is18 -> sthC_gY_agX_Is18;
static struct adl_operand _sym2561_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agX_Is18
static struct adl_operand _sym2562_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2563[] = {
  // sthC_gY_agX_Is18    (0)
  { "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x79000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2561_operands,0,0,0, 0,0,&_sym2560,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2564[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2565 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_gY_agX_Is18_zero -> sthC_gY_agX_Is18;
static struct adl_operand _sym2566_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agX_Is18_zero
static struct adl_operand _sym2567_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2568[] = {
  // sthC_gY_agX_Is18    (0)
  { "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x79000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2566_operands,0,0,0, 0,0,&_sym2565,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2569[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sth_u_gY_agXIs18
adl_instr_attr_val _sym2570[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "sthS_u_agX_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2571 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2570 };

// Shorthand:  sth_u_gY_agXIs18 -> sthC_u_gY_agXIs18;
static struct adl_operand _sym2572_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_gY_agXIs18
static struct adl_operand _sym2573_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2574[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2572_operands,0,0,0, 0,0,&_sym2571,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2575[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2576 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_u_gY_agXIs18_zero -> sthC_u_gY_agXIs18;
static struct adl_operand _sym2577_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_gY_agXIs18_zero
static struct adl_operand _sym2578_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2579[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2577_operands,0,0,0, 0,0,&_sym2576,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2580[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction swi_cc_Iu16
static vcpu_local_instr_attrs _sym2581 { "0000000000000000000100000000000000000100100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  swi_cc_Iu16 -> jsr_cc_Iu25;
static struct adl_operand _sym2582_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, 0, 0, 0, 11, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction swi_cc_Iu16
static struct adl_operand _sym2583_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2584[] = {
  // jsr_cc_Iu25    (0)
  { "jsr_cc_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x20000000,},0, "", 0, 2, 2, 0, 1, 0, _sym2582_operands,0,0,1, 0,0,&_sym2581,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2585[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction addD_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2586 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction addD_ucc_cond_gX_gY_I32
static struct adl_operand _sym2587_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2588[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_cond_gX_I32
adl_instr_attr_val _sym2589[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "addS_ucc_z_gZ_Iu16_add_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2590 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2589 };

// Shorthand:  add_ucc_cond_gX_I32 -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2591_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_cond_gX_I32
static struct adl_operand _sym2592_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{117, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2593[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 5, 5, 0, 2, 0, _sym2591_operands,0,0,2, 0,0,&_sym2590,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2594[] = { &_sym392, &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_cond_gX_I32_addD
static vcpu_local_instr_attrs _sym2595 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  add_ucc_cond_gX_I32_addD -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2596_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_cond_gX_I32_addD
static struct adl_operand _sym2597_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2598[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 5, 5, 0, 2, 0, _sym2596_operands,0,0,2, 0,0,&_sym2595,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2599[] = { &_sym392, &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2600 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  add_ucc_cond_gX_gY_I32 -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2601_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_cond_gX_gY_I32
static struct adl_operand _sym2602_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2603[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 5, 5, 0, 2, 0, _sym2601_operands,0,0,2, 0,0,&_sym2600,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2604[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_gX_I32
adl_instr_attr_val _sym2605[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "addS_ucc_z_gZ_Iu16_add_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2606 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2605 };

// Shorthand:  add_ucc_gX_I32 -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2607_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_gX_I32
static struct adl_operand _sym2608_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2609[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 4, 4, 0, 1, 0, _sym2607_operands,0,0,2, 0,0,&_sym2606,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2610[] = { &_sym392, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32
static vcpu_local_instr_attrs _sym2611 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction andD_gX_gY_I32
static struct adl_operand _sym2612_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2613[] = { &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_andD_cc_gX_I32
adl_instr_attr_val _sym2614[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "and_z_gX_Iu16" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2615 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2614 };

// Shorthand:  andD_gX_gY_I32_andD_cc_gX_I32 -> andD_gX_gY_I32;
static struct adl_operand _sym2616_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_andD_cc_gX_I32
static struct adl_operand _sym2617_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2618[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2616_operands,0,0,1, 0,0,&_sym2615,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2619[] = { &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_andD_cc_gX_I32D
static vcpu_local_instr_attrs _sym2620 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  andD_gX_gY_I32_andD_cc_gX_I32D -> andD_gX_gY_I32;
static struct adl_operand _sym2621_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_andD_cc_gX_I32D
static struct adl_operand _sym2622_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2623[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2621_operands,0,0,1, 0,0,&_sym2620,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2624[] = { &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_andD_gX_I32
adl_instr_attr_val _sym2625[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "and_z_gX_Iu16" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2626 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2625 };

// Shorthand:  andD_gX_gY_I32_andD_gX_I32 -> andD_gX_gY_I32;
static struct adl_operand _sym2627_operands[] = { {198, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_andD_gX_I32
static struct adl_operand _sym2628_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2629[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 3, 3, 0, 0, 0, _sym2627_operands,0,0,1, 0,0,&_sym2626,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2630[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_and_gX_gY_I32
static vcpu_local_instr_attrs _sym2631 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  andD_gX_gY_I32_and_gX_gY_I32 -> andD_gX_gY_I32;
static struct adl_operand _sym2632_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_and_gX_gY_I32
static struct adl_operand _sym2633_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2634[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2632_operands,0,0,1, 0,0,&_sym2631,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2635[] = { &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction clrip_Iu9_Iu32
static vcpu_local_instr_attrs _sym2636 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction clrip_Iu9_Iu32
static struct adl_operand _sym2637_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2638[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction cmpD_gX_I32
static vcpu_local_instr_attrs _sym2639 { "0000000000000000001010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction cmpD_gX_I32
static struct adl_operand _sym2640_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{183, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2641[] = { &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction cmp_gX_I32
adl_instr_attr_val _sym2642[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "cmpS_z_gZ_Iu16_cmp_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2643 { "0000000000000000001010000000100000100000000000000000000000000000000000000010000000" , _sym2642 };

// Shorthand:  cmp_gX_I32 -> cmpD_gX_I32;
static struct adl_operand _sym2644_operands[] = { {183, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmp_gX_I32
static struct adl_operand _sym2645_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2646[] = {
  // cmpD_gX_I32    (0)
  { "cmpD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26400000,},0, "", 0, 2, 2, 0, 0, 0, _sym2644_operands,0,0,1, 0,0,&_sym2643,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2647[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction cmp_gX_I32_cc
adl_instr_attr_val _sym2648[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "cmpS_z_gZ_Iu16_cmp_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2649 { "0000000000000000001010000000100000100000000000000000000000000000000000000010000000" , _sym2648 };

// Shorthand:  cmp_gX_I32_cc -> cmpD_gX_I32;
static struct adl_operand _sym2650_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{183, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmp_gX_I32_cc
static struct adl_operand _sym2651_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2652[] = {
  // cmpD_gX_I32    (0)
  { "cmpD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26400000,},0, "", 0, 3, 3, 0, 1, 0, _sym2650_operands,0,0,1, 0,0,&_sym2649,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2653[] = { &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction done
static vcpu_local_instr_attrs _sym2654 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction done
static struct enum_fields *_sym2656[] = {  (struct enum_fields *) -1,};

// Instruction fadd_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2657 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fadd_ucc_cond_gX_gY_I32
static struct adl_operand _sym2658_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2659[] = { &_sym392, &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fcmpD_cc_gX_I32
static vcpu_local_instr_attrs _sym2660 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fcmpD_cc_gX_I32
static struct adl_operand _sym2661_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{188, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2662[] = { &_sym206, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction fdiv_gX_gY_I32
static vcpu_local_instr_attrs _sym2663 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fdiv_gX_gY_I32
static struct adl_operand _sym2664_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2665[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fdiv_gX_gY_I32_fdiv_gX_I32
static vcpu_local_instr_attrs _sym2666 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  fdiv_gX_gY_I32_fdiv_gX_I32 -> fdiv_gX_gY_I32;
static struct adl_operand _sym2667_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fdiv_gX_gY_I32_fdiv_gX_I32
static struct adl_operand _sym2668_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2669[] = {
  // fdiv_gX_gY_I32    (0)
  { "fdiv_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27440000,},0, "", 0, 3, 3, 0, 0, 0, _sym2667_operands,0,0,1, 0,0,&_sym2666,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2670[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction floatx2n_gX_I32
static vcpu_local_instr_attrs _sym2671 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  floatx2n_gX_I32 -> floatx2n_gX_gY_I32;
static struct adl_operand _sym2672_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction floatx2n_gX_I32
static struct adl_operand _sym2673_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2674[] = {
  // floatx2n_gX_gY_I32    (0)
  { "floatx2n_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2672_operands,0,0,0, 0,0,&_sym2671,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2675[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction floatx2n_gX_gY_I32
static vcpu_local_instr_attrs _sym2676 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction floatx2n_gX_gY_I32
static struct adl_operand _sym2677_operands_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2678[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fmul_gX_gY_I32
static vcpu_local_instr_attrs _sym2679 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fmul_gX_gY_I32
static struct adl_operand _sym2680_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2681[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fmul_gX_gY_I32_fmul_gX_I32
static vcpu_local_instr_attrs _sym2682 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  fmul_gX_gY_I32_fmul_gX_I32 -> fmul_gX_gY_I32;
static struct adl_operand _sym2683_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fmul_gX_gY_I32_fmul_gX_I32
static struct adl_operand _sym2684_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2685[] = {
  // fmul_gX_gY_I32    (0)
  { "fmul_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27040000,},0, "", 0, 3, 3, 0, 0, 0, _sym2683_operands,0,0,1, 0,0,&_sym2682,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2686[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction fsub_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2687 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fsub_ucc_cond_gX_gY_I32
static struct adl_operand _sym2688_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2689[] = { &_sym392, &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldX_s_gX_Iu22_impl
static vcpu_local_instr_attrs _sym2690 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction ldX_s_gX_Iu22_impl
static struct adl_operand _sym2691_operands_operands[] = { {134, 0, 0, 0, 0, 4, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{133, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 3, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2692[] = { &_sym220, &_sym218, 0, &_sym302, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gX_Iu22
static vcpu_local_instr_attrs _sym2693 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldb_s_gX_Iu22 -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2694_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gX_Iu22
static struct adl_operand _sym2695_operands_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2696[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x60000000,},0, "", 0, 3, 3, 0, 1, 0, _sym2694_operands,0,0,0, 0,0,&_sym2693,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2697[] = { &_sym218, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gX_Iu22
static vcpu_local_instr_attrs _sym2698 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldh_s_gX_Iu22 -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2699_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gX_Iu22
static struct adl_operand _sym2700_operands_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2701[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 3, 3, 0, 1, 0, _sym2699_operands,0,0,0, 0,0,&_sym2698,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2702[] = { &_sym218, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldm
static vcpu_local_instr_attrs _sym2703 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Instruction ldm
static struct adl_operand _sym2704_operands_operands[] = { {252, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, 1, 0, 0, 0, 26, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2705[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction ldm_stx
static vcpu_local_instr_attrs _sym2706 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldm_stx -> ldm;

static bfd_uint64_t _sym2708_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[20].X_add_number) << 0 ) + ( (operands[21].X_add_number) << 1 ) + ( (operands[22].X_add_number) << 2 ) + ( (operands[23].X_add_number) << 3 ) + ( (operands[24].X_add_number) << 4 ) + ( (operands[25].X_add_number) << 5 ) + ( (operands[26].X_add_number) << 6 ) + ( (operands[27].X_add_number) << 7 ) + ( (operands[28].X_add_number) << 8 ) + ( (operands[29].X_add_number) << 9 ) + ( (operands[30].X_add_number) << 10 ) + ( (operands[31].X_add_number) << 11 ) + ( (operands[0].X_add_number) << 12 ) + ( (operands[1].X_add_number) << 13 ) + ( (operands[2].X_add_number) << 14 ) + ( (operands[3].X_add_number) << 15 ) + ( (operands[4].X_add_number) << 16 ) + ( (operands[5].X_add_number) << 17 ) + ( (operands[6].X_add_number) << 18 ) + ( (operands[7].X_add_number) << 19 ) + ( (operands[8].X_add_number) << 20 ) + ( (operands[9].X_add_number) << 21 ) + ( (operands[10].X_add_number) << 22 ) + ( (operands[11].X_add_number) << 23 ) + ( (operands[12].X_add_number) << 24 ) + ( (operands[13].X_add_number) << 25 ) + ( (operands[14].X_add_number) << 26 ) + ( (operands[15].X_add_number) << 27 ) + ( (operands[16].X_add_number) << 28 ) + ( (operands[17].X_add_number) << 29 ) + ( (operands[18].X_add_number) << 30 ) + ( (operands[19].X_add_number) << 31 ); }

static int _sym2708_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  -1 };
static struct adl_operand _sym2707_operands[] = { {252, 32, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2708_modifier, _sym2708_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldm_stx
static struct adl_operand _sym2709_operands_operands[] = { {1, 0, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 1, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 2, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 6, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 7, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 8, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 9, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 10, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 11, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 12, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 13, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 14, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 15, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 16, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 17, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 18, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 19, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 20, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 21, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 22, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 23, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 24, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 25, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 26, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 27, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 28, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 29, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 30, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 31, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{250, 32, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2710[] = {
  // ldm    (0)
  { "ldm", 1, 7, 58, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2707_operands,0,0,0, 0,0,&_sym2706,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2711[] = { &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236, 0,  (struct enum_fields *) -1,};

// Instruction ldm_stx_zero
static vcpu_local_instr_attrs _sym2712 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldm_stx_zero -> ldm;

static bfd_uint64_t _sym2714_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[20].X_add_number) << 0 ) + ( (operands[21].X_add_number) << 1 ) + ( (operands[22].X_add_number) << 2 ) + ( (operands[23].X_add_number) << 3 ) + ( (operands[24].X_add_number) << 4 ) + ( (operands[25].X_add_number) << 5 ) + ( (operands[26].X_add_number) << 6 ) + ( (operands[27].X_add_number) << 7 ) + ( (operands[28].X_add_number) << 8 ) + ( (operands[29].X_add_number) << 9 ) + ( (operands[30].X_add_number) << 10 ) + ( (operands[31].X_add_number) << 11 ) + ( (operands[0].X_add_number) << 12 ) + ( (operands[1].X_add_number) << 13 ) + ( (operands[2].X_add_number) << 14 ) + ( (operands[3].X_add_number) << 15 ) + ( (operands[4].X_add_number) << 16 ) + ( (operands[5].X_add_number) << 17 ) + ( (operands[6].X_add_number) << 18 ) + ( (operands[7].X_add_number) << 19 ) + ( (operands[8].X_add_number) << 20 ) + ( (operands[9].X_add_number) << 21 ) + ( (operands[10].X_add_number) << 22 ) + ( (operands[11].X_add_number) << 23 ) + ( (operands[12].X_add_number) << 24 ) + ( (operands[13].X_add_number) << 25 ) + ( (operands[14].X_add_number) << 26 ) + ( (operands[15].X_add_number) << 27 ) + ( (operands[16].X_add_number) << 28 ) + ( (operands[17].X_add_number) << 29 ) + ( (operands[18].X_add_number) << 30 ) + ( (operands[19].X_add_number) << 31 ); }

static int _sym2714_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  -1 };
static struct adl_operand _sym2713_operands[] = { {327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2714_modifier, _sym2714_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldm_stx_zero
static struct adl_operand _sym2715_operands_operands[] = { {1, 0, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 1, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 2, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 6, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 7, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 8, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 9, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 10, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 11, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 12, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 13, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 14, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 15, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 16, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 17, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 18, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 19, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 20, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 21, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 22, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 23, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 24, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 25, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 26, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 27, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 28, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 29, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 30, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 31, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2716[] = {
  // ldm    (0)
  { "ldm", 1, 7, 58, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2713_operands,0,0,0, 0,0,&_sym2712,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2717[] = { &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236,  (struct enum_fields *) -1,};

// Instruction ldw_gX_Iu22
static vcpu_local_instr_attrs _sym2718 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldw_gX_Iu22 -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2719_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldw_gX_Iu22
static struct adl_operand _sym2720_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2721[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x68000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2719_operands,0,0,0, 0,0,&_sym2718,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2722[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldw_gX_Iu22_ld
static vcpu_local_instr_attrs _sym2723 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldw_gX_Iu22_ld -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2724_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldw_gX_Iu22_ld
static struct adl_operand _sym2725_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2726[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x68000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2724_operands,0,0,0, 0,0,&_sym2723,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2727[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction lfsr_gX_gY_Iu32
static vcpu_local_instr_attrs _sym2728 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction lfsr_gX_gY_Iu32
static struct adl_operand _sym2729_operands_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2730[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction mpyD_gX_gY_I32
static vcpu_local_instr_attrs _sym2731 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mpyD_gX_gY_I32
static struct adl_operand _sym2732_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2733[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction mpyD_gX_gY_I32_mpy_cc_gX_I32
adl_instr_attr_val _sym2734[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mpyS_z_gZ_Iu16_mpy_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2735 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2734 };

// Shorthand:  mpyD_gX_gY_I32_mpy_cc_gX_I32 -> mpyD_gX_gY_I32;
static struct adl_operand _sym2736_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyD_gX_gY_I32_mpy_cc_gX_I32
static struct adl_operand _sym2737_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2738[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2736_operands,0,0,1, 0,0,&_sym2735,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2739[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mpyD_gX_gY_I32_mpy_gX_I32
adl_instr_attr_val _sym2740[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mpyS_z_gZ_Iu16_mpy_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2741 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2740 };

// Shorthand:  mpyD_gX_gY_I32_mpy_gX_I32 -> mpyD_gX_gY_I32;
static struct adl_operand _sym2742_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyD_gX_gY_I32_mpy_gX_I32
static struct adl_operand _sym2743_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2744[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2742_operands,0,0,1, 0,0,&_sym2741,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2745[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mpy_gX_gY_I32
static vcpu_local_instr_attrs _sym2746 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mpy_gX_gY_I32 -> mpyD_gX_gY_I32;
static struct adl_operand _sym2747_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpy_gX_gY_I32
static struct adl_operand _sym2748_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2749[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2747_operands,0,0,1, 0,0,&_sym2746,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2750[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32
static vcpu_local_instr_attrs _sym2751 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvD_gX_I32
static struct adl_operand _sym2752_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2753[] = { &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32_mv
adl_instr_attr_val _sym2754[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mvS_z_gZ_Iu16_mv_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2755 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2754 };

// Shorthand:  mvD_gX_I32_mv -> mvD_gX_I32;
static struct adl_operand _sym2756_operands[] = { {182, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvD_gX_I32_mv
static struct adl_operand _sym2757_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2758[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2756_operands,0,0,1, 0,0,&_sym2755,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2759[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32_mv_cc
adl_instr_attr_val _sym2760[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mvS_z_gZ_Iu16_mv_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2761 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2760 };

// Shorthand:  mvD_gX_I32_mv_cc -> mvD_gX_I32;
static struct adl_operand _sym2762_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvD_gX_I32_mv_cc
static struct adl_operand _sym2763_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2764[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 3, 3, 0, 1, 0, _sym2762_operands,0,0,1, 0,0,&_sym2761,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2765[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32_mv_sp
static vcpu_local_instr_attrs _sym2766 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mvD_gX_I32_mv_sp -> mvD_gX_I32;
static struct adl_operand _sym2767_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvD_gX_I32_mv_sp
static struct adl_operand _sym2768_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2769[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24000380,},0, "", 0, 2, 2, 0, 1, 0, _sym2767_operands,0,0,1, 0,0,&_sym2766,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2770[] = { &_sym206, 0,  (struct enum_fields *) -1,};

// Instruction mv_h_rV_Is16
static vcpu_local_instr_attrs _sym2771 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mv_h_rV_Is16
static struct adl_operand _sym2772_operands_operands[] = { {248, 0, ADL_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2773[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag
static vcpu_local_instr_attrs _sym2774 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mv_w_rV_real_imag
static struct adl_operand _sym2775_operands_operands[] = { {136, 0, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2776[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag_1
static vcpu_local_instr_attrs _sym2777 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mv_w_rV_real_imag_1 -> mv_w_rV_real_imag;

static bfd_uint64_t _sym2779_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) & 0xFFFF0000 ) >> 16; }

static int _sym2779_mod_indices[] = { 0,  -1 };

static bfd_uint64_t _sym2780_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (operands[0].X_add_number) & 0xFFFF; }

static int _sym2780_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2778_operands[] = { {135, -1, 0, 0, 0, 0, 0, 0, 0, _sym2779_modifier, _sym2779_mod_indices, 0, 0,0, -1,-1,0},{136, -1, 0, 0, 0, 0, 0, 0, 0, _sym2780_modifier, _sym2780_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction mv_w_rV_real_imag_1
static struct adl_operand _sym2781_operands_operands[] = { {228, 0, 0, 0, 0, 0, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2782[] = {
  // mv_w_rV_real_imag    (0)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x14000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2778_operands,0,0,0, 0,0,&_sym2777,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2783[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag_2
static vcpu_local_instr_attrs _sym2784 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mv_w_rV_real_imag_2 -> mv_w_rV_real_imag;
static struct adl_operand _sym2785_operands[] = { {135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 0, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_w_rV_real_imag_2
static struct adl_operand _sym2786_operands_operands[] = { {136, 0, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2787[] = {
  // mv_w_rV_real_imag    (0)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x14000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2785_operands,0,0,0, 0,0,&_sym2784,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2788[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag_3
static vcpu_local_instr_attrs _sym2789 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mv_w_rV_real_imag_3 -> mv_w_rV_real_imag;

static bfd_uint64_t _sym2791_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) & 0xFFFF0000 ) >> 16; }

static int _sym2791_mod_indices[] = { 0,  -1 };

static bfd_uint64_t _sym2792_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (operands[0].X_add_number) & 0xFFFF; }

static int _sym2792_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2790_operands[] = { {135, -1, 0, 0, 0, 0, 0, 0, 0, _sym2791_modifier, _sym2791_mod_indices, 0, 0,0, -1,-1,0},{136, -1, 0, 0, 0, 0, 0, 0, 0, _sym2792_modifier, _sym2792_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction mv_w_rV_real_imag_3
static struct adl_operand _sym2793_operands_operands[] = { {228, 0, 0, 0, 0, 0, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2794[] = {
  // mv_w_rV_real_imag    (0)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x14000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2790_operands,0,0,0, 0,0,&_sym2789,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2795[] = { 0,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_Iu32
static vcpu_local_instr_attrs _sym2796 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvip_Iu9_Iu32
static struct adl_operand _sym2797_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2798[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX_Iu32
static vcpu_local_instr_attrs _sym2799 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvip_Iu9_gX_Iu32
static struct adl_operand _sym2800_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2801[] = { 0, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9_Iu32
static vcpu_local_instr_attrs _sym2802 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvip_gX_Iu9_Iu32
static struct adl_operand _sym2803_operands_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{315, 1, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2804[] = { &_sym272, 0, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32
static vcpu_local_instr_attrs _sym2805 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction orD_gX_gY_I32
static struct adl_operand _sym2806_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2807[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32_or_cc_gX_I32
adl_instr_attr_val _sym2808[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "orS_gX_Iu16_or" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2809 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2808 };

// Shorthand:  orD_gX_gY_I32_or_cc_gX_I32 -> orD_gX_gY_I32;
static struct adl_operand _sym2810_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orD_gX_gY_I32_or_cc_gX_I32
static struct adl_operand _sym2811_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2812[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x25000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2810_operands,0,0,1, 0,0,&_sym2809,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2813[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32_or_cc_gX_gY_I32
static vcpu_local_instr_attrs _sym2814 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  orD_gX_gY_I32_or_cc_gX_gY_I32 -> orD_gX_gY_I32;
static struct adl_operand _sym2815_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orD_gX_gY_I32_or_cc_gX_gY_I32
static struct adl_operand _sym2816_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2817[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x25000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2815_operands,0,0,1, 0,0,&_sym2814,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2818[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32_or_gX_I32
adl_instr_attr_val _sym2819[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "orS_gX_Iu16_or" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2820 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2819 };

// Shorthand:  orD_gX_gY_I32_or_gX_I32 -> orD_gX_gY_I32;
static struct adl_operand _sym2821_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orD_gX_gY_I32_or_gX_I32
static struct adl_operand _sym2822_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2823[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x25000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2821_operands,0,0,1, 0,0,&_sym2820,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2824[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction push_I32
static vcpu_local_instr_attrs _sym2825 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction push_I32
static struct adl_operand _sym2826_operands_operands[] = { {229, 0, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2827[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_incr_rSX_rVis_rSt
static vcpu_local_instr_attrs _sym2828 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction set_incr_rSX_rVis_rSt
static struct adl_operand _sym2829_operands_operands[] = { {138, 0, ADL_SIGNED, 0, 0, 7, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{140, 1, ADL_SIGNED, 0, 0, 19, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{142, 2, ADL_SIGNED, 0, 0, 31, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{146, 3, ADL_SIGNED, 0, 0, 43, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{144, 4, ADL_EXT_SIGNED, 0, 0, 55, ((bfd_int64_t)18446744073709551613ull-1), 7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2830[] = { 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_nco_Iu16_Is32
static vcpu_local_instr_attrs _sym2831 { "0000000000100000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  set_nco_Iu16_Is32 -> set_nco_Iu16_Is32_impl;

static bfd_uint64_t _sym2833_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return conjNcoValue ( (operands[0].X_add_number) , ((int)(((operands[2].X_add_number) & ((unsigned long long)1 << 31)) ? ((operands[2].X_add_number)- ((unsigned long long)1 << 32)):(operands[2].X_add_number))) ); }

static int _sym2833_mod_indices[] = { 0, 2,  -1 };

static bfd_uint64_t _sym2834_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return is32NcoValue ( (operands[0].X_add_number) , ((int)(((operands[2].X_add_number) & ((unsigned long long)1 << 31)) ? ((operands[2].X_add_number)- ((unsigned long long)1 << 32)):(operands[2].X_add_number))) ); }

static int _sym2834_mod_indices[] = { 0, 2,  -1 };
static struct adl_operand _sym2832_operands[] = { {137, 0, 0, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{287, 1, 0, 0, 0, 8, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{394, -1, 0, 0, 0, 0, 0, 0, 0, _sym2833_modifier, _sym2833_mod_indices, 0, 0,0, -1,-1,0},{260, -1, 0, 0, 0, 0, 0, 0, 0, _sym2834_modifier, _sym2834_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_nco_Iu16_Is32
static struct adl_operand _sym2835_operands_operands[] = { {137, 0, 0, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{259, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744071562067969ull-1), 2147483647ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2836[] = {
  // set_nco_Iu16_Is32_impl    (0)
  { "set_nco_Iu16_Is32_impl", 1, 7, 58, 64,  0x3, { 0x0,0x10000000,},0, "", 0, 4, 4, 0, 0, 0, _sym2832_operands,0,0,0, 0,0,&_sym2831,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2837[] = { &_sym222, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_nco_Iu16_Is32_impl
static vcpu_local_instr_attrs _sym2838 { "0000000000100000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction set_nco_Iu16_Is32_impl
static struct adl_operand _sym2839_operands_operands[] = { {137, 0, 0, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{287, 1, 0, 0, 0, 8, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{394, 2, 0, 0, 0, 25, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{260, 3, ADL_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 2147483647ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2840[] = { &_sym222, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_rSX_rViu_rSt
static vcpu_local_instr_attrs _sym2841 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction set_rSX_rViu_rSt
static struct adl_operand _sym2842_operands_operands[] = { {139, 0, 0, 0, 0, 7, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{141, 1, 0, 0, 0, 19, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{143, 2, 0, 0, 0, 31, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{147, 3, 0, 0, 0, 43, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{145, 4, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2843[] = { 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setip_Iu9_Iu32
static vcpu_local_instr_attrs _sym2844 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction setip_Iu9_Iu32
static struct adl_operand _sym2845_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2846[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stX_Iu22_gX_impl
static vcpu_local_instr_attrs _sym2847 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction stX_Iu22_gX_impl
static struct adl_operand _sym2848_operands_operands[] = { {134, 0, 0, 0, 0, 4, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2849[] = { &_sym220, 0, &_sym302, 0,  (struct enum_fields *) -1,};

// Instruction st_agX_Is15_real_imag
static vcpu_local_instr_attrs _sym2850 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction st_agX_Is15_real_imag
static struct adl_operand _sym2851_operands_operands[] = { {52, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{246, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073709535233ull-1), 16383ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 2, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 3, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2852[] = { &_sym88, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction st_agX_Is15_real_imag_zero
static vcpu_local_instr_attrs _sym2853 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  st_agX_Is15_real_imag_zero -> st_agX_Is15_real_imag;
static struct adl_operand _sym2854_operands[] = { {52, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 2, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agX_Is15_real_imag_zero
static struct adl_operand _sym2855_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 2, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2856[] = {
  // st_agX_Is15_real_imag    (0)
  { "st_agX_Is15_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x18000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2854_operands,0,0,0, 0,0,&_sym2853,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2857[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction stb_Iu22_I8
static vcpu_local_instr_attrs _sym2858 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction stb_Iu22_I8
static struct adl_operand _sym2859_operands_operands[] = { {227, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{215, 1, 0, 0, 0, 50, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2860[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stb_Iu22_gX
static vcpu_local_instr_attrs _sym2861 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stb_Iu22_gX -> stX_Iu22_gX_impl;
static struct adl_operand _sym2862_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_Iu22_gX
static struct adl_operand _sym2863_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2864[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2862_operands,0,0,0, 0,0,&_sym2861,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2865[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction sth_Iu21_I16
static vcpu_local_instr_attrs _sym2866 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction sth_Iu21_I16
static struct adl_operand _sym2867_operands_operands[] = { {224, 0, ADL_ABSOLUTE, 1, 0, 6, 0ull, 0x3fffffull, 0x1ull, 0, 0, 0, 0, 0,-1,-1,0},{213, 1, 0, 0, 0, 42, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2868[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction sth_Iu21_I16_withBytes
static vcpu_local_instr_attrs _sym2869 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  sth_Iu21_I16_withBytes -> sth_Iu21_I16;
static struct adl_operand _sym2870_operands[] = { {224, 0, ADL_ABSOLUTE, 1, 0, 6, 0ull, 0x3fffffull, 0x1ull, 0, 0, 0, 0, 0,-1,-1,0},{213, 1, 0, 0, 0, 42, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_Iu21_I16_withBytes
static struct adl_operand _sym2871_operands_operands[] = { {224, 0, ADL_ABSOLUTE, 1, 0, 6, 0ull, 0x3fffffull, 0x1ull, 0, 0, 0, 0, 0,-1,-1,0},{212, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2872[] = {
  // sth_Iu21_I16    (0)
  { "sth_Iu21_I16", 1, 7, 58, 64,  0x3, { 0x0,0x44000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2870_operands,0,0,0, 0,0,&_sym2869,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2873[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction sth_Iu22_gX
static vcpu_local_instr_attrs _sym2874 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  sth_Iu22_gX -> stX_Iu22_gX_impl;
static struct adl_operand _sym2875_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_Iu22_gX
static struct adl_operand _sym2876_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2877[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x54000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2875_operands,0,0,0, 0,0,&_sym2874,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2878[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stm
static vcpu_local_instr_attrs _sym2879 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Instruction stm
static struct adl_operand _sym2880_operands_operands[] = { {252, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, 1, 0, 0, 0, 26, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2881[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction stm_stx
static vcpu_local_instr_attrs _sym2882 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stm_stx -> stm;

static bfd_uint64_t _sym2884_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[21].X_add_number) << 0 ) + ( (operands[22].X_add_number) << 1 ) + ( (operands[23].X_add_number) << 2 ) + ( (operands[24].X_add_number) << 3 ) + ( (operands[25].X_add_number) << 4 ) + ( (operands[26].X_add_number) << 5 ) + ( (operands[27].X_add_number) << 6 ) + ( (operands[28].X_add_number) << 7 ) + ( (operands[29].X_add_number) << 8 ) + ( (operands[30].X_add_number) << 9 ) + ( (operands[31].X_add_number) << 10 ) + ( (operands[32].X_add_number) << 11 ) + ( (operands[1].X_add_number) << 12 ) + ( (operands[2].X_add_number) << 13 ) + ( (operands[3].X_add_number) << 14 ) + ( (operands[4].X_add_number) << 15 ) + ( (operands[5].X_add_number) << 16 ) + ( (operands[6].X_add_number) << 17 ) + ( (operands[7].X_add_number) << 18 ) + ( (operands[8].X_add_number) << 19 ) + ( (operands[9].X_add_number) << 20 ) + ( (operands[10].X_add_number) << 21 ) + ( (operands[11].X_add_number) << 22 ) + ( (operands[12].X_add_number) << 23 ) + ( (operands[13].X_add_number) << 24 ) + ( (operands[14].X_add_number) << 25 ) + ( (operands[15].X_add_number) << 26 ) + ( (operands[16].X_add_number) << 27 ) + ( (operands[17].X_add_number) << 28 ) + ( (operands[18].X_add_number) << 29 ) + ( (operands[19].X_add_number) << 30 ) + ( (operands[20].X_add_number) << 31 ); }

static int _sym2884_mod_indices[] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32,  -1 };
static struct adl_operand _sym2883_operands[] = { {252, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2884_modifier, _sym2884_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stm_stx
static struct adl_operand _sym2885_operands_operands[] = { {250, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{1, 1, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 2, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 3, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 4, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 5, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 6, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 7, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 8, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 9, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 10, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 11, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 12, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 13, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 14, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 15, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 16, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 17, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 18, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 19, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 20, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 21, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 22, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 23, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 24, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 25, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 26, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 27, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 28, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 29, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 30, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 31, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 32, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2886[] = {
  // stm    (0)
  { "stm", 1, 7, 58, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2883_operands,0,0,0, 0,0,&_sym2882,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2887[] = { 0, &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236,  (struct enum_fields *) -1,};

// Instruction stm_stx_zero
static vcpu_local_instr_attrs _sym2888 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stm_stx_zero -> stm;

static bfd_uint64_t _sym2890_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[20].X_add_number) << 0 ) + ( (operands[21].X_add_number) << 1 ) + ( (operands[22].X_add_number) << 2 ) + ( (operands[23].X_add_number) << 3 ) + ( (operands[24].X_add_number) << 4 ) + ( (operands[25].X_add_number) << 5 ) + ( (operands[26].X_add_number) << 6 ) + ( (operands[27].X_add_number) << 7 ) + ( (operands[28].X_add_number) << 8 ) + ( (operands[29].X_add_number) << 9 ) + ( (operands[30].X_add_number) << 10 ) + ( (operands[31].X_add_number) << 11 ) + ( (operands[0].X_add_number) << 12 ) + ( (operands[1].X_add_number) << 13 ) + ( (operands[2].X_add_number) << 14 ) + ( (operands[3].X_add_number) << 15 ) + ( (operands[4].X_add_number) << 16 ) + ( (operands[5].X_add_number) << 17 ) + ( (operands[6].X_add_number) << 18 ) + ( (operands[7].X_add_number) << 19 ) + ( (operands[8].X_add_number) << 20 ) + ( (operands[9].X_add_number) << 21 ) + ( (operands[10].X_add_number) << 22 ) + ( (operands[11].X_add_number) << 23 ) + ( (operands[12].X_add_number) << 24 ) + ( (operands[13].X_add_number) << 25 ) + ( (operands[14].X_add_number) << 26 ) + ( (operands[15].X_add_number) << 27 ) + ( (operands[16].X_add_number) << 28 ) + ( (operands[17].X_add_number) << 29 ) + ( (operands[18].X_add_number) << 30 ) + ( (operands[19].X_add_number) << 31 ); }

static int _sym2890_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  -1 };
static struct adl_operand _sym2889_operands[] = { {327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2890_modifier, _sym2890_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stm_stx_zero
static struct adl_operand _sym2891_operands_operands[] = { {1, 0, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 1, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 2, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 6, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 7, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 8, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 9, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 10, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 11, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 12, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 13, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 14, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 15, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 16, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 17, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 18, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 19, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 20, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 21, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 22, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 23, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 24, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 25, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 26, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 27, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 28, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 29, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 30, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 31, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2892[] = {
  // stm    (0)
  { "stm", 1, 7, 58, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2889_operands,0,0,0, 0,0,&_sym2888,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2893[] = { &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236,  (struct enum_fields *) -1,};

// Instruction stw_Iu20_I32
static vcpu_local_instr_attrs _sym2894 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction stw_Iu20_I32
static struct adl_operand _sym2895_operands_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2896[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stw_Iu20_I32_st_withBytes
static vcpu_local_instr_attrs _sym2897 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu20_I32_st_withBytes -> stw_Iu20_I32;
static struct adl_operand _sym2898_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu20_I32_st_withBytes
static struct adl_operand _sym2899_operands_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2900[] = {
  // stw_Iu20_I32    (0)
  { "stw_Iu20_I32", 1, 7, 58, 64,  0x3, { 0x0,0x48000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2898_operands,0,0,0, 0,0,&_sym2897,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2901[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stw_Iu20_I32_withBytes
static vcpu_local_instr_attrs _sym2902 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu20_I32_withBytes -> stw_Iu20_I32;
static struct adl_operand _sym2903_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu20_I32_withBytes
static struct adl_operand _sym2904_operands_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2905[] = {
  // stw_Iu20_I32    (0)
  { "stw_Iu20_I32", 1, 7, 58, 64,  0x3, { 0x0,0x48000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2903_operands,0,0,0, 0,0,&_sym2902,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2906[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stw_Iu22_gX
static vcpu_local_instr_attrs _sym2907 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu22_gX -> stX_Iu22_gX_impl;
static struct adl_operand _sym2908_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu22_gX
static struct adl_operand _sym2909_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2910[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x58000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2908_operands,0,0,0, 0,0,&_sym2907,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2911[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stw_Iu22_gX_st
static vcpu_local_instr_attrs _sym2912 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu22_gX_st -> stX_Iu22_gX_impl;
static struct adl_operand _sym2913_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu22_gX_st
static struct adl_operand _sym2914_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2915[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x58000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2913_operands,0,0,0, 0,0,&_sym2912,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2916[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction subD_ucc_cond_gX_I32_sub
adl_instr_attr_val _sym2917[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "subS_ucc_z_gZ_Iu16_sub_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2918 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2917 };

// Shorthand:  subD_ucc_cond_gX_I32_sub -> subD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2919_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subD_ucc_cond_gX_I32_sub
static struct adl_operand _sym2920_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{117, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2921[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24800000,},0, "", 0, 5, 5, 0, 2, 0, _sym2919_operands,0,0,2, 0,0,&_sym2918,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2922[] = { &_sym392, &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction subD_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2923 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction subD_ucc_cond_gX_gY_I32
static struct adl_operand _sym2924_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2925[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction subD_ucc_cond_gX_gY_I32_sub
static vcpu_local_instr_attrs _sym2926 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  subD_ucc_cond_gX_gY_I32_sub -> subD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2927_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subD_ucc_cond_gX_gY_I32_sub
static struct adl_operand _sym2928_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2929[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24800000,},0, "", 0, 5, 5, 0, 2, 0, _sym2927_operands,0,0,2, 0,0,&_sym2926,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2930[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction subD_ucc_gX_I32_sub
adl_instr_attr_val _sym2931[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "subS_ucc_z_gZ_Iu16_sub_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2932 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2931 };

// Shorthand:  subD_ucc_gX_I32_sub -> subD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2933_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subD_ucc_gX_I32_sub
static struct adl_operand _sym2934_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2935[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24800000,},0, "", 0, 4, 4, 0, 1, 0, _sym2933_operands,0,0,2, 0,0,&_sym2932,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2936[] = { &_sym392, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32
static vcpu_local_instr_attrs _sym2937 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction xorD_gX_gY_I32
static struct adl_operand _sym2938_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2939[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32_xor_cc_gX_I32
adl_instr_attr_val _sym2940[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "xorS_gX_Iu16_xor" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2941 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2940 };

// Shorthand:  xorD_gX_gY_I32_xor_cc_gX_I32 -> xorD_gX_gY_I32;
static struct adl_operand _sym2942_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorD_gX_gY_I32_xor_cc_gX_I32
static struct adl_operand _sym2943_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2944[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2942_operands,0,0,1, 0,0,&_sym2941,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2945[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32_xor_cc_gX_gY_I32
static vcpu_local_instr_attrs _sym2946 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  xorD_gX_gY_I32_xor_cc_gX_gY_I32 -> xorD_gX_gY_I32;
static struct adl_operand _sym2947_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorD_gX_gY_I32_xor_cc_gX_gY_I32
static struct adl_operand _sym2948_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2949[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2947_operands,0,0,1, 0,0,&_sym2946,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2950[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32_xor_gX_I32
adl_instr_attr_val _sym2951[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "xorS_gX_Iu16_xor" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2952 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2951 };

// Shorthand:  xorD_gX_gY_I32_xor_gX_I32 -> xorD_gX_gY_I32;
static struct adl_operand _sym2953_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorD_gX_gY_I32_xor_gX_I32
static struct adl_operand _sym2954_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2955[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26c00000,},0, "", 0, 3, 3, 0, 0, 0, _sym2953_operands,0,0,1, 0,0,&_sym2952,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2956[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction fnop
static vcpu_local_instr_attrs _sym2957 { "0000000000000000000010000000000000001000000000000000000000000000000000000100000000" , nullptr };

// Instruction fnop
static struct enum_fields *_sym2959[] = {  (struct enum_fields *) -1,};

// Instruction loop_end
static vcpu_local_instr_attrs _sym2960 { "0000000000000000000010000000000000000010000100000000000000000000000000000100000000" , nullptr };

// Shorthand:  loop_end -> fnop;

// Instruction loop_end
static struct adl_opcode _sym2963[] = {
  // fnop    (0)
  { "fnop", 1, 8, 64, 64,  0x7, { 0x0,0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2960,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2964[] = {  (struct enum_fields *) -1,};

// Instruction rd_S0
static vcpu_local_instr_attrs _sym2965 { "0000000000000000000010000000000000000000000000000000000000000000000000001000001000" , nullptr };

// Instruction rd_S0
static struct enum_fields *_sym2967[] = {  (struct enum_fields *) -1,};

// Instruction rd_s0_nop
static vcpu_local_instr_attrs _sym2968 { "0000000000000000000010000000000000001000000000000000000000000000000000001000001000" , nullptr };

// Instruction rd_s0_nop
static struct enum_fields *_sym2970[] = {  (struct enum_fields *) -1,};

// Instruction rd_S1
static vcpu_local_instr_attrs _sym2971 { "0000000000000000000010000000000001000000000000000000000000000000000000010000001000" , nullptr };

// Instruction rd_S1
static struct enum_fields *_sym2973[] = {  (struct enum_fields *) -1,};

// Instruction rd_s1_nop
static vcpu_local_instr_attrs _sym2974 { "0000000000000000000010000000000000001000000000000000000000000000000000010000001000" , nullptr };

// Instruction rd_s1_nop
static struct enum_fields *_sym2976[] = {  (struct enum_fields *) -1,};

// Instruction rd_S2
static vcpu_local_instr_attrs _sym2977 { "0000000000000000000010000000000000000000000000000000000000000000000000100000001000" , nullptr };

// Instruction rd_S2
static struct enum_fields *_sym2979[] = {  (struct enum_fields *) -1,};

// Instruction rd_s2_nop
static vcpu_local_instr_attrs _sym2980 { "0000000000000000000010000000000000001000000000000000000000000000000000100000001000" , nullptr };

// Instruction rd_s2_nop
static struct enum_fields *_sym2982[] = {  (struct enum_fields *) -1,};

// Instruction ror
static vcpu_local_instr_attrs _sym2983 { "0000000000000000000010000000000000000000000000000000000000000000000001000000001000" , nullptr };

// Instruction ror
static struct enum_fields *_sym2985[] = {  (struct enum_fields *) -1,};

// Instruction ror_nop
static vcpu_local_instr_attrs _sym2986 { "0000000000000000000010000000000000001000000000000000000000000000000001000000001000" , nullptr };

// Instruction ror_nop
static struct enum_fields *_sym2988[] = {  (struct enum_fields *) -1,};

// Instruction rol
static vcpu_local_instr_attrs _sym2989 { "0000000000000000000100000000000000000000000000000000000000000000000010000000001000" , nullptr };

// Instruction rol
static struct enum_fields *_sym2991[] = {  (struct enum_fields *) -1,};

// Instruction rol_nop
static vcpu_local_instr_attrs _sym2992 { "0000000000000000000100000000000000001000000000000000000000000000000010000000001000" , nullptr };

// Instruction rol_nop
static struct enum_fields *_sym2994[] = {  (struct enum_fields *) -1,};

// Instruction bin2num_Rx
static vcpu_local_instr_attrs _sym2995 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction bin2num_Rx
static struct adl_operand _sym2996_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2997[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction clr_Rx_ld_Rx_zeros
static vcpu_local_instr_attrs _sym2998 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction clr_Rx_ld_Rx_zeros
static struct adl_operand _sym2999_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3000[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_2scomp_Rx
static vcpu_local_instr_attrs _sym3001 { "0000000010000000000100000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_2scomp_Rx
static struct adl_operand _sym3002_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3003[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_h2h
static vcpu_local_instr_attrs _sym3004 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_h2h
static struct adl_operand _sym3005_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3006[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_h2l
static vcpu_local_instr_attrs _sym3007 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_h2l
static struct adl_operand _sym3008_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3009[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_h2l_l2h
static vcpu_local_instr_attrs _sym3010 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_h2l_l2h
static struct adl_operand _sym3011_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3012[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_l2h
static vcpu_local_instr_attrs _sym3013 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_l2h
static struct adl_operand _sym3014_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3015[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_l2h_h2l
static vcpu_local_instr_attrs _sym3016 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_l2h_h2l
static struct adl_operand _sym3017_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3018[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_l2l
static vcpu_local_instr_attrs _sym3019 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_l2l
static struct adl_operand _sym3020_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3021[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_nop
static vcpu_local_instr_attrs _sym3022 { "0000000000000000000010000000000000001000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_nop
static struct enum_fields *_sym3024[] = {  (struct enum_fields *) -1,};

// Instruction ld_Rx_normal
static vcpu_local_instr_attrs _sym3025 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_normal
static struct adl_operand _sym3026_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3027[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_normal_opVld
adl_instr_attr_val _sym3028[] = { { instr_opV,  0, 0 }, { instr_opVld,  0, 0 }, { instr_inst,  0, "ldB_Rx_opB" }, { instr_opVldB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3029 { "0000000000000000000010001000000000100000000000000000000000000000000100000000001000" , _sym3028 };

// Shorthand:  ld_Rx_normal_opVld -> ld_Rx_normal;
static struct adl_operand _sym3030_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_Rx_normal_opVld
static struct adl_operand _sym3031_operands_operands[] = { {355, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3032[] = {
  // ld_Rx_normal    (0)
  { "ld_Rx_normal", 1, 1, 7, 64,  0x0, { 0x10000000,},0, "", 0, 1, 1, 0, 0, 0, _sym3030_operands,0,0,0, 0,0,&_sym3029,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3033[] = { &_sym372,  (struct enum_fields *) -1,};

// Instruction ld_Rx_replace_h
static vcpu_local_instr_attrs _sym3034 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_replace_h
static struct adl_operand _sym3035_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3036[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_replace_l
static vcpu_local_instr_attrs _sym3037 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_replace_l
static struct adl_operand _sym3038_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3039[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_el_rev
static vcpu_local_instr_attrs _sym3040 { "0000000000000100001000000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_el_rev
static struct adl_operand _sym3041_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3042[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_qam_Rx
static vcpu_local_instr_attrs _sym3043 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_qam_Rx
static struct adl_operand _sym3044_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3045[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction wr_even_fft3
static vcpu_local_instr_attrs _sym3046 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_even_fft3
static struct enum_fields *_sym3048[] = {  (struct enum_fields *) -1,};

// Instruction wr_even_fft3_even
static vcpu_local_instr_attrs _sym3049 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_even_fft3_even -> wr_even_fft3;

// Instruction wr_even_fft3_even
static struct adl_opcode _sym3052[] = {
  // wr_even_fft3    (0)
  { "wr_even_fft3", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3049,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3053[] = {  (struct enum_fields *) -1,};

// Instruction wr_even_fft3_fft3
static vcpu_local_instr_attrs _sym3054 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_even_fft3_fft3 -> wr_even_fft3;

// Instruction wr_even_fft3_fft3
static struct adl_opcode _sym3057[] = {
  // wr_even_fft3    (0)
  { "wr_even_fft3", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3054,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3058[] = {  (struct enum_fields *) -1,};

// Instruction wr_fft7_fft2
static vcpu_local_instr_attrs _sym3059 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fft7_fft2
static struct enum_fields *_sym3061[] = {  (struct enum_fields *) -1,};

// Instruction wr_fft7_fft2_fft2
static vcpu_local_instr_attrs _sym3062 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fft7_fft2_fft2 -> wr_fft7_fft2;

// Instruction wr_fft7_fft2_fft2
static struct adl_opcode _sym3065[] = {
  // wr_fft7_fft2    (0)
  { "wr_fft7_fft2", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3062,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3066[] = {  (struct enum_fields *) -1,};

// Instruction wr_fft7_fft2_fft7
static vcpu_local_instr_attrs _sym3067 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fft7_fft2_fft7 -> wr_fft7_fft2;

// Instruction wr_fft7_fft2_fft7
static struct adl_opcode _sym3070[] = {
  // wr_fft7_fft2    (0)
  { "wr_fft7_fft2", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3067,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3071[] = {  (struct enum_fields *) -1,};

// Instruction wr_fftn_fft1
static vcpu_local_instr_attrs _sym3072 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fftn_fft1
static struct enum_fields *_sym3074[] = {  (struct enum_fields *) -1,};

// Instruction wr_fftn_fft1_wr_fft1
static vcpu_local_instr_attrs _sym3075 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fftn_fft1_wr_fft1 -> wr_fftn_fft1;

// Instruction wr_fftn_fft1_wr_fft1
static struct adl_opcode _sym3078[] = {
  // wr_fftn_fft1    (0)
  { "wr_fftn_fft1", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3075,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3079[] = {  (struct enum_fields *) -1,};

// Instruction wr_fftn_fft1_wr_fftn
static vcpu_local_instr_attrs _sym3080 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fftn_fft1_wr_fftn -> wr_fftn_fft1;

// Instruction wr_fftn_fft1_wr_fftn
static struct adl_opcode _sym3083[] = {
  // wr_fftn_fft1    (0)
  { "wr_fftn_fft1", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3080,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3084[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn1_fft6
static vcpu_local_instr_attrs _sym3085 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fn1_fft6
static struct enum_fields *_sym3087[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn1_fft6_wr_fft6
static vcpu_local_instr_attrs _sym3088 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn1_fft6_wr_fft6 -> wr_fn1_fft6;

// Instruction wr_fn1_fft6_wr_fft6
static struct adl_opcode _sym3091[] = {
  // wr_fn1_fft6    (0)
  { "wr_fn1_fft6", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3088,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3092[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn1_fft6_wr_fn1
static vcpu_local_instr_attrs _sym3093 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn1_fft6_wr_fn1 -> wr_fn1_fft6;

// Instruction wr_fn1_fft6_wr_fn1
static struct adl_opcode _sym3096[] = {
  // wr_fn1_fft6    (0)
  { "wr_fn1_fft6", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3093,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3097[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn_fft5
static vcpu_local_instr_attrs _sym3098 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fn_fft5
static struct enum_fields *_sym3100[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn_fft5_wr_fft5
static vcpu_local_instr_attrs _sym3101 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn_fft5_wr_fft5 -> wr_fn_fft5;

// Instruction wr_fn_fft5_wr_fft5
static struct adl_opcode _sym3104[] = {
  // wr_fn_fft5    (0)
  { "wr_fn_fft5", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3101,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3105[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn_fft5_wr_fn
static vcpu_local_instr_attrs _sym3106 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn_fft5_wr_fn -> wr_fn_fft5;

// Instruction wr_fn_fft5_wr_fn
static struct adl_opcode _sym3109[] = {
  // wr_fn_fft5    (0)
  { "wr_fn_fft5", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3106,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3110[] = {  (struct enum_fields *) -1,};

// Instruction wr_hlinecplx
static vcpu_local_instr_attrs _sym3111 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_hlinecplx
static struct enum_fields *_sym3113[] = {  (struct enum_fields *) -1,};

// Instruction wr_nop
static vcpu_local_instr_attrs _sym3114 { "0000000000000000000010000000000000001000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_nop
static struct enum_fields *_sym3116[] = {  (struct enum_fields *) -1,};

// Instruction wr_straight_fft4
static vcpu_local_instr_attrs _sym3117 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_straight_fft4
static struct enum_fields *_sym3119[] = {  (struct enum_fields *) -1,};

// Instruction wr_straight_fft4_fft4
static vcpu_local_instr_attrs _sym3120 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_straight_fft4_fft4 -> wr_straight_fft4;

// Instruction wr_straight_fft4_fft4
static struct adl_opcode _sym3123[] = {
  // wr_straight_fft4    (0)
  { "wr_straight_fft4", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3120,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3124[] = {  (struct enum_fields *) -1,};

// Instruction wr_straight_fft4_straight
static vcpu_local_instr_attrs _sym3125 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_straight_fft4_straight -> wr_straight_fft4;

// Instruction wr_straight_fft4_straight
static struct adl_opcode _sym3128[] = {
  // wr_straight_fft4    (0)
  { "wr_straight_fft4", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3125,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3129[] = {  (struct enum_fields *) -1,};

// Instruction au_nop
static vcpu_local_instr_attrs _sym3130 { "0000000000000000000010000000000000001000000000000000000000000000010000000000001000" , nullptr };

// Instruction au_nop
static struct enum_fields *_sym3132[] = {  (struct enum_fields *) -1,};

// Instruction clr_au
static vcpu_local_instr_attrs _sym3133 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction clr_au
static struct enum_fields *_sym3135[] = {  (struct enum_fields *) -1,};

// Instruction cmac
static vcpu_local_instr_attrs _sym3136 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmac
static struct enum_fields *_sym3138[] = {  (struct enum_fields *) -1,};

// Instruction cmac_sau
static vcpu_local_instr_attrs _sym3139 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmac_sau
static struct enum_fields *_sym3141[] = {  (struct enum_fields *) -1,};

// Instruction cmad
static vcpu_local_instr_attrs _sym3142 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmad
static struct enum_fields *_sym3144[] = {  (struct enum_fields *) -1,};

// Instruction cmad_sau
static vcpu_local_instr_attrs _sym3145 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmad_sau
static struct enum_fields *_sym3147[] = {  (struct enum_fields *) -1,};

// Instruction dif
static vcpu_local_instr_attrs _sym3148 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Shorthand:  dif -> dif_sau;

// Instruction dif
static struct adl_opcode _sym3151[] = {
  // dif_sau    (0)
  { "dif_sau", 1, 1, 4, 64,  0x0, { 0xd0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3148,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3152[] = {  (struct enum_fields *) -1,};

// Instruction dif_sau
static vcpu_local_instr_attrs _sym3153 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction dif_sau
static struct enum_fields *_sym3155[] = {  (struct enum_fields *) -1,};

// Instruction dit
static vcpu_local_instr_attrs _sym3156 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Shorthand:  dit -> cmad;

// Instruction dit
static struct adl_opcode _sym3159[] = {
  // cmad    (0)
  { "cmad", 1, 1, 4, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3156,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3160[] = {  (struct enum_fields *) -1,};

// Instruction mads
static vcpu_local_instr_attrs _sym3161 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction mads
static struct enum_fields *_sym3163[] = {  (struct enum_fields *) -1,};

// Instruction mads_sau
static vcpu_local_instr_attrs _sym3164 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction mads_sau
static struct enum_fields *_sym3166[] = {  (struct enum_fields *) -1,};

// Instruction maf
static vcpu_local_instr_attrs _sym3167 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction maf
static struct enum_fields *_sym3169[] = {  (struct enum_fields *) -1,};

// Instruction mafac
static vcpu_local_instr_attrs _sym3170 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction mafac
static struct enum_fields *_sym3172[] = {  (struct enum_fields *) -1,};

// Instruction rmac
static vcpu_local_instr_attrs _sym3173 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmac
static struct enum_fields *_sym3175[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau
static vcpu_local_instr_attrs _sym3176 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmac_sau
static struct enum_fields *_sym3178[] = {  (struct enum_fields *) -1,};

// Instruction rmad
static vcpu_local_instr_attrs _sym3179 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmad
static struct enum_fields *_sym3181[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau
static vcpu_local_instr_attrs _sym3182 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmad_sau
static struct enum_fields *_sym3184[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr
static vcpu_local_instr_attrs _sym3185 { "0000000000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction atan_atan2_mvllr
static struct enum_fields *_sym3187[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr_atan
static vcpu_local_instr_attrs _sym3188 { "0000000000000000101110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  atan_atan2_mvllr_atan -> atan_atan2_mvllr;

// Instruction atan_atan2_mvllr_atan
static struct adl_opcode _sym3191[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3188,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3192[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr_atan2
static vcpu_local_instr_attrs _sym3193 { "0000000000000000101010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  atan_atan2_mvllr_atan2 -> atan_atan2_mvllr;

// Instruction atan_atan2_mvllr_atan2
static struct adl_opcode _sym3196[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3193,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3197[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr_mvllr
static vcpu_local_instr_attrs _sym3198 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  atan_atan2_mvllr_mvllr -> atan_atan2_mvllr;

// Instruction atan_atan2_mvllr_mvllr
static struct adl_opcode _sym3201[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3198,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3202[] = {  (struct enum_fields *) -1,};

// Instruction ccp_nop
static vcpu_local_instr_attrs _sym3203 { "0000000000000000001000000000000000001000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  ccp_nop -> sau_nop;

// Instruction ccp_nop
static struct adl_opcode _sym3206[] = {
  // sau_nop    (0)
  { "sau_nop", 1, 1, 3, 64,  0x0, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3203,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3207[] = {  (struct enum_fields *) -1,};

// Instruction lut_rd_dec
static vcpu_local_instr_attrs _sym3208 { "0000000000000000000100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction lut_rd_dec
static struct enum_fields *_sym3210[] = {  (struct enum_fields *) -1,};

// Instruction lut_rd_dec_dec
static vcpu_local_instr_attrs _sym3211 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  lut_rd_dec_dec -> lut_rd_dec;

// Instruction lut_rd_dec_dec
static struct adl_opcode _sym3214[] = {
  // lut_rd_dec    (0)
  { "lut_rd_dec", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3211,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3215[] = {  (struct enum_fields *) -1,};

// Instruction lut_rd_dec_lut_rd
static vcpu_local_instr_attrs _sym3216 { "0000000000010000000101000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  lut_rd_dec_lut_rd -> lut_rd_dec;

// Instruction lut_rd_dec_lut_rd
static struct adl_opcode _sym3219[] = {
  // lut_rd_dec    (0)
  { "lut_rd_dec", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3216,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3220[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp
static vcpu_local_instr_attrs _sym3221 { "0000000000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction nco_expj_vpp
static struct enum_fields *_sym3223[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp_expj
static vcpu_local_instr_attrs _sym3224 { "0000010000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  nco_expj_vpp_expj -> nco_expj_vpp;

// Instruction nco_expj_vpp_expj
static struct adl_opcode _sym3227[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3224,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3228[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp_nco
static vcpu_local_instr_attrs _sym3229 { "0000000000100000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  nco_expj_vpp_nco -> nco_expj_vpp;

// Instruction nco_expj_vpp_nco
static struct adl_opcode _sym3232[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3229,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3233[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp_vpp
static vcpu_local_instr_attrs _sym3234 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  nco_expj_vpp_vpp -> nco_expj_vpp;

// Instruction nco_expj_vpp_vpp
static struct adl_opcode _sym3237[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3234,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3238[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs
static vcpu_local_instr_attrs _sym3239 { "0000000000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction padd_exp_vacs
static struct enum_fields *_sym3241[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs_exp
static vcpu_local_instr_attrs _sym3242 { "0000000000000010001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  padd_exp_vacs_exp -> padd_exp_vacs;

// Instruction padd_exp_vacs_exp
static struct adl_opcode _sym3245[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3242,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3246[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs_padd
static vcpu_local_instr_attrs _sym3247 { "0000000000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  padd_exp_vacs_padd -> padd_exp_vacs;

// Instruction padd_exp_vacs_padd
static struct adl_opcode _sym3250[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3247,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3251[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs_vacs
static vcpu_local_instr_attrs _sym3252 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  padd_exp_vacs_vacs -> padd_exp_vacs;

// Instruction padd_exp_vacs_vacs
static struct adl_opcode _sym3255[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3252,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3256[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc
static vcpu_local_instr_attrs _sym3257 { "0000000000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction rcp_log2_enc
static struct enum_fields *_sym3259[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc_enc
static vcpu_local_instr_attrs _sym3260 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rcp_log2_enc_enc -> rcp_log2_enc;

// Instruction rcp_log2_enc_enc
static struct adl_opcode _sym3263[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3260,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3264[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc_log2
static vcpu_local_instr_attrs _sym3265 { "0000000000001000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rcp_log2_enc_log2 -> rcp_log2_enc;

// Instruction rcp_log2_enc_log2
static struct adl_opcode _sym3268[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3265,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3269[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc_rcp
static vcpu_local_instr_attrs _sym3270 { "0000000001000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rcp_log2_enc_rcp -> rcp_log2_enc;

// Instruction rcp_log2_enc_rcp
static struct adl_opcode _sym3273[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3270,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3274[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel
static vcpu_local_instr_attrs _sym3275 { "0000000000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction rrt_cos_acos_lutsel
static struct enum_fields *_sym3277[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_acos
static vcpu_local_instr_attrs _sym3278 { "0000010000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_acos -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_acos
static struct adl_opcode _sym3281[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3278,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3282[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_cos
static vcpu_local_instr_attrs _sym3283 { "0000010000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_cos -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_cos
static struct adl_opcode _sym3286[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3283,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3287[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_lut
static vcpu_local_instr_attrs _sym3288 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_lut -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_lut
static struct adl_opcode _sym3291[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3288,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3292[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_lutsel
static vcpu_local_instr_attrs _sym3293 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_lutsel -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_lutsel
static struct adl_opcode _sym3296[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3293,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3297[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_rrt
static vcpu_local_instr_attrs _sym3298 { "0000000100000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_rrt -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_rrt
static struct adl_opcode _sym3301[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3298,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3302[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_sel
static vcpu_local_instr_attrs _sym3303 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_sel -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_sel
static struct adl_opcode _sym3306[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3303,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3307[] = {  (struct enum_fields *) -1,};

// Instruction sau_nop
static vcpu_local_instr_attrs _sym3308 { "0000000000000000000010000000000000001000000000000000000000000000100000000000001000" , nullptr };

// Instruction sau_nop
static struct enum_fields *_sym3310[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat
static vcpu_local_instr_attrs _sym3311 { "0000000000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction srt_sin_asin_mvbat
static struct enum_fields *_sym3313[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_asin
static vcpu_local_instr_attrs _sym3314 { "0000010000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_asin -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_asin
static struct adl_opcode _sym3317[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3314,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3318[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_mvbat
static vcpu_local_instr_attrs _sym3319 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_mvbat -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_mvbat
static struct adl_opcode _sym3322[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3319,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3323[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_sin
static vcpu_local_instr_attrs _sym3324 { "0000010000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_sin -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_sin
static struct adl_opcode _sym3327[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3324,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3328[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_srt
static vcpu_local_instr_attrs _sym3329 { "0000000000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_srt -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_srt
static struct adl_opcode _sym3332[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3329,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3333[] = {  (struct enum_fields *) -1,};

// Instruction ravg
static vcpu_local_instr_attrs _sym3334 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction ravg
static struct enum_fields *_sym3336[] = {  (struct enum_fields *) -1,};

// Instruction rload
static vcpu_local_instr_attrs _sym3337 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction rload
static struct enum_fields *_sym3339[] = {  (struct enum_fields *) -1,};

// Instruction rprod
static vcpu_local_instr_attrs _sym3340 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction rprod
static struct enum_fields *_sym3342[] = {  (struct enum_fields *) -1,};

// Instruction rsum
static vcpu_local_instr_attrs _sym3343 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction rsum
static struct enum_fields *_sym3345[] = {  (struct enum_fields *) -1,};

// Instruction maf_uvp
static vcpu_local_instr_attrs _sym3346 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_uvp -> maf_vp;

// Instruction maf_uvp
static struct adl_opcode _sym3349[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x98000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3346,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3350[] = {  (struct enum_fields *) -1,};

// Instruction maf_uvp_vpnz
static vcpu_local_instr_attrs _sym3351 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_uvp_vpnz -> maf_vp;

// Instruction maf_uvp_vpnz
static struct adl_opcode _sym3354[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0xd8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3351,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3355[] = {  (struct enum_fields *) -1,};

// Instruction maf_uvp_vpz
static vcpu_local_instr_attrs _sym3356 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_uvp_vpz -> maf_vp;

// Instruction maf_uvp_vpz
static struct adl_opcode _sym3359[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0xf8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3356,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3360[] = {  (struct enum_fields *) -1,};

// Instruction maf_vp
static vcpu_local_instr_attrs _sym3361 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction maf_vp
static struct adl_operand _sym3362_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3363[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction maf_vpnz
static vcpu_local_instr_attrs _sym3364 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_vpnz -> maf_vp;

// Instruction maf_vpnz
static struct adl_opcode _sym3367[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x58000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3364,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3368[] = {  (struct enum_fields *) -1,};

// Instruction maf_vpz
static vcpu_local_instr_attrs _sym3369 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_vpz -> maf_vp;

// Instruction maf_vpz
static struct adl_opcode _sym3372[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x78000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3369,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3373[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_uvp
static vcpu_local_instr_attrs _sym3374 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_uvp -> rmac_sau_vp;

// Instruction rmac_sau_uvp
static struct adl_opcode _sym3377[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x92000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3374,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3378[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_uvp_vpnz
static vcpu_local_instr_attrs _sym3379 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_uvp_vpnz -> rmac_sau_vp;

// Instruction rmac_sau_uvp_vpnz
static struct adl_opcode _sym3382[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0xd2000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3379,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3383[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_uvp_vpz
static vcpu_local_instr_attrs _sym3384 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_uvp_vpz -> rmac_sau_vp;

// Instruction rmac_sau_uvp_vpz
static struct adl_opcode _sym3387[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0xf2000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3384,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3388[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_vp
static vcpu_local_instr_attrs _sym3389 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmac_sau_vp
static struct adl_operand _sym3390_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3391[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmac_sau_vpnz
static vcpu_local_instr_attrs _sym3392 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_vpnz -> rmac_sau_vp;

// Instruction rmac_sau_vpnz
static struct adl_opcode _sym3395[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x52000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3392,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3396[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_vpz
static vcpu_local_instr_attrs _sym3397 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_vpz -> rmac_sau_vp;

// Instruction rmac_sau_vpz
static struct adl_opcode _sym3400[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x72000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3397,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3401[] = {  (struct enum_fields *) -1,};

// Instruction rmac_uvp
static vcpu_local_instr_attrs _sym3402 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_uvp -> rmac_vp;

// Instruction rmac_uvp
static struct adl_opcode _sym3405[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x90000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3402,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3406[] = {  (struct enum_fields *) -1,};

// Instruction rmac_uvp_vpnz
static vcpu_local_instr_attrs _sym3407 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_uvp_vpnz -> rmac_vp;

// Instruction rmac_uvp_vpnz
static struct adl_opcode _sym3410[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0xd0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3407,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3411[] = {  (struct enum_fields *) -1,};

// Instruction rmac_uvp_vpz
static vcpu_local_instr_attrs _sym3412 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_uvp_vpz -> rmac_vp;

// Instruction rmac_uvp_vpz
static struct adl_opcode _sym3415[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0xf0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3412,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3416[] = {  (struct enum_fields *) -1,};

// Instruction rmac_vp
static vcpu_local_instr_attrs _sym3417 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmac_vp
static struct adl_operand _sym3418_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3419[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmac_vpnz
static vcpu_local_instr_attrs _sym3420 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_vpnz -> rmac_vp;

// Instruction rmac_vpnz
static struct adl_opcode _sym3423[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x50000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3420,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3424[] = {  (struct enum_fields *) -1,};

// Instruction rmac_vpz
static vcpu_local_instr_attrs _sym3425 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_vpz -> rmac_vp;

// Instruction rmac_vpz
static struct adl_opcode _sym3428[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x70000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3425,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3429[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_uvp
static vcpu_local_instr_attrs _sym3430 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_uvp -> rmad_sau_vp;

// Instruction rmad_sau_uvp
static struct adl_opcode _sym3433[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0x8a000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3430,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3434[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_uvp_vpnz
static vcpu_local_instr_attrs _sym3435 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_uvp_vpnz -> rmad_sau_vp;

// Instruction rmad_sau_uvp_vpnz
static struct adl_opcode _sym3438[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0xca000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3435,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3439[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_uvp_vpz
static vcpu_local_instr_attrs _sym3440 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_uvp_vpz -> rmad_sau_vp;

// Instruction rmad_sau_uvp_vpz
static struct adl_opcode _sym3443[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0xea000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3440,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3444[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_vp
static vcpu_local_instr_attrs _sym3445 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmad_sau_vp
static struct adl_operand _sym3446_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3447[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmad_sau_vpnz
static vcpu_local_instr_attrs _sym3448 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_vpnz -> rmad_sau_vp;

// Instruction rmad_sau_vpnz
static struct adl_opcode _sym3451[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0x4a000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3448,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3452[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_vpz
static vcpu_local_instr_attrs _sym3453 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_vpz -> rmad_sau_vp;

// Instruction rmad_sau_vpz
static struct adl_opcode _sym3456[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0x6a000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3453,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3457[] = {  (struct enum_fields *) -1,};

// Instruction rmad_uvp
static vcpu_local_instr_attrs _sym3458 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_uvp -> rmad_vp;

// Instruction rmad_uvp
static struct adl_opcode _sym3461[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x88000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3458,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3462[] = {  (struct enum_fields *) -1,};

// Instruction rmad_uvp_vpnz
static vcpu_local_instr_attrs _sym3463 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_uvp_vpnz -> rmad_vp;

// Instruction rmad_uvp_vpnz
static struct adl_opcode _sym3466[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0xc8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3463,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3467[] = {  (struct enum_fields *) -1,};

// Instruction rmad_uvp_vpz
static vcpu_local_instr_attrs _sym3468 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_uvp_vpz -> rmad_vp;

// Instruction rmad_uvp_vpz
static struct adl_opcode _sym3471[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0xe8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3468,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3472[] = {  (struct enum_fields *) -1,};

// Instruction rmad_vp
static vcpu_local_instr_attrs _sym3473 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmad_vp
static struct adl_operand _sym3474_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3475[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmad_vpnz
static vcpu_local_instr_attrs _sym3476 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_vpnz -> rmad_vp;

// Instruction rmad_vpnz
static struct adl_opcode _sym3479[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x48000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3476,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3480[] = {  (struct enum_fields *) -1,};

// Instruction rmad_vpz
static vcpu_local_instr_attrs _sym3481 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_vpz -> rmad_vp;

// Instruction rmad_vpz
static struct adl_opcode _sym3484[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x68000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3481,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3485[] = {  (struct enum_fields *) -1,};

// Instruction abs_cc_gZ_gX
static vcpu_local_instr_attrs _sym3486 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction abs_cc_gZ_gX
static struct adl_operand _sym3487_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3488[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction addS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3489 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_cc_gZ_gX_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3490_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym3491_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3492[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000000,},0, "", 0, 5, 5, 0, 2, 0, _sym3490_operands,0,0,2, 0,0,&_sym3489,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3493[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym3494 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_s_gZ_Is16
static struct adl_operand _sym3495_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3496[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add
static vcpu_local_instr_attrs _sym3497 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym3498_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add
static struct adl_operand _sym3499_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3500[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym3498_operands,0,0,1, 0,0,&_sym3497,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3501[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add_s
static vcpu_local_instr_attrs _sym3502 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add_s -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym3503_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add_s
static struct adl_operand _sym3504_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3505[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym3503_operands,0,0,1, 0,0,&_sym3502,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3506[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym3507 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_z_gZ_Iu16
static struct adl_operand _sym3508_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3509[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add
static vcpu_local_instr_attrs _sym3510 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_z_gZ_Iu16_add -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym3511_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add
static struct adl_operand _sym3512_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3513[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym3511_operands,0,0,1, 0,0,&_sym3510,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3514[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add_z
adl_instr_attr_val _sym3515[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "add_ucc_cond_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3516 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3515 };

// Shorthand:  addS_ucc_z_gZ_Iu16_add_z -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym3517_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add_z
static struct adl_operand _sym3518_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3519[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym3517_operands,0,0,1, 0,0,&_sym3516,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3520[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_H
static vcpu_local_instr_attrs _sym3521 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3522_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_H
static struct adl_operand _sym3523_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3524[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym3522_operands,0,0,2, 0,0,&_sym3521,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3525[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_gY
static vcpu_local_instr_attrs _sym3526 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3527_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_gY
static struct adl_operand _sym3528_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3529[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym3527_operands,0,0,2, 0,0,&_sym3526,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3530[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_H
static vcpu_local_instr_attrs _sym3531 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3532_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_H
static struct adl_operand _sym3533_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3534[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym3532_operands,0,0,2, 0,0,&_sym3531,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3535[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3536 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction add_cc_gZ_gX_gY
static struct adl_operand _sym3537_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3538[] = { &_sym392, &_sym206, &_sym334, &_sym284, &_sym314,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_h
static vcpu_local_instr_attrs _sym3539 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3540_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_h
static struct adl_operand _sym3541_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3542[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym3540_operands,0,0,2, 0,0,&_sym3539,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3543[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_gY
static vcpu_local_instr_attrs _sym3544 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3545_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_gY
static struct adl_operand _sym3546_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3547[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym3545_operands,0,0,2, 0,0,&_sym3544,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3548[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_h
static vcpu_local_instr_attrs _sym3549 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3550_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_h
static struct adl_operand _sym3551_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3552[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym3550_operands,0,0,2, 0,0,&_sym3549,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3553[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction andS_z_gX_Iu16
static vcpu_local_instr_attrs _sym3554 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction andS_z_gX_Iu16
static struct adl_operand _sym3555_operands_operands[] = { {388, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3556[] = { &_sym432, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_H
static vcpu_local_instr_attrs _sym3557 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  and_H -> and_h;

// Instruction and_H
static struct adl_opcode _sym3560[] = {
  // and_h    (0)
  { "and_h", 1, 3, 29, 64,  0x1, { 0x18000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3557,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3561[] = {  (struct enum_fields *) -1,};

// Instruction and_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym3562 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_VPz_VPx_VPy
static struct adl_operand _sym3563_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3564[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction and_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3565 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_cc_gZ_gX_gY
static struct adl_operand _sym3566_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3567[] = { &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction and_h
static vcpu_local_instr_attrs _sym3568 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_h
static struct enum_fields *_sym3570[] = {  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16
adl_instr_attr_val _sym3571[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3572 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3571 };

// Shorthand:  and_z_gX_Iu16 -> andS_z_gX_Iu16;
static struct adl_operand _sym3573_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16
static struct adl_operand _sym3574_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3575[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3573_operands,0,0,0, 0,0,&_sym3572,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3576[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16_z
adl_instr_attr_val _sym3577[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3578 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3577 };

// Shorthand:  and_z_gX_Iu16_z -> andS_z_gX_Iu16;
static struct adl_operand _sym3579_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16_z
static struct adl_operand _sym3580_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3581[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3579_operands,0,0,0, 0,0,&_sym3578,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3582[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction bclr_cc_gZ_gY_gX
static vcpu_local_instr_attrs _sym3583 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_cc_gZ_gY_gX
static struct adl_operand _sym3584_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3585[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction bclr_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym3586 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_gZ_gY_Iu5
static struct adl_operand _sym3587_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3588[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_Iu5
static vcpu_local_instr_attrs _sym3589 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_Iu5
static struct adl_operand _sym3590_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3591[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_gX
static vcpu_local_instr_attrs _sym3592 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_gX
static struct adl_operand _sym3593_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3594[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bset_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym3595 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bset_gZ_gY_Iu5
static struct adl_operand _sym3596_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3597[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_Iu5
static vcpu_local_instr_attrs _sym3598 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_Iu5
static struct adl_operand _sym3599_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3600[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_gX
static vcpu_local_instr_attrs _sym3601 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_gX
static struct adl_operand _sym3602_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3603[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction btst_gX_I
static vcpu_local_instr_attrs _sym3604 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btst_gX_I
static struct adl_operand _sym3605_operands_operands[] = { {203, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 1, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3606[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_Iu5
static vcpu_local_instr_attrs _sym3607 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_Iu5
static struct adl_operand _sym3608_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3609[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_gX
static vcpu_local_instr_attrs _sym3610 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_gX
static struct adl_operand _sym3611_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3612[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bxor_cc_gZ_gX_Iu5
static vcpu_local_instr_attrs _sym3613 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bxor_cc_gZ_gX_Iu5
static struct adl_operand _sym3614_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3615[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction clr_VRA_gX_gY
static vcpu_local_instr_attrs _sym3616 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_VRA_gX_gY
static struct adl_operand _sym3617_operands_operands[] = { {191, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3618[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction clr_g_Iu12
static vcpu_local_instr_attrs _sym3619 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_g_Iu12
static struct adl_operand _sym3620_operands_operands[] = { {284, 0, 0, 0, 0, 17, 0ull, 0xfffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3621[] = { 0,  (struct enum_fields *) -1,};

// Instruction clrip_Iu9_gX
static vcpu_local_instr_attrs _sym3622 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrip_Iu9_gX
static struct adl_operand _sym3623_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3624[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction clrm_VPmask_Iu4
static vcpu_local_instr_attrs _sym3625 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrm_VPmask_Iu4
static struct adl_operand _sym3626_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3627[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16
static vcpu_local_instr_attrs _sym3628 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_s_gZ_Is16
static struct adl_operand _sym3629_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3630[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp
static vcpu_local_instr_attrs _sym3631 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp -> cmpS_s_gZ_Is16;
static struct adl_operand _sym3632_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp
static struct adl_operand _sym3633_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3634[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3632_operands,0,0,0, 0,0,&_sym3631,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3635[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp_s
static vcpu_local_instr_attrs _sym3636 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp_s -> cmpS_s_gZ_Is16;
static struct adl_operand _sym3637_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp_s
static struct adl_operand _sym3638_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3639[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3637_operands,0,0,0, 0,0,&_sym3636,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3640[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym3641 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_z_gZ_Iu16
static struct adl_operand _sym3642_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3643[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp
static vcpu_local_instr_attrs _sym3644 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_z_gZ_Iu16_cmp -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym3645_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp
static struct adl_operand _sym3646_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3647[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3645_operands,0,0,0, 0,0,&_sym3644,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3648[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp_z
adl_instr_attr_val _sym3649[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "cmp_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3650 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3649 };

// Shorthand:  cmpS_z_gZ_Iu16_cmp_z -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym3651_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp_z
static struct adl_operand _sym3652_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3653[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3651_operands,0,0,0, 0,0,&_sym3650,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3654[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmp_cc_gX_gY
static vcpu_local_instr_attrs _sym3655 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmp_cc_gX_gY
static struct adl_operand _sym3656_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3657[] = { &_sym206, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction cntl_gZ_gX
static vcpu_local_instr_attrs _sym3658 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cntl_gZ_gX -> fns_gZ_gX;
static struct adl_operand _sym3659_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cntl_gZ_gX
static struct adl_operand _sym3660_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3661[] = {
  // fns_gZ_gX    (0)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3659_operands,0,0,0, 0,0,&_sym3658,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3662[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cnto_gZ_gX
static vcpu_local_instr_attrs _sym3663 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cnto_gZ_gX -> sum1_gZ_gX;
static struct adl_operand _sym3664_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cnto_gZ_gX
static struct adl_operand _sym3665_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3666[] = {
  // sum1_gZ_gX    (0)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d200000,},0, "", 0, 2, 2, 0, 0, 0, _sym3664_operands,0,0,0, 0,0,&_sym3663,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3667[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cntz_gZ_gX
static vcpu_local_instr_attrs _sym3668 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cntz_gZ_gX
static struct adl_operand _sym3669_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3670[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction com_VPmask_Iu4
static vcpu_local_instr_attrs _sym3671 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction com_VPmask_Iu4
static struct adl_operand _sym3672_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3673[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction div_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym3674 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_cc_s_gZ_gX_gY
static struct adl_operand _sym3675_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3676[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16
static vcpu_local_instr_attrs _sym3677 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_s_gZ_Is16
static struct adl_operand _sym3678_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3679[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16_div
static vcpu_local_instr_attrs _sym3680 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_s_gZ_Is16_div -> div_s_gZ_Is16;
static struct adl_operand _sym3681_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_s_gZ_Is16_div
static struct adl_operand _sym3682_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3683[] = {
  // div_s_gZ_Is16    (0)
  { "div_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x62800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3681_operands,0,0,0, 0,0,&_sym3680,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3684[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16
static vcpu_local_instr_attrs _sym3685 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_z_gZ_Iu16
static struct adl_operand _sym3686_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3687[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16_div
static vcpu_local_instr_attrs _sym3688 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_z_gZ_Iu16_div -> div_z_gZ_Iu16;
static struct adl_operand _sym3689_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_z_gZ_Iu16_div
static struct adl_operand _sym3690_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3691[] = {
  // div_z_gZ_Iu16    (0)
  { "div_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x62000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3689_operands,0,0,0, 0,0,&_sym3688,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3692[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction exgS_aX_agY
static vcpu_local_instr_attrs _sym3693 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exgS_aX_agY
static struct adl_operand _sym3694_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3695[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction exg_aX_sp
static vcpu_local_instr_attrs _sym3696 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_aX_sp
static struct adl_operand _sym3697_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3698[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction exg_cc_gZ_gX
static vcpu_local_instr_attrs _sym3699 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_cc_gZ_gX
static struct adl_operand _sym3700_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3701[] = { &_sym206, &_sym334, &_sym282,  (struct enum_fields *) -1,};

// Instruction exp_cc_gZ_gX
static vcpu_local_instr_attrs _sym3702 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exp_cc_gZ_gX
static struct adl_operand _sym3703_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3704[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fabs_gZ_gY
static vcpu_local_instr_attrs _sym3705 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fabs_gZ_gY
static struct adl_operand _sym3706_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3707[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fadd_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3708 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fadd_cc_gZ_gX_gY
static struct adl_operand _sym3709_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3710[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_cc_gX_gY
static vcpu_local_instr_attrs _sym3711 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fcmp_cc_gX_gY
static struct adl_operand _sym3712_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3713[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_gX_gY
static vcpu_local_instr_attrs _sym3714 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fcmp_gX_gY -> fcmp_cc_gX_gY;
static struct adl_operand _sym3715_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fcmp_gX_gY
static struct adl_operand _sym3716_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3717[] = {
  // fcmp_cc_gX_gY    (0)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x1, { 0x35040078,},0, "", 0, 3, 3, 0, 1, 0, _sym3715_operands,0,0,1, 0,0,&_sym3714,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3718[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fdiv_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3719 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fdiv_cc_gZ_gX_gY
static struct adl_operand _sym3720_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3721[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction ff0to1_gZ_gX
static vcpu_local_instr_attrs _sym3722 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff0to1_gZ_gX
static struct adl_operand _sym3723_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3724[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1_gZ_gX
static vcpu_local_instr_attrs _sym3725 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1_gZ_gX
static struct adl_operand _sym3726_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3727[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1to0_gZ_gX
static vcpu_local_instr_attrs _sym3728 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1to0_gZ_gX
static struct adl_operand _sym3729_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3730[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fmac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3731 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmac_cc_gZ_gX_gY
static struct adl_operand _sym3732_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3733[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmax_gZ_gX_gY
static vcpu_local_instr_attrs _sym3734 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmax_gZ_gX_gY
static struct adl_operand _sym3735_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3736[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmin_gZ_gX_gY
static vcpu_local_instr_attrs _sym3737 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmin_gZ_gX_gY
static struct adl_operand _sym3738_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3739[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmul_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3740 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmul_cc_gZ_gX_gY
static struct adl_operand _sym3741_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3742[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fneg_cc_gZ_gX
static vcpu_local_instr_attrs _sym3743 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fneg_cc_gZ_gX -> bxor_cc_gZ_gX_Iu5;
static struct adl_operand _sym3744_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fneg_cc_gZ_gX
static struct adl_operand _sym3745_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3746[] = {
  // bxor_cc_gZ_gX_Iu5    (0)
  { "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x1, { 0x3980f800,},0, "", 0, 3, 3, 0, 1, 0, _sym3744_operands,0,0,1, 0,0,&_sym3743,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3747[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fns_gZ_gX
static vcpu_local_instr_attrs _sym3748 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fns_gZ_gX
static struct adl_operand _sym3749_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3750[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction frcp_cc_gZ_gX
static vcpu_local_instr_attrs _sym3751 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction frcp_cc_gZ_gX
static struct adl_operand _sym3752_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3753[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fsub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3754 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fsub_cc_gZ_gX_gY
static struct adl_operand _sym3755_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3756[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction int2sp_cc_gZ_gX
static vcpu_local_instr_attrs _sym3757 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction int2sp_cc_gZ_gX
static struct adl_operand _sym3758_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3759[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9
static vcpu_local_instr_attrs _sym3760 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_Is9
static struct adl_operand _sym3761_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3762[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym3763 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym3764_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld
static struct adl_operand _sym3765_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3766[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3764_operands,0,0,1, 0,0,&_sym3763,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3767[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym3768 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_line -> ldS_GX_agY_Is9;
static struct adl_operand _sym3769_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_line
static struct adl_operand _sym3770_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3771[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym3769_operands,0,0,1, 0,0,&_sym3768,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3772[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym3773 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym3774_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_zero
static struct adl_operand _sym3775_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3776[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3774_operands,0,0,1, 0,0,&_sym3773,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3777[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym3778[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3779 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3778 };

// Shorthand:  ldS_GX_agY_Is9_line0_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym3780_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym3781_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3782[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3780_operands,0,0,1, 0,0,&_sym3779,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3783[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym3784[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3785 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3784 };

// Shorthand:  ldS_GX_agY_Is9_line1_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym3786_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym3787_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3788[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym3786_operands,0,0,1, 0,0,&_sym3785,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3789[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym3790 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_wide_imm -> ldS_GX_agY_Is9;

static bfd_uint64_t _sym3792_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3792_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym3793_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3793_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym3791_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym3792_modifier, _sym3792_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym3793_modifier, _sym3793_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_wide_imm
static struct adl_operand _sym3794_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3795[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 4, 4, 0, 0, 0, _sym3791_operands,0,0,1, 0,0,&_sym3790,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3796[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym3797 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym3798_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_zero
static struct adl_operand _sym3799_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3800[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3798_operands,0,0,1, 0,0,&_sym3797,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3801[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9
static vcpu_local_instr_attrs _sym3802 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_u_Is9
static struct adl_operand _sym3803_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3804[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld
static vcpu_local_instr_attrs _sym3805 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3806_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld
static struct adl_operand _sym3807_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3808[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3806_operands,0,0,1, 0,0,&_sym3805,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3809[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_line
static vcpu_local_instr_attrs _sym3810 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_line -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3811_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_line
static struct adl_operand _sym3812_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3813[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3811_operands,0,0,1, 0,0,&_sym3810,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3814[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym3815 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3816_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_zero
static struct adl_operand _sym3817_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3818[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3816_operands,0,0,1, 0,0,&_sym3815,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3819[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym3820[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3821 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3820 };

// Shorthand:  ldS_GX_agY_u_Is9_line0_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3822_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym3823_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3824[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3822_operands,0,0,1, 0,0,&_sym3821,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3825[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym3826[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3827 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3826 };

// Shorthand:  ldS_GX_agY_u_Is9_line1_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3828_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym3829_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3830[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3828_operands,0,0,1, 0,0,&_sym3827,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3831[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym3832 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_wide_imm -> ldS_GX_agY_u_Is9;

static bfd_uint64_t _sym3834_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3834_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym3835_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3835_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym3833_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym3834_modifier, _sym3834_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym3835_modifier, _sym3835_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_wide_imm
static struct adl_operand _sym3836_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3837[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 4, 4, 0, 0, 0, _sym3833_operands,0,0,1, 0,0,&_sym3832,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3838[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym3839 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3840_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_zero
static struct adl_operand _sym3841_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3842[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3840_operands,0,0,1, 0,0,&_sym3839,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3843[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10
static vcpu_local_instr_attrs _sym3844 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_gX_sp_Is10
static struct adl_operand _sym3845_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3846[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym3847 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym3848_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_gX_sp_Is10_zero
static struct adl_operand _sym3849_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3850[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym3848_operands,0,0,0, 0,0,&_sym3847,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3851[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9
static vcpu_local_instr_attrs _sym3852 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_u_GX_agY_Is9
static struct adl_operand _sym3853_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3854[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym3855 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3856_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld
static struct adl_operand _sym3857_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3858[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3856_operands,0,0,1, 0,0,&_sym3855,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3859[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym3860 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_line -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3861_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_line
static struct adl_operand _sym3862_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3863[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3861_operands,0,0,1, 0,0,&_sym3860,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3864[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym3865 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3866_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_zero
static struct adl_operand _sym3867_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3868[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3866_operands,0,0,1, 0,0,&_sym3865,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3869[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym3870[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3871 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3870 };

// Shorthand:  ldS_u_GX_agY_Is9_line0_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3872_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym3873_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3874[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3872_operands,0,0,1, 0,0,&_sym3871,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3875[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym3876[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3877 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3876 };

// Shorthand:  ldS_u_GX_agY_Is9_line1_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3878_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym3879_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3880[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3878_operands,0,0,1, 0,0,&_sym3877,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3881[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym3882 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_wide_imm -> ldS_u_GX_agY_Is9;

static bfd_uint64_t _sym3884_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3884_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym3885_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3885_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym3883_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym3884_modifier, _sym3884_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym3885_modifier, _sym3885_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_wide_imm
static struct adl_operand _sym3886_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3887[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 4, 4, 0, 0, 0, _sym3883_operands,0,0,1, 0,0,&_sym3882,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3888[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym3889 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3890_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_zero
static struct adl_operand _sym3891_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3892[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3890_operands,0,0,1, 0,0,&_sym3889,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3893[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10
adl_instr_attr_val _sym3894[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3895 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3894 };

// Shorthand:  ldS_u_gX_sp_Is10 -> ld_u_gX_sp_Is10;
static struct adl_operand _sym3896_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10
static struct adl_operand _sym3897_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3898[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 2, 2, 0, 0, 0, _sym3896_operands,0,0,0, 0,0,&_sym3895,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3899[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10_zero
adl_instr_attr_val _sym3900[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3901 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3900 };

// Shorthand:  ldS_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym3902_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10_zero
static struct adl_operand _sym3903_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3904[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym3902_operands,0,0,0, 0,0,&_sym3901,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3905[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_H_Iu19_HI
static vcpu_local_instr_attrs _sym3906 { "0000000000000000000010000000000000000000000000000001000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_Iu19_HI -> ld_h_Iu19_HI;
static struct adl_operand _sym3907_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_Iu19_HI
static struct adl_operand _sym3908_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3909[] = {
  // ld_h_Iu19_HI    (0)
  { "ld_h_Iu19_HI", 1, 3, 29, 64,  0x1, { 0x40000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3907_operands,0,0,0, 0,0,&_sym3906,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3910[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_minus
static vcpu_local_instr_attrs _sym3911 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym3912_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_minus
static struct adl_operand _sym3913_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3914[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym3912_operands,0,0,0, 0,0,&_sym3911,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3915[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_plus
static vcpu_local_instr_attrs _sym3916 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym3917_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_plus
static struct adl_operand _sym3918_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3919[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym3917_operands,0,0,0, 0,0,&_sym3916,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3920[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9
static vcpu_local_instr_attrs _sym3921 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9 -> ld_h_agY_Is9;
static struct adl_operand _sym3922_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9
static struct adl_operand _sym3923_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3924[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 2, 2, 0, 0, 0, _sym3922_operands,0,0,0, 0,0,&_sym3921,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3925[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym3926 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym3927_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9_zero
static struct adl_operand _sym3928_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3929[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3927_operands,0,0,0, 0,0,&_sym3926,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3930[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10
static vcpu_local_instr_attrs _sym3931 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10 -> ld_h_sp_Is10;
static struct adl_operand _sym3932_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_sp_Is10
static struct adl_operand _sym3933_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3934[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3932_operands,0,0,0, 0,0,&_sym3931,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3935[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym3936 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_H_sp_Is10_zero
static struct adl_opcode _sym3939[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3936,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3940[] = {  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10
adl_instr_attr_val _sym3941[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_agY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3942 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3941 };

// Shorthand:  ld_gX_sp_Is10 -> ldS_gX_sp_Is10;
static struct adl_operand _sym3943_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10
static struct adl_operand _sym3944_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3945[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3943_operands,0,0,0, 0,0,&_sym3942,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3946[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym3947 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym3948_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10_zero
static struct adl_operand _sym3949_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3950[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym3948_operands,0,0,0, 0,0,&_sym3947,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3951[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY
static vcpu_local_instr_attrs _sym3952 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_gZ_agX_agY
static struct adl_operand _sym3953_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3954[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym3955 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_minus -> ld_gZ_agX_agY;
static struct adl_operand _sym3956_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_minus
static struct adl_operand _sym3957_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3958[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800000,},0, "", 0, 3, 3, 0, 0, 0, _sym3956_operands,0,0,0, 0,0,&_sym3955,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3959[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym3960 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_plus -> ld_gZ_agX_agY;
static struct adl_operand _sym3961_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_plus
static struct adl_operand _sym3962_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3963[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3961_operands,0,0,0, 0,0,&_sym3960,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3964[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_Iu19_HI
static vcpu_local_instr_attrs _sym3965 { "0000000000000000000010000000000000000000000000000001000000000100000000000000000000" , nullptr };

// Instruction ld_h_Iu19_HI
static struct adl_operand _sym3966_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3967[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY
static vcpu_local_instr_attrs _sym3968 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agX_agY
static struct adl_operand _sym3969_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3970[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_minus
static vcpu_local_instr_attrs _sym3971 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym3972_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_minus
static struct adl_operand _sym3973_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3974[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym3972_operands,0,0,0, 0,0,&_sym3971,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3975[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_plus
static vcpu_local_instr_attrs _sym3976 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym3977_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_plus
static struct adl_operand _sym3978_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3979[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym3977_operands,0,0,0, 0,0,&_sym3976,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3980[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9
static vcpu_local_instr_attrs _sym3981 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agY_Is9
static struct adl_operand _sym3982_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3983[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym3984 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym3985_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agY_Is9_zero
static struct adl_operand _sym3986_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3987[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3985_operands,0,0,0, 0,0,&_sym3984,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3988[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10
static vcpu_local_instr_attrs _sym3989 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_sp_Is10
static struct adl_operand _sym3990_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3991[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym3992 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_h_sp_Is10_zero
static struct adl_opcode _sym3995[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3992,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3996[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_minus
static vcpu_local_instr_attrs _sym3997 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym3998_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_minus
static struct adl_operand _sym3999_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4000[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym3998_operands,0,0,0, 0,0,&_sym3997,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4001[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_plus
static vcpu_local_instr_attrs _sym4002 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym4003_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_plus
static struct adl_operand _sym4004_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4005[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym4003_operands,0,0,0, 0,0,&_sym4002,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4006[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4007 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4008_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_minus
static struct adl_operand _sym4009_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4010[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym4008_operands,0,0,0, 0,0,&_sym4007,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4011[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4012 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4013_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_plus
static struct adl_operand _sym4014_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4015[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym4013_operands,0,0,0, 0,0,&_sym4012,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4016[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9
static vcpu_local_instr_attrs _sym4017 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9 -> ld_u_h_agY_Is9;
static struct adl_operand _sym4018_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9
static struct adl_operand _sym4019_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4020[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 2, 2, 0, 0, 0, _sym4018_operands,0,0,0, 0,0,&_sym4017,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4021[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym4022 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym4023_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9_zero
static struct adl_operand _sym4024_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4025[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym4023_operands,0,0,0, 0,0,&_sym4022,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4026[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9
static vcpu_local_instr_attrs _sym4027 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9 -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym4028_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9
static struct adl_operand _sym4029_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4030[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 2, 2, 0, 0, 0, _sym4028_operands,0,0,0, 0,0,&_sym4027,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4031[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym4032 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym4033_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9_zero
static struct adl_operand _sym4034_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4035[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym4033_operands,0,0,0, 0,0,&_sym4032,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4036[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10
static vcpu_local_instr_attrs _sym4037 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10 -> ld_u_h_sp_Is10;
static struct adl_operand _sym4038_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_sp_Is10
static struct adl_operand _sym4039_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4040[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 1, 1, 0, 0, 0, _sym4038_operands,0,0,0, 0,0,&_sym4037,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4041[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym4042 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_H_sp_Is10_zero
static struct adl_opcode _sym4045[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4042,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4046[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10
adl_instr_attr_val _sym4047[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4048 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4047 };

// Instruction ld_u_gX_sp_Is10
static struct adl_operand _sym4049_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4050[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10_zero
adl_instr_attr_val _sym4051[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4052 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4051 };

// Shorthand:  ld_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym4053_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gX_sp_Is10_zero
static struct adl_operand _sym4054_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4055[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym4053_operands,0,0,0, 0,0,&_sym4052,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4056[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym4057 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_agY_u
static struct adl_operand _sym4058_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4059[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym4060 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_minus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym4061_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_minus
static struct adl_operand _sym4062_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4063[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4061_operands,0,0,0, 0,0,&_sym4060,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4064[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym4065 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_plus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym4066_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_plus
static struct adl_operand _sym4067_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4068[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4066_operands,0,0,0, 0,0,&_sym4065,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4069[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym4070 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_u_agY
static struct adl_operand _sym4071_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4072[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4073 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_minus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym4074_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_minus
static struct adl_operand _sym4075_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4076[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4074_operands,0,0,0, 0,0,&_sym4073,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4077[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4078 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_plus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym4079_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_plus
static struct adl_operand _sym4080_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4081[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4079_operands,0,0,0, 0,0,&_sym4078,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4082[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY
static vcpu_local_instr_attrs _sym4083 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_agY
static struct adl_operand _sym4084_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4085[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_minus
static vcpu_local_instr_attrs _sym4086 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym4087_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_minus
static struct adl_operand _sym4088_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4089[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym4087_operands,0,0,0, 0,0,&_sym4086,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4090[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_plus
static vcpu_local_instr_attrs _sym4091 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym4092_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_plus
static struct adl_operand _sym4093_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4094[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym4092_operands,0,0,0, 0,0,&_sym4091,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4095[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY
static vcpu_local_instr_attrs _sym4096 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_u_agY
static struct adl_operand _sym4097_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4098[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4099 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4100_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_minus
static struct adl_operand _sym4101_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4102[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym4100_operands,0,0,0, 0,0,&_sym4099,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4103[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4104 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4105_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_plus
static struct adl_operand _sym4106_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4107[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym4105_operands,0,0,0, 0,0,&_sym4104,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4108[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9
static vcpu_local_instr_attrs _sym4109 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_Is9
static struct adl_operand _sym4110_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4111[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym4112 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym4113_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_Is9_zero
static struct adl_operand _sym4114_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4115[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym4113_operands,0,0,0, 0,0,&_sym4112,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4116[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9
static vcpu_local_instr_attrs _sym4117 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_u_Is9
static struct adl_operand _sym4118_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4119[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym4120 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym4121_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_u_Is9_zero
static struct adl_operand _sym4122_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4123[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym4121_operands,0,0,0, 0,0,&_sym4120,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4124[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10
static vcpu_local_instr_attrs _sym4125 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_sp_Is10
static struct adl_operand _sym4126_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4127[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym4128 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_h_sp_Is10_zero
static struct adl_opcode _sym4131[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4128,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4132[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym4133 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_agY_u
static struct adl_operand _sym4134_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4135[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym4136 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_minus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym4137_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static struct adl_operand _sym4138_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4139[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca01000,},0, "", 0, 3, 3, 0, 0, 0, _sym4137_operands,0,0,0, 0,0,&_sym4136,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4140[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym4141 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_plus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym4142_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static struct adl_operand _sym4143_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4144[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc201000,},0, "", 0, 3, 3, 0, 0, 0, _sym4142_operands,0,0,0, 0,0,&_sym4141,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4145[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym4146 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_u_agY
static struct adl_operand _sym4147_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4148[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4149 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_minus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym4150_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static struct adl_operand _sym4151_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4152[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce01000,},0, "", 0, 3, 3, 0, 0, 0, _sym4150_operands,0,0,0, 0,0,&_sym4149,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4153[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4154 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_plus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym4155_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static struct adl_operand _sym4156_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4157[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc601000,},0, "", 0, 3, 3, 0, 0, 0, _sym4155_operands,0,0,0, 0,0,&_sym4154,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4158[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY
static vcpu_local_instr_attrs _sym4159 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_x2_gZ_agX_agY
static struct adl_operand _sym4160_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4161[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym4162 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_minus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym4163_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_minus
static struct adl_operand _sym4164_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4165[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc801000,},0, "", 0, 3, 3, 0, 0, 0, _sym4163_operands,0,0,0, 0,0,&_sym4162,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4166[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym4167 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_plus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym4168_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_plus
static struct adl_operand _sym4169_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4170[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc001000,},0, "", 0, 3, 3, 0, 0, 0, _sym4168_operands,0,0,0, 0,0,&_sym4167,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4171[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym4172 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gY_agX_u_Is9
static struct adl_operand _sym4173_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4174[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym4175 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4176_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld
static struct adl_operand _sym4177_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4178[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4176_operands,0,0,2, 0,0,&_sym4175,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4179[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym4180 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4181_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym4182_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4183[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4181_operands,0,0,2, 0,0,&_sym4180,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4184[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym4185 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4186_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym4187_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4188[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4186_operands,0,0,2, 0,0,&_sym4185,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4189[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym4190 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4191_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds
static struct adl_operand _sym4192_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4193[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4191_operands,0,0,2, 0,0,&_sym4190,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4194[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym4195 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4196_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym4197_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4198[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4196_operands,0,0,2, 0,0,&_sym4195,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4199[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4200[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4201 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4200 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4202_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym4203_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4204[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4202_operands,0,0,2, 0,0,&_sym4201,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4205[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4206[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4207 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4206 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4208_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym4209_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4210[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4208_operands,0,0,2, 0,0,&_sym4207,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4211[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4212[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4213 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4212 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4214_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym4215_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4216[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4214_operands,0,0,2, 0,0,&_sym4213,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4217[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4218[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4219 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4218 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4220_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym4221_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4222[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4220_operands,0,0,2, 0,0,&_sym4219,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4223[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym4224 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_wide_imm -> ldb_s_gY_agX_u_Is9;

static bfd_uint64_t _sym4226_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4226_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4227_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4227_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4225_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4226_modifier, _sym4226_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4227_modifier, _sym4227_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym4228_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4229[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 5, 5, 0, 1, 0, _sym4225_operands,0,0,2, 0,0,&_sym4224,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4230[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym4231 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4232_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_zero
static struct adl_operand _sym4233_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4234[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4232_operands,0,0,2, 0,0,&_sym4231,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4235[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym4236 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_Is9
static struct adl_operand _sym4237_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4238[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym4239 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4240_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld
static struct adl_operand _sym4241_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4242[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4240_operands,0,0,2, 0,0,&_sym4239,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4243[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4244 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4245_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym4246_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4247[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4245_operands,0,0,2, 0,0,&_sym4244,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4248[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4249 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4250_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym4251_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4252[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4250_operands,0,0,2, 0,0,&_sym4249,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4253[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym4254 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4255_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds
static struct adl_operand _sym4256_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4257[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4255_operands,0,0,2, 0,0,&_sym4254,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4258[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4259 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4260_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym4261_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4262[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4260_operands,0,0,2, 0,0,&_sym4259,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4263[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4264[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4265 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4264 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4266_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4267_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4268[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4266_operands,0,0,2, 0,0,&_sym4265,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4269[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4270[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4271 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4270 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4272_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4273_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4274[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4272_operands,0,0,2, 0,0,&_sym4271,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4275[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4276[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4277 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4276 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4278_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4279_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4280[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4278_operands,0,0,2, 0,0,&_sym4277,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4281[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4282[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4283 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4282 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4284_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4285_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4286[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4284_operands,0,0,2, 0,0,&_sym4283,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4287[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4288 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_wide_imm -> ldb_s_gZ_agX_Is9;

static bfd_uint64_t _sym4290_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4290_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4291_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4291_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4289_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4290_modifier, _sym4290_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4291_modifier, _sym4291_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym4292_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4293[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 5, 5, 0, 1, 0, _sym4289_operands,0,0,2, 0,0,&_sym4288,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4294[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym4295 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4296_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_zero
static struct adl_operand _sym4297_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4298[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4296_operands,0,0,2, 0,0,&_sym4295,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4299[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4300 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_agY
static struct adl_operand _sym4301_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4302[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym4303 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_add -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym4304_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_add
static struct adl_operand _sym4305_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4306[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc000000,},0, "", 0, 4, 4, 0, 1, 0, _sym4304_operands,0,0,0, 0,0,&_sym4303,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4307[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym4308 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_subtract -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym4309_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_subtract
static struct adl_operand _sym4310_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4311[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc800000,},0, "", 0, 4, 4, 0, 1, 0, _sym4309_operands,0,0,0, 0,0,&_sym4308,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4312[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym4313 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gY_agX_Is9
static struct adl_operand _sym4314_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4315[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym4316 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4317_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld
static struct adl_operand _sym4318_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4319[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4317_operands,0,0,2, 0,0,&_sym4316,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4320[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4321 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4322_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym4323_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4324[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4322_operands,0,0,2, 0,0,&_sym4321,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4325[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4326 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4327_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym4328_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4329[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 0, 0, _sym4327_operands,0,0,2, 0,0,&_sym4326,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4330[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym4331 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4332_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds
static struct adl_operand _sym4333_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4334[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4332_operands,0,0,2, 0,0,&_sym4331,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4335[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4336 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4337_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym4338_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4339[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4337_operands,0,0,2, 0,0,&_sym4336,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4340[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4341[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4342 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4341 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4343_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4344_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4345[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4343_operands,0,0,2, 0,0,&_sym4342,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4346[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4347[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4348 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4347 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4349_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4350_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4351[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4349_operands,0,0,2, 0,0,&_sym4348,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4352[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4353[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4354 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4353 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4355_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4356_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4357[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4355_operands,0,0,2, 0,0,&_sym4354,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4358[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4359[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4360 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4359 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4361_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4362_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4363[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4361_operands,0,0,2, 0,0,&_sym4360,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4364[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4365 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_wide_imm -> ldb_u_s_gY_agX_Is9;

static bfd_uint64_t _sym4367_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4367_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4368_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4368_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4366_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4367_modifier, _sym4367_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4368_modifier, _sym4368_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym4369_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4370[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 5, 5, 0, 1, 0, _sym4366_operands,0,0,2, 0,0,&_sym4365,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4371[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym4372 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4373_operands[] = { {543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_zero
static struct adl_operand _sym4374_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4375[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 2, 0, _sym4373_operands,0,0,2, 0,0,&_sym4372,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4376[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4377 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gZ_agX_agY
static struct adl_operand _sym4378_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4379[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static vcpu_local_instr_attrs _sym4380 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4381_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static struct adl_operand _sym4382_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4383[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfe200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4381_operands,0,0,0, 0,0,&_sym4380,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4384[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static vcpu_local_instr_attrs _sym4385 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4386_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static struct adl_operand _sym4387_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4388[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4386_operands,0,0,0, 0,0,&_sym4385,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4389[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static vcpu_local_instr_attrs _sym4390 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4391_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static struct adl_operand _sym4392_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4393[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4391_operands,0,0,0, 0,0,&_sym4390,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4394[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static vcpu_local_instr_attrs _sym4395 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4396_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static struct adl_operand _sym4397_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4398[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4396_operands,0,0,0, 0,0,&_sym4395,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4399[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym4400 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_u_gZ_agX_agY
static struct adl_operand _sym4401_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4402[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym4403 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_add -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4404_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_add
static struct adl_operand _sym4405_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4406[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc600000,},0, "", 0, 4, 4, 0, 1, 0, _sym4404_operands,0,0,0, 0,0,&_sym4403,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4407[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym4408 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_subtract -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4409_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static struct adl_operand _sym4410_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4411[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym4409_operands,0,0,0, 0,0,&_sym4408,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4412[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym4413 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gY_agX_u_Is9
static struct adl_operand _sym4414_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4415[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym4416 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4417_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld
static struct adl_operand _sym4418_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4419[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4417_operands,0,0,2, 0,0,&_sym4416,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4420[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym4421 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4422_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym4423_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4424[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4422_operands,0,0,2, 0,0,&_sym4421,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4425[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym4426 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4427_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym4428_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4429[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4427_operands,0,0,2, 0,0,&_sym4426,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4430[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym4431 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4432_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds
static struct adl_operand _sym4433_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4434[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4432_operands,0,0,2, 0,0,&_sym4431,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4435[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym4436 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4437_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym4438_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4439[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4437_operands,0,0,2, 0,0,&_sym4436,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4440[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4441[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4442 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4441 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4443_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym4444_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4445[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4443_operands,0,0,2, 0,0,&_sym4442,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4446[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4447[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4448 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4447 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4449_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym4450_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4451[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4449_operands,0,0,2, 0,0,&_sym4448,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4452[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4453[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4454 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4453 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4455_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym4456_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4457[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4455_operands,0,0,2, 0,0,&_sym4454,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4458[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4459[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4460 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4459 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4461_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym4462_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4463[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4461_operands,0,0,2, 0,0,&_sym4460,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4464[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym4465 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_wide_imm -> ldh_s_gY_agX_u_Is9;

static bfd_uint64_t _sym4467_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4467_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4468_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4468_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4466_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4467_modifier, _sym4467_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4468_modifier, _sym4468_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym4469_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4470[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 5, 5, 0, 1, 0, _sym4466_operands,0,0,2, 0,0,&_sym4465,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4471[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym4472 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4473_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_zero
static struct adl_operand _sym4474_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4475[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4473_operands,0,0,2, 0,0,&_sym4472,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4476[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym4477 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_Is9
static struct adl_operand _sym4478_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4479[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym4480 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4481_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld
static struct adl_operand _sym4482_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4483[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4481_operands,0,0,2, 0,0,&_sym4480,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4484[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4485 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4486_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym4487_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4488[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4486_operands,0,0,2, 0,0,&_sym4485,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4489[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4490 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4491_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym4492_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4493[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4491_operands,0,0,2, 0,0,&_sym4490,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4494[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym4495 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4496_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds
static struct adl_operand _sym4497_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4498[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4496_operands,0,0,2, 0,0,&_sym4495,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4499[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4500 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4501_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym4502_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4503[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4501_operands,0,0,2, 0,0,&_sym4500,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4504[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4505[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4506 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4505 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4507_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4508_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4509[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4507_operands,0,0,2, 0,0,&_sym4506,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4510[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4511[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4512 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4511 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4513_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4514_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4515[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4513_operands,0,0,2, 0,0,&_sym4512,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4516[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4517[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4518 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4517 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4519_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4520_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4521[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4519_operands,0,0,2, 0,0,&_sym4518,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4522[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4523[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4524 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4523 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4525_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4526_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4527[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4525_operands,0,0,2, 0,0,&_sym4524,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4528[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4529 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_wide_imm -> ldh_s_gZ_agX_Is9;

static bfd_uint64_t _sym4531_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4531_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4532_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4532_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4530_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4531_modifier, _sym4531_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4532_modifier, _sym4532_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym4533_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4534[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 5, 5, 0, 1, 0, _sym4530_operands,0,0,2, 0,0,&_sym4529,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4535[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym4536 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4537_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_zero
static struct adl_operand _sym4538_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4539[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4537_operands,0,0,2, 0,0,&_sym4536,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4540[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4541 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_agY
static struct adl_operand _sym4542_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4543[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym4544 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_minus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym4545_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_minus
static struct adl_operand _sym4546_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4547[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c800000,},0, "", 0, 4, 4, 0, 1, 0, _sym4545_operands,0,0,0, 0,0,&_sym4544,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4548[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym4549 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_plus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym4550_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_plus
static struct adl_operand _sym4551_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4552[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c000000,},0, "", 0, 4, 4, 0, 1, 0, _sym4550_operands,0,0,0, 0,0,&_sym4549,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4553[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym4554 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gY_agX_Is9
static struct adl_operand _sym4555_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4556[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym4557 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4558_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld
static struct adl_operand _sym4559_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4560[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4558_operands,0,0,1, 0,0,&_sym4557,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4561[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4562 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4563_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym4564_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4565[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4563_operands,0,0,1, 0,0,&_sym4562,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4566[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4567 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4568_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym4569_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4570[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 0, 0, _sym4568_operands,0,0,1, 0,0,&_sym4567,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4571[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym4572 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4573_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds
static struct adl_operand _sym4574_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4575[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4573_operands,0,0,1, 0,0,&_sym4572,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4576[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4577 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4578_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym4579_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4580[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4578_operands,0,0,1, 0,0,&_sym4577,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4581[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4582[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4583 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4582 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4584_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4585_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4586[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4584_operands,0,0,1, 0,0,&_sym4583,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4587[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4588[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4589 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4588 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4590_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4591_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4592[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4590_operands,0,0,1, 0,0,&_sym4589,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4593[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4594[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4595 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4594 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4596_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4597_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4598[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4596_operands,0,0,1, 0,0,&_sym4595,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4599[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4600[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4601 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4600 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4602_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4603_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4604[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4602_operands,0,0,1, 0,0,&_sym4601,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4605[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4606 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_wide_imm -> ldh_u_s_gY_agX_Is9;

static bfd_uint64_t _sym4608_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4608_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4609_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4609_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4607_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4608_modifier, _sym4608_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4609_modifier, _sym4609_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym4610_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4611[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 5, 5, 0, 0, 0, _sym4607_operands,0,0,1, 0,0,&_sym4606,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4612[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym4613 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4614_operands[] = { {543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_zero
static struct adl_operand _sym4615_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4616[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 1, 0, _sym4614_operands,0,0,1, 0,0,&_sym4613,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4617[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4618 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gZ_agX_agY
static struct adl_operand _sym4619_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4620[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s
static vcpu_local_instr_attrs _sym4621 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4622_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s
static struct adl_operand _sym4623_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4624[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4622_operands,0,0,0, 0,0,&_sym4621,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4625[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static vcpu_local_instr_attrs _sym4626 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4627_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static struct adl_operand _sym4628_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4629[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4627_operands,0,0,0, 0,0,&_sym4626,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4630[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static vcpu_local_instr_attrs _sym4631 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4632_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static struct adl_operand _sym4633_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4634[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4632_operands,0,0,0, 0,0,&_sym4631,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4635[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static vcpu_local_instr_attrs _sym4636 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4637_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static struct adl_operand _sym4638_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4639[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4637_operands,0,0,0, 0,0,&_sym4636,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4640[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym4641 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_u_gZ_agX_agY
static struct adl_operand _sym4642_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4643[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym4644 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_minus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4645_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static struct adl_operand _sym4646_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4647[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym4645_operands,0,0,0, 0,0,&_sym4644,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4648[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym4649 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_plus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4650_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static struct adl_operand _sym4651_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4652[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c600000,},0, "", 0, 4, 4, 0, 1, 0, _sym4650_operands,0,0,0, 0,0,&_sym4649,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4653[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym4654 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu4_AYG_Iu2
static struct adl_operand _sym4655_operands_operands[] = { {333, 0, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 2, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4656[] = { &_sym360, &_sym116, &_sym426,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10
static vcpu_local_instr_attrs _sym4657 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu5_sp_Is10
static struct adl_operand _sym4658_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{239, 1, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4659[] = { &_sym356, 0,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10_zero
static vcpu_local_instr_attrs _sym4660 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldm_Iu5_sp_Is10_zero -> ldm_Iu5_sp_Is10;
static struct adl_operand _sym4661_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldm_Iu5_sp_Is10_zero
static struct adl_operand _sym4662_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4663[] = {
  // ldm_Iu5_sp_Is10    (0)
  { "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x1, { 0x12000000,},0, "", 0, 1, 1, 0, 0, 0, _sym4661_operands,0,0,0, 0,0,&_sym4660,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4664[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction log_gZ_gX
static vcpu_local_instr_attrs _sym4665 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction log_gZ_gX
static struct adl_operand _sym4666_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4667[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4668 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mac_cc_gZ_gX_gY
static struct adl_operand _sym4669_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4670[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mant_cc_gZ_gX
static vcpu_local_instr_attrs _sym4671 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mant_cc_gZ_gX
static struct adl_operand _sym4672_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4673[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction max_gZ_gX_gY
static vcpu_local_instr_attrs _sym4674 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction max_gZ_gX_gY
static struct adl_operand _sym4675_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4676[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction min_gZ_gX_gY
static vcpu_local_instr_attrs _sym4677 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction min_gZ_gX_gY
static struct adl_operand _sym4678_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4679[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_cc_GZ_GX_GY
static vcpu_local_instr_attrs _sym4680 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_cc_GZ_GX_GY
static struct adl_operand _sym4681_operands_operands[] = { {370, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4682[] = { &_sym400, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16
static vcpu_local_instr_attrs _sym4683 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_gZ_Is16
static struct adl_operand _sym4684_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4685[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16_mod
static vcpu_local_instr_attrs _sym4686 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_s_gZ_Is16_mod -> mod_s_gZ_Is16;
static struct adl_operand _sym4687_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_s_gZ_Is16_mod
static struct adl_operand _sym4688_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4689[] = {
  // mod_s_gZ_Is16    (0)
  { "mod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4687_operands,0,0,0, 0,0,&_sym4686,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4690[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4691 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_z_gZ_Iu16
static struct adl_operand _sym4692_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4693[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16_mod
static vcpu_local_instr_attrs _sym4694 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_z_gZ_Iu16_mod -> mod_z_gZ_Iu16;
static struct adl_operand _sym4695_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_z_gZ_Iu16_mod
static struct adl_operand _sym4696_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4697[] = {
  // mod_z_gZ_Iu16    (0)
  { "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4695_operands,0,0,0, 0,0,&_sym4694,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4698[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16
static vcpu_local_instr_attrs _sym4699 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_s_gZ_Is16
static struct adl_operand _sym4700_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4701[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy
static vcpu_local_instr_attrs _sym4702 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy -> mpyS_s_gZ_Is16;
static struct adl_operand _sym4703_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy
static struct adl_operand _sym4704_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4705[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4703_operands,0,0,0, 0,0,&_sym4702,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4706[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy_s
static vcpu_local_instr_attrs _sym4707 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy_s -> mpyS_s_gZ_Is16;
static struct adl_operand _sym4708_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy_s
static struct adl_operand _sym4709_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4710[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4708_operands,0,0,0, 0,0,&_sym4707,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4711[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4712 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_z_gZ_Iu16
static struct adl_operand _sym4713_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4714[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy
adl_instr_attr_val _sym4715[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4716 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4715 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym4717_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy
static struct adl_operand _sym4718_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4719[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4717_operands,0,0,0, 0,0,&_sym4716,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4720[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy_z
adl_instr_attr_val _sym4721[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4722 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4721 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy_z -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym4723_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy_z
static struct adl_operand _sym4724_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4725[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4723_operands,0,0,0, 0,0,&_sym4722,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4726[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpy_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym4727 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpy_cc_s_gZ_gX_gY
static struct adl_operand _sym4728_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4729[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY
static vcpu_local_instr_attrs _sym4730 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_aX_agY -> mvS_agX_agY;
static struct adl_operand _sym4731_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY
static struct adl_operand _sym4732_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4733[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4731_operands,0,0,0, 0,0,&_sym4730,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4734[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY_mv
adl_instr_attr_val _sym4735[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4736 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4735 };

// Shorthand:  mvS_aX_agY_mv -> mvS_agX_agY;
static struct adl_operand _sym4737_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY_mv
static struct adl_operand _sym4738_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4739[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4737_operands,0,0,0, 0,0,&_sym4736,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4740[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp
static vcpu_local_instr_attrs _sym4741 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_aX_sp
static struct adl_operand _sym4742_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4743[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp_mv
adl_instr_attr_val _sym4744[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_sp" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4745 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym4744 };

// Shorthand:  mvS_aX_sp_mv -> mvS_aX_sp;
static struct adl_operand _sym4746_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_sp_mv
static struct adl_operand _sym4747_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4748[] = {
  // mvS_aX_sp    (0)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x1, { 0x63f0000,},0, "", 0, 1, 1, 0, 0, 0, _sym4746_operands,0,0,0, 0,0,&_sym4745,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4749[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY
static vcpu_local_instr_attrs _sym4750 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_agX_aY -> mvS_agX_agY;
static struct adl_operand _sym4751_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY
static struct adl_operand _sym4752_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4753[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4751_operands,0,0,0, 0,0,&_sym4750,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4754[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY_mv
adl_instr_attr_val _sym4755[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4756 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4755 };

// Shorthand:  mvS_agX_aY_mv -> mvS_agX_agY;
static struct adl_operand _sym4757_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY_mv
static struct adl_operand _sym4758_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4759[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4757_operands,0,0,0, 0,0,&_sym4756,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4760[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_agY
static vcpu_local_instr_attrs _sym4761 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_agX_agY
static struct adl_operand _sym4762_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 1, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4763[] = { 0, &_sym118, &_sym100,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16
static vcpu_local_instr_attrs _sym4764 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_s_gZ_Is16
static struct adl_operand _sym4765_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4766[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16_mv_s
static vcpu_local_instr_attrs _sym4767 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_s_gZ_Is16_mv_s -> mvS_s_gZ_Is16;
static struct adl_operand _sym4768_operands[] = { {254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_s_gZ_Is16_mv_s
static struct adl_operand _sym4769_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{253, 1, ADL_EXT_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4770[] = {
  // mvS_s_gZ_Is16    (0)
  { "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x60800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4768_operands,0,0,0, 0,0,&_sym4767,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4771[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY
static vcpu_local_instr_attrs _sym4772 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_sp_aY
static struct adl_operand _sym4773_operands_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4774[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY_mv
adl_instr_attr_val _sym4775[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_sp_agX" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4776 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym4775 };

// Shorthand:  mvS_sp_aY_mv -> mvS_sp_aY;
static struct adl_operand _sym4777_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_sp_aY_mv
static struct adl_operand _sym4778_operands_operands[] = { {58, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4779[] = {
  // mvS_sp_aY    (0)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x1, { 0x60001f8,},0, "", 0, 1, 1, 0, 0, 0, _sym4777_operands,0,0,0, 0,0,&_sym4776,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4780[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4781 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_z_gZ_Iu16
static struct adl_operand _sym4782_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4783[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv
static vcpu_local_instr_attrs _sym4784 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_z_gZ_Iu16_mv -> mvS_z_gZ_Iu16;
static struct adl_operand _sym4785_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv
static struct adl_operand _sym4786_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4787[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4785_operands,0,0,0, 0,0,&_sym4784,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4788[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv_z
adl_instr_attr_val _sym4789[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mvD_gX_I32_mv_cc" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4790 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4789 };

// Shorthand:  mvS_z_gZ_Iu16_mv_z -> mvS_z_gZ_Iu16;
static struct adl_operand _sym4791_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv_z
static struct adl_operand _sym4792_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4793[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4791_operands,0,0,0, 0,0,&_sym4790,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4794[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mv_H_VPX_Iu1
static vcpu_local_instr_attrs _sym4795 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_H_VPX_Iu1 -> mv_h_VPX_Iu1;
static struct adl_operand _sym4796_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_H_VPX_Iu1
static struct adl_operand _sym4797_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4798[] = {
  // mv_h_VPX_Iu1    (0)
  { "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x1, { 0x3b010060,},0, "", 0, 1, 1, 0, 1, 0, _sym4796_operands,0,0,1, 0,0,&_sym4795,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4799[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_H
static vcpu_local_instr_attrs _sym4800 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_VPX_Iu1_H -> mv_VPX_Iu1_h;
static struct adl_operand _sym4801_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_VPX_Iu1_H
static struct adl_operand _sym4802_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4803[] = {
  // mv_VPX_Iu1_h    (0)
  { "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x1, { 0x3b010600,},0, "", 0, 1, 1, 0, 1, 0, _sym4801_operands,0,0,1, 0,0,&_sym4800,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4804[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_h
static vcpu_local_instr_attrs _sym4805 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_VPX_Iu1_h
static struct adl_operand _sym4806_operands_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4807[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_cc_Iu4
static vcpu_local_instr_attrs _sym4808 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_Iu4
static struct adl_operand _sym4809_operands_operands[] = { {300, 0, 0, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4810[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_gX
static vcpu_local_instr_attrs _sym4811 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_gX
static struct adl_operand _sym4812_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{207, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{181, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4813[] = { &_sym206, &_sym336, &_sym288,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_pc
static vcpu_local_instr_attrs _sym4814 { "0000000000000000001100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_pc
static struct adl_operand _sym4815_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4816[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_quot
static vcpu_local_instr_attrs _sym4817 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_quot
static struct adl_operand _sym4818_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4819[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_rem
static vcpu_local_instr_attrs _sym4820 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_rem
static struct adl_operand _sym4821_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4822[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_h_VPX_Iu1
static vcpu_local_instr_attrs _sym4823 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_h_VPX_Iu1
static struct adl_operand _sym4824_operands_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4825[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_sp_Iu20_opS_HI
static vcpu_local_instr_attrs _sym4826 { "0000000000000000001000000000000000000000000000000000000100000100000000000000000000" , nullptr };

// Instruction mv_sp_Iu20_opS_HI
static struct adl_operand _sym4827_operands_operands[] = { {222, 0, ADL_ABSOLUTE, 2, 0, 9, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4828[] = { 0,  (struct enum_fields *) -1,};

// Instruction mvh_s_cc_s_gZ_gX
static vcpu_local_instr_attrs _sym4829 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_cc_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym4830_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_cc_s_gZ_gX
static struct adl_operand _sym4831_operands_operands[] = { {364, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4832[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 3, 3, 0, 1, 0, _sym4830_operands,0,0,0, 0,0,&_sym4829,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4833[] = { &_sym390, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_gZ_gX
static vcpu_local_instr_attrs _sym4834 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvh_s_gZ_gX
static struct adl_operand _sym4835_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4836[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_s_gZ_gX
static vcpu_local_instr_attrs _sym4837 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym4838_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_s_gZ_gX
static struct adl_operand _sym4839_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4840[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 2, 2, 0, 0, 0, _sym4838_operands,0,0,0, 0,0,&_sym4837,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4841[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX
static vcpu_local_instr_attrs _sym4842 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX
static struct adl_operand _sym4843_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4844[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX_gY
static vcpu_local_instr_attrs _sym4845 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX_gY
static struct adl_operand _sym4846_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4847[] = { 0, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9
static vcpu_local_instr_attrs _sym4848 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9
static struct adl_operand _sym4849_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4850[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9_gY
static vcpu_local_instr_attrs _sym4851 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9_gY
static struct adl_operand _sym4852_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4853[] = { &_sym272, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ
static vcpu_local_instr_attrs _sym4854 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ
static struct adl_operand _sym4855_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4856[] = { &_sym272, &_sym332,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ_gY
static vcpu_local_instr_attrs _sym4857 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ_gY
static struct adl_operand _sym4858_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4859[] = { &_sym272, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX
static vcpu_local_instr_attrs _sym4860 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX
static struct adl_operand _sym4861_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4862[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX_gY
static vcpu_local_instr_attrs _sym4863 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX_gY
static struct adl_operand _sym4864_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4865[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction nop_s
static vcpu_local_instr_attrs _sym4866 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Instruction nop_s
static struct enum_fields *_sym4868[] = {  (struct enum_fields *) -1,};

// Instruction nop_s_syn
static vcpu_local_instr_attrs _sym4869 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  nop_s_syn -> nop_s;

// Instruction nop_s_syn
static struct adl_opcode _sym4872[] = {
  // nop_s    (0)
  { "nop_s", 1, 3, 29, 64,  0x1, { 0x7000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4869,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4873[] = {  (struct enum_fields *) -1,};

// Instruction not_cc_gZ_gX
static vcpu_local_instr_attrs _sym4874 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction not_cc_gZ_gX
static struct adl_operand _sym4875_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4876[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction null
static vcpu_local_instr_attrs _sym4877 { "0000000000000000000010000000000000000000010000000000000000000100000000000000000000" , nullptr };

// Instruction null
static struct enum_fields *_sym4879[] = {  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16
static vcpu_local_instr_attrs _sym4880 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction orS_gX_Iu16
static struct adl_operand _sym4881_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4882[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16_or
adl_instr_attr_val _sym4883[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "orD_gX_gY_I32_or_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4884 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4883 };

// Shorthand:  orS_gX_Iu16_or -> orS_gX_Iu16;
static struct adl_operand _sym4885_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orS_gX_Iu16_or
static struct adl_operand _sym4886_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4887[] = {
  // orS_gX_Iu16    (0)
  { "orS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4885_operands,0,0,0, 0,0,&_sym4884,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4888[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction or_H
static vcpu_local_instr_attrs _sym4889 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  or_H -> or_h;

// Instruction or_H
static struct adl_opcode _sym4892[] = {
  // or_h    (0)
  { "or_h", 1, 3, 29, 64,  0x1, { 0x20000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4889,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4893[] = {  (struct enum_fields *) -1,};

// Instruction or_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym4894 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_VPz_VPx_VPy
static struct adl_operand _sym4895_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4896[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction or_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4897 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_cc_gZ_gX_gY
static struct adl_operand _sym4898_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4899[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction or_h
static vcpu_local_instr_attrs _sym4900 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_h
static struct enum_fields *_sym4902[] = {  (struct enum_fields *) -1,};

// Instruction popm_a_I
static vcpu_local_instr_attrs _sym4903 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_a_I -> popm_ag_impl;

static bfd_uint64_t _sym4905_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4905_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4904_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4905_modifier, _sym4905_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_a_I
static struct adl_operand _sym4906_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4907[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x11000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4904_operands,0,0,0, 0,0,&_sym4903,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4908[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction popm_ag_impl
static vcpu_local_instr_attrs _sym4909 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction popm_ag_impl
static struct adl_operand _sym4910_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4911[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction popm_g
static vcpu_local_instr_attrs _sym4912 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_g -> popm_ag_impl;

static bfd_uint64_t _sym4914_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4914_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4913_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4914_modifier, _sym4914_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_g
static struct adl_operand _sym4915_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4916[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x10000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4913_operands,0,0,0, 0,0,&_sym4912,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4917[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction pushm_a_I
static vcpu_local_instr_attrs _sym4918 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_a_I -> pushm_ag_impl;

static bfd_uint64_t _sym4920_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4920_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4919_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4920_modifier, _sym4920_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_a_I
static struct adl_operand _sym4921_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4922[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x15000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4919_operands,0,0,0, 0,0,&_sym4918,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4923[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction pushm_ag_impl
static vcpu_local_instr_attrs _sym4924 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction pushm_ag_impl
static struct adl_operand _sym4925_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4926[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction pushm_g
static vcpu_local_instr_attrs _sym4927 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_g -> pushm_ag_impl;

static bfd_uint64_t _sym4929_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4929_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4928_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4929_modifier, _sym4929_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_g
static struct adl_operand _sym4930_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4931[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x14000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4928_operands,0,0,0, 0,0,&_sym4927,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4932[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16
static vcpu_local_instr_attrs _sym4933 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_s_gZ_Is16
static struct adl_operand _sym4934_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4935[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16_rdiv
static vcpu_local_instr_attrs _sym4936 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_s_gZ_Is16_rdiv -> rdiv_s_gZ_Is16;
static struct adl_operand _sym4937_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_s_gZ_Is16_rdiv
static struct adl_operand _sym4938_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4939[] = {
  // rdiv_s_gZ_Is16    (0)
  { "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4937_operands,0,0,0, 0,0,&_sym4936,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4940[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4941 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_z_gZ_Iu16
static struct adl_operand _sym4942_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4943[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16_rdiv
static vcpu_local_instr_attrs _sym4944 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_z_gZ_Iu16_rdiv -> rdiv_z_gZ_Iu16;
static struct adl_operand _sym4945_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_z_gZ_Iu16_rdiv
static struct adl_operand _sym4946_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4947[] = {
  // rdiv_z_gZ_Iu16    (0)
  { "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4945_operands,0,0,0, 0,0,&_sym4944,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4948[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16
static vcpu_local_instr_attrs _sym4949 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_s_gZ_Is16
static struct adl_operand _sym4950_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4951[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16_rmod
static vcpu_local_instr_attrs _sym4952 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_s_gZ_Is16_rmod -> rmod_s_gZ_Is16;
static struct adl_operand _sym4953_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_s_gZ_Is16_rmod
static struct adl_operand _sym4954_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4955[] = {
  // rmod_s_gZ_Is16    (0)
  { "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4953_operands,0,0,0, 0,0,&_sym4952,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4956[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4957 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_z_gZ_Iu16
static struct adl_operand _sym4958_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4959[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16_rmod
static vcpu_local_instr_attrs _sym4960 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_z_gZ_Iu16_rmod -> rmod_z_gZ_Iu16;
static struct adl_operand _sym4961_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_z_gZ_Iu16_rmod
static struct adl_operand _sym4962_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4963[] = {
  // rmod_z_gZ_Iu16    (0)
  { "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x66000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4961_operands,0,0,0, 0,0,&_sym4960,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4964[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rotl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4965 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_cc_gZ_gX_gY
static struct adl_operand _sym4966_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4967[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym4968 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_gX_gY_Iu5
static struct adl_operand _sym4969_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4970[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rotr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4971 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_cc_gZ_gX_gY
static struct adl_operand _sym4972_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4973[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym4974 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_gX_gY_Iu5
static struct adl_operand _sym4975_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4976[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16
static vcpu_local_instr_attrs _sym4977 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_s_gZ_Is16
static struct adl_operand _sym4978_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4979[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16_rsub
static vcpu_local_instr_attrs _sym4980 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_s_gZ_Is16_rsub -> rsub_s_gZ_Is16;
static struct adl_operand _sym4981_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_s_gZ_Is16_rsub
static struct adl_operand _sym4982_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4983[] = {
  // rsub_s_gZ_Is16    (0)
  { "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4981_operands,0,0,0, 0,0,&_sym4980,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4984[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4985 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_z_gZ_Iu16
static struct adl_operand _sym4986_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4987[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16_rsub
static vcpu_local_instr_attrs _sym4988 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_z_gZ_Iu16_rsub -> rsub_z_gZ_Iu16;
static struct adl_operand _sym4989_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_z_gZ_Iu16_rsub
static struct adl_operand _sym4990_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4991[] = {
  // rsub_z_gZ_Iu16    (0)
  { "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x67000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4989_operands,0,0,0, 0,0,&_sym4988,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4992[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4
static vcpu_local_instr_attrs _sym4993 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction set_creg_creg_Iu4
static struct adl_operand _sym4994_operands_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4995[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4_opS
adl_instr_attr_val _sym4996[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "setB_creg_creg_Iu4_opB" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4997 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4996 };

// Shorthand:  set_creg_creg_Iu4_opS -> set_creg_creg_Iu4;
static struct adl_operand _sym4998_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_creg_creg_Iu4_opS
static struct adl_operand _sym4999_operands_operands[] = { {120, 0, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5000[] = {
  // set_creg_creg_Iu4    (0)
  { "set_creg_creg_Iu4", 1, 3, 29, 64,  0x1, { 0x1400000,},0, "", 0, 2, 2, 0, 0, 0, _sym4998_operands,0,0,0, 0,0,&_sym4997,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5001[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setip_Iu9_gX
static vcpu_local_instr_attrs _sym5002 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction setip_Iu9_gX
static struct adl_operand _sym5003_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5004[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction sextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym5005 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sextb_cc_gZ_gX
static struct adl_operand _sym5006_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5007[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym5008 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sexth_cc_gZ_gX
static struct adl_operand _sym5009_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5010[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sign_gX_gY
static vcpu_local_instr_attrs _sym5011 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sign_gX_gY
static struct adl_operand _sym5012_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5013[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5014 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_cc_gZ_gX_gY
static struct adl_operand _sym5015_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5016[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym5017 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_gX_gY_Iu5
static struct adl_operand _sym5018_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5019[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sp2int_cc_gZ_gX
static vcpu_local_instr_attrs _sym5020 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sp2int_cc_gZ_gX
static struct adl_operand _sym5021_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5022[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5023 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_cc_gZ_gX_gY
static struct adl_operand _sym5024_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5025[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym5026 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_gX_gY_Iu5
static struct adl_operand _sym5027_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5028[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sr_s_gY_gX_Iu5
static vcpu_local_instr_attrs _sym5029 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_s_gY_gX_Iu5
static struct adl_operand _sym5030_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5031[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX
adl_instr_attr_val _sym5032[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5033 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5032 };

// Shorthand:  stS_sp_Is10_gX -> st_sp_Is10_gX;
static struct adl_operand _sym5034_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX
static struct adl_operand _sym5035_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5036[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5034_operands,0,0,0, 0,0,&_sym5033,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5037[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX_zero
adl_instr_attr_val _sym5038[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5039 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5038 };

// Shorthand:  stS_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym5040_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX_zero
static struct adl_operand _sym5041_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5042[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym5040_operands,0,0,0, 0,0,&_sym5039,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5043[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX
adl_instr_attr_val _sym5044[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5045 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5044 };

// Shorthand:  stS_u_sp_Is10_gX -> st_u_sp_Is10_gX;
static struct adl_operand _sym5046_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX
static struct adl_operand _sym5047_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5048[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 2, 2, 0, 0, 0, _sym5046_operands,0,0,0, 0,0,&_sym5045,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5049[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX_zero
adl_instr_attr_val _sym5050[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5051 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5050 };

// Shorthand:  stS_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym5052_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX_zero
static struct adl_operand _sym5053_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5054[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym5052_operands,0,0,0, 0,0,&_sym5051,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5055[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_Iu19_H_HI
static vcpu_local_instr_attrs _sym5056 { "0000000000000000000010000000000000000000000000000100000000000100000000000000000000" , nullptr };

// Shorthand:  st_Iu19_H_HI -> st_Iu19_h_HI;
static struct adl_operand _sym5057_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_Iu19_H_HI
static struct adl_operand _sym5058_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5059[] = {
  // st_Iu19_h_HI    (0)
  { "st_Iu19_h_HI", 1, 3, 29, 64,  0x1, { 0x50000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5057_operands,0,0,0, 0,0,&_sym5056,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5060[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_Iu19_h_HI
static vcpu_local_instr_attrs _sym5061 { "0000000000000000000010000000000000000000000000000100000000000100000000000000000000" , nullptr };

// Instruction st_Iu19_h_HI
static struct adl_operand _sym5062_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5063[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H
static vcpu_local_instr_attrs _sym5064 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H -> st_agY_Is9_h;
static struct adl_operand _sym5065_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H
static struct adl_operand _sym5066_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5067[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 2, 2, 0, 0, 0, _sym5065_operands,0,0,0, 0,0,&_sym5064,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5068[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym5069 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H_zero -> st_agY_Is9_h;
static struct adl_operand _sym5070_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H_zero
static struct adl_operand _sym5071_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5072[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5070_operands,0,0,0, 0,0,&_sym5069,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5073[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX
static vcpu_local_instr_attrs _sym5074 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_gX
static struct adl_operand _sym5075_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5076[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym5077[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5078 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5077 };

// Shorthand:  st_agY_Is9_gX_line0_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym5079_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym5080_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5081[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5079_operands,0,0,1, 0,0,&_sym5078,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5082[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym5083[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5084 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5083 };

// Shorthand:  st_agY_Is9_gX_line1_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym5085_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym5086_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5087[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5085_operands,0,0,1, 0,0,&_sym5084,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5088[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st
static vcpu_local_instr_attrs _sym5089 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st -> st_agY_Is9_gX;
static struct adl_operand _sym5090_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st
static struct adl_operand _sym5091_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5092[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5090_operands,0,0,1, 0,0,&_sym5089,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5093[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym5094 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_line -> st_agY_Is9_gX;
static struct adl_operand _sym5095_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_line
static struct adl_operand _sym5096_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5097[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5095_operands,0,0,1, 0,0,&_sym5094,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5098[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym5099 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_zero -> st_agY_Is9_gX;
static struct adl_operand _sym5100_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_zero
static struct adl_operand _sym5101_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5102[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5100_operands,0,0,1, 0,0,&_sym5099,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5103[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym5104 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_wide_imm -> st_agY_Is9_gX;

static bfd_uint64_t _sym5106_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5106_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5107_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5107_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5105_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5106_modifier, _sym5106_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5107_modifier, _sym5107_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_wide_imm
static struct adl_operand _sym5108_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5109[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 4, 4, 0, 0, 0, _sym5105_operands,0,0,1, 0,0,&_sym5104,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5110[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym5111 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_zero -> st_agY_Is9_gX;
static struct adl_operand _sym5112_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_zero
static struct adl_operand _sym5113_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5114[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5112_operands,0,0,1, 0,0,&_sym5111,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5115[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h
static vcpu_local_instr_attrs _sym5116 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_h
static struct adl_operand _sym5117_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5118[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym5119 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_h_zero -> st_agY_Is9_h;
static struct adl_operand _sym5120_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_h_zero
static struct adl_operand _sym5121_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5122[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5120_operands,0,0,0, 0,0,&_sym5119,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5123[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX
static vcpu_local_instr_attrs _sym5124 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_u_gX
static struct adl_operand _sym5125_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5126[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
adl_instr_attr_val _sym5127[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5128 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5127 };

// Shorthand:  st_agY_Is9_u_gX_line0_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym5129_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
static struct adl_operand _sym5130_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5131[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5129_operands,0,0,1, 0,0,&_sym5128,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5132[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
adl_instr_attr_val _sym5133[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5134 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5133 };

// Shorthand:  st_agY_Is9_u_gX_line1_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym5135_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
static struct adl_operand _sym5136_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5137[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5135_operands,0,0,1, 0,0,&_sym5134,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5138[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st
static vcpu_local_instr_attrs _sym5139 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym5140_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st
static struct adl_operand _sym5141_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5142[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5140_operands,0,0,1, 0,0,&_sym5139,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5143[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_line
static vcpu_local_instr_attrs _sym5144 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_line -> st_agY_Is9_u_gX;
static struct adl_operand _sym5145_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_line
static struct adl_operand _sym5146_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5147[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5145_operands,0,0,1, 0,0,&_sym5144,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5148[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_zero
static vcpu_local_instr_attrs _sym5149 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym5150_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_zero
static struct adl_operand _sym5151_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5152[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5150_operands,0,0,1, 0,0,&_sym5149,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5153[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_wide_imm
static vcpu_local_instr_attrs _sym5154 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_wide_imm -> st_agY_Is9_u_gX;

static bfd_uint64_t _sym5156_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5156_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5157_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5157_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5155_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5156_modifier, _sym5156_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5157_modifier, _sym5157_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_wide_imm
static struct adl_operand _sym5158_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5159[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 4, 4, 0, 0, 0, _sym5155_operands,0,0,1, 0,0,&_sym5154,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5160[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_zero
static vcpu_local_instr_attrs _sym5161 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym5162_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_zero
static struct adl_operand _sym5163_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5164[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5162_operands,0,0,1, 0,0,&_sym5161,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5165[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym5166 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_minus -> st_agY_agZ_h;
static struct adl_operand _sym5167_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_minus
static struct adl_operand _sym5168_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5169[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym5167_operands,0,0,0, 0,0,&_sym5166,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5170[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym5171 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_plus -> st_agY_agZ_h;
static struct adl_operand _sym5172_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_plus
static struct adl_operand _sym5173_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5174[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym5172_operands,0,0,0, 0,0,&_sym5171,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5175[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h
static vcpu_local_instr_attrs _sym5176 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_h
static struct adl_operand _sym5177_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5178[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym5179 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_minus -> st_agY_agZ_h;
static struct adl_operand _sym5180_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_minus
static struct adl_operand _sym5181_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5182[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym5180_operands,0,0,0, 0,0,&_sym5179,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5183[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym5184 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_plus -> st_agY_agZ_h;
static struct adl_operand _sym5185_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_plus
static struct adl_operand _sym5186_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5187[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym5185_operands,0,0,0, 0,0,&_sym5184,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5188[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5189 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_u_gZ
static struct adl_operand _sym5190_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5191[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5192 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_minus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym5193_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_minus
static struct adl_operand _sym5194_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5195[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5193_operands,0,0,0, 0,0,&_sym5192,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5196[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5197 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_plus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym5198_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_plus
static struct adl_operand _sym5199_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5200[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5198_operands,0,0,0, 0,0,&_sym5197,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5201[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H
static vcpu_local_instr_attrs _sym5202 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H -> st_sp_Is10_h;
static struct adl_operand _sym5203_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_H
static struct adl_operand _sym5204_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5205[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5203_operands,0,0,0, 0,0,&_sym5202,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5206[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H_zero
static vcpu_local_instr_attrs _sym5207 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_H_zero
static struct adl_opcode _sym5210[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5207,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5211[] = {  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX
adl_instr_attr_val _sym5212[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5213 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5212 };

// Instruction st_sp_Is10_gX
static struct adl_operand _sym5214_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5215[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX_zero
adl_instr_attr_val _sym5216[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5217 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5216 };

// Shorthand:  st_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym5218_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_gX_zero
static struct adl_operand _sym5219_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5220[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym5218_operands,0,0,0, 0,0,&_sym5217,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5221[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h
static vcpu_local_instr_attrs _sym5222 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_sp_Is10_h
static struct adl_operand _sym5223_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5224[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h_zero
static vcpu_local_instr_attrs _sym5225 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_h_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_h_zero
static struct adl_opcode _sym5228[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5225,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5229[] = {  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st
static vcpu_local_instr_attrs _sym5230 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym5231_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st
static struct adl_operand _sym5232_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5233[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5231_operands,0,0,1, 0,0,&_sym5230,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5234[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym5235 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_line -> st_u_agY_Is9_gX;
static struct adl_operand _sym5236_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_line
static struct adl_operand _sym5237_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5238[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5236_operands,0,0,1, 0,0,&_sym5235,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5239[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym5240 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym5241_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_zero
static struct adl_operand _sym5242_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5243[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5241_operands,0,0,1, 0,0,&_sym5240,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5244[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H
static vcpu_local_instr_attrs _sym5245 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H -> st_u_agY_Is9_h;
static struct adl_operand _sym5246_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H
static struct adl_operand _sym5247_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5248[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 2, 2, 0, 0, 0, _sym5246_operands,0,0,0, 0,0,&_sym5245,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5249[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym5250 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym5251_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H_zero
static struct adl_operand _sym5252_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5253[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym5251_operands,0,0,0, 0,0,&_sym5250,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5254[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX
static vcpu_local_instr_attrs _sym5255 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_gX
static struct adl_operand _sym5256_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5257[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym5258[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5259 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5258 };

// Shorthand:  st_u_agY_Is9_gX_line0_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym5260_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym5261_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5262[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5260_operands,0,0,1, 0,0,&_sym5259,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5263[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym5264[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5265 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5264 };

// Shorthand:  st_u_agY_Is9_gX_line1_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym5266_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym5267_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5268[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5266_operands,0,0,1, 0,0,&_sym5265,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5269[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym5270 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_wide_imm -> st_u_agY_Is9_gX;

static bfd_uint64_t _sym5272_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5272_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5273_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5273_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5271_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5272_modifier, _sym5272_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5273_modifier, _sym5273_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_wide_imm
static struct adl_operand _sym5274_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5275[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 4, 4, 0, 0, 0, _sym5271_operands,0,0,1, 0,0,&_sym5270,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5276[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym5277 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym5278_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_zero
static struct adl_operand _sym5279_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5280[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5278_operands,0,0,1, 0,0,&_sym5277,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5281[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h
static vcpu_local_instr_attrs _sym5282 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_h
static struct adl_operand _sym5283_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5284[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym5285 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_h_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym5286_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_h_zero
static struct adl_operand _sym5287_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5288[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym5286_operands,0,0,0, 0,0,&_sym5285,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5289[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym5290 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym5291_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_minus
static struct adl_operand _sym5292_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5293[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5291_operands,0,0,0, 0,0,&_sym5290,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5294[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym5295 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym5296_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_plus
static struct adl_operand _sym5297_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5298[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym5296_operands,0,0,0, 0,0,&_sym5295,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5299[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h
static vcpu_local_instr_attrs _sym5300 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_h
static struct adl_operand _sym5301_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5302[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym5303 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym5304_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_minus
static struct adl_operand _sym5305_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5306[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5304_operands,0,0,0, 0,0,&_sym5303,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5307[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym5308 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym5309_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_plus
static struct adl_operand _sym5310_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5311[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym5309_operands,0,0,0, 0,0,&_sym5308,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5312[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5313 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_u_gZ
static struct adl_operand _sym5314_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5315[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5316 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_minus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym5317_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_minus
static struct adl_operand _sym5318_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5319[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5317_operands,0,0,0, 0,0,&_sym5316,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5320[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5321 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_plus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym5322_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_plus
static struct adl_operand _sym5323_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5324[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5322_operands,0,0,0, 0,0,&_sym5321,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5325[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H
static vcpu_local_instr_attrs _sym5326 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H -> st_u_agY_u_Is9_h;
static struct adl_operand _sym5327_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H
static struct adl_operand _sym5328_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5329[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 2, 2, 0, 0, 0, _sym5327_operands,0,0,0, 0,0,&_sym5326,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5330[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H_zero
static vcpu_local_instr_attrs _sym5331 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym5332_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H_zero
static struct adl_operand _sym5333_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5334[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym5332_operands,0,0,0, 0,0,&_sym5331,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5335[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h
static vcpu_local_instr_attrs _sym5336 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_Is9_h
static struct adl_operand _sym5337_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5338[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h_zero
static vcpu_local_instr_attrs _sym5339 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_h_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym5340_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_h_zero
static struct adl_operand _sym5341_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5342[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym5340_operands,0,0,0, 0,0,&_sym5339,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5343[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_minus
static vcpu_local_instr_attrs _sym5344 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5345_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_minus
static struct adl_operand _sym5346_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5347[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5345_operands,0,0,0, 0,0,&_sym5344,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5348[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_plus
static vcpu_local_instr_attrs _sym5349 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5350_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_plus
static struct adl_operand _sym5351_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5352[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym5350_operands,0,0,0, 0,0,&_sym5349,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5353[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym5354 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_gZ
static struct adl_operand _sym5355_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5356[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym5357 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_minus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym5358_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_minus
static struct adl_operand _sym5359_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5360[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5358_operands,0,0,0, 0,0,&_sym5357,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5361[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym5362 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_plus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym5363_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_plus
static struct adl_operand _sym5364_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5365[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5363_operands,0,0,0, 0,0,&_sym5362,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5366[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h
static vcpu_local_instr_attrs _sym5367 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_h
static struct adl_operand _sym5368_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5369[] = { &_sym88, &_sym82, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_minus
static vcpu_local_instr_attrs _sym5370 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5371_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_minus
static struct adl_operand _sym5372_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5373[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5371_operands,0,0,0, 0,0,&_sym5370,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5374[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_plus
static vcpu_local_instr_attrs _sym5375 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5376_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_plus
static struct adl_operand _sym5377_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5378[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym5376_operands,0,0,0, 0,0,&_sym5375,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5379[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX
adl_instr_attr_val _sym5380[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5381 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5380 };

// Instruction st_u_sp_Is10_gX
static struct adl_operand _sym5382_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5383[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX_zero
adl_instr_attr_val _sym5384[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5385 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5384 };

// Shorthand:  st_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym5386_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_Is10_gX_zero
static struct adl_operand _sym5387_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5388[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym5386_operands,0,0,0, 0,0,&_sym5385,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5389[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H
static vcpu_local_instr_attrs _sym5390 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H -> st_u_sp_u_Is10_h;
static struct adl_operand _sym5391_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_u_Is10_H
static struct adl_operand _sym5392_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5393[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 1, 1, 0, 0, 0, _sym5391_operands,0,0,0, 0,0,&_sym5390,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5394[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H_zero
static vcpu_local_instr_attrs _sym5395 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_H_zero
static struct adl_opcode _sym5398[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5395,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5399[] = {  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h
static vcpu_local_instr_attrs _sym5400 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_sp_u_Is10_h
static struct adl_operand _sym5401_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5402[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h_zero
static vcpu_local_instr_attrs _sym5403 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_h_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_h_zero
static struct adl_opcode _sym5406[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5403,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5407[] = {  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5408 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_agZ_u_gZ
static struct adl_operand _sym5409_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5410[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5411 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_minus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5412_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym5413_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5414[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda01000,},0, "", 0, 3, 3, 0, 0, 0, _sym5412_operands,0,0,0, 0,0,&_sym5411,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5415[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5416 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_plus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5417_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym5418_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5419[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd201000,},0, "", 0, 3, 3, 0, 0, 0, _sym5417_operands,0,0,0, 0,0,&_sym5416,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5420[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym5421 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_u_agZ_gZ
static struct adl_operand _sym5422_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5423[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym5424 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_minus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym5425_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static struct adl_operand _sym5426_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5427[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde01000,},0, "", 0, 3, 3, 0, 0, 0, _sym5425_operands,0,0,0, 0,0,&_sym5424,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5428[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym5429 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_plus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym5430_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static struct adl_operand _sym5431_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5432[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd601000,},0, "", 0, 3, 3, 0, 0, 0, _sym5430_operands,0,0,0, 0,0,&_sym5429,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5433[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5434 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_x2_agY_agZ_u_gZ
static struct adl_operand _sym5435_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5436[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5437 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_minus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5438_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym5439_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5440[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd801000,},0, "", 0, 3, 3, 0, 0, 0, _sym5438_operands,0,0,0, 0,0,&_sym5437,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5441[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5442 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_plus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5443_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym5444_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5445[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd001000,},0, "", 0, 3, 3, 0, 0, 0, _sym5443_operands,0,0,0, 0,0,&_sym5442,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5446[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ
static vcpu_local_instr_attrs _sym5447 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_aY_Is9_gZ
static struct adl_operand _sym5448_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5449[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5450[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5451 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5450 };

// Shorthand:  stbS_aY_Is9_gZ_line0_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5452_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5453_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5454[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5452_operands,0,0,1, 0,0,&_sym5451,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5455[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5456[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5457 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5456 };

// Shorthand:  stbS_aY_Is9_gZ_line1_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5458_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5459_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5460[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5458_operands,0,0,1, 0,0,&_sym5457,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5461[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym5462 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5463_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st
static struct adl_operand _sym5464_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5465[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5463_operands,0,0,1, 0,0,&_sym5462,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5466[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5467 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_line -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5468_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_line
static struct adl_operand _sym5469_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5470[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5468_operands,0,0,1, 0,0,&_sym5467,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5471[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5472 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5473_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_zero
static struct adl_operand _sym5474_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5475[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5473_operands,0,0,1, 0,0,&_sym5472,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5476[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5477 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_wide_imm -> stbS_aY_Is9_gZ;

static bfd_uint64_t _sym5479_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5479_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5480_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5480_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5478_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5479_modifier, _sym5479_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5480_modifier, _sym5480_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_wide_imm
static struct adl_operand _sym5481_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5482[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 4, 4, 0, 0, 0, _sym5478_operands,0,0,1, 0,0,&_sym5477,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5483[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5484 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5485_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_zero
static struct adl_operand _sym5486_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5487[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5485_operands,0,0,1, 0,0,&_sym5484,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5488[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ
static vcpu_local_instr_attrs _sym5489 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_agX_u_Is9_gZ
static struct adl_operand _sym5490_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5491[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5492[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5493 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5492 };

// Shorthand:  stbS_agX_u_Is9_gZ_line0_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5494_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5495_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5496[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5494_operands,0,0,1, 0,0,&_sym5493,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5497[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5498[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5499 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5498 };

// Shorthand:  stbS_agX_u_Is9_gZ_line1_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5500_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5501_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5502[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5500_operands,0,0,1, 0,0,&_sym5499,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5503[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym5504 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5505_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st
static struct adl_operand _sym5506_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5507[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5505_operands,0,0,1, 0,0,&_sym5504,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5508[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5509 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_line -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5510_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_line
static struct adl_operand _sym5511_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5512[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5510_operands,0,0,1, 0,0,&_sym5509,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5513[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5514 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5515_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_zero
static struct adl_operand _sym5516_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5517[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5515_operands,0,0,1, 0,0,&_sym5514,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5518[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5519 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_wide_imm -> stbS_agX_u_Is9_gZ;

static bfd_uint64_t _sym5521_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5521_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5522_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5522_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5520_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5521_modifier, _sym5521_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5522_modifier, _sym5522_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static struct adl_operand _sym5523_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5524[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 4, 4, 0, 0, 0, _sym5520_operands,0,0,1, 0,0,&_sym5519,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5525[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5526 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5527_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_zero
static struct adl_operand _sym5528_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5529[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5527_operands,0,0,1, 0,0,&_sym5526,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5530[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ
static vcpu_local_instr_attrs _sym5531 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_u_aY_Is9_gZ
static struct adl_operand _sym5532_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5533[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5534[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5535 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5534 };

// Shorthand:  stbS_u_aY_Is9_gZ_line0_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5536_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5537_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5538[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5536_operands,0,0,1, 0,0,&_sym5535,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5539[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5540[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5541 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5540 };

// Shorthand:  stbS_u_aY_Is9_gZ_line1_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5542_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5543_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5544[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5542_operands,0,0,1, 0,0,&_sym5541,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5545[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym5546 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5547_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st
static struct adl_operand _sym5548_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5549[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5547_operands,0,0,1, 0,0,&_sym5546,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5550[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5551 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_line -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5552_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_line
static struct adl_operand _sym5553_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5554[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5552_operands,0,0,1, 0,0,&_sym5551,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5555[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5556 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5557_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_zero
static struct adl_operand _sym5558_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5559[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5557_operands,0,0,1, 0,0,&_sym5556,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5560[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5561 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_wide_imm -> stbS_u_aY_Is9_gZ;

static bfd_uint64_t _sym5563_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5563_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5564_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5564_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5562_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5563_modifier, _sym5563_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5564_modifier, _sym5564_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static struct adl_operand _sym5565_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5566[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 4, 4, 0, 0, 0, _sym5562_operands,0,0,1, 0,0,&_sym5561,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5567[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5568 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5569_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_zero
static struct adl_operand _sym5570_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5571[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5569_operands,0,0,1, 0,0,&_sym5568,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5572[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ
static vcpu_local_instr_attrs _sym5573 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ
static struct adl_operand _sym5574_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5575[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ_AAsubAM
static vcpu_local_instr_attrs _sym5576 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ_AAsubAM
static struct adl_operand _sym5577_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5578[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym5579 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_u_agX_agY_gZ
static struct adl_operand _sym5580_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5581[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ
static vcpu_local_instr_attrs _sym5582 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sthS_u_agX_Is9_gZ
static struct adl_operand _sym5583_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5584[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
adl_instr_attr_val _sym5585[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5586 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5585 };

// Shorthand:  sthS_u_agX_Is9_gZ__line1_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5587_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
static struct adl_operand _sym5588_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5589[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5587_operands,0,0,1, 0,0,&_sym5586,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5590[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_st
static vcpu_local_instr_attrs _sym5591 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5592_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_st
static struct adl_operand _sym5593_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5594[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5592_operands,0,0,1, 0,0,&_sym5591,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5595[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5596[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5597 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5596 };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5598_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5599_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5600[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5598_operands,0,0,1, 0,0,&_sym5597,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5601[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line1_st
static vcpu_local_instr_attrs _sym5602 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line1_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5603_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line1_st
static struct adl_operand _sym5604_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5605[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5603_operands,0,0,1, 0,0,&_sym5602,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5606[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5607 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_st_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5608_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_st_zero
static struct adl_operand _sym5609_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5610[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5608_operands,0,0,1, 0,0,&_sym5607,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5611[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5612 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_wide_imm -> sthS_u_agX_Is9_gZ;

static bfd_uint64_t _sym5614_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5614_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5615_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5615_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5613_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5614_modifier, _sym5614_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5615_modifier, _sym5615_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static struct adl_operand _sym5616_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5617[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 4, 4, 0, 0, 0, _sym5613_operands,0,0,1, 0,0,&_sym5612,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5618[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5619 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5620_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_zero
static struct adl_operand _sym5621_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5622[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5620_operands,0,0,1, 0,0,&_sym5619,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5623[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ
static vcpu_local_instr_attrs _sym5624 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_gZ
static struct adl_operand _sym5625_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5626[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym5627 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_minus -> sth_agX_agY_gZ;
static struct adl_operand _sym5628_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_minus
static struct adl_operand _sym5629_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5630[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5628_operands,0,0,0, 0,0,&_sym5627,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5631[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym5632 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_unsign -> sth_agX_agY_gZ;
static struct adl_operand _sym5633_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_unsign
static struct adl_operand _sym5634_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5635[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5633_operands,0,0,0, 0,0,&_sym5632,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5636[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ
static vcpu_local_instr_attrs _sym5637 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_pi_gZ
static struct adl_operand _sym5638_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5639[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_minus
static vcpu_local_instr_attrs _sym5640 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_minus -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym5641_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_minus
static struct adl_operand _sym5642_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5643[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5641_operands,0,0,0, 0,0,&_sym5640,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5644[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_unsign
static vcpu_local_instr_attrs _sym5645 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_unsign -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym5646_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_unsign
static struct adl_operand _sym5647_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5648[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5646_operands,0,0,0, 0,0,&_sym5645,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5649[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ
static vcpu_local_instr_attrs _sym5650 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_Is9_gZ
static struct adl_operand _sym5651_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5652[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5653[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5654 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5653 };

// Shorthand:  sth_agY_Is9_gZ_line0_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym5655_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5656_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5657[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5655_operands,0,0,1, 0,0,&_sym5654,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5658[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5659[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5660 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5659 };

// Shorthand:  sth_agY_Is9_gZ_line1_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym5661_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5662_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5663[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5661_operands,0,0,1, 0,0,&_sym5660,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5664[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st
static vcpu_local_instr_attrs _sym5665 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym5666_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st
static struct adl_operand _sym5667_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5668[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5666_operands,0,0,1, 0,0,&_sym5665,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5669[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5670 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_line -> sth_agY_Is9_gZ;
static struct adl_operand _sym5671_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_line
static struct adl_operand _sym5672_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5673[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5671_operands,0,0,1, 0,0,&_sym5670,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5674[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5675 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym5676_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_zero
static struct adl_operand _sym5677_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5678[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5676_operands,0,0,1, 0,0,&_sym5675,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5679[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5680 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_wide_imm -> sth_agY_Is9_gZ;

static bfd_uint64_t _sym5682_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5682_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5683_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5683_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5681_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5682_modifier, _sym5682_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5683_modifier, _sym5683_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_wide_imm
static struct adl_operand _sym5684_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5685[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 4, 4, 0, 0, 0, _sym5681_operands,0,0,1, 0,0,&_sym5680,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5686[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5687 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym5688_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_zero
static struct adl_operand _sym5689_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5690[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5688_operands,0,0,1, 0,0,&_sym5687,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5691[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ
static vcpu_local_instr_attrs _sym5692 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_u_Is9_gZ
static struct adl_operand _sym5693_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5694[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5695[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5696 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5695 };

// Shorthand:  sth_agY_u_Is9_gZ_line0_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5697_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5698_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5699[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5697_operands,0,0,1, 0,0,&_sym5696,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5700[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5701[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5702 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5701 };

// Shorthand:  sth_agY_u_Is9_gZ_line1_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5703_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5704_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5705[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5703_operands,0,0,1, 0,0,&_sym5702,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5706[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym5707 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5708_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st
static struct adl_operand _sym5709_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5710[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5708_operands,0,0,1, 0,0,&_sym5707,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5711[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5712 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_line -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5713_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_line
static struct adl_operand _sym5714_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5715[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5713_operands,0,0,1, 0,0,&_sym5712,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5716[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5717 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5718_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_zero
static struct adl_operand _sym5719_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5720[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5718_operands,0,0,1, 0,0,&_sym5717,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5721[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5722 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_wide_imm -> sth_agY_u_Is9_gZ;

static bfd_uint64_t _sym5724_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5724_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5725_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5725_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5723_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5724_modifier, _sym5724_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5725_modifier, _sym5725_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_wide_imm
static struct adl_operand _sym5726_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5727[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 4, 4, 0, 0, 0, _sym5723_operands,0,0,1, 0,0,&_sym5722,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5728[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5729 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5730_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_zero
static struct adl_operand _sym5731_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5732[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5730_operands,0,0,1, 0,0,&_sym5729,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5733[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym5734 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_u_agX_agY_gZ
static struct adl_operand _sym5735_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5736[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym5737 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_minus -> sth_u_agX_agY_gZ;
static struct adl_operand _sym5738_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_minus
static struct adl_operand _sym5739_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5740[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5738_operands,0,0,0, 0,0,&_sym5737,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5741[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym5742 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_unsign -> sth_u_agX_agY_gZ;
static struct adl_operand _sym5743_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_unsign
static struct adl_operand _sym5744_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5745[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5743_operands,0,0,0, 0,0,&_sym5742,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5746[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym5747 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_Iu4_AYG_Iu2
static struct adl_operand _sym5748_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 1, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{333, 2, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5749[] = { &_sym116, &_sym426, &_sym360,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5
static vcpu_local_instr_attrs _sym5750 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_sp_Is10_Iu5
static struct adl_operand _sym5751_operands_operands[] = { {239, 0, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{328, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5752[] = { 0, &_sym356,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5_zero
static vcpu_local_instr_attrs _sym5753 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stm_sp_Is10_Iu5_zero -> stm_sp_Is10_Iu5;
static struct adl_operand _sym5754_operands[] = { {329, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stm_sp_Is10_Iu5_zero
static struct adl_operand _sym5755_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5756[] = {
  // stm_sp_Is10_Iu5    (0)
  { "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x1, { 0x16000000,},0, "", 0, 1, 1, 0, 0, 0, _sym5754_operands,0,0,0, 0,0,&_sym5753,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5757[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction subS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5758 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_cc_gZ_gX_gY -> sub_cc_gZ_gX_gY;
static struct adl_operand _sym5759_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym5760_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5761[] = {
  // sub_cc_gZ_gX_gY    (0)
  { "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x35000000,},0, "", 0, 5, 5, 0, 2, 0, _sym5759_operands,0,0,2, 0,0,&_sym5758,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5762[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym5763 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_s_gZ_Is16
static struct adl_operand _sym5764_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5765[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub
static vcpu_local_instr_attrs _sym5766 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym5767_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub
static struct adl_operand _sym5768_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5769[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5767_operands,0,0,1, 0,0,&_sym5766,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5770[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub_s
static vcpu_local_instr_attrs _sym5771 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub_s -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym5772_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub_s
static struct adl_operand _sym5773_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5774[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5772_operands,0,0,1, 0,0,&_sym5771,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5775[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym5776 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_z_gZ_Iu16
static struct adl_operand _sym5777_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5778[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub
static vcpu_local_instr_attrs _sym5779 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5780_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub
static struct adl_operand _sym5781_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5782[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5780_operands,0,0,1, 0,0,&_sym5779,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5783[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub_z
adl_instr_attr_val _sym5784[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "subD_ucc_cond_gX_I32_sub" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5785 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5784 };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub_z -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5786_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub_z
static struct adl_operand _sym5787_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5788[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5786_operands,0,0,1, 0,0,&_sym5785,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5789[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction sub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5790 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sub_cc_gZ_gX_gY
static struct adl_operand _sym5791_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5792[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction sum1_gZ_gX
static vcpu_local_instr_attrs _sym5793 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sum1_gZ_gX
static struct adl_operand _sym5794_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5795[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16
static vcpu_local_instr_attrs _sym5796 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xorS_gX_Iu16
static struct adl_operand _sym5797_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5798[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16_xor
adl_instr_attr_val _sym5799[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "xorD_gX_gY_I32_xor_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5800 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5799 };

// Shorthand:  xorS_gX_Iu16_xor -> xorS_gX_Iu16;
static struct adl_operand _sym5801_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorS_gX_Iu16_xor
static struct adl_operand _sym5802_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5803[] = {
  // xorS_gX_Iu16    (0)
  { "xorS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x28000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5801_operands,0,0,0, 0,0,&_sym5800,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5804[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xor_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym5805 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_VPz_VPx_VPy
static struct adl_operand _sym5806_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5807[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction xor_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5808 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_cc_gZ_gX_gY
static struct adl_operand _sym5809_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5810[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction zextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym5811 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zextb_cc_gZ_gX
static struct adl_operand _sym5812_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5813[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction zexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym5814 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zexth_cc_gZ_gX
static struct adl_operand _sym5815_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5816[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction abs_cc_gZ_gX
static vcpu_local_instr_attrs _sym5817 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction abs_cc_gZ_gX
static struct adl_operand _sym5818_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5819[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction addS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5820 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_cc_gZ_gX_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5821_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym5822_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5823[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000000,},0, "", 0, 5, 5, 0, 2, 0, _sym5821_operands,0,0,2, 0,0,&_sym5820,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5824[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym5825 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_s_gZ_Is16
static struct adl_operand _sym5826_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5827[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add
static vcpu_local_instr_attrs _sym5828 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym5829_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add
static struct adl_operand _sym5830_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5831[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5829_operands,0,0,1, 0,0,&_sym5828,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5832[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add_s
static vcpu_local_instr_attrs _sym5833 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add_s -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym5834_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add_s
static struct adl_operand _sym5835_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5836[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5834_operands,0,0,1, 0,0,&_sym5833,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5837[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym5838 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_z_gZ_Iu16
static struct adl_operand _sym5839_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5840[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add
static vcpu_local_instr_attrs _sym5841 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_z_gZ_Iu16_add -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5842_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add
static struct adl_operand _sym5843_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5844[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5842_operands,0,0,1, 0,0,&_sym5841,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5845[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add_z
adl_instr_attr_val _sym5846[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "add_ucc_cond_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5847 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5846 };

// Shorthand:  addS_ucc_z_gZ_Iu16_add_z -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5848_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add_z
static struct adl_operand _sym5849_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5850[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5848_operands,0,0,1, 0,0,&_sym5847,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5851[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_H
static vcpu_local_instr_attrs _sym5852 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5853_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_H
static struct adl_operand _sym5854_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5855[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym5853_operands,0,0,2, 0,0,&_sym5852,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5856[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_gY
static vcpu_local_instr_attrs _sym5857 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5858_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_gY
static struct adl_operand _sym5859_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5860[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym5858_operands,0,0,2, 0,0,&_sym5857,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5861[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_H
static vcpu_local_instr_attrs _sym5862 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5863_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_H
static struct adl_operand _sym5864_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5865[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym5863_operands,0,0,2, 0,0,&_sym5862,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5866[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5867 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction add_cc_gZ_gX_gY
static struct adl_operand _sym5868_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5869[] = { &_sym392, &_sym206, &_sym334, &_sym284, &_sym314,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_h
static vcpu_local_instr_attrs _sym5870 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5871_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_h
static struct adl_operand _sym5872_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5873[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym5871_operands,0,0,2, 0,0,&_sym5870,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5874[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_gY
static vcpu_local_instr_attrs _sym5875 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5876_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_gY
static struct adl_operand _sym5877_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5878[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym5876_operands,0,0,2, 0,0,&_sym5875,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5879[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_h
static vcpu_local_instr_attrs _sym5880 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5881_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_h
static struct adl_operand _sym5882_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5883[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym5881_operands,0,0,2, 0,0,&_sym5880,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5884[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction andS_z_gX_Iu16
static vcpu_local_instr_attrs _sym5885 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction andS_z_gX_Iu16
static struct adl_operand _sym5886_operands_operands[] = { {388, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5887[] = { &_sym432, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_H
static vcpu_local_instr_attrs _sym5888 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  and_H -> and_h;

// Instruction and_H
static struct adl_opcode _sym5891[] = {
  // and_h    (0)
  { "and_h", 1, 3, 29, 64,  0x1, { 0x18000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5888,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5892[] = {  (struct enum_fields *) -1,};

// Instruction and_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym5893 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_VPz_VPx_VPy
static struct adl_operand _sym5894_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5895[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction and_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5896 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_cc_gZ_gX_gY
static struct adl_operand _sym5897_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5898[] = { &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction and_h
static vcpu_local_instr_attrs _sym5899 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_h
static struct enum_fields *_sym5901[] = {  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16
adl_instr_attr_val _sym5902[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5903 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5902 };

// Shorthand:  and_z_gX_Iu16 -> andS_z_gX_Iu16;
static struct adl_operand _sym5904_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16
static struct adl_operand _sym5905_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5906[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5904_operands,0,0,0, 0,0,&_sym5903,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5907[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16_z
adl_instr_attr_val _sym5908[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5909 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5908 };

// Shorthand:  and_z_gX_Iu16_z -> andS_z_gX_Iu16;
static struct adl_operand _sym5910_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16_z
static struct adl_operand _sym5911_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5912[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5910_operands,0,0,0, 0,0,&_sym5909,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5913[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction bclr_cc_gZ_gY_gX
static vcpu_local_instr_attrs _sym5914 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_cc_gZ_gY_gX
static struct adl_operand _sym5915_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5916[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction bclr_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym5917 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_gZ_gY_Iu5
static struct adl_operand _sym5918_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5919[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_Iu5
static vcpu_local_instr_attrs _sym5920 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_Iu5
static struct adl_operand _sym5921_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5922[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_gX
static vcpu_local_instr_attrs _sym5923 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_gX
static struct adl_operand _sym5924_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5925[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bset_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym5926 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bset_gZ_gY_Iu5
static struct adl_operand _sym5927_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5928[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_Iu5
static vcpu_local_instr_attrs _sym5929 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_Iu5
static struct adl_operand _sym5930_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5931[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_gX
static vcpu_local_instr_attrs _sym5932 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_gX
static struct adl_operand _sym5933_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5934[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction btst_gX_I
static vcpu_local_instr_attrs _sym5935 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btst_gX_I
static struct adl_operand _sym5936_operands_operands[] = { {203, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 1, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5937[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_Iu5
static vcpu_local_instr_attrs _sym5938 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_Iu5
static struct adl_operand _sym5939_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5940[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_gX
static vcpu_local_instr_attrs _sym5941 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_gX
static struct adl_operand _sym5942_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5943[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bxor_cc_gZ_gX_Iu5
static vcpu_local_instr_attrs _sym5944 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bxor_cc_gZ_gX_Iu5
static struct adl_operand _sym5945_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5946[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction clr_VRA_gX_gY
static vcpu_local_instr_attrs _sym5947 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_VRA_gX_gY
static struct adl_operand _sym5948_operands_operands[] = { {191, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5949[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction clr_g_Iu12
static vcpu_local_instr_attrs _sym5950 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_g_Iu12
static struct adl_operand _sym5951_operands_operands[] = { {284, 0, 0, 0, 0, 17, 0ull, 0xfffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5952[] = { 0,  (struct enum_fields *) -1,};

// Instruction clrip_Iu9_gX
static vcpu_local_instr_attrs _sym5953 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrip_Iu9_gX
static struct adl_operand _sym5954_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5955[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction clrm_VPmask_Iu4
static vcpu_local_instr_attrs _sym5956 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrm_VPmask_Iu4
static struct adl_operand _sym5957_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5958[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16
static vcpu_local_instr_attrs _sym5959 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_s_gZ_Is16
static struct adl_operand _sym5960_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5961[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp
static vcpu_local_instr_attrs _sym5962 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp -> cmpS_s_gZ_Is16;
static struct adl_operand _sym5963_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp
static struct adl_operand _sym5964_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5965[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5963_operands,0,0,0, 0,0,&_sym5962,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5966[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp_s
static vcpu_local_instr_attrs _sym5967 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp_s -> cmpS_s_gZ_Is16;
static struct adl_operand _sym5968_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp_s
static struct adl_operand _sym5969_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5970[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5968_operands,0,0,0, 0,0,&_sym5967,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5971[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym5972 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_z_gZ_Iu16
static struct adl_operand _sym5973_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5974[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp
static vcpu_local_instr_attrs _sym5975 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_z_gZ_Iu16_cmp -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym5976_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp
static struct adl_operand _sym5977_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5978[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5976_operands,0,0,0, 0,0,&_sym5975,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5979[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp_z
adl_instr_attr_val _sym5980[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "cmp_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5981 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5980 };

// Shorthand:  cmpS_z_gZ_Iu16_cmp_z -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym5982_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp_z
static struct adl_operand _sym5983_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5984[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5982_operands,0,0,0, 0,0,&_sym5981,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5985[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmp_cc_gX_gY
static vcpu_local_instr_attrs _sym5986 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmp_cc_gX_gY
static struct adl_operand _sym5987_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5988[] = { &_sym206, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction cntl_gZ_gX
static vcpu_local_instr_attrs _sym5989 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cntl_gZ_gX -> fns_gZ_gX;
static struct adl_operand _sym5990_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cntl_gZ_gX
static struct adl_operand _sym5991_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5992[] = {
  // fns_gZ_gX    (0)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5990_operands,0,0,0, 0,0,&_sym5989,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5993[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cnto_gZ_gX
static vcpu_local_instr_attrs _sym5994 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cnto_gZ_gX -> sum1_gZ_gX;
static struct adl_operand _sym5995_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cnto_gZ_gX
static struct adl_operand _sym5996_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5997[] = {
  // sum1_gZ_gX    (0)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d200000,},0, "", 0, 2, 2, 0, 0, 0, _sym5995_operands,0,0,0, 0,0,&_sym5994,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5998[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cntz_gZ_gX
static vcpu_local_instr_attrs _sym5999 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cntz_gZ_gX
static struct adl_operand _sym6000_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6001[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction com_VPmask_Iu4
static vcpu_local_instr_attrs _sym6002 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction com_VPmask_Iu4
static struct adl_operand _sym6003_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6004[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction div_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym6005 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_cc_s_gZ_gX_gY
static struct adl_operand _sym6006_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6007[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16
static vcpu_local_instr_attrs _sym6008 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_s_gZ_Is16
static struct adl_operand _sym6009_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6010[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16_div
static vcpu_local_instr_attrs _sym6011 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_s_gZ_Is16_div -> div_s_gZ_Is16;
static struct adl_operand _sym6012_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_s_gZ_Is16_div
static struct adl_operand _sym6013_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6014[] = {
  // div_s_gZ_Is16    (0)
  { "div_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x62800000,},0, "", 0, 2, 2, 0, 0, 0, _sym6012_operands,0,0,0, 0,0,&_sym6011,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6015[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16
static vcpu_local_instr_attrs _sym6016 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_z_gZ_Iu16
static struct adl_operand _sym6017_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6018[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16_div
static vcpu_local_instr_attrs _sym6019 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_z_gZ_Iu16_div -> div_z_gZ_Iu16;
static struct adl_operand _sym6020_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_z_gZ_Iu16_div
static struct adl_operand _sym6021_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6022[] = {
  // div_z_gZ_Iu16    (0)
  { "div_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x62000000,},0, "", 0, 2, 2, 0, 0, 0, _sym6020_operands,0,0,0, 0,0,&_sym6019,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6023[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction exgS_aX_agY
static vcpu_local_instr_attrs _sym6024 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exgS_aX_agY
static struct adl_operand _sym6025_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6026[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction exg_aX_sp
static vcpu_local_instr_attrs _sym6027 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_aX_sp
static struct adl_operand _sym6028_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6029[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction exg_cc_gZ_gX
static vcpu_local_instr_attrs _sym6030 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_cc_gZ_gX
static struct adl_operand _sym6031_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6032[] = { &_sym206, &_sym334, &_sym282,  (struct enum_fields *) -1,};

// Instruction exp_cc_gZ_gX
static vcpu_local_instr_attrs _sym6033 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exp_cc_gZ_gX
static struct adl_operand _sym6034_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6035[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fabs_gZ_gY
static vcpu_local_instr_attrs _sym6036 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fabs_gZ_gY
static struct adl_operand _sym6037_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6038[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fadd_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6039 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fadd_cc_gZ_gX_gY
static struct adl_operand _sym6040_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6041[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_cc_gX_gY
static vcpu_local_instr_attrs _sym6042 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fcmp_cc_gX_gY
static struct adl_operand _sym6043_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6044[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_gX_gY
static vcpu_local_instr_attrs _sym6045 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fcmp_gX_gY -> fcmp_cc_gX_gY;
static struct adl_operand _sym6046_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fcmp_gX_gY
static struct adl_operand _sym6047_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6048[] = {
  // fcmp_cc_gX_gY    (0)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x1, { 0x35040078,},0, "", 0, 3, 3, 0, 1, 0, _sym6046_operands,0,0,1, 0,0,&_sym6045,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6049[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fdiv_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6050 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fdiv_cc_gZ_gX_gY
static struct adl_operand _sym6051_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6052[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction ff0to1_gZ_gX
static vcpu_local_instr_attrs _sym6053 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff0to1_gZ_gX
static struct adl_operand _sym6054_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6055[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1_gZ_gX
static vcpu_local_instr_attrs _sym6056 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1_gZ_gX
static struct adl_operand _sym6057_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6058[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1to0_gZ_gX
static vcpu_local_instr_attrs _sym6059 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1to0_gZ_gX
static struct adl_operand _sym6060_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6061[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fmac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6062 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmac_cc_gZ_gX_gY
static struct adl_operand _sym6063_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6064[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmax_gZ_gX_gY
static vcpu_local_instr_attrs _sym6065 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmax_gZ_gX_gY
static struct adl_operand _sym6066_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6067[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmin_gZ_gX_gY
static vcpu_local_instr_attrs _sym6068 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmin_gZ_gX_gY
static struct adl_operand _sym6069_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6070[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmul_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6071 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmul_cc_gZ_gX_gY
static struct adl_operand _sym6072_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6073[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fneg_cc_gZ_gX
static vcpu_local_instr_attrs _sym6074 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fneg_cc_gZ_gX -> bxor_cc_gZ_gX_Iu5;
static struct adl_operand _sym6075_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fneg_cc_gZ_gX
static struct adl_operand _sym6076_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6077[] = {
  // bxor_cc_gZ_gX_Iu5    (0)
  { "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x1, { 0x3980f800,},0, "", 0, 3, 3, 0, 1, 0, _sym6075_operands,0,0,1, 0,0,&_sym6074,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6078[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fns_gZ_gX
static vcpu_local_instr_attrs _sym6079 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fns_gZ_gX
static struct adl_operand _sym6080_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6081[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction frcp_cc_gZ_gX
static vcpu_local_instr_attrs _sym6082 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction frcp_cc_gZ_gX
static struct adl_operand _sym6083_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6084[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fsub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6085 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fsub_cc_gZ_gX_gY
static struct adl_operand _sym6086_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6087[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction int2sp_cc_gZ_gX
static vcpu_local_instr_attrs _sym6088 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction int2sp_cc_gZ_gX
static struct adl_operand _sym6089_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6090[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9
static vcpu_local_instr_attrs _sym6091 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_Is9
static struct adl_operand _sym6092_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6093[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym6094 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym6095_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld
static struct adl_operand _sym6096_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6097[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6095_operands,0,0,1, 0,0,&_sym6094,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6098[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym6099 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_line -> ldS_GX_agY_Is9;
static struct adl_operand _sym6100_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_line
static struct adl_operand _sym6101_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6102[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6100_operands,0,0,1, 0,0,&_sym6099,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6103[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym6104 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym6105_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_zero
static struct adl_operand _sym6106_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6107[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6105_operands,0,0,1, 0,0,&_sym6104,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6108[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6109[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6110 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6109 };

// Shorthand:  ldS_GX_agY_Is9_line0_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym6111_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym6112_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6113[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6111_operands,0,0,1, 0,0,&_sym6110,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6114[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6115[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6116 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6115 };

// Shorthand:  ldS_GX_agY_Is9_line1_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym6117_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym6118_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6119[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6117_operands,0,0,1, 0,0,&_sym6116,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6120[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym6121 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_wide_imm -> ldS_GX_agY_Is9;

static bfd_uint64_t _sym6123_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6123_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym6124_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6124_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym6122_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6123_modifier, _sym6123_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6124_modifier, _sym6124_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_wide_imm
static struct adl_operand _sym6125_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6126[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6122_operands,0,0,1, 0,0,&_sym6121,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6127[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym6128 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym6129_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_zero
static struct adl_operand _sym6130_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6131[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6129_operands,0,0,1, 0,0,&_sym6128,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6132[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9
static vcpu_local_instr_attrs _sym6133 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_u_Is9
static struct adl_operand _sym6134_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6135[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld
static vcpu_local_instr_attrs _sym6136 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6137_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld
static struct adl_operand _sym6138_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6139[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6137_operands,0,0,1, 0,0,&_sym6136,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6140[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_line
static vcpu_local_instr_attrs _sym6141 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_line -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6142_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_line
static struct adl_operand _sym6143_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6144[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6142_operands,0,0,1, 0,0,&_sym6141,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6145[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym6146 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6147_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_zero
static struct adl_operand _sym6148_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6149[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6147_operands,0,0,1, 0,0,&_sym6146,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6150[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6151[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6152 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6151 };

// Shorthand:  ldS_GX_agY_u_Is9_line0_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6153_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym6154_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6155[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6153_operands,0,0,1, 0,0,&_sym6152,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6156[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6157[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6158 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6157 };

// Shorthand:  ldS_GX_agY_u_Is9_line1_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6159_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym6160_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6161[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6159_operands,0,0,1, 0,0,&_sym6158,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6162[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym6163 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_wide_imm -> ldS_GX_agY_u_Is9;

static bfd_uint64_t _sym6165_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6165_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym6166_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6166_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym6164_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6165_modifier, _sym6165_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6166_modifier, _sym6166_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_wide_imm
static struct adl_operand _sym6167_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6168[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6164_operands,0,0,1, 0,0,&_sym6163,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6169[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym6170 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6171_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_zero
static struct adl_operand _sym6172_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6173[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6171_operands,0,0,1, 0,0,&_sym6170,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6174[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10
static vcpu_local_instr_attrs _sym6175 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_gX_sp_Is10
static struct adl_operand _sym6176_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6177[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym6178 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym6179_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_gX_sp_Is10_zero
static struct adl_operand _sym6180_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6181[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym6179_operands,0,0,0, 0,0,&_sym6178,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6182[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9
static vcpu_local_instr_attrs _sym6183 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_u_GX_agY_Is9
static struct adl_operand _sym6184_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6185[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym6186 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6187_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld
static struct adl_operand _sym6188_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6189[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6187_operands,0,0,1, 0,0,&_sym6186,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6190[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym6191 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_line -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6192_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_line
static struct adl_operand _sym6193_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6194[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6192_operands,0,0,1, 0,0,&_sym6191,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6195[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym6196 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6197_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_zero
static struct adl_operand _sym6198_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6199[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6197_operands,0,0,1, 0,0,&_sym6196,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6200[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6201[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6202 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6201 };

// Shorthand:  ldS_u_GX_agY_Is9_line0_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6203_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym6204_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6205[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6203_operands,0,0,1, 0,0,&_sym6202,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6206[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6207[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6208 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6207 };

// Shorthand:  ldS_u_GX_agY_Is9_line1_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6209_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym6210_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6211[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6209_operands,0,0,1, 0,0,&_sym6208,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6212[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym6213 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_wide_imm -> ldS_u_GX_agY_Is9;

static bfd_uint64_t _sym6215_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6215_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym6216_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6216_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym6214_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6215_modifier, _sym6215_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6216_modifier, _sym6216_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_wide_imm
static struct adl_operand _sym6217_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6218[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 4, 4, 0, 0, 0, _sym6214_operands,0,0,1, 0,0,&_sym6213,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6219[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym6220 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6221_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_zero
static struct adl_operand _sym6222_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6223[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6221_operands,0,0,1, 0,0,&_sym6220,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6224[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10
adl_instr_attr_val _sym6225[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6226 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6225 };

// Shorthand:  ldS_u_gX_sp_Is10 -> ld_u_gX_sp_Is10;
static struct adl_operand _sym6227_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10
static struct adl_operand _sym6228_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6229[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 2, 2, 0, 0, 0, _sym6227_operands,0,0,0, 0,0,&_sym6226,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6230[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10_zero
adl_instr_attr_val _sym6231[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6232 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6231 };

// Shorthand:  ldS_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym6233_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10_zero
static struct adl_operand _sym6234_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6235[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym6233_operands,0,0,0, 0,0,&_sym6232,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6236[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_H_Iu19_LO
static vcpu_local_instr_attrs _sym6237 { "0000000000000000000010000000000000000000000000000000100000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_Iu19_LO -> ld_h_Iu19_LO;
static struct adl_operand _sym6238_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_Iu19_LO
static struct adl_operand _sym6239_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6240[] = {
  // ld_h_Iu19_LO    (0)
  { "ld_h_Iu19_LO", 1, 3, 29, 64,  0x1, { 0x40000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6238_operands,0,0,0, 0,0,&_sym6237,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6241[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_minus
static vcpu_local_instr_attrs _sym6242 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym6243_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_minus
static struct adl_operand _sym6244_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6245[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym6243_operands,0,0,0, 0,0,&_sym6242,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6246[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_plus
static vcpu_local_instr_attrs _sym6247 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym6248_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_plus
static struct adl_operand _sym6249_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6250[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym6248_operands,0,0,0, 0,0,&_sym6247,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6251[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9
static vcpu_local_instr_attrs _sym6252 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9 -> ld_h_agY_Is9;
static struct adl_operand _sym6253_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9
static struct adl_operand _sym6254_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6255[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 2, 2, 0, 0, 0, _sym6253_operands,0,0,0, 0,0,&_sym6252,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6256[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym6257 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym6258_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9_zero
static struct adl_operand _sym6259_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6260[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6258_operands,0,0,0, 0,0,&_sym6257,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6261[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10
static vcpu_local_instr_attrs _sym6262 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10 -> ld_h_sp_Is10;
static struct adl_operand _sym6263_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_sp_Is10
static struct adl_operand _sym6264_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6265[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6263_operands,0,0,0, 0,0,&_sym6262,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6266[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym6267 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_H_sp_Is10_zero
static struct adl_opcode _sym6270[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6267,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6271[] = {  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10
adl_instr_attr_val _sym6272[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_agY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6273 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6272 };

// Shorthand:  ld_gX_sp_Is10 -> ldS_gX_sp_Is10;
static struct adl_operand _sym6274_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10
static struct adl_operand _sym6275_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6276[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 2, 2, 0, 0, 0, _sym6274_operands,0,0,0, 0,0,&_sym6273,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6277[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym6278 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym6279_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10_zero
static struct adl_operand _sym6280_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6281[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym6279_operands,0,0,0, 0,0,&_sym6278,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6282[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY
static vcpu_local_instr_attrs _sym6283 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_gZ_agX_agY
static struct adl_operand _sym6284_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6285[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6286 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_minus -> ld_gZ_agX_agY;
static struct adl_operand _sym6287_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_minus
static struct adl_operand _sym6288_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6289[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6287_operands,0,0,0, 0,0,&_sym6286,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6290[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6291 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_plus -> ld_gZ_agX_agY;
static struct adl_operand _sym6292_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_plus
static struct adl_operand _sym6293_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6294[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6292_operands,0,0,0, 0,0,&_sym6291,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6295[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_Iu19_LO
static vcpu_local_instr_attrs _sym6296 { "0000000000000000000010000000000000000000000000000000100000000100000000000000000000" , nullptr };

// Instruction ld_h_Iu19_LO
static struct adl_operand _sym6297_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6298[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY
static vcpu_local_instr_attrs _sym6299 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agX_agY
static struct adl_operand _sym6300_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6301[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_minus
static vcpu_local_instr_attrs _sym6302 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym6303_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_minus
static struct adl_operand _sym6304_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6305[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym6303_operands,0,0,0, 0,0,&_sym6302,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6306[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_plus
static vcpu_local_instr_attrs _sym6307 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym6308_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_plus
static struct adl_operand _sym6309_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6310[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym6308_operands,0,0,0, 0,0,&_sym6307,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6311[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9
static vcpu_local_instr_attrs _sym6312 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agY_Is9
static struct adl_operand _sym6313_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6314[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym6315 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym6316_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agY_Is9_zero
static struct adl_operand _sym6317_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6318[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6316_operands,0,0,0, 0,0,&_sym6315,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6319[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10
static vcpu_local_instr_attrs _sym6320 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_sp_Is10
static struct adl_operand _sym6321_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6322[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym6323 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_h_sp_Is10_zero
static struct adl_opcode _sym6326[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6323,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6327[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_minus
static vcpu_local_instr_attrs _sym6328 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym6329_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_minus
static struct adl_operand _sym6330_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6331[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6329_operands,0,0,0, 0,0,&_sym6328,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6332[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_plus
static vcpu_local_instr_attrs _sym6333 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym6334_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_plus
static struct adl_operand _sym6335_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6336[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym6334_operands,0,0,0, 0,0,&_sym6333,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6337[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6338 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6339_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_minus
static struct adl_operand _sym6340_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6341[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6339_operands,0,0,0, 0,0,&_sym6338,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6342[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6343 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6344_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_plus
static struct adl_operand _sym6345_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6346[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym6344_operands,0,0,0, 0,0,&_sym6343,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6347[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9
static vcpu_local_instr_attrs _sym6348 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9 -> ld_u_h_agY_Is9;
static struct adl_operand _sym6349_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9
static struct adl_operand _sym6350_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6351[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 2, 2, 0, 0, 0, _sym6349_operands,0,0,0, 0,0,&_sym6348,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6352[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym6353 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym6354_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9_zero
static struct adl_operand _sym6355_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6356[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym6354_operands,0,0,0, 0,0,&_sym6353,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6357[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9
static vcpu_local_instr_attrs _sym6358 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9 -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym6359_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9
static struct adl_operand _sym6360_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6361[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 2, 2, 0, 0, 0, _sym6359_operands,0,0,0, 0,0,&_sym6358,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6362[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym6363 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym6364_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9_zero
static struct adl_operand _sym6365_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6366[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym6364_operands,0,0,0, 0,0,&_sym6363,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6367[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10
static vcpu_local_instr_attrs _sym6368 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10 -> ld_u_h_sp_Is10;
static struct adl_operand _sym6369_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_sp_Is10
static struct adl_operand _sym6370_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6371[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 1, 1, 0, 0, 0, _sym6369_operands,0,0,0, 0,0,&_sym6368,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6372[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym6373 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_H_sp_Is10_zero
static struct adl_opcode _sym6376[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6373,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6377[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10
adl_instr_attr_val _sym6378[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6379 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6378 };

// Instruction ld_u_gX_sp_Is10
static struct adl_operand _sym6380_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6381[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10_zero
adl_instr_attr_val _sym6382[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6383 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6382 };

// Shorthand:  ld_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym6384_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gX_sp_Is10_zero
static struct adl_operand _sym6385_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6386[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym6384_operands,0,0,0, 0,0,&_sym6383,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6387[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym6388 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_agY_u
static struct adl_operand _sym6389_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6390[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym6391 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_minus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym6392_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_minus
static struct adl_operand _sym6393_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6394[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6392_operands,0,0,0, 0,0,&_sym6391,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6395[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym6396 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_plus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym6397_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_plus
static struct adl_operand _sym6398_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6399[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6397_operands,0,0,0, 0,0,&_sym6396,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6400[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym6401 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_u_agY
static struct adl_operand _sym6402_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6403[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6404 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_minus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym6405_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_minus
static struct adl_operand _sym6406_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6407[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6405_operands,0,0,0, 0,0,&_sym6404,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6408[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6409 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_plus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym6410_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_plus
static struct adl_operand _sym6411_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6412[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6410_operands,0,0,0, 0,0,&_sym6409,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6413[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY
static vcpu_local_instr_attrs _sym6414 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_agY
static struct adl_operand _sym6415_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6416[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_minus
static vcpu_local_instr_attrs _sym6417 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym6418_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_minus
static struct adl_operand _sym6419_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6420[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6418_operands,0,0,0, 0,0,&_sym6417,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6421[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_plus
static vcpu_local_instr_attrs _sym6422 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym6423_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_plus
static struct adl_operand _sym6424_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6425[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym6423_operands,0,0,0, 0,0,&_sym6422,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6426[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY
static vcpu_local_instr_attrs _sym6427 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_u_agY
static struct adl_operand _sym6428_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6429[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6430 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6431_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_minus
static struct adl_operand _sym6432_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6433[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6431_operands,0,0,0, 0,0,&_sym6430,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6434[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6435 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6436_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_plus
static struct adl_operand _sym6437_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6438[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym6436_operands,0,0,0, 0,0,&_sym6435,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6439[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9
static vcpu_local_instr_attrs _sym6440 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_Is9
static struct adl_operand _sym6441_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6442[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym6443 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym6444_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_Is9_zero
static struct adl_operand _sym6445_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6446[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym6444_operands,0,0,0, 0,0,&_sym6443,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6447[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9
static vcpu_local_instr_attrs _sym6448 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_u_Is9
static struct adl_operand _sym6449_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6450[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym6451 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym6452_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_u_Is9_zero
static struct adl_operand _sym6453_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6454[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym6452_operands,0,0,0, 0,0,&_sym6451,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6455[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10
static vcpu_local_instr_attrs _sym6456 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_sp_Is10
static struct adl_operand _sym6457_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6458[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym6459 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_h_sp_Is10_zero
static struct adl_opcode _sym6462[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6459,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6463[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym6464 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_agY_u
static struct adl_operand _sym6465_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6466[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym6467 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_minus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym6468_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static struct adl_operand _sym6469_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6470[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca01000,},0, "", 0, 3, 3, 0, 0, 0, _sym6468_operands,0,0,0, 0,0,&_sym6467,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6471[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym6472 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_plus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym6473_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static struct adl_operand _sym6474_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6475[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc201000,},0, "", 0, 3, 3, 0, 0, 0, _sym6473_operands,0,0,0, 0,0,&_sym6472,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6476[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym6477 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_u_agY
static struct adl_operand _sym6478_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6479[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6480 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_minus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym6481_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static struct adl_operand _sym6482_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6483[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce01000,},0, "", 0, 3, 3, 0, 0, 0, _sym6481_operands,0,0,0, 0,0,&_sym6480,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6484[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6485 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_plus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym6486_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static struct adl_operand _sym6487_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6488[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc601000,},0, "", 0, 3, 3, 0, 0, 0, _sym6486_operands,0,0,0, 0,0,&_sym6485,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6489[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY
static vcpu_local_instr_attrs _sym6490 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_x2_gZ_agX_agY
static struct adl_operand _sym6491_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6492[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6493 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_minus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym6494_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_minus
static struct adl_operand _sym6495_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6496[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc801000,},0, "", 0, 3, 3, 0, 0, 0, _sym6494_operands,0,0,0, 0,0,&_sym6493,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6497[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6498 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_plus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym6499_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_plus
static struct adl_operand _sym6500_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6501[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc001000,},0, "", 0, 3, 3, 0, 0, 0, _sym6499_operands,0,0,0, 0,0,&_sym6498,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6502[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym6503 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gY_agX_u_Is9
static struct adl_operand _sym6504_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6505[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym6506 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6507_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld
static struct adl_operand _sym6508_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6509[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6507_operands,0,0,2, 0,0,&_sym6506,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6510[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym6511 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6512_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym6513_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6514[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6512_operands,0,0,2, 0,0,&_sym6511,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6515[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym6516 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6517_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym6518_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6519[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6517_operands,0,0,2, 0,0,&_sym6516,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6520[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym6521 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6522_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds
static struct adl_operand _sym6523_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6524[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6522_operands,0,0,2, 0,0,&_sym6521,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6525[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym6526 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6527_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym6528_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6529[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6527_operands,0,0,2, 0,0,&_sym6526,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6530[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6531[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6532 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6531 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6533_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym6534_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6535[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6533_operands,0,0,2, 0,0,&_sym6532,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6536[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6537[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6538 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6537 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6539_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym6540_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6541[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6539_operands,0,0,2, 0,0,&_sym6538,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6542[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6543[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6544 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6543 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6545_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym6546_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6547[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6545_operands,0,0,2, 0,0,&_sym6544,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6548[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6549[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6550 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6549 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6551_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym6552_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6553[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6551_operands,0,0,2, 0,0,&_sym6550,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6554[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym6555 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_wide_imm -> ldb_s_gY_agX_u_Is9;

static bfd_uint64_t _sym6557_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6557_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6558_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6558_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6556_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6557_modifier, _sym6557_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6558_modifier, _sym6558_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym6559_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6560[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 5, 5, 0, 1, 0, _sym6556_operands,0,0,2, 0,0,&_sym6555,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6561[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym6562 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6563_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_zero
static struct adl_operand _sym6564_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6565[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6563_operands,0,0,2, 0,0,&_sym6562,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6566[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym6567 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_Is9
static struct adl_operand _sym6568_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6569[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym6570 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6571_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld
static struct adl_operand _sym6572_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6573[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6571_operands,0,0,2, 0,0,&_sym6570,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6574[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6575 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6576_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym6577_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6578[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6576_operands,0,0,2, 0,0,&_sym6575,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6579[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6580 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6581_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym6582_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6583[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6581_operands,0,0,2, 0,0,&_sym6580,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6584[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym6585 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6586_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds
static struct adl_operand _sym6587_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6588[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6586_operands,0,0,2, 0,0,&_sym6585,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6589[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6590 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6591_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym6592_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6593[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6591_operands,0,0,2, 0,0,&_sym6590,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6594[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6595[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6596 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6595 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6597_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6598_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6599[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6597_operands,0,0,2, 0,0,&_sym6596,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6600[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6601[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6602 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6601 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6603_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6604_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6605[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6603_operands,0,0,2, 0,0,&_sym6602,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6606[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6607[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6608 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6607 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6609_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6610_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6611[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6609_operands,0,0,2, 0,0,&_sym6608,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6612[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6613[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6614 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6613 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6615_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6616_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6617[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6615_operands,0,0,2, 0,0,&_sym6614,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6618[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6619 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_wide_imm -> ldb_s_gZ_agX_Is9;

static bfd_uint64_t _sym6621_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6621_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6622_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6622_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6620_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6621_modifier, _sym6621_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6622_modifier, _sym6622_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym6623_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6624[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 5, 5, 0, 1, 0, _sym6620_operands,0,0,2, 0,0,&_sym6619,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6625[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym6626 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6627_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_zero
static struct adl_operand _sym6628_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6629[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6627_operands,0,0,2, 0,0,&_sym6626,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6630[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6631 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_agY
static struct adl_operand _sym6632_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6633[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym6634 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_add -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym6635_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_add
static struct adl_operand _sym6636_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6637[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc000000,},0, "", 0, 4, 4, 0, 1, 0, _sym6635_operands,0,0,0, 0,0,&_sym6634,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6638[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym6639 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_subtract -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym6640_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_subtract
static struct adl_operand _sym6641_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6642[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc800000,},0, "", 0, 4, 4, 0, 1, 0, _sym6640_operands,0,0,0, 0,0,&_sym6639,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6643[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym6644 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gY_agX_Is9
static struct adl_operand _sym6645_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6646[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym6647 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6648_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld
static struct adl_operand _sym6649_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6650[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6648_operands,0,0,2, 0,0,&_sym6647,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6651[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6652 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6653_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym6654_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6655[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6653_operands,0,0,2, 0,0,&_sym6652,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6656[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6657 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6658_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym6659_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6660[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 0, 0, _sym6658_operands,0,0,2, 0,0,&_sym6657,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6661[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym6662 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6663_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds
static struct adl_operand _sym6664_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6665[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6663_operands,0,0,2, 0,0,&_sym6662,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6666[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6667 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6668_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym6669_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6670[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6668_operands,0,0,2, 0,0,&_sym6667,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6671[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6672[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6673 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6672 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6674_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6675_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6676[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6674_operands,0,0,2, 0,0,&_sym6673,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6677[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6678[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6679 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6678 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6680_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6681_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6682[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6680_operands,0,0,2, 0,0,&_sym6679,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6683[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6684[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6685 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6684 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6686_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6687_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6688[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6686_operands,0,0,2, 0,0,&_sym6685,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6689[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6690[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6691 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6690 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6692_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6693_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6694[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6692_operands,0,0,2, 0,0,&_sym6691,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6695[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6696 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_wide_imm -> ldb_u_s_gY_agX_Is9;

static bfd_uint64_t _sym6698_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6698_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6699_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6699_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6697_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6698_modifier, _sym6698_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6699_modifier, _sym6699_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym6700_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6701[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 5, 5, 0, 1, 0, _sym6697_operands,0,0,2, 0,0,&_sym6696,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6702[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym6703 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6704_operands[] = { {543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_zero
static struct adl_operand _sym6705_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6706[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 2, 0, _sym6704_operands,0,0,2, 0,0,&_sym6703,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6707[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6708 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gZ_agX_agY
static struct adl_operand _sym6709_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6710[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static vcpu_local_instr_attrs _sym6711 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6712_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static struct adl_operand _sym6713_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6714[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfe200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6712_operands,0,0,0, 0,0,&_sym6711,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6715[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static vcpu_local_instr_attrs _sym6716 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6717_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static struct adl_operand _sym6718_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6719[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6717_operands,0,0,0, 0,0,&_sym6716,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6720[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static vcpu_local_instr_attrs _sym6721 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6722_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static struct adl_operand _sym6723_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6724[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6722_operands,0,0,0, 0,0,&_sym6721,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6725[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static vcpu_local_instr_attrs _sym6726 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6727_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static struct adl_operand _sym6728_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6729[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6727_operands,0,0,0, 0,0,&_sym6726,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6730[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym6731 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_u_gZ_agX_agY
static struct adl_operand _sym6732_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6733[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym6734 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_add -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6735_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_add
static struct adl_operand _sym6736_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6737[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc600000,},0, "", 0, 4, 4, 0, 1, 0, _sym6735_operands,0,0,0, 0,0,&_sym6734,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6738[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym6739 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_subtract -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6740_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static struct adl_operand _sym6741_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6742[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym6740_operands,0,0,0, 0,0,&_sym6739,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6743[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym6744 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gY_agX_u_Is9
static struct adl_operand _sym6745_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6746[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym6747 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6748_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld
static struct adl_operand _sym6749_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6750[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6748_operands,0,0,2, 0,0,&_sym6747,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6751[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym6752 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6753_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym6754_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6755[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6753_operands,0,0,2, 0,0,&_sym6752,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6756[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym6757 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6758_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym6759_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6760[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6758_operands,0,0,2, 0,0,&_sym6757,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6761[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym6762 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6763_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds
static struct adl_operand _sym6764_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6765[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6763_operands,0,0,2, 0,0,&_sym6762,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6766[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym6767 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6768_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym6769_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6770[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6768_operands,0,0,2, 0,0,&_sym6767,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6771[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6772[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6773 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6772 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6774_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym6775_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6776[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6774_operands,0,0,2, 0,0,&_sym6773,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6777[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6778[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6779 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6778 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6780_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym6781_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6782[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6780_operands,0,0,2, 0,0,&_sym6779,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6783[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6784[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6785 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6784 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6786_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym6787_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6788[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6786_operands,0,0,2, 0,0,&_sym6785,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6789[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6790[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6791 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6790 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6792_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym6793_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6794[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6792_operands,0,0,2, 0,0,&_sym6791,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6795[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym6796 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_wide_imm -> ldh_s_gY_agX_u_Is9;

static bfd_uint64_t _sym6798_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6798_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6799_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6799_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6797_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6798_modifier, _sym6798_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6799_modifier, _sym6799_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym6800_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6801[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 5, 5, 0, 1, 0, _sym6797_operands,0,0,2, 0,0,&_sym6796,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6802[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym6803 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6804_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_zero
static struct adl_operand _sym6805_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6806[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6804_operands,0,0,2, 0,0,&_sym6803,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6807[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym6808 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_Is9
static struct adl_operand _sym6809_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6810[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym6811 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6812_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld
static struct adl_operand _sym6813_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6814[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6812_operands,0,0,2, 0,0,&_sym6811,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6815[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6816 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6817_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym6818_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6819[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6817_operands,0,0,2, 0,0,&_sym6816,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6820[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6821 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6822_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym6823_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6824[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6822_operands,0,0,2, 0,0,&_sym6821,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6825[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym6826 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6827_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds
static struct adl_operand _sym6828_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6829[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6827_operands,0,0,2, 0,0,&_sym6826,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6830[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6831 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6832_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym6833_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6834[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6832_operands,0,0,2, 0,0,&_sym6831,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6835[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6836[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6837 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6836 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6838_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6839_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6840[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6838_operands,0,0,2, 0,0,&_sym6837,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6841[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6842[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6843 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6842 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6844_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6845_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6846[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6844_operands,0,0,2, 0,0,&_sym6843,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6847[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6848[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6849 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6848 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6850_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6851_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6852[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6850_operands,0,0,2, 0,0,&_sym6849,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6853[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6854[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6855 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6854 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6856_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6857_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6858[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6856_operands,0,0,2, 0,0,&_sym6855,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6859[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6860 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_wide_imm -> ldh_s_gZ_agX_Is9;

static bfd_uint64_t _sym6862_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6862_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6863_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6863_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6861_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6862_modifier, _sym6862_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6863_modifier, _sym6863_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym6864_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6865[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 5, 5, 0, 1, 0, _sym6861_operands,0,0,2, 0,0,&_sym6860,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6866[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym6867 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6868_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_zero
static struct adl_operand _sym6869_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6870[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6868_operands,0,0,2, 0,0,&_sym6867,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6871[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6872 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_agY
static struct adl_operand _sym6873_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6874[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6875 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_minus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym6876_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_minus
static struct adl_operand _sym6877_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6878[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c800000,},0, "", 0, 4, 4, 0, 1, 0, _sym6876_operands,0,0,0, 0,0,&_sym6875,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6879[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6880 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_plus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym6881_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_plus
static struct adl_operand _sym6882_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6883[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c000000,},0, "", 0, 4, 4, 0, 1, 0, _sym6881_operands,0,0,0, 0,0,&_sym6880,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6884[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym6885 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gY_agX_Is9
static struct adl_operand _sym6886_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6887[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym6888 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6889_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld
static struct adl_operand _sym6890_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6891[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6889_operands,0,0,1, 0,0,&_sym6888,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6892[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6893 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6894_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym6895_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6896[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6894_operands,0,0,1, 0,0,&_sym6893,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6897[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6898 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6899_operands[] = { {543, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym6900_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6901[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 0, 0, _sym6899_operands,0,0,1, 0,0,&_sym6898,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6902[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym6903 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6904_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds
static struct adl_operand _sym6905_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6906[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6904_operands,0,0,1, 0,0,&_sym6903,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6907[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6908 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6909_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym6910_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6911[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6909_operands,0,0,1, 0,0,&_sym6908,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6912[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6913[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6914 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6913 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6915_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6916_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6917[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6915_operands,0,0,1, 0,0,&_sym6914,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6918[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6919[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6920 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6919 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6921_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6922_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6923[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6921_operands,0,0,1, 0,0,&_sym6920,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6924[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6925[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6926 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6925 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6927_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6928_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6929[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6927_operands,0,0,1, 0,0,&_sym6926,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6930[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6931[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6932 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6931 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6933_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6934_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6935[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6933_operands,0,0,1, 0,0,&_sym6932,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6936[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6937 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_wide_imm -> ldh_u_s_gY_agX_Is9;

static bfd_uint64_t _sym6939_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6939_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6940_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6940_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6938_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6939_modifier, _sym6939_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6940_modifier, _sym6940_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym6941_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6942[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 5, 5, 0, 0, 0, _sym6938_operands,0,0,1, 0,0,&_sym6937,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6943[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym6944 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6945_operands[] = { {543, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_zero
static struct adl_operand _sym6946_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6947[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 1, 0, _sym6945_operands,0,0,1, 0,0,&_sym6944,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6948[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6949 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gZ_agX_agY
static struct adl_operand _sym6950_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6951[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s
static vcpu_local_instr_attrs _sym6952 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6953_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s
static struct adl_operand _sym6954_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6955[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6953_operands,0,0,0, 0,0,&_sym6952,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6956[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static vcpu_local_instr_attrs _sym6957 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6958_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static struct adl_operand _sym6959_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6960[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6958_operands,0,0,0, 0,0,&_sym6957,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6961[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static vcpu_local_instr_attrs _sym6962 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6963_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static struct adl_operand _sym6964_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6965[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6963_operands,0,0,0, 0,0,&_sym6962,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6966[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static vcpu_local_instr_attrs _sym6967 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6968_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static struct adl_operand _sym6969_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6970[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6968_operands,0,0,0, 0,0,&_sym6967,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6971[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym6972 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_u_gZ_agX_agY
static struct adl_operand _sym6973_operands_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6974[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6975 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_minus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6976_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static struct adl_operand _sym6977_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6978[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym6976_operands,0,0,0, 0,0,&_sym6975,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6979[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6980 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_plus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6981_operands[] = { {543, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static struct adl_operand _sym6982_operands_operands[] = { {542, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6983[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c600000,},0, "", 0, 4, 4, 0, 1, 0, _sym6981_operands,0,0,0, 0,0,&_sym6980,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6984[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym6985 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu4_AYG_Iu2
static struct adl_operand _sym6986_operands_operands[] = { {333, 0, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 2, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6987[] = { &_sym360, &_sym116, &_sym426,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10
static vcpu_local_instr_attrs _sym6988 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu5_sp_Is10
static struct adl_operand _sym6989_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{239, 1, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6990[] = { &_sym356, 0,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10_zero
static vcpu_local_instr_attrs _sym6991 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldm_Iu5_sp_Is10_zero -> ldm_Iu5_sp_Is10;
static struct adl_operand _sym6992_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldm_Iu5_sp_Is10_zero
static struct adl_operand _sym6993_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6994[] = {
  // ldm_Iu5_sp_Is10    (0)
  { "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x1, { 0x12000000,},0, "", 0, 1, 1, 0, 0, 0, _sym6992_operands,0,0,0, 0,0,&_sym6991,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6995[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction log_gZ_gX
static vcpu_local_instr_attrs _sym6996 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction log_gZ_gX
static struct adl_operand _sym6997_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6998[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6999 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mac_cc_gZ_gX_gY
static struct adl_operand _sym7000_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7001[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mant_cc_gZ_gX
static vcpu_local_instr_attrs _sym7002 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mant_cc_gZ_gX
static struct adl_operand _sym7003_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7004[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction max_gZ_gX_gY
static vcpu_local_instr_attrs _sym7005 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction max_gZ_gX_gY
static struct adl_operand _sym7006_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7007[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction min_gZ_gX_gY
static vcpu_local_instr_attrs _sym7008 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction min_gZ_gX_gY
static struct adl_operand _sym7009_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7010[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_cc_GZ_GX_GY
static vcpu_local_instr_attrs _sym7011 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_cc_GZ_GX_GY
static struct adl_operand _sym7012_operands_operands[] = { {370, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7013[] = { &_sym400, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16
static vcpu_local_instr_attrs _sym7014 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_gZ_Is16
static struct adl_operand _sym7015_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7016[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16_mod
static vcpu_local_instr_attrs _sym7017 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_s_gZ_Is16_mod -> mod_s_gZ_Is16;
static struct adl_operand _sym7018_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_s_gZ_Is16_mod
static struct adl_operand _sym7019_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7020[] = {
  // mod_s_gZ_Is16    (0)
  { "mod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7018_operands,0,0,0, 0,0,&_sym7017,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7021[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7022 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_z_gZ_Iu16
static struct adl_operand _sym7023_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7024[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16_mod
static vcpu_local_instr_attrs _sym7025 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_z_gZ_Iu16_mod -> mod_z_gZ_Iu16;
static struct adl_operand _sym7026_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_z_gZ_Iu16_mod
static struct adl_operand _sym7027_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7028[] = {
  // mod_z_gZ_Iu16    (0)
  { "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7026_operands,0,0,0, 0,0,&_sym7025,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7029[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16
static vcpu_local_instr_attrs _sym7030 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_s_gZ_Is16
static struct adl_operand _sym7031_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7032[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy
static vcpu_local_instr_attrs _sym7033 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy -> mpyS_s_gZ_Is16;
static struct adl_operand _sym7034_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy
static struct adl_operand _sym7035_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7036[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7034_operands,0,0,0, 0,0,&_sym7033,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7037[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy_s
static vcpu_local_instr_attrs _sym7038 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy_s -> mpyS_s_gZ_Is16;
static struct adl_operand _sym7039_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy_s
static struct adl_operand _sym7040_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7041[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7039_operands,0,0,0, 0,0,&_sym7038,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7042[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7043 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_z_gZ_Iu16
static struct adl_operand _sym7044_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7045[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy
adl_instr_attr_val _sym7046[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7047 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7046 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym7048_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy
static struct adl_operand _sym7049_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7050[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7048_operands,0,0,0, 0,0,&_sym7047,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7051[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy_z
adl_instr_attr_val _sym7052[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7053 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7052 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy_z -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym7054_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy_z
static struct adl_operand _sym7055_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7056[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7054_operands,0,0,0, 0,0,&_sym7053,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7057[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpy_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym7058 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpy_cc_s_gZ_gX_gY
static struct adl_operand _sym7059_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7060[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY
static vcpu_local_instr_attrs _sym7061 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_aX_agY -> mvS_agX_agY;
static struct adl_operand _sym7062_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY
static struct adl_operand _sym7063_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7064[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7062_operands,0,0,0, 0,0,&_sym7061,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7065[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY_mv
adl_instr_attr_val _sym7066[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7067 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7066 };

// Shorthand:  mvS_aX_agY_mv -> mvS_agX_agY;
static struct adl_operand _sym7068_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY_mv
static struct adl_operand _sym7069_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7070[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7068_operands,0,0,0, 0,0,&_sym7067,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7071[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp
static vcpu_local_instr_attrs _sym7072 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_aX_sp
static struct adl_operand _sym7073_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7074[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp_mv
adl_instr_attr_val _sym7075[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_sp" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7076 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym7075 };

// Shorthand:  mvS_aX_sp_mv -> mvS_aX_sp;
static struct adl_operand _sym7077_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_sp_mv
static struct adl_operand _sym7078_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7079[] = {
  // mvS_aX_sp    (0)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x1, { 0x63f0000,},0, "", 0, 1, 1, 0, 0, 0, _sym7077_operands,0,0,0, 0,0,&_sym7076,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7080[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY
static vcpu_local_instr_attrs _sym7081 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_agX_aY -> mvS_agX_agY;
static struct adl_operand _sym7082_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY
static struct adl_operand _sym7083_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7084[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7082_operands,0,0,0, 0,0,&_sym7081,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7085[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY_mv
adl_instr_attr_val _sym7086[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7087 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7086 };

// Shorthand:  mvS_agX_aY_mv -> mvS_agX_agY;
static struct adl_operand _sym7088_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY_mv
static struct adl_operand _sym7089_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7090[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7088_operands,0,0,0, 0,0,&_sym7087,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7091[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_agY
static vcpu_local_instr_attrs _sym7092 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_agX_agY
static struct adl_operand _sym7093_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 1, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7094[] = { 0, &_sym118, &_sym100,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16
static vcpu_local_instr_attrs _sym7095 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_s_gZ_Is16
static struct adl_operand _sym7096_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7097[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16_mv_s
static vcpu_local_instr_attrs _sym7098 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_s_gZ_Is16_mv_s -> mvS_s_gZ_Is16;
static struct adl_operand _sym7099_operands[] = { {254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_s_gZ_Is16_mv_s
static struct adl_operand _sym7100_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{253, 1, ADL_EXT_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7101[] = {
  // mvS_s_gZ_Is16    (0)
  { "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x60800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7099_operands,0,0,0, 0,0,&_sym7098,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7102[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY
static vcpu_local_instr_attrs _sym7103 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_sp_aY
static struct adl_operand _sym7104_operands_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7105[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY_mv
adl_instr_attr_val _sym7106[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_sp_agX" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7107 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym7106 };

// Shorthand:  mvS_sp_aY_mv -> mvS_sp_aY;
static struct adl_operand _sym7108_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_sp_aY_mv
static struct adl_operand _sym7109_operands_operands[] = { {58, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7110[] = {
  // mvS_sp_aY    (0)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x1, { 0x60001f8,},0, "", 0, 1, 1, 0, 0, 0, _sym7108_operands,0,0,0, 0,0,&_sym7107,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7111[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7112 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_z_gZ_Iu16
static struct adl_operand _sym7113_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7114[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv
static vcpu_local_instr_attrs _sym7115 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_z_gZ_Iu16_mv -> mvS_z_gZ_Iu16;
static struct adl_operand _sym7116_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv
static struct adl_operand _sym7117_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7118[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7116_operands,0,0,0, 0,0,&_sym7115,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7119[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv_z
adl_instr_attr_val _sym7120[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mvD_gX_I32_mv_cc" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7121 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7120 };

// Shorthand:  mvS_z_gZ_Iu16_mv_z -> mvS_z_gZ_Iu16;
static struct adl_operand _sym7122_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv_z
static struct adl_operand _sym7123_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7124[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7122_operands,0,0,0, 0,0,&_sym7121,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7125[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mv_H_VPX_Iu1
static vcpu_local_instr_attrs _sym7126 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_H_VPX_Iu1 -> mv_h_VPX_Iu1;
static struct adl_operand _sym7127_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_H_VPX_Iu1
static struct adl_operand _sym7128_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7129[] = {
  // mv_h_VPX_Iu1    (0)
  { "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x1, { 0x3b010060,},0, "", 0, 1, 1, 0, 1, 0, _sym7127_operands,0,0,1, 0,0,&_sym7126,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7130[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_H
static vcpu_local_instr_attrs _sym7131 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_VPX_Iu1_H -> mv_VPX_Iu1_h;
static struct adl_operand _sym7132_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_VPX_Iu1_H
static struct adl_operand _sym7133_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7134[] = {
  // mv_VPX_Iu1_h    (0)
  { "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x1, { 0x3b010600,},0, "", 0, 1, 1, 0, 1, 0, _sym7132_operands,0,0,1, 0,0,&_sym7131,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7135[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_h
static vcpu_local_instr_attrs _sym7136 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_VPX_Iu1_h
static struct adl_operand _sym7137_operands_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7138[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_cc_Iu4
static vcpu_local_instr_attrs _sym7139 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_Iu4
static struct adl_operand _sym7140_operands_operands[] = { {300, 0, 0, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7141[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_gX
static vcpu_local_instr_attrs _sym7142 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_gX
static struct adl_operand _sym7143_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{207, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{181, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7144[] = { &_sym206, &_sym336, &_sym288,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_pc
static vcpu_local_instr_attrs _sym7145 { "0000000000000000001100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_pc
static struct adl_operand _sym7146_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7147[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_quot
static vcpu_local_instr_attrs _sym7148 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_quot
static struct adl_operand _sym7149_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7150[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_rem
static vcpu_local_instr_attrs _sym7151 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_rem
static struct adl_operand _sym7152_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7153[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_h_VPX_Iu1
static vcpu_local_instr_attrs _sym7154 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_h_VPX_Iu1
static struct adl_operand _sym7155_operands_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7156[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_sp_Iu20_opS_LO
static vcpu_local_instr_attrs _sym7157 { "0000000000000000001000000000000000000000000000000000000010000100000000000000000000" , nullptr };

// Instruction mv_sp_Iu20_opS_LO
static struct adl_operand _sym7158_operands_operands[] = { {221, 0, ADL_ABSOLUTE, 2, 0, 9, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7159[] = { 0,  (struct enum_fields *) -1,};

// Instruction mvh_s_cc_s_gZ_gX
static vcpu_local_instr_attrs _sym7160 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_cc_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym7161_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_cc_s_gZ_gX
static struct adl_operand _sym7162_operands_operands[] = { {364, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7163[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 3, 3, 0, 1, 0, _sym7161_operands,0,0,0, 0,0,&_sym7160,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7164[] = { &_sym390, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_gZ_gX
static vcpu_local_instr_attrs _sym7165 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvh_s_gZ_gX
static struct adl_operand _sym7166_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7167[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_s_gZ_gX
static vcpu_local_instr_attrs _sym7168 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym7169_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_s_gZ_gX
static struct adl_operand _sym7170_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7171[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 2, 2, 0, 0, 0, _sym7169_operands,0,0,0, 0,0,&_sym7168,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7172[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX
static vcpu_local_instr_attrs _sym7173 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX
static struct adl_operand _sym7174_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7175[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX_gY
static vcpu_local_instr_attrs _sym7176 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX_gY
static struct adl_operand _sym7177_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7178[] = { 0, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9
static vcpu_local_instr_attrs _sym7179 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9
static struct adl_operand _sym7180_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7181[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9_gY
static vcpu_local_instr_attrs _sym7182 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9_gY
static struct adl_operand _sym7183_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7184[] = { &_sym272, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ
static vcpu_local_instr_attrs _sym7185 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ
static struct adl_operand _sym7186_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7187[] = { &_sym272, &_sym332,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ_gY
static vcpu_local_instr_attrs _sym7188 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ_gY
static struct adl_operand _sym7189_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7190[] = { &_sym272, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX
static vcpu_local_instr_attrs _sym7191 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX
static struct adl_operand _sym7192_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7193[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX_gY
static vcpu_local_instr_attrs _sym7194 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX_gY
static struct adl_operand _sym7195_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7196[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction nop_s
static vcpu_local_instr_attrs _sym7197 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Instruction nop_s
static struct enum_fields *_sym7199[] = {  (struct enum_fields *) -1,};

// Instruction nop_s_syn
static vcpu_local_instr_attrs _sym7200 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  nop_s_syn -> nop_s;

// Instruction nop_s_syn
static struct adl_opcode _sym7203[] = {
  // nop_s    (0)
  { "nop_s", 1, 3, 29, 64,  0x1, { 0x7000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7200,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7204[] = {  (struct enum_fields *) -1,};

// Instruction not_cc_gZ_gX
static vcpu_local_instr_attrs _sym7205 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction not_cc_gZ_gX
static struct adl_operand _sym7206_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7207[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction null
static vcpu_local_instr_attrs _sym7208 { "0000000000000000000010000000000000000000010000000000000000000100000000000000000000" , nullptr };

// Instruction null
static struct enum_fields *_sym7210[] = {  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16
static vcpu_local_instr_attrs _sym7211 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction orS_gX_Iu16
static struct adl_operand _sym7212_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7213[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16_or
adl_instr_attr_val _sym7214[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "orD_gX_gY_I32_or_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7215 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7214 };

// Shorthand:  orS_gX_Iu16_or -> orS_gX_Iu16;
static struct adl_operand _sym7216_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orS_gX_Iu16_or
static struct adl_operand _sym7217_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7218[] = {
  // orS_gX_Iu16    (0)
  { "orS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7216_operands,0,0,0, 0,0,&_sym7215,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7219[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction or_H
static vcpu_local_instr_attrs _sym7220 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  or_H -> or_h;

// Instruction or_H
static struct adl_opcode _sym7223[] = {
  // or_h    (0)
  { "or_h", 1, 3, 29, 64,  0x1, { 0x20000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7220,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7224[] = {  (struct enum_fields *) -1,};

// Instruction or_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym7225 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_VPz_VPx_VPy
static struct adl_operand _sym7226_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7227[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction or_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7228 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_cc_gZ_gX_gY
static struct adl_operand _sym7229_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7230[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction or_h
static vcpu_local_instr_attrs _sym7231 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_h
static struct enum_fields *_sym7233[] = {  (struct enum_fields *) -1,};

// Instruction popm_a_I
static vcpu_local_instr_attrs _sym7234 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_a_I -> popm_ag_impl;

static bfd_uint64_t _sym7236_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7236_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7235_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7236_modifier, _sym7236_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_a_I
static struct adl_operand _sym7237_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7238[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x11000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7235_operands,0,0,0, 0,0,&_sym7234,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7239[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction popm_ag_impl
static vcpu_local_instr_attrs _sym7240 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction popm_ag_impl
static struct adl_operand _sym7241_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7242[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction popm_g
static vcpu_local_instr_attrs _sym7243 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_g -> popm_ag_impl;

static bfd_uint64_t _sym7245_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7245_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7244_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7245_modifier, _sym7245_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_g
static struct adl_operand _sym7246_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7247[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x10000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7244_operands,0,0,0, 0,0,&_sym7243,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7248[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction pushm_a_I
static vcpu_local_instr_attrs _sym7249 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_a_I -> pushm_ag_impl;

static bfd_uint64_t _sym7251_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7251_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7250_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7251_modifier, _sym7251_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_a_I
static struct adl_operand _sym7252_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7253[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x15000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7250_operands,0,0,0, 0,0,&_sym7249,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7254[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction pushm_ag_impl
static vcpu_local_instr_attrs _sym7255 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction pushm_ag_impl
static struct adl_operand _sym7256_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7257[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction pushm_g
static vcpu_local_instr_attrs _sym7258 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_g -> pushm_ag_impl;

static bfd_uint64_t _sym7260_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7260_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7259_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7260_modifier, _sym7260_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_g
static struct adl_operand _sym7261_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7262[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x14000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7259_operands,0,0,0, 0,0,&_sym7258,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7263[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16
static vcpu_local_instr_attrs _sym7264 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_s_gZ_Is16
static struct adl_operand _sym7265_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7266[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16_rdiv
static vcpu_local_instr_attrs _sym7267 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_s_gZ_Is16_rdiv -> rdiv_s_gZ_Is16;
static struct adl_operand _sym7268_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_s_gZ_Is16_rdiv
static struct adl_operand _sym7269_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7270[] = {
  // rdiv_s_gZ_Is16    (0)
  { "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7268_operands,0,0,0, 0,0,&_sym7267,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7271[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7272 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_z_gZ_Iu16
static struct adl_operand _sym7273_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7274[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16_rdiv
static vcpu_local_instr_attrs _sym7275 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_z_gZ_Iu16_rdiv -> rdiv_z_gZ_Iu16;
static struct adl_operand _sym7276_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_z_gZ_Iu16_rdiv
static struct adl_operand _sym7277_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7278[] = {
  // rdiv_z_gZ_Iu16    (0)
  { "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7276_operands,0,0,0, 0,0,&_sym7275,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7279[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16
static vcpu_local_instr_attrs _sym7280 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_s_gZ_Is16
static struct adl_operand _sym7281_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7282[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16_rmod
static vcpu_local_instr_attrs _sym7283 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_s_gZ_Is16_rmod -> rmod_s_gZ_Is16;
static struct adl_operand _sym7284_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_s_gZ_Is16_rmod
static struct adl_operand _sym7285_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7286[] = {
  // rmod_s_gZ_Is16    (0)
  { "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7284_operands,0,0,0, 0,0,&_sym7283,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7287[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7288 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_z_gZ_Iu16
static struct adl_operand _sym7289_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7290[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16_rmod
static vcpu_local_instr_attrs _sym7291 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_z_gZ_Iu16_rmod -> rmod_z_gZ_Iu16;
static struct adl_operand _sym7292_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_z_gZ_Iu16_rmod
static struct adl_operand _sym7293_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7294[] = {
  // rmod_z_gZ_Iu16    (0)
  { "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x66000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7292_operands,0,0,0, 0,0,&_sym7291,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7295[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rotl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7296 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_cc_gZ_gX_gY
static struct adl_operand _sym7297_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7298[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7299 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_gX_gY_Iu5
static struct adl_operand _sym7300_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7301[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rotr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7302 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_cc_gZ_gX_gY
static struct adl_operand _sym7303_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7304[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7305 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_gX_gY_Iu5
static struct adl_operand _sym7306_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7307[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16
static vcpu_local_instr_attrs _sym7308 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_s_gZ_Is16
static struct adl_operand _sym7309_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7310[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16_rsub
static vcpu_local_instr_attrs _sym7311 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_s_gZ_Is16_rsub -> rsub_s_gZ_Is16;
static struct adl_operand _sym7312_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_s_gZ_Is16_rsub
static struct adl_operand _sym7313_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7314[] = {
  // rsub_s_gZ_Is16    (0)
  { "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7312_operands,0,0,0, 0,0,&_sym7311,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7315[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7316 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_z_gZ_Iu16
static struct adl_operand _sym7317_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7318[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16_rsub
static vcpu_local_instr_attrs _sym7319 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_z_gZ_Iu16_rsub -> rsub_z_gZ_Iu16;
static struct adl_operand _sym7320_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_z_gZ_Iu16_rsub
static struct adl_operand _sym7321_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7322[] = {
  // rsub_z_gZ_Iu16    (0)
  { "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x67000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7320_operands,0,0,0, 0,0,&_sym7319,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7323[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4
static vcpu_local_instr_attrs _sym7324 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction set_creg_creg_Iu4
static struct adl_operand _sym7325_operands_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7326[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4_opS
adl_instr_attr_val _sym7327[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "setB_creg_creg_Iu4_opB" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7328 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7327 };

// Shorthand:  set_creg_creg_Iu4_opS -> set_creg_creg_Iu4;
static struct adl_operand _sym7329_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_creg_creg_Iu4_opS
static struct adl_operand _sym7330_operands_operands[] = { {120, 0, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7331[] = {
  // set_creg_creg_Iu4    (0)
  { "set_creg_creg_Iu4", 1, 3, 29, 64,  0x1, { 0x1400000,},0, "", 0, 2, 2, 0, 0, 0, _sym7329_operands,0,0,0, 0,0,&_sym7328,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7332[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setip_Iu9_gX
static vcpu_local_instr_attrs _sym7333 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction setip_Iu9_gX
static struct adl_operand _sym7334_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7335[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction sextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym7336 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sextb_cc_gZ_gX
static struct adl_operand _sym7337_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7338[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym7339 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sexth_cc_gZ_gX
static struct adl_operand _sym7340_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7341[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sign_gX_gY
static vcpu_local_instr_attrs _sym7342 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sign_gX_gY
static struct adl_operand _sym7343_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7344[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7345 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_cc_gZ_gX_gY
static struct adl_operand _sym7346_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7347[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7348 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_gX_gY_Iu5
static struct adl_operand _sym7349_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7350[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sp2int_cc_gZ_gX
static vcpu_local_instr_attrs _sym7351 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sp2int_cc_gZ_gX
static struct adl_operand _sym7352_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7353[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7354 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_cc_gZ_gX_gY
static struct adl_operand _sym7355_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7356[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7357 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_gX_gY_Iu5
static struct adl_operand _sym7358_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7359[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sr_s_gY_gX_Iu5
static vcpu_local_instr_attrs _sym7360 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_s_gY_gX_Iu5
static struct adl_operand _sym7361_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7362[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX
adl_instr_attr_val _sym7363[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7364 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7363 };

// Shorthand:  stS_sp_Is10_gX -> st_sp_Is10_gX;
static struct adl_operand _sym7365_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX
static struct adl_operand _sym7366_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7367[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7365_operands,0,0,0, 0,0,&_sym7364,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7368[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX_zero
adl_instr_attr_val _sym7369[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7370 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7369 };

// Shorthand:  stS_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym7371_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX_zero
static struct adl_operand _sym7372_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7373[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym7371_operands,0,0,0, 0,0,&_sym7370,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7374[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX
adl_instr_attr_val _sym7375[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7376 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7375 };

// Shorthand:  stS_u_sp_Is10_gX -> st_u_sp_Is10_gX;
static struct adl_operand _sym7377_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX
static struct adl_operand _sym7378_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7379[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 2, 2, 0, 0, 0, _sym7377_operands,0,0,0, 0,0,&_sym7376,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7380[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX_zero
adl_instr_attr_val _sym7381[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7382 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7381 };

// Shorthand:  stS_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym7383_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX_zero
static struct adl_operand _sym7384_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7385[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym7383_operands,0,0,0, 0,0,&_sym7382,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7386[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_Iu19_H_LO
static vcpu_local_instr_attrs _sym7387 { "0000000000000000000010000000000000000000000000000010000000000100000000000000000000" , nullptr };

// Shorthand:  st_Iu19_H_LO -> st_Iu19_h_LO;
static struct adl_operand _sym7388_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_Iu19_H_LO
static struct adl_operand _sym7389_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7390[] = {
  // st_Iu19_h_LO    (0)
  { "st_Iu19_h_LO", 1, 3, 29, 64,  0x1, { 0x50000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7388_operands,0,0,0, 0,0,&_sym7387,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7391[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_Iu19_h_LO
static vcpu_local_instr_attrs _sym7392 { "0000000000000000000010000000000000000000000000000010000000000100000000000000000000" , nullptr };

// Instruction st_Iu19_h_LO
static struct adl_operand _sym7393_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7394[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H
static vcpu_local_instr_attrs _sym7395 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H -> st_agY_Is9_h;
static struct adl_operand _sym7396_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H
static struct adl_operand _sym7397_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7398[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 2, 2, 0, 0, 0, _sym7396_operands,0,0,0, 0,0,&_sym7395,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7399[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym7400 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H_zero -> st_agY_Is9_h;
static struct adl_operand _sym7401_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H_zero
static struct adl_operand _sym7402_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7403[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7401_operands,0,0,0, 0,0,&_sym7400,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7404[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX
static vcpu_local_instr_attrs _sym7405 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_gX
static struct adl_operand _sym7406_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7407[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym7408[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7409 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7408 };

// Shorthand:  st_agY_Is9_gX_line0_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym7410_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym7411_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7412[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7410_operands,0,0,1, 0,0,&_sym7409,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7413[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym7414[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7415 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7414 };

// Shorthand:  st_agY_Is9_gX_line1_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym7416_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym7417_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7418[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7416_operands,0,0,1, 0,0,&_sym7415,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7419[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st
static vcpu_local_instr_attrs _sym7420 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st -> st_agY_Is9_gX;
static struct adl_operand _sym7421_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st
static struct adl_operand _sym7422_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7423[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7421_operands,0,0,1, 0,0,&_sym7420,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7424[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym7425 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_line -> st_agY_Is9_gX;
static struct adl_operand _sym7426_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_line
static struct adl_operand _sym7427_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7428[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7426_operands,0,0,1, 0,0,&_sym7425,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7429[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym7430 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_zero -> st_agY_Is9_gX;
static struct adl_operand _sym7431_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_zero
static struct adl_operand _sym7432_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7433[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7431_operands,0,0,1, 0,0,&_sym7430,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7434[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym7435 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_wide_imm -> st_agY_Is9_gX;

static bfd_uint64_t _sym7437_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7437_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7438_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7438_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7436_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7437_modifier, _sym7437_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7438_modifier, _sym7438_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_wide_imm
static struct adl_operand _sym7439_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7440[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 4, 4, 0, 0, 0, _sym7436_operands,0,0,1, 0,0,&_sym7435,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7441[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym7442 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_zero -> st_agY_Is9_gX;
static struct adl_operand _sym7443_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_zero
static struct adl_operand _sym7444_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7445[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7443_operands,0,0,1, 0,0,&_sym7442,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7446[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h
static vcpu_local_instr_attrs _sym7447 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_h
static struct adl_operand _sym7448_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7449[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym7450 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_h_zero -> st_agY_Is9_h;
static struct adl_operand _sym7451_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_h_zero
static struct adl_operand _sym7452_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7453[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7451_operands,0,0,0, 0,0,&_sym7450,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7454[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX
static vcpu_local_instr_attrs _sym7455 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_u_gX
static struct adl_operand _sym7456_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7457[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
adl_instr_attr_val _sym7458[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7459 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7458 };

// Shorthand:  st_agY_Is9_u_gX_line0_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym7460_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
static struct adl_operand _sym7461_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7462[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7460_operands,0,0,1, 0,0,&_sym7459,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7463[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
adl_instr_attr_val _sym7464[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7465 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7464 };

// Shorthand:  st_agY_Is9_u_gX_line1_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym7466_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
static struct adl_operand _sym7467_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7468[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7466_operands,0,0,1, 0,0,&_sym7465,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7469[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st
static vcpu_local_instr_attrs _sym7470 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym7471_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st
static struct adl_operand _sym7472_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7473[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7471_operands,0,0,1, 0,0,&_sym7470,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7474[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_line
static vcpu_local_instr_attrs _sym7475 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_line -> st_agY_Is9_u_gX;
static struct adl_operand _sym7476_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_line
static struct adl_operand _sym7477_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7478[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7476_operands,0,0,1, 0,0,&_sym7475,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7479[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_zero
static vcpu_local_instr_attrs _sym7480 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym7481_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_zero
static struct adl_operand _sym7482_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7483[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7481_operands,0,0,1, 0,0,&_sym7480,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7484[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_wide_imm
static vcpu_local_instr_attrs _sym7485 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_wide_imm -> st_agY_Is9_u_gX;

static bfd_uint64_t _sym7487_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7487_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7488_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7488_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7486_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7487_modifier, _sym7487_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7488_modifier, _sym7488_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_wide_imm
static struct adl_operand _sym7489_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7490[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 4, 4, 0, 0, 0, _sym7486_operands,0,0,1, 0,0,&_sym7485,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7491[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_zero
static vcpu_local_instr_attrs _sym7492 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym7493_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_zero
static struct adl_operand _sym7494_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7495[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7493_operands,0,0,1, 0,0,&_sym7492,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7496[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym7497 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_minus -> st_agY_agZ_h;
static struct adl_operand _sym7498_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_minus
static struct adl_operand _sym7499_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7500[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym7498_operands,0,0,0, 0,0,&_sym7497,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7501[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym7502 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_plus -> st_agY_agZ_h;
static struct adl_operand _sym7503_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_plus
static struct adl_operand _sym7504_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7505[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym7503_operands,0,0,0, 0,0,&_sym7502,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7506[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h
static vcpu_local_instr_attrs _sym7507 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_h
static struct adl_operand _sym7508_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7509[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym7510 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_minus -> st_agY_agZ_h;
static struct adl_operand _sym7511_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_minus
static struct adl_operand _sym7512_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7513[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym7511_operands,0,0,0, 0,0,&_sym7510,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7514[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym7515 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_plus -> st_agY_agZ_h;
static struct adl_operand _sym7516_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_plus
static struct adl_operand _sym7517_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7518[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym7516_operands,0,0,0, 0,0,&_sym7515,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7519[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7520 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_u_gZ
static struct adl_operand _sym7521_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7522[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7523 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_minus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym7524_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_minus
static struct adl_operand _sym7525_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7526[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7524_operands,0,0,0, 0,0,&_sym7523,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7527[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7528 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_plus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym7529_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_plus
static struct adl_operand _sym7530_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7531[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7529_operands,0,0,0, 0,0,&_sym7528,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7532[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H
static vcpu_local_instr_attrs _sym7533 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H -> st_sp_Is10_h;
static struct adl_operand _sym7534_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_H
static struct adl_operand _sym7535_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7536[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7534_operands,0,0,0, 0,0,&_sym7533,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7537[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H_zero
static vcpu_local_instr_attrs _sym7538 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_H_zero
static struct adl_opcode _sym7541[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7538,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7542[] = {  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX
adl_instr_attr_val _sym7543[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7544 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7543 };

// Instruction st_sp_Is10_gX
static struct adl_operand _sym7545_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7546[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX_zero
adl_instr_attr_val _sym7547[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7548 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7547 };

// Shorthand:  st_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym7549_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_gX_zero
static struct adl_operand _sym7550_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7551[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym7549_operands,0,0,0, 0,0,&_sym7548,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7552[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h
static vcpu_local_instr_attrs _sym7553 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_sp_Is10_h
static struct adl_operand _sym7554_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7555[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h_zero
static vcpu_local_instr_attrs _sym7556 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_h_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_h_zero
static struct adl_opcode _sym7559[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7556,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7560[] = {  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st
static vcpu_local_instr_attrs _sym7561 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym7562_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st
static struct adl_operand _sym7563_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7564[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7562_operands,0,0,1, 0,0,&_sym7561,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7565[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym7566 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_line -> st_u_agY_Is9_gX;
static struct adl_operand _sym7567_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_line
static struct adl_operand _sym7568_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7569[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7567_operands,0,0,1, 0,0,&_sym7566,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7570[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym7571 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym7572_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_zero
static struct adl_operand _sym7573_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7574[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7572_operands,0,0,1, 0,0,&_sym7571,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7575[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H
static vcpu_local_instr_attrs _sym7576 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H -> st_u_agY_Is9_h;
static struct adl_operand _sym7577_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H
static struct adl_operand _sym7578_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7579[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 2, 2, 0, 0, 0, _sym7577_operands,0,0,0, 0,0,&_sym7576,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7580[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym7581 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym7582_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H_zero
static struct adl_operand _sym7583_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7584[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym7582_operands,0,0,0, 0,0,&_sym7581,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7585[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX
static vcpu_local_instr_attrs _sym7586 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_gX
static struct adl_operand _sym7587_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7588[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym7589[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7590 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7589 };

// Shorthand:  st_u_agY_Is9_gX_line0_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym7591_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym7592_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7593[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7591_operands,0,0,1, 0,0,&_sym7590,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7594[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym7595[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7596 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7595 };

// Shorthand:  st_u_agY_Is9_gX_line1_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym7597_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym7598_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7599[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7597_operands,0,0,1, 0,0,&_sym7596,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7600[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym7601 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_wide_imm -> st_u_agY_Is9_gX;

static bfd_uint64_t _sym7603_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7603_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7604_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7604_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7602_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7603_modifier, _sym7603_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7604_modifier, _sym7604_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_wide_imm
static struct adl_operand _sym7605_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7606[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 4, 4, 0, 0, 0, _sym7602_operands,0,0,1, 0,0,&_sym7601,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7607[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym7608 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym7609_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_zero
static struct adl_operand _sym7610_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7611[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7609_operands,0,0,1, 0,0,&_sym7608,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7612[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h
static vcpu_local_instr_attrs _sym7613 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_h
static struct adl_operand _sym7614_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7615[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym7616 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_h_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym7617_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_h_zero
static struct adl_operand _sym7618_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7619[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym7617_operands,0,0,0, 0,0,&_sym7616,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7620[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym7621 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym7622_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_minus
static struct adl_operand _sym7623_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7624[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7622_operands,0,0,0, 0,0,&_sym7621,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7625[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym7626 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym7627_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_plus
static struct adl_operand _sym7628_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7629[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym7627_operands,0,0,0, 0,0,&_sym7626,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7630[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h
static vcpu_local_instr_attrs _sym7631 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_h
static struct adl_operand _sym7632_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7633[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym7634 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym7635_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_minus
static struct adl_operand _sym7636_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7637[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7635_operands,0,0,0, 0,0,&_sym7634,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7638[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym7639 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym7640_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_plus
static struct adl_operand _sym7641_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7642[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym7640_operands,0,0,0, 0,0,&_sym7639,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7643[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7644 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_u_gZ
static struct adl_operand _sym7645_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7646[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7647 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_minus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym7648_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_minus
static struct adl_operand _sym7649_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7650[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7648_operands,0,0,0, 0,0,&_sym7647,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7651[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7652 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_plus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym7653_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_plus
static struct adl_operand _sym7654_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7655[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7653_operands,0,0,0, 0,0,&_sym7652,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7656[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H
static vcpu_local_instr_attrs _sym7657 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H -> st_u_agY_u_Is9_h;
static struct adl_operand _sym7658_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H
static struct adl_operand _sym7659_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7660[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 2, 2, 0, 0, 0, _sym7658_operands,0,0,0, 0,0,&_sym7657,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7661[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H_zero
static vcpu_local_instr_attrs _sym7662 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym7663_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H_zero
static struct adl_operand _sym7664_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7665[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym7663_operands,0,0,0, 0,0,&_sym7662,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7666[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h
static vcpu_local_instr_attrs _sym7667 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_Is9_h
static struct adl_operand _sym7668_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7669[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h_zero
static vcpu_local_instr_attrs _sym7670 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_h_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym7671_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_h_zero
static struct adl_operand _sym7672_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7673[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym7671_operands,0,0,0, 0,0,&_sym7670,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7674[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_minus
static vcpu_local_instr_attrs _sym7675 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7676_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_minus
static struct adl_operand _sym7677_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7678[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7676_operands,0,0,0, 0,0,&_sym7675,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7679[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_plus
static vcpu_local_instr_attrs _sym7680 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7681_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_plus
static struct adl_operand _sym7682_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7683[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym7681_operands,0,0,0, 0,0,&_sym7680,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7684[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym7685 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_gZ
static struct adl_operand _sym7686_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7687[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym7688 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_minus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym7689_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_minus
static struct adl_operand _sym7690_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7691[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7689_operands,0,0,0, 0,0,&_sym7688,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7692[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym7693 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_plus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym7694_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_plus
static struct adl_operand _sym7695_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7696[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7694_operands,0,0,0, 0,0,&_sym7693,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7697[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h
static vcpu_local_instr_attrs _sym7698 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_h
static struct adl_operand _sym7699_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7700[] = { &_sym88, &_sym82, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_minus
static vcpu_local_instr_attrs _sym7701 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7702_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_minus
static struct adl_operand _sym7703_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7704[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7702_operands,0,0,0, 0,0,&_sym7701,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7705[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_plus
static vcpu_local_instr_attrs _sym7706 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7707_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_plus
static struct adl_operand _sym7708_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7709[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym7707_operands,0,0,0, 0,0,&_sym7706,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7710[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX
adl_instr_attr_val _sym7711[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7712 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7711 };

// Instruction st_u_sp_Is10_gX
static struct adl_operand _sym7713_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7714[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX_zero
adl_instr_attr_val _sym7715[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7716 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7715 };

// Shorthand:  st_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym7717_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_Is10_gX_zero
static struct adl_operand _sym7718_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7719[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym7717_operands,0,0,0, 0,0,&_sym7716,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7720[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H
static vcpu_local_instr_attrs _sym7721 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H -> st_u_sp_u_Is10_h;
static struct adl_operand _sym7722_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_u_Is10_H
static struct adl_operand _sym7723_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7724[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 1, 1, 0, 0, 0, _sym7722_operands,0,0,0, 0,0,&_sym7721,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7725[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H_zero
static vcpu_local_instr_attrs _sym7726 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_H_zero
static struct adl_opcode _sym7729[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7726,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7730[] = {  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h
static vcpu_local_instr_attrs _sym7731 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_sp_u_Is10_h
static struct adl_operand _sym7732_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7733[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h_zero
static vcpu_local_instr_attrs _sym7734 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_h_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_h_zero
static struct adl_opcode _sym7737[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7734,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7738[] = {  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7739 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_agZ_u_gZ
static struct adl_operand _sym7740_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7741[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7742 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_minus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7743_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym7744_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7745[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda01000,},0, "", 0, 3, 3, 0, 0, 0, _sym7743_operands,0,0,0, 0,0,&_sym7742,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7746[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7747 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_plus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7748_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym7749_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7750[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd201000,},0, "", 0, 3, 3, 0, 0, 0, _sym7748_operands,0,0,0, 0,0,&_sym7747,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7751[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym7752 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_u_agZ_gZ
static struct adl_operand _sym7753_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7754[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym7755 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_minus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym7756_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static struct adl_operand _sym7757_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7758[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde01000,},0, "", 0, 3, 3, 0, 0, 0, _sym7756_operands,0,0,0, 0,0,&_sym7755,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7759[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym7760 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_plus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym7761_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static struct adl_operand _sym7762_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7763[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd601000,},0, "", 0, 3, 3, 0, 0, 0, _sym7761_operands,0,0,0, 0,0,&_sym7760,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7764[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7765 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_x2_agY_agZ_u_gZ
static struct adl_operand _sym7766_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7767[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7768 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_minus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7769_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym7770_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7771[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd801000,},0, "", 0, 3, 3, 0, 0, 0, _sym7769_operands,0,0,0, 0,0,&_sym7768,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7772[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7773 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_plus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7774_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym7775_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7776[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd001000,},0, "", 0, 3, 3, 0, 0, 0, _sym7774_operands,0,0,0, 0,0,&_sym7773,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7777[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ
static vcpu_local_instr_attrs _sym7778 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_aY_Is9_gZ
static struct adl_operand _sym7779_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7780[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7781[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7782 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7781 };

// Shorthand:  stbS_aY_Is9_gZ_line0_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7783_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7784_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7785[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7783_operands,0,0,1, 0,0,&_sym7782,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7786[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7787[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7788 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7787 };

// Shorthand:  stbS_aY_Is9_gZ_line1_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7789_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7790_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7791[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7789_operands,0,0,1, 0,0,&_sym7788,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7792[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym7793 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7794_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st
static struct adl_operand _sym7795_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7796[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7794_operands,0,0,1, 0,0,&_sym7793,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7797[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym7798 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_line -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7799_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_line
static struct adl_operand _sym7800_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7801[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7799_operands,0,0,1, 0,0,&_sym7798,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7802[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7803 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7804_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_zero
static struct adl_operand _sym7805_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7806[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7804_operands,0,0,1, 0,0,&_sym7803,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7807[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7808 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_wide_imm -> stbS_aY_Is9_gZ;

static bfd_uint64_t _sym7810_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7810_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7811_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7811_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7809_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7810_modifier, _sym7810_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7811_modifier, _sym7811_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_wide_imm
static struct adl_operand _sym7812_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7813[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 4, 4, 0, 0, 0, _sym7809_operands,0,0,1, 0,0,&_sym7808,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7814[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7815 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7816_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_zero
static struct adl_operand _sym7817_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7818[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7816_operands,0,0,1, 0,0,&_sym7815,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7819[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ
static vcpu_local_instr_attrs _sym7820 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_agX_u_Is9_gZ
static struct adl_operand _sym7821_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7822[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7823[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7824 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7823 };

// Shorthand:  stbS_agX_u_Is9_gZ_line0_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7825_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7826_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7827[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7825_operands,0,0,1, 0,0,&_sym7824,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7828[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7829[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7830 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7829 };

// Shorthand:  stbS_agX_u_Is9_gZ_line1_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7831_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7832_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7833[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7831_operands,0,0,1, 0,0,&_sym7830,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7834[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym7835 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7836_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st
static struct adl_operand _sym7837_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7838[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7836_operands,0,0,1, 0,0,&_sym7835,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7839[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym7840 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_line -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7841_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_line
static struct adl_operand _sym7842_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7843[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7841_operands,0,0,1, 0,0,&_sym7840,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7844[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7845 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7846_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_zero
static struct adl_operand _sym7847_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7848[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7846_operands,0,0,1, 0,0,&_sym7845,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7849[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7850 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_wide_imm -> stbS_agX_u_Is9_gZ;

static bfd_uint64_t _sym7852_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7852_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7853_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7853_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7851_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7852_modifier, _sym7852_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7853_modifier, _sym7853_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static struct adl_operand _sym7854_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7855[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 4, 4, 0, 0, 0, _sym7851_operands,0,0,1, 0,0,&_sym7850,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7856[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7857 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7858_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_zero
static struct adl_operand _sym7859_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7860[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7858_operands,0,0,1, 0,0,&_sym7857,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7861[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ
static vcpu_local_instr_attrs _sym7862 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_u_aY_Is9_gZ
static struct adl_operand _sym7863_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7864[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7865[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7866 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7865 };

// Shorthand:  stbS_u_aY_Is9_gZ_line0_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7867_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7868_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7869[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7867_operands,0,0,1, 0,0,&_sym7866,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7870[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7871[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7872 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7871 };

// Shorthand:  stbS_u_aY_Is9_gZ_line1_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7873_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7874_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7875[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7873_operands,0,0,1, 0,0,&_sym7872,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7876[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym7877 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7878_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st
static struct adl_operand _sym7879_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7880[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7878_operands,0,0,1, 0,0,&_sym7877,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7881[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym7882 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_line -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7883_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_line
static struct adl_operand _sym7884_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7885[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7883_operands,0,0,1, 0,0,&_sym7882,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7886[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7887 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7888_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_zero
static struct adl_operand _sym7889_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7890[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7888_operands,0,0,1, 0,0,&_sym7887,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7891[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7892 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_wide_imm -> stbS_u_aY_Is9_gZ;

static bfd_uint64_t _sym7894_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7894_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7895_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7895_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7893_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7894_modifier, _sym7894_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7895_modifier, _sym7895_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static struct adl_operand _sym7896_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7897[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 4, 4, 0, 0, 0, _sym7893_operands,0,0,1, 0,0,&_sym7892,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7898[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7899 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7900_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_zero
static struct adl_operand _sym7901_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7902[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7900_operands,0,0,1, 0,0,&_sym7899,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7903[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ
static vcpu_local_instr_attrs _sym7904 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ
static struct adl_operand _sym7905_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7906[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ_AAsubAM
static vcpu_local_instr_attrs _sym7907 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ_AAsubAM
static struct adl_operand _sym7908_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7909[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym7910 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_u_agX_agY_gZ
static struct adl_operand _sym7911_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7912[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ
static vcpu_local_instr_attrs _sym7913 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sthS_u_agX_Is9_gZ
static struct adl_operand _sym7914_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7915[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
adl_instr_attr_val _sym7916[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7917 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7916 };

// Shorthand:  sthS_u_agX_Is9_gZ__line1_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7918_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
static struct adl_operand _sym7919_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7920[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7918_operands,0,0,1, 0,0,&_sym7917,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7921[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_st
static vcpu_local_instr_attrs _sym7922 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7923_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_st
static struct adl_operand _sym7924_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7925[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7923_operands,0,0,1, 0,0,&_sym7922,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7926[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7927[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7928 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7927 };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7929_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7930_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7931[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7929_operands,0,0,1, 0,0,&_sym7928,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7932[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line1_st
static vcpu_local_instr_attrs _sym7933 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line1_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7934_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line1_st
static struct adl_operand _sym7935_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7936[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7934_operands,0,0,1, 0,0,&_sym7933,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7937[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7938 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_st_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7939_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_st_zero
static struct adl_operand _sym7940_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7941[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7939_operands,0,0,1, 0,0,&_sym7938,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7942[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7943 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_wide_imm -> sthS_u_agX_Is9_gZ;

static bfd_uint64_t _sym7945_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7945_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7946_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7946_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7944_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7945_modifier, _sym7945_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7946_modifier, _sym7946_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static struct adl_operand _sym7947_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7948[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 4, 4, 0, 0, 0, _sym7944_operands,0,0,1, 0,0,&_sym7943,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7949[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7950 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7951_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_zero
static struct adl_operand _sym7952_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7953[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7951_operands,0,0,1, 0,0,&_sym7950,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7954[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ
static vcpu_local_instr_attrs _sym7955 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_gZ
static struct adl_operand _sym7956_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7957[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym7958 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_minus -> sth_agX_agY_gZ;
static struct adl_operand _sym7959_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_minus
static struct adl_operand _sym7960_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7961[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7959_operands,0,0,0, 0,0,&_sym7958,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7962[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym7963 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_unsign -> sth_agX_agY_gZ;
static struct adl_operand _sym7964_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_unsign
static struct adl_operand _sym7965_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7966[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7964_operands,0,0,0, 0,0,&_sym7963,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7967[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ
static vcpu_local_instr_attrs _sym7968 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_pi_gZ
static struct adl_operand _sym7969_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7970[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_minus
static vcpu_local_instr_attrs _sym7971 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_minus -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym7972_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_minus
static struct adl_operand _sym7973_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7974[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7972_operands,0,0,0, 0,0,&_sym7971,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7975[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_unsign
static vcpu_local_instr_attrs _sym7976 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_unsign -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym7977_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_unsign
static struct adl_operand _sym7978_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7979[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7977_operands,0,0,0, 0,0,&_sym7976,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7980[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ
static vcpu_local_instr_attrs _sym7981 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_Is9_gZ
static struct adl_operand _sym7982_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7983[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7984[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7985 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7984 };

// Shorthand:  sth_agY_Is9_gZ_line0_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym7986_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7987_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7988[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7986_operands,0,0,1, 0,0,&_sym7985,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7989[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7990[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7991 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7990 };

// Shorthand:  sth_agY_Is9_gZ_line1_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym7992_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7993_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7994[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7992_operands,0,0,1, 0,0,&_sym7991,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7995[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st
static vcpu_local_instr_attrs _sym7996 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym7997_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st
static struct adl_operand _sym7998_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7999[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7997_operands,0,0,1, 0,0,&_sym7996,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8000[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym8001 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_line -> sth_agY_Is9_gZ;
static struct adl_operand _sym8002_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_line
static struct adl_operand _sym8003_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8004[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym8002_operands,0,0,1, 0,0,&_sym8001,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8005[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym8006 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym8007_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_zero
static struct adl_operand _sym8008_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8009[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym8007_operands,0,0,1, 0,0,&_sym8006,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8010[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym8011 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_wide_imm -> sth_agY_Is9_gZ;

static bfd_uint64_t _sym8013_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8013_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym8014_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8014_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym8012_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym8013_modifier, _sym8013_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym8014_modifier, _sym8014_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_wide_imm
static struct adl_operand _sym8015_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8016[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 4, 4, 0, 0, 0, _sym8012_operands,0,0,1, 0,0,&_sym8011,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8017[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym8018 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym8019_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_zero
static struct adl_operand _sym8020_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8021[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym8019_operands,0,0,1, 0,0,&_sym8018,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8022[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ
static vcpu_local_instr_attrs _sym8023 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_u_Is9_gZ
static struct adl_operand _sym8024_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8025[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym8026[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8027 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym8026 };

// Shorthand:  sth_agY_u_Is9_gZ_line0_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8028_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym8029_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8030[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8028_operands,0,0,1, 0,0,&_sym8027,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8031[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym8032[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8033 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym8032 };

// Shorthand:  sth_agY_u_Is9_gZ_line1_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8034_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym8035_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8036[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym8034_operands,0,0,1, 0,0,&_sym8033,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8037[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym8038 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8039_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st
static struct adl_operand _sym8040_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8041[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8039_operands,0,0,1, 0,0,&_sym8038,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8042[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym8043 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_line -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8044_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_line
static struct adl_operand _sym8045_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8046[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym8044_operands,0,0,1, 0,0,&_sym8043,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8047[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym8048 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8049_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_zero
static struct adl_operand _sym8050_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8051[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8049_operands,0,0,1, 0,0,&_sym8048,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8052[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym8053 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_wide_imm -> sth_agY_u_Is9_gZ;

static bfd_uint64_t _sym8055_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8055_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym8056_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8056_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym8054_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym8055_modifier, _sym8055_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym8056_modifier, _sym8056_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_wide_imm
static struct adl_operand _sym8057_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8058[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 4, 4, 0, 0, 0, _sym8054_operands,0,0,1, 0,0,&_sym8053,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8059[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym8060 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8061_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_zero
static struct adl_operand _sym8062_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8063[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8061_operands,0,0,1, 0,0,&_sym8060,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8064[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym8065 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_u_agX_agY_gZ
static struct adl_operand _sym8066_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8067[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym8068 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_minus -> sth_u_agX_agY_gZ;
static struct adl_operand _sym8069_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_minus
static struct adl_operand _sym8070_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8071[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym8069_operands,0,0,0, 0,0,&_sym8068,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8072[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym8073 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_unsign -> sth_u_agX_agY_gZ;
static struct adl_operand _sym8074_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_unsign
static struct adl_operand _sym8075_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8076[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym8074_operands,0,0,0, 0,0,&_sym8073,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8077[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym8078 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_Iu4_AYG_Iu2
static struct adl_operand _sym8079_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 1, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{333, 2, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8080[] = { &_sym116, &_sym426, &_sym360,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5
static vcpu_local_instr_attrs _sym8081 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_sp_Is10_Iu5
static struct adl_operand _sym8082_operands_operands[] = { {239, 0, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{328, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8083[] = { 0, &_sym356,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5_zero
static vcpu_local_instr_attrs _sym8084 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stm_sp_Is10_Iu5_zero -> stm_sp_Is10_Iu5;
static struct adl_operand _sym8085_operands[] = { {329, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stm_sp_Is10_Iu5_zero
static struct adl_operand _sym8086_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8087[] = {
  // stm_sp_Is10_Iu5    (0)
  { "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x1, { 0x16000000,},0, "", 0, 1, 1, 0, 0, 0, _sym8085_operands,0,0,0, 0,0,&_sym8084,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8088[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction subS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym8089 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_cc_gZ_gX_gY -> sub_cc_gZ_gX_gY;
static struct adl_operand _sym8090_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym8091_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8092[] = {
  // sub_cc_gZ_gX_gY    (0)
  { "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x35000000,},0, "", 0, 5, 5, 0, 2, 0, _sym8090_operands,0,0,2, 0,0,&_sym8089,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8093[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym8094 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_s_gZ_Is16
static struct adl_operand _sym8095_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8096[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub
static vcpu_local_instr_attrs _sym8097 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym8098_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub
static struct adl_operand _sym8099_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8100[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym8098_operands,0,0,1, 0,0,&_sym8097,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8101[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub_s
static vcpu_local_instr_attrs _sym8102 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub_s -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym8103_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub_s
static struct adl_operand _sym8104_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8105[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym8103_operands,0,0,1, 0,0,&_sym8102,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8106[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym8107 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_z_gZ_Iu16
static struct adl_operand _sym8108_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8109[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub
static vcpu_local_instr_attrs _sym8110 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym8111_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub
static struct adl_operand _sym8112_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8113[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym8111_operands,0,0,1, 0,0,&_sym8110,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8114[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub_z
adl_instr_attr_val _sym8115[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "subD_ucc_cond_gX_I32_sub" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8116 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym8115 };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub_z -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym8117_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub_z
static struct adl_operand _sym8118_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8119[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym8117_operands,0,0,1, 0,0,&_sym8116,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8120[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction sub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym8121 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sub_cc_gZ_gX_gY
static struct adl_operand _sym8122_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8123[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction sum1_gZ_gX
static vcpu_local_instr_attrs _sym8124 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sum1_gZ_gX
static struct adl_operand _sym8125_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8126[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16
static vcpu_local_instr_attrs _sym8127 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xorS_gX_Iu16
static struct adl_operand _sym8128_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8129[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16_xor
adl_instr_attr_val _sym8130[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "xorD_gX_gY_I32_xor_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8131 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym8130 };

// Shorthand:  xorS_gX_Iu16_xor -> xorS_gX_Iu16;
static struct adl_operand _sym8132_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorS_gX_Iu16_xor
static struct adl_operand _sym8133_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8134[] = {
  // xorS_gX_Iu16    (0)
  { "xorS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x28000000,},0, "", 0, 2, 2, 0, 0, 0, _sym8132_operands,0,0,0, 0,0,&_sym8131,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8135[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xor_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym8136 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_VPz_VPx_VPy
static struct adl_operand _sym8137_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8138[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction xor_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym8139 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_cc_gZ_gX_gY
static struct adl_operand _sym8140_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8141[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction zextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym8142 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zextb_cc_gZ_gX
static struct adl_operand _sym8143_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8144[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction zexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym8145 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zexth_cc_gZ_gX
static struct adl_operand _sym8146_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8147[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instructions named 'abs'.
static struct adl_opcode _sym8148[] = {
  // abs_cc_gZ_gX    (0)
  { "abs_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c000000,},_sym3488, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3487_operands_operands,0,0,1, 0,0,&_sym3486,0,{}, 0,0,0,0,0,1, },
  // abs_cc_gZ_gX    (1)
  { "abs_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c000000,},_sym5819, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5818_operands_operands,0,0,1, 0,0,&_sym5817,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'acos'.
static struct adl_opcode _sym8149[] = {
  // rrt_cos_acos_lutsel_acos    (0)
  { "rrt_cos_acos_lutsel_acos", 1, 0, 3, 64,  0x0, { 0 },_sym3282, "$", 0, 0, 0, 0, 0, 0, 0,_sym3281,1,0, 0,0,&_sym3278,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'add'.
static struct adl_opcode _sym8150[] = {
  // add_line_aX_Is9_line0_wide_imm    (0)
  { "add_line_aX_Is9_line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym508, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym506_operands_operands,_sym507,1,0, 0,0,&_sym504,0,{}, 0,0,0,0,0,33, },
// add_line_aX_Is9_line1_wide_imm    (1)
{ "add_line_aX_Is9_line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym514, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym512_operands_operands,_sym513,1,0, 0,0,&_sym510,0,{}, 0,0,0,0,0,1, },
// add_aX_aY_aZ    (2)
{ "add_aX_aY_aZ", 1, 2, 19, 64,  0x0, { 0x80000000,},_sym492, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym491_operands_operands,0,0,0, 0,0,&_sym490,0,{}, 0,0,0,0,0,-1, },
// add_aX_aY_aZ_add_aX_aY    (3)
{ "add_aX_aY_aZ_add_aX_aY", 1, 0, 19, 64,  0x0, { 0 },_sym497, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym495_operands_operands,_sym496,1,0, 0,0,&_sym493,0,{}, 0,0,0,0,0,-1, },
// addA_line_aX_Is9_add    (4)
{ "addA_line_aX_Is9_add", 1, 0, 19, 64,  0x0, { 0 },_sym482, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym480_operands_operands,_sym481,1,0, 0,0,&_sym478,0,{}, 0,0,0,0,0,33, },
// add_nco_k_Is11    (5)
{ "add_nco_k_Is11", 1, 2, 17, 64,  0x0, { 0x18000000,},_sym902, "^ *nco_k,([^},[_, ]+)$", 0, 1, 1, 0, 0, 0, _sym901_operands_operands,0,0,0, 0,0,&_sym900,0,{}, 0,0,0,0,0,5, },
// add_ucc_gX_I32    (6)
{ "add_ucc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2610, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2608_operands_operands,_sym2609,1,1, 0,0,&_sym2606,0,{}, 0,0,0,0,0,6, },
// add_cc_gZ_gX_h    (7)
{ "add_cc_gZ_gX_h", 1, 0, 29, 64,  0x0, { 0 },_sym5874, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h$", 0, 3, 3, 0, 1, 0, _sym5872_operands_operands,_sym5873,1,1, 0,0,&_sym5870,0,{}, 0,0,0,0,0,9, },
// add_cc_gZ_gX_H    (8)
{ "add_cc_gZ_gX_H", 1, 0, 29, 64,  0x0, { 0 },_sym5866, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H$", 0, 3, 3, 0, 1, 0, _sym5864_operands_operands,_sym5865,1,1, 0,0,&_sym5862,0,{}, 0,0,0,0,0,10, },
// add_cc_gZ_gX_h    (9)
{ "add_cc_gZ_gX_h", 1, 0, 29, 64,  0x0, { 0 },_sym3543, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h$", 0, 3, 3, 0, 1, 0, _sym3541_operands_operands,_sym3542,1,1, 0,0,&_sym3539,0,{}, 0,0,0,0,0,9, },
// add_cc_gZ_gX_H    (10)
{ "add_cc_gZ_gX_H", 1, 0, 29, 64,  0x0, { 0 },_sym3535, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H$", 0, 3, 3, 0, 1, 0, _sym3533_operands_operands,_sym3534,1,1, 0,0,&_sym3531,0,{}, 0,0,0,0,0,10, },
// add_cc_gZ_gX_gY    (11)
{ "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34000000,},_sym5869, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp)$", 0, 5, 5, 0, 2, 0, _sym5868_operands_operands,0,0,2, 0,0,&_sym5867,0,{}, 0,0,0,0,0,12, },
// add_cc_gZ_gX_gY    (12)
{ "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34000000,},_sym3538, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp)$", 0, 5, 5, 0, 2, 0, _sym3537_operands_operands,0,0,2, 0,0,&_sym3536,0,{}, 0,0,0,0,0,12, },
// add_cc_gZ_h_gY    (13)
{ "add_cc_gZ_h_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5879, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5877_operands_operands,_sym5878,1,1, 0,0,&_sym5875,0,{}, 0,0,0,0,0,15, },
// add_cc_gZ_H_gY    (14)
{ "add_cc_gZ_H_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5861, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5859_operands_operands,_sym5860,1,1, 0,0,&_sym5857,0,{}, 0,0,0,0,0,16, },
// add_cc_gZ_h_gY    (15)
{ "add_cc_gZ_h_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3548, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3546_operands_operands,_sym3547,1,1, 0,0,&_sym3544,0,{}, 0,0,0,0,0,15, },
// add_cc_gZ_H_gY    (16)
{ "add_cc_gZ_H_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3530, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3528_operands_operands,_sym3529,1,1, 0,0,&_sym3526,0,{}, 0,0,0,0,0,16, },
// add_cc_gZ_H_H    (17)
{ "add_cc_gZ_H_H", 1, 0, 29, 64,  0x0, { 0 },_sym3525, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,H$", 0, 2, 2, 0, 1, 0, _sym3523_operands_operands,_sym3524,1,1, 0,0,&_sym3521,0,{}, 0,0,0,0,0,19, },
// add_cc_gZ_h_h    (18)
{ "add_cc_gZ_h_h", 1, 0, 29, 64,  0x0, { 0 },_sym5884, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,h$", 0, 2, 2, 0, 1, 0, _sym5882_operands_operands,_sym5883,1,1, 0,0,&_sym5880,0,{}, 0,0,0,0,0,20, },
// add_cc_gZ_H_H    (19)
{ "add_cc_gZ_H_H", 1, 0, 29, 64,  0x0, { 0 },_sym5856, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,H$", 0, 2, 2, 0, 1, 0, _sym5854_operands_operands,_sym5855,1,1, 0,0,&_sym5852,0,{}, 0,0,0,0,0,19, },
// add_cc_gZ_h_h    (20)
{ "add_cc_gZ_h_h", 1, 0, 29, 64,  0x0, { 0 },_sym3553, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,h$", 0, 2, 2, 0, 1, 0, _sym3551_operands_operands,_sym3552,1,1, 0,0,&_sym3549,0,{}, 0,0,0,0,0,20, },
// addS_ucc_z_gZ_Iu16_add_z    (21)
{ "addS_ucc_z_gZ_Iu16_add_z", 1, 0, 29, 64,  0x0, { 0 },_sym3520, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3518_operands_operands,_sym3519,1,1, 0,0,&_sym3516,0,{}, 0,0,0,0,0,22, },
// addS_ucc_z_gZ_Iu16_add_z    (22)
{ "addS_ucc_z_gZ_Iu16_add_z", 1, 0, 29, 64,  0x0, { 0 },_sym5851, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5849_operands_operands,_sym5850,1,1, 0,0,&_sym5847,0,{}, 0,0,0,0,0,22, },
// addS_ucc_s_gZ_Is16_add_s    (23)
{ "addS_ucc_s_gZ_Is16_add_s", 1, 0, 29, 64,  0x0, { 0 },_sym5837, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5835_operands_operands,_sym5836,1,1, 0,0,&_sym5833,0,{}, 0,0,0,0,0,24, },
// addS_ucc_s_gZ_Is16_add_s    (24)
{ "addS_ucc_s_gZ_Is16_add_s", 1, 0, 29, 64,  0x0, { 0 },_sym3506, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3504_operands_operands,_sym3505,1,1, 0,0,&_sym3502,0,{}, 0,0,0,0,0,24, },
// addS_ucc_s_gZ_Is16_add    (25)
{ "addS_ucc_s_gZ_Is16_add", 1, 0, 29, 64,  0x0, { 0 },_sym5832, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5830_operands_operands,_sym5831,1,1, 0,0,&_sym5828,0,{}, 0,0,0,0,0,6, },
// addS_ucc_z_gZ_Iu16_add    (26)
{ "addS_ucc_z_gZ_Iu16_add", 1, 0, 29, 64,  0x0, { 0 },_sym5845, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5843_operands_operands,_sym5844,1,1, 0,0,&_sym5841,0,{}, 0,0,0,0,0,28, },
// addS_ucc_s_gZ_Is16_add    (27)
{ "addS_ucc_s_gZ_Is16_add", 1, 0, 29, 64,  0x0, { 0 },_sym3501, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym3499_operands_operands,_sym3500,1,1, 0,0,&_sym3497,0,{}, 0,0,0,0,0,6, },
// addS_ucc_z_gZ_Iu16_add    (28)
{ "addS_ucc_z_gZ_Iu16_add", 1, 0, 29, 64,  0x0, { 0 },_sym3514, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym3512_operands_operands,_sym3513,1,1, 0,0,&_sym3510,0,{}, 0,0,0,0,0,28, },
// add_ucc_cond_gX_gY_I32    (29)
{ "add_ucc_cond_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2604, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2602_operands_operands,_sym2603,1,2, 0,0,&_sym2600,0,{}, 0,0,0,0,0,29, },
// add_ucc_cond_gX_I32    (30)
{ "add_ucc_cond_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2594, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 4, 4, 0, 2, 0, _sym2592_operands_operands,_sym2593,1,2, 0,0,&_sym2590,0,{}, 0,0,0,0,0,30, },
// add_aY_aX_Is19_syn    (31)
{ "add_aY_aX_Is19_syn", 1, 0, 36, 64,  0x0, { 0 },_sym1529, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1527_operands_operands,_sym1528,1,0, 0,0,&_sym1525,0,{}, 0,0,0,0,0,31, },
// add_aY_sp_Is19    (32)
{ "add_aY_sp_Is19", 1, 4, 36, 64,  0x0, { 0x0,0x50010000,},_sym1532, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp,([^},[,, ]+)$", 0, 2, 2, 0, 0, 0, _sym1531_operands_operands,0,0,0, 0,0,&_sym1530,0,{}, 0,0,0,0,0,32, },
// add_aX_Is19_syn    (33)
{ "add_aX_Is19_syn", 1, 0, 36, 64,  0x0, { 0 },_sym1524, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1522_operands_operands,_sym1523,1,0, 0,0,&_sym1520,0,{}, 0,0,0,0,0,33, },
};

// Instructions named 'add.laddr'.
static struct adl_opcode _sym8151[] = {
  // add_line1_aX_Is9_add    (0)
  { "add_line1_aX_Is9_add", 1, 0, 19, 64,  0x0, { 0 },_sym502, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym500_operands_operands,_sym501,1,0, 0,0,&_sym498,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'adda'.
static struct adl_opcode _sym8152[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x0, { 0x10000000,},_sym477, "^ *(\\.laddr|) (a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[ , ]+)$", 0, 3, 3, 0, 0, 0, _sym476_operands_operands,0,0,0, 0,0,&_sym475,0,{}, 0,0,0,0,0,0, },
// addA_line_aX_Is9_wide_imm    (1)
{ "addA_line_aX_Is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym489, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym487_operands_operands,_sym488,1,0, 0,0,&_sym483,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'addc'.
static struct adl_opcode _sym8153[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x0, { 0x0,0x50000000,},_sym1518, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1517_operands_operands,0,0,0, 0,0,&_sym1516,0,{}, 0,0,0,0,0,0, },
// addC_aX_Is19_syn    (1)
{ "addC_aX_Is19_syn", 1, 0, 36, 64,  0x0, { 0 },_sym1515, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1513_operands_operands,_sym1514,1,0, 0,0,&_sym1511,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'addd'.
static struct adl_opcode _sym8154[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24400000,},_sym2588, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2587_operands_operands,0,0,2, 0,0,&_sym2586,0,{}, 0,0,0,0,0,0, },
// add_ucc_cond_gX_I32_addD    (1)
{ "add_ucc_cond_gX_I32_addD", 1, 0, 58, 64,  0x0, { 0 },_sym2599, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 4, 4, 0, 2, 0, _sym2597_operands_operands,_sym2598,1,2, 0,0,&_sym2595,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'adds'.
static struct adl_opcode _sym8155[] = {
  // addS_ucc_cc_gZ_gX_gY    (0)
  { "addS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3493, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym3491_operands_operands,_sym3492,1,2, 0,0,&_sym3489,0,{}, 0,0,0,0,0,1, },
  // addS_ucc_cc_gZ_gX_gY    (1)
  { "addS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5824, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym5822_operands_operands,_sym5823,1,2, 0,0,&_sym5820,0,{}, 0,0,0,0,0,1, },
  // addS_ucc_s_gZ_Is16    (2)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x68800000,},_sym3496, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3495_operands_operands,0,0,1, 0,0,&_sym3494,0,{}, 0,0,0,0,0,4, },
// addS_ucc_z_gZ_Iu16    (3)
{ "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x68000000,},_sym3509, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3508_operands_operands,0,0,1, 0,0,&_sym3507,0,{}, 0,0,0,0,0,5, },
// addS_ucc_s_gZ_Is16    (4)
{ "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x68800000,},_sym5827, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5826_operands_operands,0,0,1, 0,0,&_sym5825,0,{}, 0,0,0,0,0,4, },
// addS_ucc_z_gZ_Iu16    (5)
{ "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x68000000,},_sym5840, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5839_operands_operands,0,0,1, 0,0,&_sym5838,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'and'.
static struct adl_opcode _sym8156[] = {
  // and_cc_gZ_gX_gY    (0)
  { "and_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x37000000,},_sym3567, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 4, 4, 0, 1, 0, _sym3566_operands_operands,0,0,1, 0,0,&_sym3565,0,{}, 0,0,0,0,0,1, },
  // and_cc_gZ_gX_gY    (1)
  { "and_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x37000000,},_sym5898, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 4, 4, 0, 1, 0, _sym5897_operands_operands,0,0,1, 0,0,&_sym5896,0,{}, 0,0,0,0,0,1, },
  // and_VPz_VPx_VPy    (2)
  { "and_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x18000068,},_sym3564, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym3563_operands_operands,0,0,0, 0,0,&_sym3562,0,{}, 0,0,0,0,0,-1, },
  // and_VPz_VPx_VPy    (3)
  { "and_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x18000068,},_sym5895, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym5894_operands_operands,0,0,0, 0,0,&_sym5893,0,{}, 0,0,0,0,0,-1, },
  // and_z_gX_Iu16    (4)
  { "and_z_gX_Iu16", 1, 0, 29, 64,  0x0, { 0 },_sym3576, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3574_operands_operands,_sym3575,1,0, 0,0,&_sym3572,0,{}, 0,0,0,0,0,12, },
// and_z_gX_Iu16    (5)
{ "and_z_gX_Iu16", 1, 0, 29, 64,  0x0, { 0 },_sym5907, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5905_operands_operands,_sym5906,1,0, 0,0,&_sym5903,0,{}, 0,0,0,0,0,12, },
// and_H    (6)
{ "and_H", 1, 0, 29, 64,  0x0, { 0 },_sym3561, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym3560,1,0, 0,0,&_sym3557,0,{}, 0,0,0,0,0,-1, },
// and_h    (7)
{ "and_h", 1, 3, 29, 64,  0x0, { 0x18000060,},_sym3570, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3568,0,{}, 0,0,0,0,0,-1, },
// and_H    (8)
{ "and_H", 1, 0, 29, 64,  0x0, { 0 },_sym5892, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym5891,1,0, 0,0,&_sym5888,0,{}, 0,0,0,0,0,-1, },
// and_h    (9)
{ "and_h", 1, 3, 29, 64,  0x0, { 0x18000060,},_sym5901, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5899,0,{}, 0,0,0,0,0,-1, },
// andD_gX_gY_I32_and_gX_gY_I32    (10)
{ "andD_gX_gY_I32_and_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2635, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2633_operands_operands,_sym2634,1,1, 0,0,&_sym2631,0,{}, 0,0,0,0,0,10, },
// andD_gX_gY_I32_andD_cc_gX_I32    (11)
{ "andD_gX_gY_I32_andD_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2619, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2617_operands_operands,_sym2618,1,1, 0,0,&_sym2615,0,{}, 0,0,0,0,0,11, },
// andD_gX_gY_I32_andD_gX_I32    (12)
{ "andD_gX_gY_I32_andD_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2630, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2628_operands_operands,_sym2629,1,0, 0,0,&_sym2626,0,{}, 0,0,0,0,0,12, },
};

// Instructions named 'and.z'.
static struct adl_opcode _sym8157[] = {
  // and_z_gX_Iu16_z    (0)
  { "and_z_gX_Iu16_z", 1, 0, 29, 64,  0x0, { 0 },_sym3582, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3580_operands_operands,_sym3581,1,0, 0,0,&_sym3578,0,{}, 0,0,0,0,0,1, },
// and_z_gX_Iu16_z    (1)
{ "and_z_gX_Iu16_z", 1, 0, 29, 64,  0x0, { 0 },_sym5913, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5911_operands_operands,_sym5912,1,0, 0,0,&_sym5909,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'andd'.
static struct adl_opcode _sym8158[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24c00000,},_sym2613, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2612_operands_operands,0,0,1, 0,0,&_sym2611,0,{}, 0,0,0,0,0,0, },
// andD_gX_gY_I32_andD_cc_gX_I32D    (1)
{ "andD_gX_gY_I32_andD_cc_gX_I32D", 1, 0, 58, 64,  0x0, { 0 },_sym2624, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2622_operands_operands,_sym2623,1,1, 0,0,&_sym2620,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ands'.
static struct adl_opcode _sym8159[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x18000000,},_sym3556, "^ *(\\.z|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 0, 0, _sym3555_operands_operands,0,0,0, 0,0,&_sym3554,0,{}, 0,0,0,0,0,1, },
// andS_z_gX_Iu16    (1)
{ "andS_z_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x18000000,},_sym5887, "^ *(\\.z|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 0, 0, _sym5886_operands_operands,0,0,0, 0,0,&_sym5885,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'asin'.
static struct adl_opcode _sym8160[] = {
  // srt_sin_asin_mvbat_asin    (0)
  { "srt_sin_asin_mvbat_asin", 1, 0, 3, 64,  0x0, { 0 },_sym3318, "$", 0, 0, 0, 0, 0, 0, 0,_sym3317,1,0, 0,0,&_sym3314,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'atan'.
static struct adl_opcode _sym8161[] = {
  // atan_atan2_mvllr_atan    (0)
  { "atan_atan2_mvllr_atan", 1, 0, 3, 64,  0x0, { 0 },_sym3192, "$", 0, 0, 0, 0, 0, 0, 0,_sym3191,1,0, 0,0,&_sym3188,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'atan2'.
static struct adl_opcode _sym8162[] = {
  // atan_atan2_mvllr_atan2    (0)
  { "atan_atan2_mvllr_atan2", 1, 0, 3, 64,  0x0, { 0 },_sym3197, "$", 0, 0, 0, 0, 0, 0, 0,_sym3196,1,0, 0,0,&_sym3193,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'atan_atan2_mvllr'.
static struct adl_opcode _sym8163[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},_sym3187, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3185,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'au_nop'.
static struct adl_opcode _sym8164[] = {
  // au_nop    (0)
  { "au_nop", 1, 1, 4, 64,  0x0, { },_sym3132, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3130,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'bclr'.
static struct adl_opcode _sym8165[] = {
  // bclr_cc_gZ_gY_gX    (0)
  { "bclr_cc_gZ_gY_gX", 1, 3, 29, 64,  0x0, { 0x3a000000,},_sym3585, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3584_operands_operands,0,0,1, 0,0,&_sym3583,0,{}, 0,0,0,0,0,1, },
  // bclr_cc_gZ_gY_gX    (1)
  { "bclr_cc_gZ_gY_gX", 1, 3, 29, 64,  0x0, { 0x3a000000,},_sym5916, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5915_operands_operands,0,0,1, 0,0,&_sym5914,0,{}, 0,0,0,0,0,1, },
  // bclr_gZ_gY_Iu5    (2)
  { "bclr_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x3a800000,},_sym3588, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym3587_operands_operands,0,0,1, 0,0,&_sym3586,0,{}, 0,0,0,0,0,3, },
// bclr_gZ_gY_Iu5    (3)
{ "bclr_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x3a800000,},_sym5919, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym5918_operands_operands,0,0,1, 0,0,&_sym5917,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'bclrip'.
static struct adl_opcode _sym8166[] = {
  // bclrip_Iu9_gX    (0)
  { "bclrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00000,},_sym3594, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3593_operands_operands,0,0,0, 0,0,&_sym3592,0,{}, 0,0,0,0,0,1, },
// bclrip_Iu9_gX    (1)
{ "bclrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00000,},_sym5925, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5924_operands_operands,0,0,0, 0,0,&_sym5923,0,{}, 0,0,0,0,0,1, },
// bclrip_Iu9_Iu5    (2)
{ "bclrip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1e00000,},_sym3591, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3590_operands_operands,0,0,0, 0,0,&_sym3589,0,{}, 0,0,0,0,0,3, },
// bclrip_Iu9_Iu5    (3)
{ "bclrip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1e00000,},_sym5922, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5921_operands_operands,0,0,0, 0,0,&_sym5920,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'bin2num'.
static struct adl_opcode _sym8167[] = {
  // bin2num_Rx    (0)
  { "bin2num_Rx", 1, 1, 7, 64,  0x0, { 0xc0000000,},_sym2997, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym2996_operands_operands,0,0,0, 0,0,&_sym2995,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'bset'.
static struct adl_opcode _sym8168[] = {
  // bset_gZ_gY_Iu5    (0)
  { "bset_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x38800000,},_sym3597, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym3596_operands_operands,0,0,1, 0,0,&_sym3595,0,{}, 0,0,0,0,0,1, },
// bset_gZ_gY_Iu5    (1)
{ "bset_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x38800000,},_sym5928, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym5927_operands_operands,0,0,1, 0,0,&_sym5926,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'bsetip'.
static struct adl_opcode _sym8169[] = {
  // bsetip_Iu9_gX    (0)
  { "bsetip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00000,},_sym3603, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3602_operands_operands,0,0,0, 0,0,&_sym3601,0,{}, 0,0,0,0,0,1, },
// bsetip_Iu9_gX    (1)
{ "bsetip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00000,},_sym5934, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5933_operands_operands,0,0,0, 0,0,&_sym5932,0,{}, 0,0,0,0,0,1, },
// bsetip_Iu9_Iu5    (2)
{ "bsetip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1f00000,},_sym3600, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3599_operands_operands,0,0,0, 0,0,&_sym3598,0,{}, 0,0,0,0,0,3, },
// bsetip_Iu9_Iu5    (3)
{ "bsetip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1f00000,},_sym5931, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5930_operands_operands,0,0,0, 0,0,&_sym5929,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'btst'.
static struct adl_opcode _sym8170[] = {
  // btst_gX_I    (0)
  { "btst_gX_I", 1, 3, 29, 64,  0x0, { 0x1c00078,},_sym3606, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3605_operands_operands,0,0,0, 0,0,&_sym3604,0,{}, 0,0,0,0,0,1, },
// btst_gX_I    (1)
{ "btst_gX_I", 1, 3, 29, 64,  0x0, { 0x1c00078,},_sym5937, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5936_operands_operands,0,0,0, 0,0,&_sym5935,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'btstip'.
static struct adl_opcode _sym8171[] = {
  // btstip_Iu9_gX    (0)
  { "btstip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1d00400,},_sym3612, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3611_operands_operands,0,0,0, 0,0,&_sym3610,0,{}, 0,0,0,0,0,1, },
// btstip_Iu9_gX    (1)
{ "btstip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1d00400,},_sym5943, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5942_operands_operands,0,0,0, 0,0,&_sym5941,0,{}, 0,0,0,0,0,1, },
// btstip_Iu9_Iu5    (2)
{ "btstip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1d00000,},_sym3609, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3608_operands_operands,0,0,0, 0,0,&_sym3607,0,{}, 0,0,0,0,0,3, },
// btstip_Iu9_Iu5    (3)
{ "btstip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1d00000,},_sym5940, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5939_operands_operands,0,0,0, 0,0,&_sym5938,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'bxor'.
static struct adl_opcode _sym8172[] = {
  // bxor_cc_gZ_gX_Iu5    (0)
  { "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x39800000,},_sym3615, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym3614_operands_operands,0,0,1, 0,0,&_sym3613,0,{}, 0,0,0,0,0,1, },
// bxor_cc_gZ_gX_Iu5    (1)
{ "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x39800000,},_sym5946, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym5945_operands_operands,0,0,1, 0,0,&_sym5944,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'clr'.
static struct adl_opcode _sym8173[] = {
  // clr_Rx_ld_Rx_zeros    (0)
  { "clr_Rx_ld_Rx_zeros", 1, 1, 7, 64,  0x0, { 0xa0000000,},_sym3000, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym2999_operands_operands,0,0,0, 0,0,&_sym2998,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'clr.au'.
static struct adl_opcode _sym8174[] = {
  // clr_au    (0)
  { "clr_au", 1, 1, 4, 64,  0x0, { 0x10000000,},_sym3135, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3133,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'clr.g'.
static struct adl_opcode _sym8175[] = {
  // clr_g_Iu12    (0)
  { "clr_g_Iu12", 1, 3, 29, 64,  0x0, { 0x3f000000,},_sym3621, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym3620_operands_operands,0,0,0, 0,0,&_sym3619,0,{}, 0,0,0,0,0,1, },
// clr_g_Iu12    (1)
{ "clr_g_Iu12", 1, 3, 29, 64,  0x0, { 0x3f000000,},_sym5952, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym5951_operands_operands,0,0,0, 0,0,&_sym5950,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'clr.vra'.
static struct adl_opcode _sym8176[] = {
  // clr_VRA_Iu5_Iu4    (0)
  { "clr_VRA_Iu5_Iu4", 1, 2, 17, 64,  0x0, { 0x3c000000,},_sym908, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym907_operands_operands,0,0,0, 0,0,&_sym906,0,{}, 0,0,0,0,0,0, },
// clr_VRA    (1)
{ "clr_VRA", 1, 2, 17, 64,  0x0, { 0x3c000000,},_sym905, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym903,0,{}, 0,0,0,0,0,-1, },
// clr_VRA_gX_gY    (2)
{ "clr_VRA_gX_gY", 1, 3, 29, 64,  0x0, { 0x3cc00000,},_sym3618, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3617_operands_operands,0,0,0, 0,0,&_sym3616,0,{}, 0,0,0,0,0,-1, },
// clr_VRA_gX_gY    (3)
{ "clr_VRA_gX_gY", 1, 3, 29, 64,  0x0, { 0x3cc00000,},_sym5949, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5948_operands_operands,0,0,0, 0,0,&_sym5947,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'clrip'.
static struct adl_opcode _sym8177[] = {
  // clrip_Iu9_gX    (0)
  { "clrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00400,},_sym3624, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3623_operands_operands,0,0,0, 0,0,&_sym3622,0,{}, 0,0,0,0,0,1, },
// clrip_Iu9_gX    (1)
{ "clrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00400,},_sym5955, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5954_operands_operands,0,0,0, 0,0,&_sym5953,0,{}, 0,0,0,0,0,1, },
// clrip_Iu9_Iu32    (2)
{ "clrip_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x28000380,},_sym2638, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2637_operands_operands,0,0,0, 0,0,&_sym2636,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'clrm'.
static struct adl_opcode _sym8178[] = {
  // clrm_VPmask_Iu4    (0)
  { "clrm_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3f800000,},_sym3627, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym3626_operands_operands,0,0,0, 0,0,&_sym3625,0,{}, 0,0,0,0,0,1, },
  // clrm_VPmask_Iu4    (1)
  { "clrm_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3f800000,},_sym5958, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym5957_operands_operands,0,0,0, 0,0,&_sym5956,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmac'.
static struct adl_opcode _sym8179[] = {
  // cmac    (0)
  { "cmac", 1, 1, 4, 64,  0x0, { 0xa0000000,},_sym3138, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3136,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmac.sau'.
static struct adl_opcode _sym8180[] = {
  // cmac_sau    (0)
  { "cmac_sau", 1, 1, 4, 64,  0x0, { 0xb0000000,},_sym3141, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3139,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmad'.
static struct adl_opcode _sym8181[] = {
  // cmad    (0)
  { "cmad", 1, 1, 4, 64,  0x0, { 0x60000000,},_sym3144, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3142,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmad.sau'.
static struct adl_opcode _sym8182[] = {
  // cmad_sau    (0)
  { "cmad_sau", 1, 1, 4, 64,  0x0, { 0x70000000,},_sym3147, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3145,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmp'.
static struct adl_opcode _sym8183[] = {
  // cmp_cc_gX_gY    (0)
  { "cmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000078,},_sym3657, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym3656_operands_operands,0,0,1, 0,0,&_sym3655,0,{}, 0,0,0,0,0,1, },
  // cmp_cc_gX_gY    (1)
  { "cmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000078,},_sym5988, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym5987_operands_operands,0,0,1, 0,0,&_sym5986,0,{}, 0,0,0,0,0,1, },
  // cmpS_s_gZ_Is16_cmp    (2)
  { "cmpS_s_gZ_Is16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym3635, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3633_operands_operands,_sym3634,1,0, 0,0,&_sym3631,0,{}, 0,0,0,0,0,4, },
// cmpS_z_gZ_Iu16_cmp    (3)
{ "cmpS_z_gZ_Iu16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym3648, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3646_operands_operands,_sym3647,1,0, 0,0,&_sym3644,0,{}, 0,0,0,0,0,8, },
// cmpS_s_gZ_Is16_cmp    (4)
{ "cmpS_s_gZ_Is16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym5966, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5964_operands_operands,_sym5965,1,0, 0,0,&_sym5962,0,{}, 0,0,0,0,0,4, },
// cmpS_z_gZ_Iu16_cmp    (5)
{ "cmpS_z_gZ_Iu16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym5979, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5977_operands_operands,_sym5978,1,0, 0,0,&_sym5975,0,{}, 0,0,0,0,0,8, },
// cmp_gX_I32_cc    (6)
{ "cmp_gX_I32_cc", 1, 0, 58, 64,  0x0, { 0 },_sym2653, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2651_operands_operands,_sym2652,1,1, 0,0,&_sym2649,0,{}, 0,0,0,0,0,6, },
// cmp_aX_I    (7)
{ "cmp_aX_I", 1, 4, 36, 64,  0x0, { 0x0,0x58000000,},_sym1535, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1534_operands_operands,0,0,0, 0,0,&_sym1533,0,{}, 0,0,0,0,0,7, },
// cmp_gX_I32    (8)
{ "cmp_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2647, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2645_operands_operands,_sym2646,1,0, 0,0,&_sym2643,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'cmp.s'.
static struct adl_opcode _sym8184[] = {
  // cmpS_s_gZ_Is16_cmp_s    (0)
  { "cmpS_s_gZ_Is16_cmp_s", 1, 0, 29, 64,  0x0, { 0 },_sym3640, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3638_operands_operands,_sym3639,1,0, 0,0,&_sym3636,0,{}, 0,0,0,0,0,1, },
// cmpS_s_gZ_Is16_cmp_s    (1)
{ "cmpS_s_gZ_Is16_cmp_s", 1, 0, 29, 64,  0x0, { 0 },_sym5971, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5969_operands_operands,_sym5970,1,0, 0,0,&_sym5967,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmp.z'.
static struct adl_opcode _sym8185[] = {
  // cmpS_z_gZ_Iu16_cmp_z    (0)
  { "cmpS_z_gZ_Iu16_cmp_z", 1, 0, 29, 64,  0x0, { 0 },_sym3654, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3652_operands_operands,_sym3653,1,0, 0,0,&_sym3650,0,{}, 0,0,0,0,0,1, },
// cmpS_z_gZ_Iu16_cmp_z    (1)
{ "cmpS_z_gZ_Iu16_cmp_z", 1, 0, 29, 64,  0x0, { 0 },_sym5985, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5983_operands_operands,_sym5984,1,0, 0,0,&_sym5981,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmpd'.
static struct adl_opcode _sym8186[] = {
  // cmpD_gX_I32    (0)
  { "cmpD_gX_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26400000,},_sym2641, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2640_operands_operands,0,0,1, 0,0,&_sym2639,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'cmps.s'.
static struct adl_opcode _sym8187[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x61800000,},_sym3630, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3629_operands_operands,0,0,0, 0,0,&_sym3628,0,{}, 0,0,0,0,0,1, },
// cmpS_s_gZ_Is16    (1)
{ "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x61800000,},_sym5961, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5960_operands_operands,0,0,0, 0,0,&_sym5959,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmps.z'.
static struct adl_opcode _sym8188[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x61000000,},_sym3643, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3642_operands_operands,0,0,0, 0,0,&_sym3641,0,{}, 0,0,0,0,0,1, },
// cmpS_z_gZ_Iu16    (1)
{ "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x61000000,},_sym5974, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5973_operands_operands,0,0,0, 0,0,&_sym5972,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cntl'.
static struct adl_opcode _sym8189[] = {
  // cntl_gZ_gX    (0)
  { "cntl_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym3662, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3660_operands_operands,_sym3661,1,0, 0,0,&_sym3658,0,{}, 0,0,0,0,0,-1, },
  // cntl_gZ_gX    (1)
  { "cntl_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym5993, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5991_operands_operands,_sym5992,1,0, 0,0,&_sym5989,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cnto'.
static struct adl_opcode _sym8190[] = {
  // cnto_gZ_gX    (0)
  { "cnto_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym3667, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3665_operands_operands,_sym3666,1,0, 0,0,&_sym3663,0,{}, 0,0,0,0,0,-1, },
  // cnto_gZ_gX    (1)
  { "cnto_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym5998, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5996_operands_operands,_sym5997,1,0, 0,0,&_sym5994,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cntz'.
static struct adl_opcode _sym8191[] = {
  // cntz_gZ_gX    (0)
  { "cntz_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d300000,},_sym3670, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3669_operands_operands,0,0,0, 0,0,&_sym3668,0,{}, 0,0,0,0,0,-1, },
  // cntz_gZ_gX    (1)
  { "cntz_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d300000,},_sym6001, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6000_operands_operands,0,0,0, 0,0,&_sym5999,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'com'.
static struct adl_opcode _sym8192[] = {
  // com_VPmask_Iu4    (0)
  { "com_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3b820680,},_sym3673, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym3672_operands_operands,0,0,0, 0,0,&_sym3671,0,{}, 0,0,0,0,0,1, },
  // com_VPmask_Iu4    (1)
  { "com_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3b820680,},_sym6004, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym6003_operands_operands,0,0,0, 0,0,&_sym6002,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cos'.
static struct adl_opcode _sym8193[] = {
  // rrt_cos_acos_lutsel_cos    (0)
  { "rrt_cos_acos_lutsel_cos", 1, 0, 3, 64,  0x0, { 0 },_sym3287, "$", 0, 0, 0, 0, 0, 0, 0,_sym3286,1,0, 0,0,&_sym3283,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dif'.
static struct adl_opcode _sym8194[] = {
  // dif    (0)
  { "dif", 1, 0, 4, 64,  0x0, { 0 },_sym3152, "$", 0, 0, 0, 0, 0, 0, 0,_sym3151,1,0, 0,0,&_sym3148,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dif.sau'.
static struct adl_opcode _sym8195[] = {
  // dif_sau    (0)
  { "dif_sau", 1, 1, 4, 64,  0x0, { 0xd0000000,},_sym3155, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3153,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dit'.
static struct adl_opcode _sym8196[] = {
  // dit    (0)
  { "dit", 1, 0, 4, 64,  0x0, { 0 },_sym3160, "$", 0, 0, 0, 0, 0, 0, 0,_sym3159,1,0, 0,0,&_sym3156,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'div'.
static struct adl_opcode _sym8197[] = {
  // div_cc_s_gZ_gX_gY    (0)
  { "div_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31000000,},_sym3676, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym3675_operands_operands,0,0,2, 0,0,&_sym3674,0,{}, 0,0,0,0,0,1, },
  // div_cc_s_gZ_gX_gY    (1)
  { "div_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31000000,},_sym6007, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym6006_operands_operands,0,0,2, 0,0,&_sym6005,0,{}, 0,0,0,0,0,1, },
  // div_s_gZ_Is16_div    (2)
  { "div_s_gZ_Is16_div", 1, 0, 29, 64,  0x0, { 0 },_sym3684, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3682_operands_operands,_sym3683,1,0, 0,0,&_sym3680,0,{}, 0,0,0,0,0,4, },
// div_z_gZ_Iu16_div    (3)
{ "div_z_gZ_Iu16_div", 1, 0, 29, 64,  0x0, { 0 },_sym3692, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3690_operands_operands,_sym3691,1,0, 0,0,&_sym3688,0,{}, 0,0,0,0,0,5, },
// div_s_gZ_Is16_div    (4)
{ "div_s_gZ_Is16_div", 1, 0, 29, 64,  0x0, { 0 },_sym6015, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6013_operands_operands,_sym6014,1,0, 0,0,&_sym6011,0,{}, 0,0,0,0,0,4, },
// div_z_gZ_Iu16_div    (5)
{ "div_z_gZ_Iu16_div", 1, 0, 29, 64,  0x0, { 0 },_sym6023, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6021_operands_operands,_sym6022,1,0, 0,0,&_sym6019,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'div.s'.
static struct adl_opcode _sym8198[] = {
  // div_s_gZ_Is16    (0)
  { "div_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x62800000,},_sym3679, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3678_operands_operands,0,0,0, 0,0,&_sym3677,0,{}, 0,0,0,0,0,1, },
// div_s_gZ_Is16    (1)
{ "div_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x62800000,},_sym6010, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6009_operands_operands,0,0,0, 0,0,&_sym6008,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'div.z'.
static struct adl_opcode _sym8199[] = {
  // div_z_gZ_Iu16    (0)
  { "div_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x62000000,},_sym3687, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3686_operands_operands,0,0,0, 0,0,&_sym3685,0,{}, 0,0,0,0,0,1, },
// div_z_gZ_Iu16    (1)
{ "div_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x62000000,},_sym6018, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6017_operands_operands,0,0,0, 0,0,&_sym6016,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'done'.
static struct adl_opcode _sym8200[] = {
  // done    (0)
  { "done", 1, 7, 58, 64,  0x0, { 0x0,0x4000000,},_sym2656, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2654,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dovpb_c_a'.
static struct adl_opcode _sym8201[] = {
  // dovpB_c_a    (0)
  { "dovpB_c_a", 1, 2, 17, 64,  0x0, { 0x6c000000,},_sym911, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 2, _sym910_operands_operands,0,0,0, 0,0,&_sym909,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'exg'.
static struct adl_opcode _sym8202[] = {
  // exg_cc_gZ_gX    (0)
  { "exg_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b008000,},_sym3701, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym3700_operands_operands,0,0,1, 0,0,&_sym3699,0,{}, 0,0,0,0,0,1, },
  // exg_cc_gZ_gX    (1)
  { "exg_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b008000,},_sym6032, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym6031_operands_operands,0,0,1, 0,0,&_sym6030,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'exgs'.
static struct adl_opcode _sym8203[] = {
  // exgS_aX_agY    (0)
  { "exgS_aX_agY", 1, 3, 29, 64,  0x0, { 0x6008000,},_sym3695, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym3694_operands_operands,0,0,0, 0,0,&_sym3693,0,{}, 0,0,0,0,0,-1, },
  // exgS_aX_agY    (1)
  { "exgS_aX_agY", 1, 3, 29, 64,  0x0, { 0x6008000,},_sym6026, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6025_operands_operands,0,0,0, 0,0,&_sym6024,0,{}, 0,0,0,0,0,-1, },
  // exg_aX_sp    (2)
  { "exg_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f8000,},_sym3698, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym3697_operands_operands,0,0,0, 0,0,&_sym3696,0,{}, 0,0,0,0,0,-1, },
  // exg_aX_sp    (3)
  { "exg_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f8000,},_sym6029, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym6028_operands_operands,0,0,0, 0,0,&_sym6027,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'exp'.
static struct adl_opcode _sym8204[] = {
  // exp_cc_gZ_gX    (0)
  { "exp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806800,},_sym3704, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3703_operands_operands,0,0,1, 0,0,&_sym3702,0,{}, 0,0,0,0,0,1, },
  // exp_cc_gZ_gX    (1)
  { "exp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806800,},_sym6035, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6034_operands_operands,0,0,1, 0,0,&_sym6033,0,{}, 0,0,0,0,0,1, },
  // padd_exp_vacs_exp    (2)
  { "padd_exp_vacs_exp", 1, 0, 3, 64,  0x0, { 0 },_sym3246, "$", 0, 0, 0, 0, 0, 0, 0,_sym3245,1,0, 0,0,&_sym3242,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'expj'.
static struct adl_opcode _sym8205[] = {
  // nco_expj_vpp_expj    (0)
  { "nco_expj_vpp_expj", 1, 0, 3, 64,  0x0, { 0 },_sym3228, "$", 0, 0, 0, 0, 0, 0, 0,_sym3227,1,0, 0,0,&_sym3224,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fa0to1'.
static struct adl_opcode _sym8206[] = {
  // fa0to1_Iu2    (0)
  { "fa0to1_Iu2", 1, 2, 17, 64,  0x0, { 0x1c000000,},_sym914, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym913_operands_operands,0,0,0, 0,0,&_sym912,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'fabs'.
static struct adl_opcode _sym8207[] = {
  // fabs_gZ_gY    (0)
  { "fabs_gZ_gY", 1, 3, 29, 64,  0x0, { 0x3a80f800,},_sym3707, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3706_operands_operands,0,0,1, 0,0,&_sym3705,0,{}, 0,0,0,0,0,1, },
  // fabs_gZ_gY    (1)
  { "fabs_gZ_gY", 1, 3, 29, 64,  0x0, { 0x3a80f800,},_sym6038, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6037_operands_operands,0,0,1, 0,0,&_sym6036,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fadd'.
static struct adl_opcode _sym8208[] = {
  // fadd_cc_gZ_gX_gY    (0)
  { "fadd_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34040000,},_sym3710, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym3709_operands_operands,0,0,2, 0,0,&_sym3708,0,{}, 0,0,0,0,0,1, },
  // fadd_cc_gZ_gX_gY    (1)
  { "fadd_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34040000,},_sym6041, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym6040_operands_operands,0,0,2, 0,0,&_sym6039,0,{}, 0,0,0,0,0,1, },
  // fadd_ucc_cond_gX_gY_I32    (2)
  { "fadd_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24440000,},_sym2659, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2658_operands_operands,0,0,2, 0,0,&_sym2657,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'fcmp'.
static struct adl_opcode _sym8209[] = {
  // fcmp_cc_gX_gY    (0)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040078,},_sym3713, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3712_operands_operands,0,0,1, 0,0,&_sym3711,0,{}, 0,0,0,0,0,3, },
  // fcmp_gX_gY    (1)
  { "fcmp_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3718, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3716_operands_operands,_sym3717,1,1, 0,0,&_sym3714,0,{}, 0,0,0,0,0,3, },
  // fcmp_cc_gX_gY    (2)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040078,},_sym6044, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6043_operands_operands,0,0,1, 0,0,&_sym6042,0,{}, 0,0,0,0,0,3, },
  // fcmp_gX_gY    (3)
  { "fcmp_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym6049, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6047_operands_operands,_sym6048,1,1, 0,0,&_sym6045,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'fcmpd'.
static struct adl_opcode _sym8210[] = {
  // fcmpD_cc_gX_I32    (0)
  { "fcmpD_cc_gX_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26440000,},_sym2662, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2661_operands_operands,0,0,1, 0,0,&_sym2660,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'fdiv'.
static struct adl_opcode _sym8211[] = {
  // fdiv_cc_gZ_gX_gY    (0)
  { "fdiv_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31040000,},_sym3721, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3720_operands_operands,0,0,1, 0,0,&_sym3719,0,{}, 0,0,0,0,0,1, },
  // fdiv_cc_gZ_gX_gY    (1)
  { "fdiv_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31040000,},_sym6052, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym6051_operands_operands,0,0,1, 0,0,&_sym6050,0,{}, 0,0,0,0,0,1, },
  // fdiv_gX_gY_I32    (2)
  { "fdiv_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x27440000,},_sym2665, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2664_operands_operands,0,0,1, 0,0,&_sym2663,0,{}, 0,0,0,0,0,2, },
// fdiv_gX_gY_I32_fdiv_gX_I32    (3)
{ "fdiv_gX_gY_I32_fdiv_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2670, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2668_operands_operands,_sym2669,1,0, 0,0,&_sym2666,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ff0to1'.
static struct adl_opcode _sym8212[] = {
  // ff0to1_gZ_gX    (0)
  { "ff0to1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d600000,},_sym3724, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3723_operands_operands,0,0,0, 0,0,&_sym3722,0,{}, 0,0,0,0,0,-1, },
  // ff0to1_gZ_gX    (1)
  { "ff0to1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d600000,},_sym6055, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6054_operands_operands,0,0,0, 0,0,&_sym6053,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ff1'.
static struct adl_opcode _sym8213[] = {
  // ff1_gZ_gX    (0)
  { "ff1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d000000,},_sym3727, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3726_operands_operands,0,0,0, 0,0,&_sym3725,0,{}, 0,0,0,0,0,-1, },
  // ff1_gZ_gX    (1)
  { "ff1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d000000,},_sym6058, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6057_operands_operands,0,0,0, 0,0,&_sym6056,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ff1to0'.
static struct adl_opcode _sym8214[] = {
  // ff1to0_gZ_gX    (0)
  { "ff1to0_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3de00000,},_sym3730, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3729_operands_operands,0,0,0, 0,0,&_sym3728,0,{}, 0,0,0,0,0,-1, },
  // ff1to0_gZ_gX    (1)
  { "ff1to0_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3de00000,},_sym6061, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6060_operands_operands,0,0,0, 0,0,&_sym6059,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.d'.
static struct adl_opcode _sym8215[] = {
  // fill_d_rV_gX    (0)
  { "fill_d_rV_gX", 1, 2, 17, 64,  0x0, { 0x4ec00000,},_sym917, "^ *\\[rV\\],(g0:g1|g1:g2|g2:g3|g3:g4|g4:g5|g5:g6|g6:g7|g7:g8|g8:g9|g9:g10|g10:g11)$", 0, 1, 1, 0, 0, 0, _sym916_operands_operands,0,0,0, 0,0,&_sym915,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.h'.
static struct adl_opcode _sym8216[] = {
  // fill_h_rV_gX    (0)
  { "fill_h_rV_gX", 1, 2, 17, 64,  0x0, { 0x4e800000,},_sym920, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym919_operands_operands,0,0,0, 0,0,&_sym918,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.q'.
static struct adl_opcode _sym8217[] = {
  // fill_q_rV_gX    (0)
  { "fill_q_rV_gX", 1, 2, 17, 64,  0x0, { 0x4cc00000,},_sym923, "^ *\\[rV\\],(g0:g1:g2:g3|g1:g2:g3:g4|g2:g3:g4:g5|g3:g4:g5:g6|g4:g5:g6:g7|g5:g6:g7:g8|g6:g7:g8:g9|g7:g8:g9:g10|g8:g9:g10:g11)$", 0, 1, 1, 0, 0, 0, _sym922_operands_operands,0,0,0, 0,0,&_sym921,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.w'.
static struct adl_opcode _sym8218[] = {
  // fill_w_rV_gX    (0)
  { "fill_w_rV_gX", 1, 2, 17, 64,  0x0, { 0x4c800000,},_sym926, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym925_operands_operands,0,0,0, 0,0,&_sym924,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fix2float'.
static struct adl_opcode _sym8219[] = {
  // fix2float_gX_gY    (0)
  { "fix2float_gX_gY", 1, 2, 17, 64,  0x0, { 0x58000000,},_sym929, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym928_operands_operands,0,0,0, 0,0,&_sym927,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'float2fix'.
static struct adl_opcode _sym8220[] = {
  // float2fix_gX_gY    (0)
  { "float2fix_gX_gY", 1, 2, 17, 64,  0x0, { 0x5a000000,},_sym932, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym931_operands_operands,0,0,0, 0,0,&_sym930,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floathptofloatsp'.
static struct adl_opcode _sym8221[] = {
  // floathptofloatsp_gX_gY    (0)
  { "floathptofloatsp_gX_gY", 1, 2, 17, 64,  0x0, { 0x59000000,},_sym935, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym934_operands_operands,0,0,0, 0,0,&_sym933,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floatsptofloathp'.
static struct adl_opcode _sym8222[] = {
  // floatsptofloathp_gX_gY    (0)
  { "floatsptofloathp_gX_gY", 1, 2, 17, 64,  0x0, { 0x5b000000,},_sym938, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym937_operands_operands,0,0,0, 0,0,&_sym936,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floatsptohfix'.
static struct adl_opcode _sym8223[] = {
  // floatsptohfix_gX_gY    (0)
  { "floatsptohfix_gX_gY", 1, 2, 17, 64,  0x0, { 0x5a800000,},_sym941, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym940_operands_operands,0,0,0, 0,0,&_sym939,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floatx2n'.
static struct adl_opcode _sym8224[] = {
  // floatx2n_gX_gY    (0)
  { "floatx2n_gX_gY", 1, 2, 17, 64,  0x0, { 0x50000000,},_sym944, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym943_operands_operands,0,0,0, 0,0,&_sym942,0,{}, 0,0,0,0,0,-1, },
  // floatx2n_gX_gY_I32    (1)
  { "floatx2n_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26000000,},_sym2678, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2677_operands_operands,0,0,0, 0,0,&_sym2676,0,{}, 0,0,0,0,0,1, },
// floatx2n_gX_I32    (2)
{ "floatx2n_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2675, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2673_operands_operands,_sym2674,1,0, 0,0,&_sym2671,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'fmac'.
static struct adl_opcode _sym8225[] = {
  // fmac_cc_gZ_gX_gY    (0)
  { "fmac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0840000,},_sym3733, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3732_operands_operands,0,0,1, 0,0,&_sym3731,0,{}, 0,0,0,0,0,1, },
  // fmac_cc_gZ_gX_gY    (1)
  { "fmac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0840000,},_sym6064, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym6063_operands_operands,0,0,1, 0,0,&_sym6062,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fmax'.
static struct adl_opcode _sym8226[] = {
  // fmax_gZ_gX_gY    (0)
  { "fmax_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b070000,},_sym3736, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym3735_operands_operands,0,0,0, 0,0,&_sym3734,0,{}, 0,0,0,0,0,-1, },
  // fmax_gZ_gX_gY    (1)
  { "fmax_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b070000,},_sym6067, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym6066_operands_operands,0,0,0, 0,0,&_sym6065,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fmin'.
static struct adl_opcode _sym8227[] = {
  // fmin_gZ_gX_gY    (0)
  { "fmin_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b060000,},_sym3739, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym3738_operands_operands,0,0,0, 0,0,&_sym3737,0,{}, 0,0,0,0,0,-1, },
  // fmin_gZ_gX_gY    (1)
  { "fmin_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b060000,},_sym6070, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym6069_operands_operands,0,0,0, 0,0,&_sym6068,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fmul'.
static struct adl_opcode _sym8228[] = {
  // fmul_cc_gZ_gX_gY    (0)
  { "fmul_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30040000,},_sym3742, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3741_operands_operands,0,0,1, 0,0,&_sym3740,0,{}, 0,0,0,0,0,1, },
  // fmul_cc_gZ_gX_gY    (1)
  { "fmul_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30040000,},_sym6073, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym6072_operands_operands,0,0,1, 0,0,&_sym6071,0,{}, 0,0,0,0,0,1, },
  // fmul_gX_gY_I32    (2)
  { "fmul_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x27040000,},_sym2681, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2680_operands_operands,0,0,1, 0,0,&_sym2679,0,{}, 0,0,0,0,0,2, },
// fmul_gX_gY_I32_fmul_gX_I32    (3)
{ "fmul_gX_gY_I32_fmul_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2686, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2684_operands_operands,_sym2685,1,0, 0,0,&_sym2682,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'fneg'.
static struct adl_opcode _sym8229[] = {
  // fneg_cc_gZ_gX    (0)
  { "fneg_cc_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym3747, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3745_operands_operands,_sym3746,1,1, 0,0,&_sym3743,0,{}, 0,0,0,0,0,1, },
  // fneg_cc_gZ_gX    (1)
  { "fneg_cc_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym6078, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6076_operands_operands,_sym6077,1,1, 0,0,&_sym6074,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fnop'.
static struct adl_opcode _sym8230[] = {
  // fnop    (0)
  { "fnop", 1, 8, 64, 64,  0x0, { 0x0,0x60000000,},_sym2959, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2957,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fns'.
static struct adl_opcode _sym8231[] = {
  // fns_gZ_gX    (0)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d800000,},_sym3750, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3749_operands_operands,0,0,0, 0,0,&_sym3748,0,{}, 0,0,0,0,0,-1, },
  // fns_gZ_gX    (1)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d800000,},_sym6081, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6080_operands_operands,0,0,0, 0,0,&_sym6079,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'frcp'.
static struct adl_opcode _sym8232[] = {
  // frcp_cc_gZ_gX    (0)
  { "frcp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xb1040000,},_sym3753, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3752_operands_operands,0,0,1, 0,0,&_sym3751,0,{}, 0,0,0,0,0,1, },
  // frcp_cc_gZ_gX    (1)
  { "frcp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xb1040000,},_sym6084, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6083_operands_operands,0,0,1, 0,0,&_sym6082,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fsub'.
static struct adl_opcode _sym8233[] = {
  // fsub_cc_gZ_gX_gY    (0)
  { "fsub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040000,},_sym3756, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym3755_operands_operands,0,0,2, 0,0,&_sym3754,0,{}, 0,0,0,0,0,1, },
  // fsub_cc_gZ_gX_gY    (1)
  { "fsub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040000,},_sym6087, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym6086_operands_operands,0,0,2, 0,0,&_sym6085,0,{}, 0,0,0,0,0,1, },
  // fsub_ucc_cond_gX_gY_I32    (2)
  { "fsub_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24840000,},_sym2689, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2688_operands_operands,0,0,2, 0,0,&_sym2687,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'hfixtofloatsp'.
static struct adl_opcode _sym8234[] = {
  // hfixtofloatsp_gX_gY    (0)
  { "hfixtofloatsp_gX_gY", 1, 2, 17, 64,  0x0, { 0x58800000,},_sym947, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym946_operands_operands,0,0,0, 0,0,&_sym945,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'int2sp'.
static struct adl_opcode _sym8235[] = {
  // int2sp_cc_gZ_gX    (0)
  { "int2sp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb000000,},_sym3759, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3758_operands_operands,0,0,1, 0,0,&_sym3757,0,{}, 0,0,0,0,0,1, },
  // int2sp_cc_gZ_gX    (1)
  { "int2sp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb000000,},_sym6090, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6089_operands_operands,0,0,1, 0,0,&_sym6088,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'jmp'.
static struct adl_opcode _sym8236[] = {
  // jmp_cc_au_gX    (0)
  { "jmp_cc_au_gX", 1, 4, 36, 64,  0x0, { 0x0,0x3e000000,},_sym1566, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1565_operands_operands,0,0,1, 0,0,&_sym1564,0,{}, 0,0,0,0,0,0, },
  // jmp_cc_pc_gX    (1)
  { "jmp_cc_pc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x3c000000,},_sym1586, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1585_operands_operands,0,0,1, 0,0,&_sym1584,0,{}, 0,0,0,0,0,1, },
  // jmp_pc_gX    (2)
  { "jmp_pc_gX", 1, 0, 36, 64,  0x0, { 0 },_sym1607, "^ *\\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 1, 1, 0, 0, 0, _sym1605_operands_operands,_sym1606,1,0, 0,0,&_sym1603,0,{}, 0,0,0,0,0,-1, },
  // jmp_au_pc_Is25_minus    (3)
  { "jmp_au_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1555, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1553_operands_operands,_sym1554,1,1, 0,0,&_sym1550,0,{}, 0,0,0,0,0,3, },
// jmp_cc_pc_Is25_minus    (4)
{ "jmp_cc_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1578, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1576_operands_operands,_sym1577,1,1, 0,0,&_sym1573,0,{}, 0,0,0,0,0,4, },
// jmp_au_pc_Is25_zero    (5)
{ "jmp_au_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1560, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1558_operands_operands,_sym1559,1,1, 0,0,&_sym1556,0,{}, 0,0,0,0,0,5, },
// jmp_cc_pc_Is25_zero    (6)
{ "jmp_cc_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1583, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1581_operands_operands,_sym1582,1,1, 0,0,&_sym1579,0,{}, 0,0,0,0,0,6, },
// jmp_au_pc_Is25    (7)
{ "jmp_au_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x36000000,},_sym1549, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1548_operands_operands,0,0,1, 0,0,&_sym1547,0,{}, 0,0,0,0,0,7, },
// jmp_cc_pc_Is25    (8)
{ "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x34000000,},_sym1572, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1571_operands_operands,0,0,1, 0,0,&_sym1570,0,{}, 0,0,0,0,0,8, },
// jmp_pc_Is25_minus    (9)
{ "jmp_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1597, "^ *\\[pc\\-([^},[[ ]+)\\]$", 0, 1, 1, 0, 0, 0, _sym1595_operands_operands,_sym1596,1,0, 0,0,&_sym1592,0,{}, 0,0,0,0,0,9, },
// jmp_pc_Is25_plus    (10)
{ "jmp_pc_Is25_plus", 1, 0, 36, 64,  0x0, { 0 },_sym1602, "^ *\\[pc([+-][^},[[ ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym1600_operands_operands,_sym1601,1,0, 0,0,&_sym1598,0,{}, 0,0,0,0,0,10, },
// jmp_cc_gX    (11)
{ "jmp_cc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x2c000000,},_sym1569, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1568_operands_operands,0,0,1, 0,0,&_sym1567,0,{}, 0,0,0,0,0,11, },
// jmp_au_gX    (12)
{ "jmp_au_gX", 1, 4, 36, 64,  0x0, { 0x0,0x2e000000,},_sym1546, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1545_operands_operands,0,0,1, 0,0,&_sym1544,0,{}, 0,0,0,0,0,12, },
// jmp_gX    (13)
{ "jmp_gX", 1, 0, 36, 64,  0x0, { 0 },_sym1591, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1589_operands_operands,_sym1590,1,0, 0,0,&_sym1587,0,{}, 0,0,0,0,0,-1, },
// jmp_cc_Iu25    (14)
{ "jmp_cc_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x24000000,},_sym1563, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1562_operands_operands,0,0,1, 0,0,&_sym1561,0,{}, 0,0,0,0,0,14, },
// jmp_au_Iu25    (15)
{ "jmp_au_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x26000000,},_sym1543, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1542_operands_operands,0,0,1, 0,0,&_sym1541,0,{}, 0,0,0,0,0,15, },
// jmp_Iu25    (16)
{ "jmp_Iu25", 1, 0, 36, 64,  0x0, { 0 },_sym1540, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1538_operands_operands,_sym1539,1,0, 0,0,&_sym1536,0,{}, 0,0,0,0,0,16, },
};

// Instructions named 'jsr'.
static struct adl_opcode _sym8237[] = {
  // jsr_au_pc_gX    (0)
  { "jsr_au_pc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x3a000000,},_sym1630, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1629_operands_operands,0,0,1, 0,0,&_sym1628,0,{}, 0,0,0,0,0,0, },
  // jsr_cc_pc_gX    (1)
  { "jsr_cc_pc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x38000000,},_sym1653, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1652_operands_operands,0,0,1, 0,0,&_sym1651,0,{}, 0,0,0,0,0,1, },
  // jsr_au_pc_Is25_minus    (2)
  { "jsr_au_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1622, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1620_operands_operands,_sym1621,1,1, 0,0,&_sym1617,0,{}, 0,0,0,0,0,2, },
// jsr_cc_pc_Is25_minus    (3)
{ "jsr_cc_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1645, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1643_operands_operands,_sym1644,1,1, 0,0,&_sym1640,0,{}, 0,0,0,0,0,3, },
// jsr_au_pc_Is25_zero    (4)
{ "jsr_au_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1627, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1625_operands_operands,_sym1626,1,1, 0,0,&_sym1623,0,{}, 0,0,0,0,0,4, },
// jsr_cc_pc_Is25_zero    (5)
{ "jsr_cc_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1650, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1648_operands_operands,_sym1649,1,1, 0,0,&_sym1646,0,{}, 0,0,0,0,0,5, },
// jsr_au_pc_Is25    (6)
{ "jsr_au_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x32000000,},_sym1616, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1615_operands_operands,0,0,1, 0,0,&_sym1614,0,{}, 0,0,0,0,0,6, },
// jsr_cc_pc_Is25    (7)
{ "jsr_cc_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x30000000,},_sym1639, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1638_operands_operands,0,0,1, 0,0,&_sym1637,0,{}, 0,0,0,0,0,7, },
// jsr_au_gX    (8)
{ "jsr_au_gX", 1, 4, 36, 64,  0x0, { 0x0,0x2a000000,},_sym1613, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1612_operands_operands,0,0,1, 0,0,&_sym1611,0,{}, 0,0,0,0,0,8, },
// jsr_cc_gX    (9)
{ "jsr_cc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x28000000,},_sym1636, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1635_operands_operands,0,0,1, 0,0,&_sym1634,0,{}, 0,0,0,0,0,9, },
// jsr_au_Iu25    (10)
{ "jsr_au_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x22000000,},_sym1610, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1609_operands_operands,0,0,1, 0,0,&_sym1608,0,{}, 0,0,0,0,0,10, },
// jsr_cc_Iu25    (11)
{ "jsr_cc_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x20000000,},_sym1633, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1632_operands_operands,0,0,1, 0,0,&_sym1631,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ld'.
static struct adl_opcode _sym8238[] = {
  // ld_line_agX_is9_Line0_wide_imm    (0)
  { "ld_line_agX_is9_Line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym586, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym584_operands_operands,_sym585,1,0, 0,0,&_sym582,0,{}, 0,0,0,0,0,5, },
// ld_line_agX_is9_Line1_wide_imm    (1)
{ "ld_line_agX_is9_Line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym592, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym590_operands_operands,_sym591,1,0, 0,0,&_sym588,0,{}, 0,0,0,0,0,1, },
// ld_Rx_normal_opVld    (2)
{ "ld_Rx_normal_opVld", 1, 0, 7, 64,  0x0, { 0 },_sym3033, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3031_operands_operands,_sym3032,1,0, 0,0,&_sym3029,0,{}, 0,0,0,0,0,-1, },
// ld_br_agX_agY_ld    (3)
{ "ld_br_agX_agY_ld", 1, 0, 19, 64,  0x0, { 0 },_sym577, "^ *(\\.br|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym575_operands_operands,_sym576,1,0, 0,0,&_sym573,0,{}, 0,0,0,0,0,3, },
// ldB_Rx_opB    (4)
{ "ldB_Rx_opB", 1, 0, 17, 64,  0x0, { 0 },_sym956, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym954_operands_operands,_sym955,1,0, 0,0,&_sym952,0,{}, 0,0,0,0,0,-1, },
// ldA_line_agX_is9_wide_imm_ld    (5)
{ "ldA_line_agX_is9_wide_imm_ld", 1, 0, 19, 64,  0x0, { 0 },_sym548, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym546_operands_operands,_sym547,1,0, 0,0,&_sym542,0,{}, 0,0,0,0,0,5, },
// ldS_GX_agY_Is9_line0_wide_imm_ld    (6)
{ "ldS_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3783, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3781_operands_operands,_sym3782,1,0, 0,0,&_sym3779,0,{}, 0,0,0,0,0,54, },
// ldS_GX_agY_Is9_line0_wide_imm_ld    (7)
{ "ldS_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6114, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6112_operands_operands,_sym6113,1,0, 0,0,&_sym6110,0,{}, 0,0,0,0,0,54, },
// ldS_GX_agY_Is9_line1_wide_imm_ld    (8)
{ "ldS_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3789, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3787_operands_operands,_sym3788,1,0, 0,0,&_sym3785,0,{}, 0,0,0,0,0,9, },
// ldS_GX_agY_Is9_line1_wide_imm_ld    (9)
{ "ldS_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6120, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6118_operands_operands,_sym6119,1,0, 0,0,&_sym6116,0,{}, 0,0,0,0,0,9, },
// ld_h_agY_Is9    (10)
{ "ld_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000060,},_sym6314, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6313_operands_operands,0,0,0, 0,0,&_sym6312,0,{}, 0,0,0,0,0,11, },
// ld_h_agY_Is9    (11)
{ "ld_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000060,},_sym3983, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3982_operands_operands,0,0,0, 0,0,&_sym3981,0,{}, 0,0,0,0,0,11, },
// ld_H_agY_Is9    (12)
{ "ld_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym6256, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6254_operands_operands,_sym6255,1,0, 0,0,&_sym6252,0,{}, 0,0,0,0,0,13, },
// ld_H_agY_Is9    (13)
{ "ld_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym3925, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3923_operands_operands,_sym3924,1,0, 0,0,&_sym3921,0,{}, 0,0,0,0,0,13, },
// ld_h_sp_Is10    (14)
{ "ld_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000060,},_sym6322, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6321_operands_operands,0,0,0, 0,0,&_sym6320,0,{}, 0,0,0,0,0,15, },
// ld_h_sp_Is10    (15)
{ "ld_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000060,},_sym3991, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym3990_operands_operands,0,0,0, 0,0,&_sym3989,0,{}, 0,0,0,0,0,15, },
// ld_H_sp_Is10    (16)
{ "ld_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym3935, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym3933_operands_operands,_sym3934,1,0, 0,0,&_sym3931,0,{}, 0,0,0,0,0,17, },
// ld_H_sp_Is10    (17)
{ "ld_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6266, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6264_operands_operands,_sym6265,1,0, 0,0,&_sym6262,0,{}, 0,0,0,0,0,17, },
// ldS_GX_agY_u_Is9_line0_wide_imm_ld    (18)
{ "ldS_GX_agY_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6156, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6154_operands_operands,_sym6155,1,0, 0,0,&_sym6152,0,{}, 0,0,0,0,0,56, },
// ldS_GX_agY_u_Is9_line0_wide_imm_ld    (19)
{ "ldS_GX_agY_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3825, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3823_operands_operands,_sym3824,1,0, 0,0,&_sym3821,0,{}, 0,0,0,0,0,56, },
// ldS_GX_agY_u_Is9_line1_wide_imm_ld    (20)
{ "ldS_GX_agY_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6162, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6160_operands_operands,_sym6161,1,0, 0,0,&_sym6158,0,{}, 0,0,0,0,0,21, },
// ldS_GX_agY_u_Is9_line1_wide_imm_ld    (21)
{ "ldS_GX_agY_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3831, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3829_operands_operands,_sym3830,1,0, 0,0,&_sym3827,0,{}, 0,0,0,0,0,21, },
// ld_gZ_agX_agY_minus    (22)
{ "ld_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6290, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6288_operands_operands,_sym6289,1,0, 0,0,&_sym6286,0,{}, 0,0,0,0,0,-1, },
// ld_gZ_agX_agY_plus    (23)
{ "ld_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6295, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6293_operands_operands,_sym6294,1,0, 0,0,&_sym6291,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_u_agY_plus    (24)
{ "ld_u_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6413, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6411_operands_operands,_sym6412,1,0, 0,0,&_sym6409,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_u_agY_minus    (25)
{ "ld_u_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6408, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6406_operands_operands,_sym6407,1,0, 0,0,&_sym6404,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_u_agY_plus    (26)
{ "ld_u_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4082, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4080_operands_operands,_sym4081,1,0, 0,0,&_sym4078,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_u_agY_minus    (27)
{ "ld_u_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4077, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4075_operands_operands,_sym4076,1,0, 0,0,&_sym4073,0,{}, 0,0,0,0,0,-1, },
// ld_gZ_agX_agY_plus    (28)
{ "ld_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym3964, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym3962_operands_operands,_sym3963,1,0, 0,0,&_sym3960,0,{}, 0,0,0,0,0,-1, },
// ld_gZ_agX_agY_minus    (29)
{ "ld_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym3959, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym3957_operands_operands,_sym3958,1,0, 0,0,&_sym3955,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_plus    (30)
{ "ld_u_H_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4016, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4014_operands_operands,_sym4015,1,0, 0,0,&_sym4012,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_plus    (31)
{ "ld_u_h_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6439, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6437_operands_operands,_sym6438,1,0, 0,0,&_sym6435,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_minus    (32)
{ "ld_u_h_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6434, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6432_operands_operands,_sym6433,1,0, 0,0,&_sym6430,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_plus    (33)
{ "ld_u_H_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6347, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6345_operands_operands,_sym6346,1,0, 0,0,&_sym6343,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_minus    (34)
{ "ld_u_H_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6342, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6340_operands_operands,_sym6341,1,0, 0,0,&_sym6338,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_plus    (35)
{ "ld_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6311, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6309_operands_operands,_sym6310,1,0, 0,0,&_sym6307,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_minus    (36)
{ "ld_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6306, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6304_operands_operands,_sym6305,1,0, 0,0,&_sym6302,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_minus    (37)
{ "ld_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym3915, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3913_operands_operands,_sym3914,1,0, 0,0,&_sym3911,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_plus    (38)
{ "ld_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym3920, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3918_operands_operands,_sym3919,1,0, 0,0,&_sym3916,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_plus    (39)
{ "ld_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6251, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6249_operands_operands,_sym6250,1,0, 0,0,&_sym6247,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_minus    (40)
{ "ld_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6246, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6244_operands_operands,_sym6245,1,0, 0,0,&_sym6242,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_minus    (41)
{ "ld_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym3975, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3973_operands_operands,_sym3974,1,0, 0,0,&_sym3971,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_minus    (42)
{ "ld_u_H_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4011, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4009_operands_operands,_sym4010,1,0, 0,0,&_sym4007,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_plus    (43)
{ "ld_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym3980, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3978_operands_operands,_sym3979,1,0, 0,0,&_sym3976,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_minus    (44)
{ "ld_u_h_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4103, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4101_operands_operands,_sym4102,1,0, 0,0,&_sym4099,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_plus    (45)
{ "ld_u_h_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4108, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4106_operands_operands,_sym4107,1,0, 0,0,&_sym4104,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_u_Is9    (46)
{ "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600060,},_sym6450, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym6449_operands_operands,0,0,0, 0,0,&_sym6448,0,{}, 0,0,0,0,0,48, },
// ld_u_H_agY_u_Is9    (47)
{ "ld_u_H_agY_u_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym4031, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym4029_operands_operands,_sym4030,1,0, 0,0,&_sym4027,0,{}, 0,0,0,0,0,49, },
// ld_u_h_agY_u_Is9    (48)
{ "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600060,},_sym4119, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym4118_operands_operands,0,0,0, 0,0,&_sym4117,0,{}, 0,0,0,0,0,48, },
// ld_u_H_agY_u_Is9    (49)
{ "ld_u_H_agY_u_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym6362, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym6360_operands_operands,_sym6361,1,0, 0,0,&_sym6358,0,{}, 0,0,0,0,0,49, },
// ld_H_Iu19_LO    (50)
{ "ld_H_Iu19_LO", 1, 0, 29, 64,  0x0, { 0 },_sym6241, "^ *H,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym6239_operands_operands,_sym6240,1,0, 0,0,&_sym6237,0,{}, 0,0,0,0,0,52, },
// ld_h_Iu19_LO    (51)
{ "ld_h_Iu19_LO", 1, 3, 29, 64,  0x0, { 0x40000060,},_sym6298, "^ *h,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym6297_operands_operands,0,0,0, 0,0,&_sym6296,0,{}, 0,0,0,0,0,53, },
// ld_H_Iu19_HI    (52)
{ "ld_H_Iu19_HI", 1, 0, 29, 64,  0x0, { 0 },_sym3910, "^ *H,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym3908_operands_operands,_sym3909,1,0, 0,0,&_sym3906,0,{}, 0,0,0,0,0,52, },
// ld_h_Iu19_HI    (53)
{ "ld_h_Iu19_HI", 1, 3, 29, 64,  0x0, { 0x40000060,},_sym3967, "^ *h,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym3966_operands_operands,0,0,0, 0,0,&_sym3965,0,{}, 0,0,0,0,0,53, },
// ld_gY_agXIs18    (54)
{ "ld_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1718, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1716_operands_operands,_sym1717,1,0, 0,0,&_sym1714,0,{}, 0,0,0,0,0,54, },
// ld_agY_spIs21    (55)
{ "ld_agY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym1707, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1705_operands_operands,_sym1706,1,0, 0,0,&_sym1703,0,{}, 0,0,0,0,0,55, },
// ld_gY_agX_Is18    (56)
{ "ld_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym1729, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1727_operands_operands,_sym1728,1,0, 0,0,&_sym1725,0,{}, 0,0,0,0,0,56, },
// ldw_gX_Iu22_ld    (57)
{ "ldw_gX_Iu22_ld", 1, 0, 58, 64,  0x0, { 0 },_sym2727, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2725_operands_operands,_sym2726,1,0, 0,0,&_sym2723,0,{}, 0,0,0,0,0,57, },
};

// Instructions named 'ld.2scomp'.
static struct adl_opcode _sym8239[] = {
  // ld_2scomp_Rx    (0)
  { "ld_2scomp_Rx", 1, 1, 7, 64,  0x0, { 0xd0000000,},_sym3003, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3002_operands_operands,0,0,0, 0,0,&_sym3001,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.el_rev'.
static struct adl_opcode _sym8240[] = {
  // ld_el_rev    (0)
  { "ld_el_rev", 1, 1, 7, 64,  0x0, { 0xe0000000,},_sym3042, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3041_operands_operands,0,0,0, 0,0,&_sym3040,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.h2h'.
static struct adl_opcode _sym8241[] = {
  // ld_Rx_h2h    (0)
  { "ld_Rx_h2h", 1, 1, 7, 64,  0x0, { 0x30000000,},_sym3006, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3005_operands_operands,0,0,0, 0,0,&_sym3004,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.h2l'.
static struct adl_opcode _sym8242[] = {
  // ld_Rx_h2l    (0)
  { "ld_Rx_h2l", 1, 1, 7, 64,  0x0, { 0x60000000,},_sym3009, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3008_operands_operands,0,0,0, 0,0,&_sym3007,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.h2l_l2h'.
static struct adl_opcode _sym8243[] = {
  // ld_Rx_h2l_l2h    (0)
  { "ld_Rx_h2l_l2h", 1, 1, 7, 64,  0x0, { 0x40000000,},_sym3012, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3011_operands_operands,0,0,0, 0,0,&_sym3010,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.l2h'.
static struct adl_opcode _sym8244[] = {
  // ld_Rx_l2h    (0)
  { "ld_Rx_l2h", 1, 1, 7, 64,  0x0, { 0x70000000,},_sym3015, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3014_operands_operands,0,0,0, 0,0,&_sym3013,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.l2h_h2l'.
static struct adl_opcode _sym8245[] = {
  // ld_Rx_l2h_h2l    (0)
  { "ld_Rx_l2h_h2l", 1, 1, 7, 64,  0x0, { 0x50000000,},_sym3018, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3017_operands_operands,0,0,0, 0,0,&_sym3016,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.l2l'.
static struct adl_opcode _sym8246[] = {
  // ld_Rx_l2l    (0)
  { "ld_Rx_l2l", 1, 1, 7, 64,  0x0, { 0x20000000,},_sym3021, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3020_operands_operands,0,0,0, 0,0,&_sym3019,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.laddr'.
static struct adl_opcode _sym8247[] = {
  // ldA_line_agX_is9_ld_line1    (0)
  { "ldA_line_agX_is9_ld_line1", 1, 0, 19, 64,  0x0, { 0 },_sym528, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym526_operands_operands,_sym527,1,0, 0,0,&_sym524,0,{}, 0,0,0,0,0,0, },
// ldS_GX_agY_Is9_ld_line    (1)
{ "ldS_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym3772, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3770_operands_operands,_sym3771,1,0, 0,0,&_sym3768,0,{}, 0,0,0,0,0,2, },
// ldS_GX_agY_Is9_ld_line    (2)
{ "ldS_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6103, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6101_operands_operands,_sym6102,1,0, 0,0,&_sym6099,0,{}, 0,0,0,0,0,2, },
// ldS_GX_agY_u_Is9_ld_line    (3)
{ "ldS_GX_agY_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym3814, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3812_operands_operands,_sym3813,1,0, 0,0,&_sym3810,0,{}, 0,0,0,0,0,4, },
// ldS_GX_agY_u_Is9_ld_line    (4)
{ "ldS_GX_agY_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6145, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6143_operands_operands,_sym6144,1,0, 0,0,&_sym6141,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'ld.laddr.u'.
static struct adl_opcode _sym8248[] = {
  // ldS_u_GX_agY_Is9_ld_line    (0)
  { "ldS_u_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym3864, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3862_operands_operands,_sym3863,1,0, 0,0,&_sym3860,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_ld_line    (1)
{ "ldS_u_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6195, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6193_operands_operands,_sym6194,1,0, 0,0,&_sym6191,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld.normal'.
static struct adl_opcode _sym8249[] = {
  // ld_Rx_normal    (0)
  { "ld_Rx_normal", 1, 1, 7, 64,  0x0, { 0x10000000,},_sym3027, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3026_operands_operands,0,0,0, 0,0,&_sym3025,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.qam'.
static struct adl_opcode _sym8250[] = {
  // ld_qam_Rx    (0)
  { "ld_qam_Rx", 1, 1, 7, 64,  0x0, { 0xb0000000,},_sym3045, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3044_operands_operands,0,0,0, 0,0,&_sym3043,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.replace_h'.
static struct adl_opcode _sym8251[] = {
  // ld_Rx_replace_h    (0)
  { "ld_Rx_replace_h", 1, 1, 7, 64,  0x0, { 0x80000000,},_sym3036, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3035_operands_operands,0,0,0, 0,0,&_sym3034,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.replace_l'.
static struct adl_opcode _sym8252[] = {
  // ld_Rx_replace_l    (0)
  { "ld_Rx_replace_l", 1, 1, 7, 64,  0x0, { 0x90000000,},_sym3039, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3038_operands_operands,0,0,0, 0,0,&_sym3037,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.u'.
static struct adl_opcode _sym8253[] = {
  // ldS_u_GX_agY_Is9_line0_wide_imm_ld    (0)
  { "ldS_u_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3875, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3873_operands_operands,_sym3874,1,0, 0,0,&_sym3871,0,{}, 0,0,0,0,0,26, },
// ldS_u_GX_agY_Is9_line0_wide_imm_ld    (1)
{ "ldS_u_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6206, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6204_operands_operands,_sym6205,1,0, 0,0,&_sym6202,0,{}, 0,0,0,0,0,26, },
// ldS_u_GX_agY_Is9_line1_wide_imm_ld    (2)
{ "ldS_u_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3881, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3879_operands_operands,_sym3880,1,0, 0,0,&_sym3877,0,{}, 0,0,0,0,0,3, },
// ldS_u_GX_agY_Is9_line1_wide_imm_ld    (3)
{ "ldS_u_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6212, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6210_operands_operands,_sym6211,1,0, 0,0,&_sym6208,0,{}, 0,0,0,0,0,3, },
// ld_u_gX_sp_Is10    (4)
{ "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200000,},_sym6381, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6380_operands_operands,0,0,0, 0,0,&_sym6379,0,{}, 0,0,0,0,0,5, },
// ld_u_gX_sp_Is10    (5)
{ "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200000,},_sym4050, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4049_operands_operands,0,0,0, 0,0,&_sym4048,0,{}, 0,0,0,0,0,5, },
// ld_u_h_agY_Is9    (6)
{ "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200060,},_sym6442, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6441_operands_operands,0,0,0, 0,0,&_sym6440,0,{}, 0,0,0,0,0,9, },
// ld_u_H_agY_Is9    (7)
{ "ld_u_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym4021, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4019_operands_operands,_sym4020,1,0, 0,0,&_sym4017,0,{}, 0,0,0,0,0,8, },
// ld_u_H_agY_Is9    (8)
{ "ld_u_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym6352, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6350_operands_operands,_sym6351,1,0, 0,0,&_sym6348,0,{}, 0,0,0,0,0,8, },
// ld_u_h_agY_Is9    (9)
{ "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200060,},_sym4111, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4110_operands_operands,0,0,0, 0,0,&_sym4109,0,{}, 0,0,0,0,0,9, },
// ld_u_h_sp_Is10    (10)
{ "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200060,},_sym4127, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym4126_operands_operands,0,0,0, 0,0,&_sym4125,0,{}, 0,0,0,0,0,11, },
// ld_u_h_sp_Is10    (11)
{ "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200060,},_sym6458, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6457_operands_operands,0,0,0, 0,0,&_sym6456,0,{}, 0,0,0,0,0,11, },
// ld_u_H_sp_Is10    (12)
{ "ld_u_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6372, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6370_operands_operands,_sym6371,1,0, 0,0,&_sym6368,0,{}, 0,0,0,0,0,13, },
// ld_u_H_sp_Is10    (13)
{ "ld_u_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym4041, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym4039_operands_operands,_sym4040,1,0, 0,0,&_sym4037,0,{}, 0,0,0,0,0,13, },
// ld_u_gZ_agX_agY_u_plus    (14)
{ "ld_u_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4069, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4067_operands_operands,_sym4068,1,0, 0,0,&_sym4065,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_agY_u_minus    (15)
{ "ld_u_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4064, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4062_operands_operands,_sym4063,1,0, 0,0,&_sym4060,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_agY_u_minus    (16)
{ "ld_u_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6395, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6393_operands_operands,_sym6394,1,0, 0,0,&_sym6391,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_agY_u_plus    (17)
{ "ld_u_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6400, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6398_operands_operands,_sym6399,1,0, 0,0,&_sym6396,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_plus    (18)
{ "ld_u_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4095, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym4093_operands_operands,_sym4094,1,0, 0,0,&_sym4091,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_minus    (19)
{ "ld_u_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4090, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym4088_operands_operands,_sym4089,1,0, 0,0,&_sym4086,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_minus    (20)
{ "ld_u_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6332, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6330_operands_operands,_sym6331,1,0, 0,0,&_sym6328,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_plus    (21)
{ "ld_u_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6337, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6335_operands_operands,_sym6336,1,0, 0,0,&_sym6333,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_plus    (22)
{ "ld_u_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4006, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym4004_operands_operands,_sym4005,1,0, 0,0,&_sym4002,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_minus    (23)
{ "ld_u_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6421, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6419_operands_operands,_sym6420,1,0, 0,0,&_sym6417,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_plus    (24)
{ "ld_u_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6426, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6424_operands_operands,_sym6425,1,0, 0,0,&_sym6422,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_minus    (25)
{ "ld_u_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4001, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3999_operands_operands,_sym4000,1,0, 0,0,&_sym3997,0,{}, 0,0,0,0,0,-1, },
// ld_u_gY_agXIs18    (26)
{ "ld_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1740, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1738_operands_operands,_sym1739,1,0, 0,0,&_sym1736,0,{}, 0,0,0,0,0,26, },
// ld_u_gY_spIs21    (27)
{ "ld_u_gY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym1751, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1749_operands_operands,_sym1750,1,0, 0,0,&_sym1747,0,{}, 0,0,0,0,0,27, },
};

// Instructions named 'ld.u.x2'.
static struct adl_opcode _sym8254[] = {
  // ld_u_x2_gZ_agX_agY_u_minus    (0)
  { "ld_u_x2_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4140, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4138_operands_operands,_sym4139,1,0, 0,0,&_sym4136,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_agY_u_plus    (1)
  { "ld_u_x2_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4145, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4143_operands_operands,_sym4144,1,0, 0,0,&_sym4141,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_agY_u_minus    (2)
  { "ld_u_x2_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6471, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6469_operands_operands,_sym6470,1,0, 0,0,&_sym6467,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_agY_u_plus    (3)
  { "ld_u_x2_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6476, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6474_operands_operands,_sym6475,1,0, 0,0,&_sym6472,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.x2'.
static struct adl_opcode _sym8255[] = {
  // ld_u_x2_gZ_agX_u_agY_minus    (0)
  { "ld_u_x2_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4153, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4151_operands_operands,_sym4152,1,0, 0,0,&_sym4149,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_u_agY_plus    (1)
  { "ld_u_x2_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4158, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4156_operands_operands,_sym4157,1,0, 0,0,&_sym4154,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_minus    (2)
  { "ld_x2_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4166, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4164_operands_operands,_sym4165,1,0, 0,0,&_sym4162,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_plus    (3)
  { "ld_x2_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4171, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4169_operands_operands,_sym4170,1,0, 0,0,&_sym4167,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_u_agY_minus    (4)
  { "ld_u_x2_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6484, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6482_operands_operands,_sym6483,1,0, 0,0,&_sym6480,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_u_agY_plus    (5)
  { "ld_u_x2_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6489, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6487_operands_operands,_sym6488,1,0, 0,0,&_sym6485,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_minus    (6)
  { "ld_x2_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6497, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6495_operands_operands,_sym6496,1,0, 0,0,&_sym6493,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_plus    (7)
  { "ld_x2_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6502, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6500_operands_operands,_sym6501,1,0, 0,0,&_sym6498,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_agy_spis21_zero'.
static struct adl_opcode _sym8256[] = {
  // ld_agY_spIs21_zero    (0)
  { "ld_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1712, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1710_operands_operands,_sym1711,1,0, 0,0,&_sym1708,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gx_sp_is10'.
static struct adl_opcode _sym8257[] = {
  // ld_gX_sp_Is10    (0)
  { "ld_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym3946, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym3944_operands_operands,_sym3945,1,0, 0,0,&_sym3942,0,{}, 0,0,0,0,0,1, },
// ld_gX_sp_Is10    (1)
{ "ld_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6277, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym6275_operands_operands,_sym6276,1,0, 0,0,&_sym6273,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_gx_sp_is10_zero'.
static struct adl_opcode _sym8258[] = {
  // ld_gX_sp_Is10_zero    (0)
  { "ld_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3951, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3949_operands_operands,_sym3950,1,0, 0,0,&_sym3947,0,{}, 0,0,0,0,0,-1, },
// ld_gX_sp_Is10_zero    (1)
{ "ld_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6282, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6280_operands_operands,_sym6281,1,0, 0,0,&_sym6278,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gy_agx_is18_zero'.
static struct adl_opcode _sym8259[] = {
  // ld_gY_agX_Is18_zero    (0)
  { "ld_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1734, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1732_operands_operands,_sym1733,1,0, 0,0,&_sym1730,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gy_agxis18_zero'.
static struct adl_opcode _sym8260[] = {
  // ld_gY_agXIs18_zero    (0)
  { "ld_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1723, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1721_operands_operands,_sym1722,1,0, 0,0,&_sym1719,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gz_agx_agy'.
static struct adl_opcode _sym8261[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000000,},_sym3954, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym3953_operands_operands,0,0,0, 0,0,&_sym3952,0,{}, 0,0,0,0,0,1, },
// ld_gZ_agX_agY    (1)
{ "ld_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000000,},_sym6285, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6284_operands_operands,0,0,0, 0,0,&_sym6283,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_h_agx_agy'.
static struct adl_opcode _sym8262[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000060,},_sym3970, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym3969_operands_operands,0,0,0, 0,0,&_sym3968,0,{}, 0,0,0,0,0,1, },
// ld_h_agX_agY    (1)
{ "ld_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000060,},_sym6301, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym6300_operands_operands,0,0,0, 0,0,&_sym6299,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_h_agy_is9_zero'.
static struct adl_opcode _sym8263[] = {
  // ld_H_agY_Is9_zero    (0)
  { "ld_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3930, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3928_operands_operands,_sym3929,1,0, 0,0,&_sym3926,0,{}, 0,0,0,0,0,-1, },
// ld_h_agY_Is9_zero    (1)
{ "ld_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3988, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3986_operands_operands,_sym3987,1,0, 0,0,&_sym3984,0,{}, 0,0,0,0,0,-1, },
// ld_H_agY_Is9_zero    (2)
{ "ld_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6261, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6259_operands_operands,_sym6260,1,0, 0,0,&_sym6257,0,{}, 0,0,0,0,0,-1, },
// ld_h_agY_Is9_zero    (3)
{ "ld_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6319, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6317_operands_operands,_sym6318,1,0, 0,0,&_sym6315,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_h_sp_is10_zero'.
static struct adl_opcode _sym8264[] = {
  // ld_H_sp_Is10_zero    (0)
  { "ld_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3940, "$", 0, 0, 0, 0, 0, 0, 0,_sym3939,1,0, 0,0,&_sym3936,0,{}, 0,0,0,0,0,-1, },
  // ld_h_sp_Is10_zero    (1)
  { "ld_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3996, "$", 0, 0, 0, 0, 0, 0, 0,_sym3995,1,0, 0,0,&_sym3992,0,{}, 0,0,0,0,0,-1, },
  // ld_H_sp_Is10_zero    (2)
  { "ld_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6271, "$", 0, 0, 0, 0, 0, 0, 0,_sym6270,1,0, 0,0,&_sym6267,0,{}, 0,0,0,0,0,-1, },
  // ld_h_sp_Is10_zero    (3)
  { "ld_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6327, "$", 0, 0, 0, 0, 0, 0, 0,_sym6326,1,0, 0,0,&_sym6323,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_rx_nop'.
static struct adl_opcode _sym8265[] = {
  // ld_Rx_nop    (0)
  { "ld_Rx_nop", 1, 1, 7, 64,  0x0, { },_sym3024, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3022,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gx_sp_is10_zero'.
static struct adl_opcode _sym8266[] = {
  // ld_u_gX_sp_Is10_zero    (0)
  { "ld_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4056, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4054_operands_operands,_sym4055,1,0, 0,0,&_sym4052,0,{}, 0,0,0,0,0,-1, },
// ld_u_gX_sp_Is10_zero    (1)
{ "ld_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6387, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6385_operands_operands,_sym6386,1,0, 0,0,&_sym6383,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gy_agxis18_zero'.
static struct adl_opcode _sym8267[] = {
  // ld_u_gY_agXIs18_zero    (0)
  { "ld_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1745, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1743_operands_operands,_sym1744,1,0, 0,0,&_sym1741,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gy_spis21_zero'.
static struct adl_opcode _sym8268[] = {
  // ld_u_gY_spIs21_zero    (0)
  { "ld_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1756, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1754_operands_operands,_sym1755,1,0, 0,0,&_sym1752,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gz_agx_agy_u'.
static struct adl_opcode _sym8269[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc200000,},_sym4059, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4058_operands_operands,0,0,0, 0,0,&_sym4057,0,{}, 0,0,0,0,0,1, },
// ld_u_gZ_agX_agY_u    (1)
{ "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc200000,},_sym6390, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6389_operands_operands,0,0,0, 0,0,&_sym6388,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_gz_agx_u_agy'.
static struct adl_opcode _sym8270[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600000,},_sym4072, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4071_operands_operands,0,0,0, 0,0,&_sym4070,0,{}, 0,0,0,0,0,1, },
// ld_u_gZ_agX_u_agY    (1)
{ "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600000,},_sym6403, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6402_operands_operands,0,0,0, 0,0,&_sym6401,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_h_agx_agy'.
static struct adl_opcode _sym8271[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc200060,},_sym4085, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym4084_operands_operands,0,0,0, 0,0,&_sym4083,0,{}, 0,0,0,0,0,1, },
// ld_u_h_agX_agY    (1)
{ "ld_u_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc200060,},_sym6416, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym6415_operands_operands,0,0,0, 0,0,&_sym6414,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_h_agx_u_agy'.
static struct adl_opcode _sym8272[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600060,},_sym4098, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym4097_operands_operands,0,0,0, 0,0,&_sym4096,0,{}, 0,0,0,0,0,1, },
// ld_u_h_agX_u_agY    (1)
{ "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600060,},_sym6429, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym6428_operands_operands,0,0,0, 0,0,&_sym6427,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_h_agy_is9_zero'.
static struct adl_opcode _sym8273[] = {
  // ld_u_H_agY_Is9_zero    (0)
  { "ld_u_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4026, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4024_operands_operands,_sym4025,1,0, 0,0,&_sym4022,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_Is9_zero    (1)
{ "ld_u_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4116, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4114_operands_operands,_sym4115,1,0, 0,0,&_sym4112,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agY_Is9_zero    (2)
{ "ld_u_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6357, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6355_operands_operands,_sym6356,1,0, 0,0,&_sym6353,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_Is9_zero    (3)
{ "ld_u_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6447, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6445_operands_operands,_sym6446,1,0, 0,0,&_sym6443,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_h_agy_u_is9_zero'.
static struct adl_opcode _sym8274[] = {
  // ld_u_H_agY_u_Is9_zero    (0)
  { "ld_u_H_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4036, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4034_operands_operands,_sym4035,1,0, 0,0,&_sym4032,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_u_Is9_zero    (1)
{ "ld_u_h_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4124, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4122_operands_operands,_sym4123,1,0, 0,0,&_sym4120,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agY_u_Is9_zero    (2)
{ "ld_u_H_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6367, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6365_operands_operands,_sym6366,1,0, 0,0,&_sym6363,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_u_Is9_zero    (3)
{ "ld_u_h_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6455, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6453_operands_operands,_sym6454,1,0, 0,0,&_sym6451,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_h_sp_is10_zero'.
static struct adl_opcode _sym8275[] = {
  // ld_u_H_sp_Is10_zero    (0)
  { "ld_u_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4046, "$", 0, 0, 0, 0, 0, 0, 0,_sym4045,1,0, 0,0,&_sym4042,0,{}, 0,0,0,0,0,-1, },
  // ld_u_h_sp_Is10_zero    (1)
  { "ld_u_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4132, "$", 0, 0, 0, 0, 0, 0, 0,_sym4131,1,0, 0,0,&_sym4128,0,{}, 0,0,0,0,0,-1, },
  // ld_u_H_sp_Is10_zero    (2)
  { "ld_u_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6377, "$", 0, 0, 0, 0, 0, 0, 0,_sym6376,1,0, 0,0,&_sym6373,0,{}, 0,0,0,0,0,-1, },
  // ld_u_h_sp_Is10_zero    (3)
  { "ld_u_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6463, "$", 0, 0, 0, 0, 0, 0, 0,_sym6462,1,0, 0,0,&_sym6459,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_x2_gz_agx_agy_u'.
static struct adl_opcode _sym8276[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc201000,},_sym4135, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4134_operands_operands,0,0,0, 0,0,&_sym4133,0,{}, 0,0,0,0,0,1, },
// ld_u_x2_gZ_agX_agY_u    (1)
{ "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc201000,},_sym6466, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6465_operands_operands,0,0,0, 0,0,&_sym6464,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_x2_gz_agx_u_agy'.
static struct adl_opcode _sym8277[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc601000,},_sym4148, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4147_operands_operands,0,0,0, 0,0,&_sym4146,0,{}, 0,0,0,0,0,1, },
// ld_u_x2_gZ_agX_u_agY    (1)
{ "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc601000,},_sym6479, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6478_operands_operands,0,0,0, 0,0,&_sym6477,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_x2_gz_agx_agy'.
static struct adl_opcode _sym8278[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc001000,},_sym4161, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4160_operands_operands,0,0,0, 0,0,&_sym4159,0,{}, 0,0,0,0,0,1, },
// ld_x2_gZ_agX_agY    (1)
{ "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc001000,},_sym6492, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6491_operands_operands,0,0,0, 0,0,&_sym6490,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lda'.
static struct adl_opcode _sym8279[] = {
  // ld_br_lc_agX_agY    (0)
  { "ld_br_lc_agX_agY", 1, 2, 19, 64,  0x0, { 0x50008000,},_sym580, "^ *(\\.br|)\\.lc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym579_operands_operands,0,0,0, 0,0,&_sym578,0,{}, 0,0,0,0,0,0, },
  // ld_br_agX_agY    (1)
  { "ld_br_agX_agY", 1, 2, 19, 64,  0x0, { 0x50000000,},_sym571, "^ *(\\.br|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym570_operands_operands,0,0,0, 0,0,&_sym569,0,{}, 0,0,0,0,0,1, },
  // ldA_line_lc_agX_is6    (2)
  { "ldA_line_lc_agX_is6", 1, 2, 19, 64,  0x0, { 0x5000e000,},_sym556, "^ *(\\.laddr|)\\.lc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 1, 0, _sym555_operands_operands,0,0,1, 0,0,&_sym554,0,{}, 0,0,0,0,0,2, },
// ldA_line_agX_is9    (3)
{ "ldA_line_agX_is9", 1, 2, 19, 64,  0x0, { 0x20000000,},_sym517, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[  ]+)?$", 0, 3, 3, 0, 0, 0, _sym516_operands_operands,0,0,0, 0,0,&_sym515,0,{}, 0,0,0,0,0,3, },
// ldA_line_agX_is9_wide_imm    (4)
{ "ldA_line_agX_is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym540, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym538_operands_operands,_sym539,1,0, 0,0,&_sym534,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'lda.lc'.
static struct adl_opcode _sym8280[] = {
  // ldA_line_lc_agX_is6_wide_imm    (0)
  { "ldA_line_lc_agX_is6_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym563, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym561_operands_operands,_sym562,1,0, 0,0,&_sym557,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_agx_is9_ld_line0'.
static struct adl_opcode _sym8281[] = {
  // ldA_line_agX_is9_ld_line0    (0)
  { "ldA_line_agX_is9_ld_line0", 1, 0, 19, 64,  0x0, { 0 },_sym522, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym520_operands_operands,_sym521,1,0, 0,0,&_sym518,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_agx_is9_ld_zero'.
static struct adl_opcode _sym8282[] = {
  // ldA_line_agX_is9_ld_zero    (0)
  { "ldA_line_agX_is9_ld_zero", 1, 0, 19, 64,  0x0, { 0 },_sym533, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym531_operands_operands,_sym532,1,0, 0,0,&_sym529,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_agx_is9_zero'.
static struct adl_opcode _sym8283[] = {
  // ldA_line_agX_is9_zero    (0)
  { "ldA_line_agX_is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym553, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym551_operands_operands,_sym552,1,0, 0,0,&_sym549,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_lc_agx_is6_zero'.
static struct adl_opcode _sym8284[] = {
  // ldA_line_lc_agX_is6_zero    (0)
  { "ldA_line_lc_agX_is6_zero", 1, 0, 19, 64,  0x0, { 0 },_sym568, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym566_operands_operands,_sym567,1,0, 0,0,&_sym564,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb'.
static struct adl_opcode _sym8285[] = {
  // ldB_agX_agY    (0)
  { "ldB_agX_agY", 1, 2, 17, 64,  0x0, { 0x70000000,},_sym959, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym958_operands_operands,0,0,0, 0,0,&_sym957,0,{}, 0,0,0,0,0,0, },
  // ldB_line_lc_agX_is5    (1)
  { "ldB_line_lc_agX_is5", 1, 2, 17, 64,  0x0, { 0x7c000000,},_sym1011, "^ *(\\.laddr|)\\.lc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 1, 0, _sym1010_operands_operands,0,0,1, 0,0,&_sym1009,0,{}, 0,0,0,0,0,1, },
// ldB_line_agX_is5    (2)
{ "ldB_line_agX_is5", 1, 2, 17, 64,  0x0, { 0x74000000,},_sym971, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[  ]+)?$", 0, 3, 3, 0, 1, 0, _sym970_operands_operands,0,0,1, 0,0,&_sym969,0,{}, 0,0,0,0,0,2, },
// ldB_Rx    (3)
{ "ldB_Rx", 1, 2, 17, 64,  0x0, { 0x40000000,},_sym950, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym949_operands_operands,0,0,0, 0,0,&_sym948,0,{}, 0,0,0,0,0,-1, },
// ldB_line_agX_is5_wide_imm    (4)
{ "ldB_line_agX_is5_wide_imm", 1, 0, 17, 64,  0x0, { 0 },_sym990, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym988_operands_operands,_sym989,1,0, 0,0,&_sym984,0,{}, 0,0,0,0,0,4, },
// ldb_s_gZ_agX_Is9_line0_wide_imm_ld    (5)
{ "ldb_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6600, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6598_operands_operands,_sym6599,1,0, 0,0,&_sym6596,0,{}, 0,0,0,0,0,21, },
// ldb_s_gZ_agX_Is9_line0_wide_imm_ld    (6)
{ "ldb_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4269, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4267_operands_operands,_sym4268,1,0, 0,0,&_sym4265,0,{}, 0,0,0,0,0,21, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_ld    (7)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6612, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6610_operands_operands,_sym6611,1,0, 0,0,&_sym6608,0,{}, 0,0,0,0,0,8, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_ld    (8)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4281, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4279_operands_operands,_sym4280,1,0, 0,0,&_sym4277,0,{}, 0,0,0,0,0,8, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_ld    (9)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6536, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6534_operands_operands,_sym6535,1,0, 0,0,&_sym6532,0,{}, 0,0,0,0,0,22, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_ld    (10)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4205, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4203_operands_operands,_sym4204,1,0, 0,0,&_sym4201,0,{}, 0,0,0,0,0,22, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_ld    (11)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4217, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4215_operands_operands,_sym4216,1,0, 0,0,&_sym4213,0,{}, 0,0,0,0,0,12, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_ld    (12)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6548, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6546_operands_operands,_sym6547,1,0, 0,0,&_sym6544,0,{}, 0,0,0,0,0,12, },
// ldb_s_gZ_agX_agY_add    (13)
{ "ldb_s_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym6638, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6636_operands_operands,_sym6637,1,1, 0,0,&_sym6634,0,{}, 0,0,0,0,0,20, },
// ldb_s_gZ_agX_agY_subtract    (14)
{ "ldb_s_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym6643, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6641_operands_operands,_sym6642,1,1, 0,0,&_sym6639,0,{}, 0,0,0,0,0,19, },
// ldb_u_s_u_gZ_agX_agY_add    (15)
{ "ldb_u_s_u_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym6738, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6736_operands_operands,_sym6737,1,1, 0,0,&_sym6734,0,{}, 0,0,0,0,0,18, },
// ldb_u_s_u_gZ_agX_agY_subtract    (16)
{ "ldb_u_s_u_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym6743, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6741_operands_operands,_sym6742,1,1, 0,0,&_sym6739,0,{}, 0,0,0,0,0,17, },
// ldb_u_s_u_gZ_agX_agY_subtract    (17)
{ "ldb_u_s_u_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym4412, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4410_operands_operands,_sym4411,1,1, 0,0,&_sym4408,0,{}, 0,0,0,0,0,17, },
// ldb_u_s_u_gZ_agX_agY_add    (18)
{ "ldb_u_s_u_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym4407, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4405_operands_operands,_sym4406,1,1, 0,0,&_sym4403,0,{}, 0,0,0,0,0,18, },
// ldb_s_gZ_agX_agY_subtract    (19)
{ "ldb_s_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym4312, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4310_operands_operands,_sym4311,1,1, 0,0,&_sym4308,0,{}, 0,0,0,0,0,19, },
// ldb_s_gZ_agX_agY_add    (20)
{ "ldb_s_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym4307, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4305_operands_operands,_sym4306,1,1, 0,0,&_sym4303,0,{}, 0,0,0,0,0,20, },
// ldb_gY_agXIs18    (21)
{ "ldb_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1810, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1808_operands_operands,_sym1809,1,0, 0,0,&_sym1806,0,{}, 0,0,0,0,0,21, },
// ldb_gY_agX_Is18    (22)
{ "ldb_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym1821, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1819_operands_operands,_sym1820,1,0, 0,0,&_sym1817,0,{}, 0,0,0,0,0,22, },
// ldb_s_gX_Iu22    (23)
{ "ldb_s_gX_Iu22", 1, 0, 58, 64,  0x0, { 0 },_sym2697, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2695_operands_operands,_sym2696,1,1, 0,0,&_sym2693,0,{}, 0,0,0,0,0,23, },
};

// Instructions named 'ldb.laddr'.
static struct adl_opcode _sym8286[] = {
  // ldb_s_gZ_agX_Is9_ld_line    (0)
  { "ldb_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4248, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4246_operands_operands,_sym4247,1,0, 0,0,&_sym4244,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_ld_line    (1)
{ "ldb_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6579, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6577_operands_operands,_sym6578,1,0, 0,0,&_sym6575,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_ld_line    (2)
{ "ldb_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4184, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4182_operands_operands,_sym4183,1,0, 0,0,&_sym4180,0,{}, 0,0,0,0,0,3, },
// ldb_s_gY_agX_u_Is9_ld_line    (3)
{ "ldb_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6515, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6513_operands_operands,_sym6514,1,0, 0,0,&_sym6511,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldb.laddr.s'.
static struct adl_opcode _sym8287[] = {
  // ldb_s_gZ_agX_Is9_lds_line    (0)
  { "ldb_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4263, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4261_operands_operands,_sym4262,1,0, 0,0,&_sym4259,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_lds_line    (1)
{ "ldb_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6594, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6592_operands_operands,_sym6593,1,0, 0,0,&_sym6590,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_lds_line    (2)
{ "ldb_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4199, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4197_operands_operands,_sym4198,1,0, 0,0,&_sym4195,0,{}, 0,0,0,0,0,3, },
// ldb_s_gY_agX_u_Is9_lds_line    (3)
{ "ldb_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6530, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6528_operands_operands,_sym6529,1,0, 0,0,&_sym6526,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldb.laddr.u'.
static struct adl_opcode _sym8288[] = {
  // ldb_u_s_gY_agX_Is9_ld_line    (0)
  { "ldb_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4325, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4323_operands_operands,_sym4324,1,0, 0,0,&_sym4321,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_ld_line    (1)
{ "ldb_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6656, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6654_operands_operands,_sym6655,1,0, 0,0,&_sym6652,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb.laddr.u.s'.
static struct adl_opcode _sym8289[] = {
  // ldb_u_s_gY_agX_Is9_lds_line    (0)
  { "ldb_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4340, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4338_operands_operands,_sym4339,1,0, 0,0,&_sym4336,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_lds_line    (1)
{ "ldb_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6671, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6669_operands_operands,_sym6670,1,0, 0,0,&_sym6667,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb.lc'.
static struct adl_opcode _sym8290[] = {
  // ldB_lc_agX_agY    (0)
  { "ldB_lc_agX_agY", 1, 2, 17, 64,  0x0, { 0x78000000,},_sym968, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym967_operands_operands,0,0,0, 0,0,&_sym966,0,{}, 0,0,0,0,0,0, },
  // ldB_line_lc_agX_is5_wide_imm    (1)
  { "ldB_line_lc_agX_is5_wide_imm", 1, 0, 17, 64,  0x0, { 0 },_sym1018, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1016_operands_operands,_sym1017,1,0, 0,0,&_sym1012,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb.s'.
static struct adl_opcode _sym8291[] = {
  // ldb_s_gZ_agX_Is9_line0_wide_imm_lds    (0)
  { "ldb_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4275, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4273_operands_operands,_sym4274,1,0, 0,0,&_sym4271,0,{}, 0,0,0,0,0,8, },
// ldb_s_gZ_agX_Is9_line0_wide_imm_lds    (1)
{ "ldb_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6606, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6604_operands_operands,_sym6605,1,0, 0,0,&_sym6602,0,{}, 0,0,0,0,0,8, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_lds    (2)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4287, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4285_operands_operands,_sym4286,1,0, 0,0,&_sym4283,0,{}, 0,0,0,0,0,3, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_lds    (3)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6618, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6616_operands_operands,_sym6617,1,0, 0,0,&_sym6614,0,{}, 0,0,0,0,0,3, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_lds    (4)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4211, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4209_operands_operands,_sym4210,1,0, 0,0,&_sym4207,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_lds    (5)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6542, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6540_operands_operands,_sym6541,1,0, 0,0,&_sym6538,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_lds    (6)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4223, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4221_operands_operands,_sym4222,1,0, 0,0,&_sym4219,0,{}, 0,0,0,0,0,7, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_lds    (7)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6554, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6552_operands_operands,_sym6553,1,0, 0,0,&_sym6550,0,{}, 0,0,0,0,0,7, },
// ldb_s_gY_agXIs18    (8)
{ "ldb_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1832, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1830_operands_operands,_sym1831,1,0, 0,0,&_sym1828,0,{}, 0,0,0,0,0,8, },
// ldb_s_gY_agX_Is18    (9)
{ "ldb_s_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym1843, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1841_operands_operands,_sym1842,1,0, 0,0,&_sym1839,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'ldb.u'.
static struct adl_opcode _sym8292[] = {
  // ldb_u_s_gY_agX_Is9_line0_wide_imm_ld    (0)
  { "ldb_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4346, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4344_operands_operands,_sym4345,1,0, 0,0,&_sym4342,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line0_wide_imm_ld    (1)
{ "ldb_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6677, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6675_operands_operands,_sym6676,1,0, 0,0,&_sym6673,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_ld    (2)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4358, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4356_operands_operands,_sym4357,1,0, 0,0,&_sym4354,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_ld    (3)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6689, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6687_operands_operands,_sym6688,1,0, 0,0,&_sym6685,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gZ_agX_agY_add_unsigned    (4)
{ "ldb_u_s_gZ_agX_agY_add_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym4389, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4387_operands_operands,_sym4388,1,0, 0,0,&_sym4385,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_unsigned    (5)
{ "ldb_u_s_gZ_agX_agY_subtract_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym4399, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4397_operands_operands,_sym4398,1,0, 0,0,&_sym4395,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_add_unsigned    (6)
{ "ldb_u_s_gZ_agX_agY_add_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym6720, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6718_operands_operands,_sym6719,1,0, 0,0,&_sym6716,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_unsigned    (7)
{ "ldb_u_s_gZ_agX_agY_subtract_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym6730, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6728_operands_operands,_sym6729,1,0, 0,0,&_sym6726,0,{}, 0,0,0,0,0,-1, },
// ldb_u_gY_agXIs18    (8)
{ "ldb_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1854, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1852_operands_operands,_sym1853,1,0, 0,0,&_sym1850,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'ldb.u.s'.
static struct adl_opcode _sym8293[] = {
  // ldb_u_s_gY_agX_Is9_line0_wide_imm_lds    (0)
  { "ldb_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4352, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4350_operands_operands,_sym4351,1,0, 0,0,&_sym4348,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line0_wide_imm_lds    (1)
{ "ldb_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6683, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6681_operands_operands,_sym6682,1,0, 0,0,&_sym6679,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_lds    (2)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4364, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4362_operands_operands,_sym4363,1,0, 0,0,&_sym4360,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_lds    (3)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6695, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6693_operands_operands,_sym6694,1,0, 0,0,&_sym6691,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gZ_agX_agY_add_signed    (4)
{ "ldb_u_s_gZ_agX_agY_add_signed", 1, 0, 29, 64,  0x0, { 0 },_sym4384, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4382_operands_operands,_sym4383,1,0, 0,0,&_sym4380,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_signed    (5)
{ "ldb_u_s_gZ_agX_agY_subtract_signed", 1, 0, 29, 64,  0x0, { 0 },_sym4394, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4392_operands_operands,_sym4393,1,0, 0,0,&_sym4390,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_add_signed    (6)
{ "ldb_u_s_gZ_agX_agY_add_signed", 1, 0, 29, 64,  0x0, { 0 },_sym6715, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6713_operands_operands,_sym6714,1,0, 0,0,&_sym6711,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_signed    (7)
{ "ldb_u_s_gZ_agX_agY_subtract_signed", 1, 0, 29, 64,  0x0, { 0 },_sym6725, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6723_operands_operands,_sym6724,1,0, 0,0,&_sym6721,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gY_agXIs18    (8)
{ "ldb_u_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1865, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1863_operands_operands,_sym1864,1,0, 0,0,&_sym1861,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'ldb_agx_agy_ld'.
static struct adl_opcode _sym8294[] = {
  // ldB_agX_agY_ld    (0)
  { "ldB_agX_agY_ld", 1, 0, 17, 64,  0x0, { 0 },_sym965, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym963_operands_operands,_sym964,1,0, 0,0,&_sym961,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_gy_agx_is18_zero'.
static struct adl_opcode _sym8295[] = {
  // ldb_gY_agX_Is18_zero    (0)
  { "ldb_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1826, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1824_operands_operands,_sym1825,1,0, 0,0,&_sym1822,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_gy_agxis18_zero'.
static struct adl_opcode _sym8296[] = {
  // ldb_gY_agXIs18_zero    (0)
  { "ldb_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1815, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1813_operands_operands,_sym1814,1,0, 0,0,&_sym1811,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_line_agx_is5_ld_line1'.
static struct adl_opcode _sym8297[] = {
  // ldB_line_agX_is5_ld_line1    (0)
  { "ldB_line_agX_is5_ld_line1", 1, 0, 17, 64,  0x0, { 0 },_sym977, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym975_operands_operands,_sym976,1,0, 0,0,&_sym973,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_line0'.
static struct adl_opcode _sym8298[] = {
  // ldB_line_agX_is5_line0    (0)
  { "ldB_line_agX_is5_line0", 1, 0, 17, 64,  0x0, { 0 },_sym983, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym981_operands_operands,_sym982,1,0, 0,0,&_sym979,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_wide_imm_ld'.
static struct adl_opcode _sym8299[] = {
  // ldB_line_agX_is5_wide_imm_ld    (0)
  { "ldB_line_agX_is5_wide_imm_ld", 1, 0, 17, 64,  0x0, { 0 },_sym998, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym996_operands_operands,_sym997,1,0, 0,0,&_sym992,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_zero'.
static struct adl_opcode _sym8300[] = {
  // ldB_line_agX_is5_zero    (0)
  { "ldB_line_agX_is5_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1003, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1001_operands_operands,_sym1002,1,0, 0,0,&_sym999,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_zero_ld'.
static struct adl_opcode _sym8301[] = {
  // ldB_line_agX_is5_zero_ld    (0)
  { "ldB_line_agX_is5_zero_ld", 1, 0, 17, 64,  0x0, { 0 },_sym1008, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1006_operands_operands,_sym1007,1,0, 0,0,&_sym1004,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_lc_agx_is5_zero'.
static struct adl_opcode _sym8302[] = {
  // ldB_line_lc_agX_is5_zero    (0)
  { "ldB_line_lc_agX_is5_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1023, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1021_operands_operands,_sym1022,1,0, 0,0,&_sym1019,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8303[] = {
  // ldb_s_gY_agX_Is18_zero    (0)
  { "ldb_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1848, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1846_operands_operands,_sym1847,1,0, 0,0,&_sym1844,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_ld'.
static struct adl_opcode _sym8304[] = {
  // ldb_s_gY_agX_u_Is9_ld    (0)
  { "ldb_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4179, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4177_operands_operands,_sym4178,1,0, 0,0,&_sym4175,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_ld    (1)
{ "ldb_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6510, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6508_operands_operands,_sym6509,1,0, 0,0,&_sym6506,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_ld_zero'.
static struct adl_opcode _sym8305[] = {
  // ldb_s_gY_agX_u_Is9_ld_zero    (0)
  { "ldb_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4189, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4187_operands_operands,_sym4188,1,0, 0,0,&_sym4185,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_ld_zero    (1)
{ "ldb_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6520, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6518_operands_operands,_sym6519,1,0, 0,0,&_sym6516,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_lds'.
static struct adl_opcode _sym8306[] = {
  // ldb_s_gY_agX_u_Is9_lds    (0)
  { "ldb_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4194, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4192_operands_operands,_sym4193,1,0, 0,0,&_sym4190,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_lds    (1)
{ "ldb_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6525, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6523_operands_operands,_sym6524,1,0, 0,0,&_sym6521,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_zero'.
static struct adl_opcode _sym8307[] = {
  // ldb_s_gY_agX_u_Is9_zero    (0)
  { "ldb_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4235, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4233_operands_operands,_sym4234,1,0, 0,0,&_sym4231,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_zero    (1)
{ "ldb_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6566, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6564_operands_operands,_sym6565,1,0, 0,0,&_sym6562,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agxis18_zero'.
static struct adl_opcode _sym8308[] = {
  // ldb_s_gY_agXIs18_zero    (0)
  { "ldb_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1837, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1835_operands_operands,_sym1836,1,0, 0,0,&_sym1833,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_s_gz_agx_agy'.
static struct adl_opcode _sym8309[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc000000,},_sym4302, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4301_operands_operands,0,0,0, 0,0,&_sym4300,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_agY    (1)
{ "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc000000,},_sym6633, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6632_operands_operands,0,0,0, 0,0,&_sym6631,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_ld'.
static struct adl_opcode _sym8310[] = {
  // ldb_s_gZ_agX_Is9_ld    (0)
  { "ldb_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4243, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4241_operands_operands,_sym4242,1,0, 0,0,&_sym4239,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_ld    (1)
{ "ldb_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6574, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6572_operands_operands,_sym6573,1,0, 0,0,&_sym6570,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_ld_zero'.
static struct adl_opcode _sym8311[] = {
  // ldb_s_gZ_agX_Is9_ld_zero    (0)
  { "ldb_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4253, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4251_operands_operands,_sym4252,1,0, 0,0,&_sym4249,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_ld_zero    (1)
{ "ldb_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6584, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6582_operands_operands,_sym6583,1,0, 0,0,&_sym6580,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_lds'.
static struct adl_opcode _sym8312[] = {
  // ldb_s_gZ_agX_Is9_lds    (0)
  { "ldb_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4258, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4256_operands_operands,_sym4257,1,0, 0,0,&_sym4254,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_lds    (1)
{ "ldb_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6589, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6587_operands_operands,_sym6588,1,0, 0,0,&_sym6585,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_zero'.
static struct adl_opcode _sym8313[] = {
  // ldb_s_gZ_agX_Is9_zero    (0)
  { "ldb_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4299, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4297_operands_operands,_sym4298,1,0, 0,0,&_sym4295,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_zero    (1)
{ "ldb_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6630, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6628_operands_operands,_sym6629,1,0, 0,0,&_sym6626,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_gy_agxis18_zero'.
static struct adl_opcode _sym8314[] = {
  // ldb_u_gY_agXIs18_zero    (0)
  { "ldb_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1859, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1857_operands_operands,_sym1858,1,0, 0,0,&_sym1855,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_u_s_gy_agx_is9_ld'.
static struct adl_opcode _sym8315[] = {
  // ldb_u_s_gY_agX_Is9_ld    (0)
  { "ldb_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4320, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4318_operands_operands,_sym4319,1,0, 0,0,&_sym4316,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_ld    (1)
{ "ldb_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6651, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6649_operands_operands,_sym6650,1,0, 0,0,&_sym6647,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_gy_agx_is9_ld_zero'.
static struct adl_opcode _sym8316[] = {
  // ldb_u_s_gY_agX_Is9_ld_zero    (0)
  { "ldb_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4330, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4328_operands_operands,_sym4329,1,0, 0,0,&_sym4326,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_ld_zero    (1)
{ "ldb_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6661, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6659_operands_operands,_sym6660,1,0, 0,0,&_sym6657,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_gy_agx_is9_lds'.
static struct adl_opcode _sym8317[] = {
  // ldb_u_s_gY_agX_Is9_lds    (0)
  { "ldb_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4335, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4333_operands_operands,_sym4334,1,0, 0,0,&_sym4331,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_lds    (1)
{ "ldb_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6666, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6664_operands_operands,_sym6665,1,0, 0,0,&_sym6662,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8318[] = {
  // ldb_u_s_gY_agXIs18_zero    (0)
  { "ldb_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1870, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1868_operands_operands,_sym1869,1,0, 0,0,&_sym1866,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_u_s_gz_agx_agy'.
static struct adl_opcode _sym8319[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc200000,},_sym4379, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4378_operands_operands,0,0,0, 0,0,&_sym4377,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gZ_agX_agY    (1)
{ "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc200000,},_sym6710, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6709_operands_operands,0,0,0, 0,0,&_sym6708,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_u_gz_agx_agy'.
static struct adl_opcode _sym8320[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc600000,},_sym4402, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4401_operands_operands,0,0,0, 0,0,&_sym4400,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_u_gZ_agX_agY    (1)
{ "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc600000,},_sym6733, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6732_operands_operands,0,0,0, 0,0,&_sym6731,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldbc'.
static struct adl_opcode _sym8321[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x64800000,},_sym1759, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1758_operands_operands,0,0,0, 0,0,&_sym1757,0,{}, 0,0,0,0,0,0, },
// ldbC_gY_agX_Is18    (1)
{ "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x61800000,},_sym1767, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1766_operands_operands,0,0,0, 0,0,&_sym1765,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldbc.s'.
static struct adl_opcode _sym8322[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x66800000,},_sym1775, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1774_operands_operands,0,0,0, 0,0,&_sym1773,0,{}, 0,0,0,0,0,0, },
// ldbC_s_gY_agX_Is18    (1)
{ "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x63800000,},_sym1783, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1782_operands_operands,0,0,0, 0,0,&_sym1781,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldbc.u'.
static struct adl_opcode _sym8323[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x65800000,},_sym1791, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1790_operands_operands,0,0,0, 0,0,&_sym1789,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldbc.u.s'.
static struct adl_opcode _sym8324[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x67800000,},_sym1799, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1798_operands_operands,0,0,0, 0,0,&_sym1797,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldbc_gy_agx_is18_zero'.
static struct adl_opcode _sym8325[] = {
  // ldbC_gY_agX_Is18_zero    (0)
  { "ldbC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1772, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1770_operands_operands,_sym1771,1,0, 0,0,&_sym1768,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_gy_agxis18_zero'.
static struct adl_opcode _sym8326[] = {
  // ldbC_gY_agXIs18_zero    (0)
  { "ldbC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1764, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1762_operands_operands,_sym1763,1,0, 0,0,&_sym1760,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8327[] = {
  // ldbC_s_gY_agX_Is18_zero    (0)
  { "ldbC_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1788, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1786_operands_operands,_sym1787,1,0, 0,0,&_sym1784,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_s_gy_agxis18_zero'.
static struct adl_opcode _sym8328[] = {
  // ldbC_s_gY_agXIs18_zero    (0)
  { "ldbC_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1780, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1778_operands_operands,_sym1779,1,0, 0,0,&_sym1776,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8329[] = {
  // ldbC_u_gY_agXIs18_zero    (0)
  { "ldbC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1796, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1794_operands_operands,_sym1795,1,0, 0,0,&_sym1792,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8330[] = {
  // ldbC_u_s_gY_agXIs18_zero    (0)
  { "ldbC_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1804, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1802_operands_operands,_sym1803,1,0, 0,0,&_sym1800,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbs'.
static struct adl_opcode _sym8331[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec200000,},_sym4315, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym4314_operands_operands,0,0,2, 0,0,&_sym4313,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9    (1)
{ "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec200000,},_sym6646, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym6645_operands_operands,0,0,2, 0,0,&_sym6644,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9    (2)
{ "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec000000,},_sym4238, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym4237_operands_operands,0,0,2, 0,0,&_sym4236,0,{}, 0,0,0,0,0,3, },
// ldb_s_gZ_agX_Is9    (3)
{ "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec000000,},_sym6569, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym6568_operands_operands,0,0,2, 0,0,&_sym6567,0,{}, 0,0,0,0,0,3, },
// ldb_s_gZ_agX_Is9_wide_imm    (4)
{ "ldb_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4294, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym4292_operands_operands,_sym4293,1,1, 0,0,&_sym4288,0,{}, 0,0,0,0,0,5, },
// ldb_s_gZ_agX_Is9_wide_imm    (5)
{ "ldb_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6625, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6623_operands_operands,_sym6624,1,1, 0,0,&_sym6619,0,{}, 0,0,0,0,0,5, },
// ldb_u_s_gY_agX_Is9_zero    (6)
{ "ldb_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4376, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 2, 0, _sym4374_operands_operands,_sym4375,1,2, 0,0,&_sym4372,0,{}, 0,0,0,0,0,7, },
// ldb_u_s_gY_agX_Is9_zero    (7)
{ "ldb_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6707, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 2, 0, _sym6705_operands_operands,_sym6706,1,2, 0,0,&_sym6703,0,{}, 0,0,0,0,0,7, },
// ldb_s_gY_agX_u_Is9    (8)
{ "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0xec600000,},_sym4174, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym4173_operands_operands,0,0,2, 0,0,&_sym4172,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9    (9)
{ "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0xec600000,},_sym6505, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym6504_operands_operands,0,0,2, 0,0,&_sym6503,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9_wide_imm    (10)
{ "ldb_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4230, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym4228_operands_operands,_sym4229,1,1, 0,0,&_sym4224,0,{}, 0,0,0,0,0,11, },
// ldb_s_gY_agX_u_Is9_wide_imm    (11)
{ "ldb_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6561, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym6559_operands_operands,_sym6560,1,1, 0,0,&_sym6555,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ldbs.u'.
static struct adl_opcode _sym8332[] = {
  // ldb_u_s_gY_agX_Is9_wide_imm    (0)
  { "ldb_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4371, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym4369_operands_operands,_sym4370,1,1, 0,0,&_sym4365,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_wide_imm    (1)
{ "ldb_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6702, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6700_operands_operands,_sym6701,1,1, 0,0,&_sym6696,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldc'.
static struct adl_opcode _sym8333[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x64000000,},_sym1672, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1671_operands_operands,0,0,0, 0,0,&_sym1670,0,{}, 0,0,0,0,0,0, },
// ldC_agY_spIs21    (1)
{ "ldC_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x66000000,},_sym1664, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1663_operands_operands,0,0,0, 0,0,&_sym1662,0,{}, 0,0,0,0,0,1, },
// ldC_gY_agX_Is18    (2)
{ "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x63000000,},_sym1680, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1679_operands_operands,0,0,0, 0,0,&_sym1678,0,{}, 0,0,0,0,0,2, },
// ldC_agX_Is18    (3)
{ "ldC_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x61000000,},_sym1656, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1655_operands_operands,0,0,0, 0,0,&_sym1654,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldc.u'.
static struct adl_opcode _sym8334[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x65000000,},_sym1696, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1695_operands_operands,0,0,0, 0,0,&_sym1694,0,{}, 0,0,0,0,0,0, },
// ldC_u_agY_spIs21    (1)
{ "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x67000000,},_sym1688, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1687_operands_operands,0,0,0, 0,0,&_sym1686,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldc_agx_is18_zero'.
static struct adl_opcode _sym8335[] = {
  // ldC_agX_Is18_zero    (0)
  { "ldC_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1661, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1659_operands_operands,_sym1660,1,0, 0,0,&_sym1657,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_agy_spis21_zero'.
static struct adl_opcode _sym8336[] = {
  // ldC_agY_spIs21_zero    (0)
  { "ldC_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1669, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1667_operands_operands,_sym1668,1,0, 0,0,&_sym1665,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_gy_agx_is18_zero'.
static struct adl_opcode _sym8337[] = {
  // ldC_gY_agX_Is18_zero    (0)
  { "ldC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1685, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1683_operands_operands,_sym1684,1,0, 0,0,&_sym1681,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_gy_agxis18_zero'.
static struct adl_opcode _sym8338[] = {
  // ldC_gY_agXIs18_zero    (0)
  { "ldC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1677, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1675_operands_operands,_sym1676,1,0, 0,0,&_sym1673,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_u_agy_spis21_zero'.
static struct adl_opcode _sym8339[] = {
  // ldC_u_agY_spIs21_zero    (0)
  { "ldC_u_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1693, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1691_operands_operands,_sym1692,1,0, 0,0,&_sym1689,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8340[] = {
  // ldC_u_gY_agXIs18_zero    (0)
  { "ldC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1701, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1699_operands_operands,_sym1700,1,0, 0,0,&_sym1697,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh'.
static struct adl_opcode _sym8341[] = {
  // ldh_s_gZ_agX_Is9_line0_wide_imm_ld    (0)
  { "ldh_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4510, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4508_operands_operands,_sym4509,1,0, 0,0,&_sym4506,0,{}, 0,0,0,0,0,16, },
// ldh_s_gZ_agX_Is9_line0_wide_imm_ld    (1)
{ "ldh_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6841, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6839_operands_operands,_sym6840,1,0, 0,0,&_sym6837,0,{}, 0,0,0,0,0,16, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_ld    (2)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4522, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4520_operands_operands,_sym4521,1,0, 0,0,&_sym4518,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_ld    (3)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6853, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6851_operands_operands,_sym6852,1,0, 0,0,&_sym6849,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_ld    (4)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4446, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4444_operands_operands,_sym4445,1,0, 0,0,&_sym4442,0,{}, 0,0,0,0,0,18, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_ld    (5)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6777, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6775_operands_operands,_sym6776,1,0, 0,0,&_sym6773,0,{}, 0,0,0,0,0,18, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_ld    (6)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4458, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4456_operands_operands,_sym4457,1,0, 0,0,&_sym4454,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_ld    (7)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6789, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6787_operands_operands,_sym6788,1,0, 0,0,&_sym6785,0,{}, 0,0,0,0,0,7, },
// ldh_s_gZ_agX_agY_plus    (8)
{ "ldh_s_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4553, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4551_operands_operands,_sym4552,1,1, 0,0,&_sym4549,0,{}, 0,0,0,0,0,11, },
// ldh_u_s_u_gZ_agX_agY_plus    (9)
{ "ldh_u_s_u_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6984, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6982_operands_operands,_sym6983,1,1, 0,0,&_sym6980,0,{}, 0,0,0,0,0,13, },
// ldh_u_s_u_gZ_agX_agY_minus    (10)
{ "ldh_u_s_u_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6979, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6977_operands_operands,_sym6978,1,1, 0,0,&_sym6975,0,{}, 0,0,0,0,0,14, },
// ldh_s_gZ_agX_agY_plus    (11)
{ "ldh_s_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6884, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6882_operands_operands,_sym6883,1,1, 0,0,&_sym6880,0,{}, 0,0,0,0,0,11, },
// ldh_s_gZ_agX_agY_minus    (12)
{ "ldh_s_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6879, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6877_operands_operands,_sym6878,1,1, 0,0,&_sym6875,0,{}, 0,0,0,0,0,15, },
// ldh_u_s_u_gZ_agX_agY_plus    (13)
{ "ldh_u_s_u_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4653, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4651_operands_operands,_sym4652,1,1, 0,0,&_sym4649,0,{}, 0,0,0,0,0,13, },
// ldh_u_s_u_gZ_agX_agY_minus    (14)
{ "ldh_u_s_u_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4648, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4646_operands_operands,_sym4647,1,1, 0,0,&_sym4644,0,{}, 0,0,0,0,0,14, },
// ldh_s_gZ_agX_agY_minus    (15)
{ "ldh_s_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4548, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4546_operands_operands,_sym4547,1,1, 0,0,&_sym4544,0,{}, 0,0,0,0,0,15, },
// ldh_gY_agXIs18    (16)
{ "ldh_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2032, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2030_operands_operands,_sym2031,1,0, 0,0,&_sym2028,0,{}, 0,0,0,0,0,16, },
// ldhC_gY_spIs21_ldh    (17)
{ "ldhC_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1894, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1892_operands_operands,_sym1893,1,0, 0,0,&_sym1890,0,{}, 0,0,0,0,0,17, },
// ldh_gY_agX_Is18    (18)
{ "ldh_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2043, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym2041_operands_operands,_sym2042,1,0, 0,0,&_sym2039,0,{}, 0,0,0,0,0,18, },
// ldh_s_gX_Iu22    (19)
{ "ldh_s_gX_Iu22", 1, 0, 58, 64,  0x0, { 0 },_sym2702, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2700_operands_operands,_sym2701,1,1, 0,0,&_sym2698,0,{}, 0,0,0,0,0,19, },
// ldhC_gY_sp_Is21_ldh    (20)
{ "ldhC_gY_sp_Is21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1912, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1910_operands_operands,_sym1911,1,0, 0,0,&_sym1908,0,{}, 0,0,0,0,0,20, },
};

// Instructions named 'ldh.laddr'.
static struct adl_opcode _sym8342[] = {
  // ldh_s_gZ_agX_Is9_ld_line    (0)
  { "ldh_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4489, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4487_operands_operands,_sym4488,1,0, 0,0,&_sym4485,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_ld_line    (1)
{ "ldh_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6820, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6818_operands_operands,_sym6819,1,0, 0,0,&_sym6816,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_ld_line    (2)
{ "ldh_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4425, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4423_operands_operands,_sym4424,1,0, 0,0,&_sym4421,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_ld_line    (3)
{ "ldh_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6756, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6754_operands_operands,_sym6755,1,0, 0,0,&_sym6752,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldh.laddr.s'.
static struct adl_opcode _sym8343[] = {
  // ldh_s_gZ_agX_Is9_lds_line    (0)
  { "ldh_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4504, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4502_operands_operands,_sym4503,1,0, 0,0,&_sym4500,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_lds_line    (1)
{ "ldh_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6835, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6833_operands_operands,_sym6834,1,0, 0,0,&_sym6831,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_lds_line    (2)
{ "ldh_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4440, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4438_operands_operands,_sym4439,1,0, 0,0,&_sym4436,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_lds_line    (3)
{ "ldh_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6771, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6769_operands_operands,_sym6770,1,0, 0,0,&_sym6767,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldh.laddr.u'.
static struct adl_opcode _sym8344[] = {
  // ldh_u_s_gY_agX_Is9_ld_line    (0)
  { "ldh_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4566, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4564_operands_operands,_sym4565,1,0, 0,0,&_sym4562,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_ld_line    (1)
{ "ldh_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6897, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6895_operands_operands,_sym6896,1,0, 0,0,&_sym6893,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh.laddr.u.s'.
static struct adl_opcode _sym8345[] = {
  // ldh_u_s_gY_agX_Is9_lds_line    (0)
  { "ldh_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4581, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4579_operands_operands,_sym4580,1,0, 0,0,&_sym4577,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_lds_line    (1)
{ "ldh_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6912, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6910_operands_operands,_sym6911,1,0, 0,0,&_sym6908,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh.s'.
static struct adl_opcode _sym8346[] = {
  // ldh_s_gZ_agX_Is9_line0_wide_imm_lds    (0)
  { "ldh_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4516, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4514_operands_operands,_sym4515,1,0, 0,0,&_sym4512,0,{}, 0,0,0,0,0,8, },
// ldh_s_gZ_agX_Is9_line0_wide_imm_lds    (1)
{ "ldh_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6847, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6845_operands_operands,_sym6846,1,0, 0,0,&_sym6843,0,{}, 0,0,0,0,0,8, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_lds    (2)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4528, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4526_operands_operands,_sym4527,1,0, 0,0,&_sym4524,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_lds    (3)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6859, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6857_operands_operands,_sym6858,1,0, 0,0,&_sym6855,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_lds    (4)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4452, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4450_operands_operands,_sym4451,1,0, 0,0,&_sym4448,0,{}, 0,0,0,0,0,10, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_lds    (5)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6783, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6781_operands_operands,_sym6782,1,0, 0,0,&_sym6779,0,{}, 0,0,0,0,0,10, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_lds    (6)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4464, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4462_operands_operands,_sym4463,1,0, 0,0,&_sym4460,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_lds    (7)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6795, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6793_operands_operands,_sym6794,1,0, 0,0,&_sym6791,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agXIs18    (8)
{ "ldh_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2054, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2052_operands_operands,_sym2053,1,0, 0,0,&_sym2050,0,{}, 0,0,0,0,0,8, },
// ldhC_s_gY_spIs21_ldh    (9)
{ "ldhC_s_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1946, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1944_operands_operands,_sym1945,1,0, 0,0,&_sym1942,0,{}, 0,0,0,0,0,9, },
// ldh_s_gY_agX_Is18    (10)
{ "ldh_s_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2065, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym2063_operands_operands,_sym2064,1,0, 0,0,&_sym2061,0,{}, 0,0,0,0,0,10, },
// ldhC_s_gY_sp_Is21_ldh    (11)
{ "ldhC_s_gY_sp_Is21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1964, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1962_operands_operands,_sym1963,1,0, 0,0,&_sym1960,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ldh.u'.
static struct adl_opcode _sym8347[] = {
  // ldh_u_s_gY_agX_Is9_line0_wide_imm_ld    (0)
  { "ldh_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4587, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4585_operands_operands,_sym4586,1,0, 0,0,&_sym4583,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line0_wide_imm_ld    (1)
{ "ldh_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6918, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6916_operands_operands,_sym6917,1,0, 0,0,&_sym6914,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_ld    (2)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4599, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4597_operands_operands,_sym4598,1,0, 0,0,&_sym4595,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_ld    (3)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6930, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6928_operands_operands,_sym6929,1,0, 0,0,&_sym6926,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gZ_agX_agY_unsigned    (4)
{ "ldh_u_s_gZ_agX_agY_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym4635, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4633_operands_operands,_sym4634,1,0, 0,0,&_sym4631,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_unsigned_minus    (5)
{ "ldh_u_s_gZ_agX_agY_unsigned_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4640, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4638_operands_operands,_sym4639,1,0, 0,0,&_sym4636,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_unsigned    (6)
{ "ldh_u_s_gZ_agX_agY_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym6966, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6964_operands_operands,_sym6965,1,0, 0,0,&_sym6962,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_unsigned_minus    (7)
{ "ldh_u_s_gZ_agX_agY_unsigned_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6971, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6969_operands_operands,_sym6970,1,0, 0,0,&_sym6967,0,{}, 0,0,0,0,0,-1, },
// ldh_u_gY_agXIs18    (8)
{ "ldh_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2076, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2074_operands_operands,_sym2075,1,0, 0,0,&_sym2072,0,{}, 0,0,0,0,0,8, },
// ldhC_u_gY_spIs21_ldh    (9)
{ "ldhC_u_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1990, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1988_operands_operands,_sym1989,1,0, 0,0,&_sym1986,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'ldh.u.s'.
static struct adl_opcode _sym8348[] = {
  // ldh_u_s_gY_agX_Is9_line0_wide_imm_lds    (0)
  { "ldh_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4593, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4591_operands_operands,_sym4592,1,0, 0,0,&_sym4589,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line0_wide_imm_lds    (1)
{ "ldh_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6924, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6922_operands_operands,_sym6923,1,0, 0,0,&_sym6920,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_lds    (2)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4605, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4603_operands_operands,_sym4604,1,0, 0,0,&_sym4601,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_lds    (3)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6936, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6934_operands_operands,_sym6935,1,0, 0,0,&_sym6932,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gZ_agX_agY_s    (4)
{ "ldh_u_s_gZ_agX_agY_s", 1, 0, 29, 64,  0x0, { 0 },_sym4625, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4623_operands_operands,_sym4624,1,0, 0,0,&_sym4621,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_s_minus    (5)
{ "ldh_u_s_gZ_agX_agY_s_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4630, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4628_operands_operands,_sym4629,1,0, 0,0,&_sym4626,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_s    (6)
{ "ldh_u_s_gZ_agX_agY_s", 1, 0, 29, 64,  0x0, { 0 },_sym6956, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6954_operands_operands,_sym6955,1,0, 0,0,&_sym6952,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_s_minus    (7)
{ "ldh_u_s_gZ_agX_agY_s_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6961, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6959_operands_operands,_sym6960,1,0, 0,0,&_sym6957,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gY_agXIs18    (8)
{ "ldh_u_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2087, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2085_operands_operands,_sym2086,1,0, 0,0,&_sym2083,0,{}, 0,0,0,0,0,8, },
// ldhC_u_s_gY_spIs21_ldh    (9)
{ "ldhC_u_s_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym2016, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym2014_operands_operands,_sym2015,1,0, 0,0,&_sym2012,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'ldh_gy_agx_is18_zero'.
static struct adl_opcode _sym8349[] = {
  // ldh_gY_agX_Is18_zero    (0)
  { "ldh_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2048, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2046_operands_operands,_sym2047,1,0, 0,0,&_sym2044,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_gy_agxis18_zero'.
static struct adl_opcode _sym8350[] = {
  // ldh_gY_agXIs18_zero    (0)
  { "ldh_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2037, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2035_operands_operands,_sym2036,1,0, 0,0,&_sym2033,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8351[] = {
  // ldh_s_gY_agX_Is18_zero    (0)
  { "ldh_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2070, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2068_operands_operands,_sym2069,1,0, 0,0,&_sym2066,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_ld'.
static struct adl_opcode _sym8352[] = {
  // ldh_s_gY_agX_u_Is9_ld    (0)
  { "ldh_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4420, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4418_operands_operands,_sym4419,1,0, 0,0,&_sym4416,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_ld    (1)
{ "ldh_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6751, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6749_operands_operands,_sym6750,1,0, 0,0,&_sym6747,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_ld_zero'.
static struct adl_opcode _sym8353[] = {
  // ldh_s_gY_agX_u_Is9_ld_zero    (0)
  { "ldh_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4430, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4428_operands_operands,_sym4429,1,0, 0,0,&_sym4426,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_ld_zero    (1)
{ "ldh_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6761, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6759_operands_operands,_sym6760,1,0, 0,0,&_sym6757,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_lds'.
static struct adl_opcode _sym8354[] = {
  // ldh_s_gY_agX_u_Is9_lds    (0)
  { "ldh_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4435, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4433_operands_operands,_sym4434,1,0, 0,0,&_sym4431,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_lds    (1)
{ "ldh_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6766, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6764_operands_operands,_sym6765,1,0, 0,0,&_sym6762,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_zero'.
static struct adl_opcode _sym8355[] = {
  // ldh_s_gY_agX_u_Is9_zero    (0)
  { "ldh_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4476, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4474_operands_operands,_sym4475,1,0, 0,0,&_sym4472,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_zero    (1)
{ "ldh_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6807, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6805_operands_operands,_sym6806,1,0, 0,0,&_sym6803,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agxis18_zero'.
static struct adl_opcode _sym8356[] = {
  // ldh_s_gY_agXIs18_zero    (0)
  { "ldh_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2059, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2057_operands_operands,_sym2058,1,0, 0,0,&_sym2055,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_s_gz_agx_agy'.
static struct adl_opcode _sym8357[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c000000,},_sym4543, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4542_operands_operands,0,0,0, 0,0,&_sym4541,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_agY    (1)
{ "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c000000,},_sym6874, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6873_operands_operands,0,0,0, 0,0,&_sym6872,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_ld'.
static struct adl_opcode _sym8358[] = {
  // ldh_s_gZ_agX_Is9_ld    (0)
  { "ldh_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4484, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4482_operands_operands,_sym4483,1,0, 0,0,&_sym4480,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_ld    (1)
{ "ldh_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6815, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6813_operands_operands,_sym6814,1,0, 0,0,&_sym6811,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_ld_zero'.
static struct adl_opcode _sym8359[] = {
  // ldh_s_gZ_agX_Is9_ld_zero    (0)
  { "ldh_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4494, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4492_operands_operands,_sym4493,1,0, 0,0,&_sym4490,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_ld_zero    (1)
{ "ldh_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6825, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6823_operands_operands,_sym6824,1,0, 0,0,&_sym6821,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_lds'.
static struct adl_opcode _sym8360[] = {
  // ldh_s_gZ_agX_Is9_lds    (0)
  { "ldh_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4499, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4497_operands_operands,_sym4498,1,0, 0,0,&_sym4495,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_lds    (1)
{ "ldh_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6830, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6828_operands_operands,_sym6829,1,0, 0,0,&_sym6826,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_zero'.
static struct adl_opcode _sym8361[] = {
  // ldh_s_gZ_agX_Is9_zero    (0)
  { "ldh_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4540, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4538_operands_operands,_sym4539,1,0, 0,0,&_sym4536,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_zero    (1)
{ "ldh_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6871, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6869_operands_operands,_sym6870,1,0, 0,0,&_sym6867,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_gy_agxis18_zero'.
static struct adl_opcode _sym8362[] = {
  // ldh_u_gY_agXIs18_zero    (0)
  { "ldh_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2081, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2079_operands_operands,_sym2080,1,0, 0,0,&_sym2077,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_u_s_gy_agx_is9_ld'.
static struct adl_opcode _sym8363[] = {
  // ldh_u_s_gY_agX_Is9_ld    (0)
  { "ldh_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4561, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4559_operands_operands,_sym4560,1,0, 0,0,&_sym4557,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_ld    (1)
{ "ldh_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6892, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6890_operands_operands,_sym6891,1,0, 0,0,&_sym6888,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_gy_agx_is9_ld_zero'.
static struct adl_opcode _sym8364[] = {
  // ldh_u_s_gY_agX_Is9_ld_zero    (0)
  { "ldh_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4571, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4569_operands_operands,_sym4570,1,0, 0,0,&_sym4567,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_ld_zero    (1)
{ "ldh_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6902, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6900_operands_operands,_sym6901,1,0, 0,0,&_sym6898,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_gy_agx_is9_lds'.
static struct adl_opcode _sym8365[] = {
  // ldh_u_s_gY_agX_Is9_lds    (0)
  { "ldh_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4576, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4574_operands_operands,_sym4575,1,0, 0,0,&_sym4572,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_lds    (1)
{ "ldh_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6907, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6905_operands_operands,_sym6906,1,0, 0,0,&_sym6903,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8366[] = {
  // ldh_u_s_gY_agXIs18_zero    (0)
  { "ldh_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2092, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2090_operands_operands,_sym2091,1,0, 0,0,&_sym2088,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_u_s_gz_agx_agy'.
static struct adl_opcode _sym8367[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c200000,},_sym4620, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4619_operands_operands,0,0,0, 0,0,&_sym4618,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gZ_agX_agY    (1)
{ "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c200000,},_sym6951, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6950_operands_operands,0,0,0, 0,0,&_sym6949,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_u_gz_agx_agy'.
static struct adl_opcode _sym8368[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c600000,},_sym4643, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4642_operands_operands,0,0,0, 0,0,&_sym4641,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_u_gZ_agX_agY    (1)
{ "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c600000,},_sym6974, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6973_operands_operands,0,0,0, 0,0,&_sym6972,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldhc'.
static struct adl_opcode _sym8369[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6c000000,},_sym1873, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1872_operands_operands,0,0,0, 0,0,&_sym1871,0,{}, 0,0,0,0,0,0, },
// ldhC_gY_spIs21    (1)
{ "ldhC_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6c800000,},_sym1889, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1888_operands_operands,0,0,0, 0,0,&_sym1887,0,{}, 0,0,0,0,0,1, },
// ldhC_gY_agX_Is18    (2)
{ "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x69000000,},_sym1881, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1880_operands_operands,0,0,0, 0,0,&_sym1879,0,{}, 0,0,0,0,0,2, },
// ldhC_gY_sp_Is21    (3)
{ "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x0, { 0x0,0x69800000,},_sym1907, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1906_operands_operands,0,0,0, 0,0,&_sym1905,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldhc.s'.
static struct adl_opcode _sym8370[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6e000000,},_sym1925, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1924_operands_operands,0,0,0, 0,0,&_sym1923,0,{}, 0,0,0,0,0,0, },
// ldhC_s_gY_spIs21    (1)
{ "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6e800000,},_sym1941, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1940_operands_operands,0,0,0, 0,0,&_sym1939,0,{}, 0,0,0,0,0,1, },
// ldhC_s_gY_agX_Is18    (2)
{ "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x6b000000,},_sym1933, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1932_operands_operands,0,0,0, 0,0,&_sym1931,0,{}, 0,0,0,0,0,2, },
// ldhC_s_gY_sp_Is21    (3)
{ "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x0, { 0x0,0x6b800000,},_sym1959, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1958_operands_operands,0,0,0, 0,0,&_sym1957,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldhc.u'.
static struct adl_opcode _sym8371[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6d000000,},_sym1977, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1976_operands_operands,0,0,0, 0,0,&_sym1975,0,{}, 0,0,0,0,0,0, },
// ldhC_u_gY_spIs21    (1)
{ "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6d800000,},_sym1985, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1984_operands_operands,0,0,0, 0,0,&_sym1983,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldhc.u.s'.
static struct adl_opcode _sym8372[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6f000000,},_sym2003, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2002_operands_operands,0,0,0, 0,0,&_sym2001,0,{}, 0,0,0,0,0,0, },
// ldhC_u_s_gY_spIs21    (1)
{ "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6f800000,},_sym2011, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym2010_operands_operands,0,0,0, 0,0,&_sym2009,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldhc_gy_agx_is18_zero'.
static struct adl_opcode _sym8373[] = {
  // ldhC_gY_agX_Is18_zero    (0)
  { "ldhC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1886, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1884_operands_operands,_sym1885,1,0, 0,0,&_sym1882,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_agxis18_zero'.
static struct adl_opcode _sym8374[] = {
  // ldhC_gY_agXIs18_zero    (0)
  { "ldhC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1878, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1876_operands_operands,_sym1877,1,0, 0,0,&_sym1874,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_sp_is21_ldh_zero'.
static struct adl_opcode _sym8375[] = {
  // ldhC_gY_sp_Is21_ldh_zero    (0)
  { "ldhC_gY_sp_Is21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1917, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1915_operands_operands,_sym1916,1,0, 0,0,&_sym1913,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_sp_is21_zero'.
static struct adl_opcode _sym8376[] = {
  // ldhC_gY_sp_Is21_zero    (0)
  { "ldhC_gY_sp_Is21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1922, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1920_operands_operands,_sym1921,1,0, 0,0,&_sym1918,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8377[] = {
  // ldhC_gY_spIs21_ldh_zero    (0)
  { "ldhC_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1899, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1897_operands_operands,_sym1898,1,0, 0,0,&_sym1895,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_spis21_zero'.
static struct adl_opcode _sym8378[] = {
  // ldhC_gY_spIs21_zero    (0)
  { "ldhC_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1904, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1902_operands_operands,_sym1903,1,0, 0,0,&_sym1900,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8379[] = {
  // ldhC_s_gY_agX_Is18_zero    (0)
  { "ldhC_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1938, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1936_operands_operands,_sym1937,1,0, 0,0,&_sym1934,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_agxis18_zero'.
static struct adl_opcode _sym8380[] = {
  // ldhC_s_gY_agXIs18_zero    (0)
  { "ldhC_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1930, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1928_operands_operands,_sym1929,1,0, 0,0,&_sym1926,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_sp_is21_ldh_zero'.
static struct adl_opcode _sym8381[] = {
  // ldhC_s_gY_sp_Is21_ldh_zero    (0)
  { "ldhC_s_gY_sp_Is21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1969, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1967_operands_operands,_sym1968,1,0, 0,0,&_sym1965,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_sp_is21_zero'.
static struct adl_opcode _sym8382[] = {
  // ldhC_s_gY_sp_Is21_zero    (0)
  { "ldhC_s_gY_sp_Is21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1974, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1972_operands_operands,_sym1973,1,0, 0,0,&_sym1970,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8383[] = {
  // ldhC_s_gY_spIs21_ldh_zero    (0)
  { "ldhC_s_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1951, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1949_operands_operands,_sym1950,1,0, 0,0,&_sym1947,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_spis21_zero'.
static struct adl_opcode _sym8384[] = {
  // ldhC_s_gY_spIs21_zero    (0)
  { "ldhC_s_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1956, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1954_operands_operands,_sym1955,1,0, 0,0,&_sym1952,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8385[] = {
  // ldhC_u_gY_agXIs18_zero    (0)
  { "ldhC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1982, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1980_operands_operands,_sym1981,1,0, 0,0,&_sym1978,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8386[] = {
  // ldhC_u_gY_spIs21_ldh_zero    (0)
  { "ldhC_u_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1995, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1993_operands_operands,_sym1994,1,0, 0,0,&_sym1991,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_gy_spis21_zero'.
static struct adl_opcode _sym8387[] = {
  // ldhC_u_gY_spIs21_zero    (0)
  { "ldhC_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2000, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1998_operands_operands,_sym1999,1,0, 0,0,&_sym1996,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8388[] = {
  // ldhC_u_s_gY_agXIs18_zero    (0)
  { "ldhC_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2008, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2006_operands_operands,_sym2007,1,0, 0,0,&_sym2004,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_s_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8389[] = {
  // ldhC_u_s_gY_spIs21_ldh_zero    (0)
  { "ldhC_u_s_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2021, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2019_operands_operands,_sym2020,1,0, 0,0,&_sym2017,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_s_gy_spis21_zero'.
static struct adl_opcode _sym8390[] = {
  // ldhC_u_s_gY_spIs21_zero    (0)
  { "ldhC_u_s_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2026, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2024_operands_operands,_sym2025,1,0, 0,0,&_sym2022,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhs'.
static struct adl_opcode _sym8391[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c200000,},_sym4556, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 1, 0, _sym4555_operands_operands,0,0,1, 0,0,&_sym4554,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9    (1)
{ "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c200000,},_sym6887, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 1, 0, _sym6886_operands_operands,0,0,1, 0,0,&_sym6885,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9    (2)
{ "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c000000,},_sym4479, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym4478_operands_operands,0,0,2, 0,0,&_sym4477,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9    (3)
{ "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c000000,},_sym6810, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym6809_operands_operands,0,0,2, 0,0,&_sym6808,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9_wide_imm    (4)
{ "ldh_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4535, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym4533_operands_operands,_sym4534,1,1, 0,0,&_sym4529,0,{}, 0,0,0,0,0,5, },
// ldh_s_gZ_agX_Is9_wide_imm    (5)
{ "ldh_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6866, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6864_operands_operands,_sym6865,1,1, 0,0,&_sym6860,0,{}, 0,0,0,0,0,5, },
// ldh_u_s_gY_agX_Is9_zero    (6)
{ "ldh_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4617, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4615_operands_operands,_sym4616,1,1, 0,0,&_sym4613,0,{}, 0,0,0,0,0,7, },
// ldh_u_s_gY_agX_Is9_zero    (7)
{ "ldh_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6948, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6946_operands_operands,_sym6947,1,1, 0,0,&_sym6944,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agX_u_Is9    (8)
{ "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0x6c600000,},_sym4415, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym4414_operands_operands,0,0,2, 0,0,&_sym4413,0,{}, 0,0,0,0,0,9, },
// ldh_s_gY_agX_u_Is9    (9)
{ "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0x6c600000,},_sym6746, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym6745_operands_operands,0,0,2, 0,0,&_sym6744,0,{}, 0,0,0,0,0,9, },
// ldh_s_gY_agX_u_Is9_wide_imm    (10)
{ "ldh_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4471, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym4469_operands_operands,_sym4470,1,1, 0,0,&_sym4465,0,{}, 0,0,0,0,0,11, },
// ldh_s_gY_agX_u_Is9_wide_imm    (11)
{ "ldh_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6802, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym6800_operands_operands,_sym6801,1,1, 0,0,&_sym6796,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ldhs.u'.
static struct adl_opcode _sym8392[] = {
  // ldh_u_s_gY_agX_Is9_wide_imm    (0)
  { "ldh_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4612, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 0, 0, _sym4610_operands_operands,_sym4611,1,0, 0,0,&_sym4606,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_wide_imm    (1)
{ "ldh_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6943, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 0, 0, _sym6941_operands_operands,_sym6942,1,0, 0,0,&_sym6937,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldm'.
static struct adl_opcode _sym8393[] = {
  // ldm_Iu5_sp_Is10    (0)
  { "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x0, { 0x12000000,},_sym4659, "^ *(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt),\\[sp([+-][^},[[,  ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4658_operands_operands,0,0,0, 0,0,&_sym4657,0,{}, 0,0,0,0,0,1, },
// ldm_Iu5_sp_Is10    (1)
{ "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x0, { 0x12000000,},_sym6990, "^ *(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt),\\[sp([+-][^},[[,  ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6989_operands_operands,0,0,0, 0,0,&_sym6988,0,{}, 0,0,0,0,0,1, },
// ldm_Iu4_AYG_Iu2    (2)
{ "ldm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x4200068,},_sym4656, "^ *(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(0|1|2|4)\\]$", 0, 3, 3, 0, 0, 0, _sym4655_operands_operands,0,0,0, 0,0,&_sym4654,0,{}, 0,0,0,0,0,3, },
// ldm_Iu4_AYG_Iu2    (3)
{ "ldm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x4200068,},_sym6987, "^ *(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(0|1|2|4)\\]$", 0, 3, 3, 0, 0, 0, _sym6986_operands_operands,0,0,0, 0,0,&_sym6985,0,{}, 0,0,0,0,0,3, },
// ldm_stx    (4)
{ "ldm_stx", 1, 0, 58, 64,  0x0, { 0 },_sym2711, "^ *(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|),\\[sp([+-][^},[[, ]+)?\\]$", 0, 33, 33, 0, 0, 0, _sym2709_operands_operands,_sym2710,1,0, 0,0,&_sym2706,0,{}, 0,0,0,0,0,4, },
// ldm    (5)
{ "ldm", 1, 7, 58, 64,  0x0, { 0x0,0x30000000,},_sym2705, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2704_operands_operands,0,0,0, 0,0,&_sym2703,0,{}, 0,0,0,0,0,5, },
// ldm_stx_zero    (6)
{ "ldm_stx_zero", 1, 0, 58, 64,  0x0, { 0 },_sym2717, "^ *(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|),\\[sp\\]$", 0, 32, 32, 0, 0, 0, _sym2715_operands_operands,_sym2716,1,0, 0,0,&_sym2712,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'ldm_iu5_sp_is10_zero'.
static struct adl_opcode _sym8394[] = {
  // ldm_Iu5_sp_Is10_zero    (0)
  { "ldm_Iu5_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4664, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4662_operands_operands,_sym4663,1,0, 0,0,&_sym4660,0,{}, 0,0,0,0,0,1, },
// ldm_Iu5_sp_Is10_zero    (1)
{ "ldm_Iu5_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6995, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6993_operands_operands,_sym6994,1,0, 0,0,&_sym6991,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds'.
static struct adl_opcode _sym8395[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200000,},_sym3854, "^ *(\\.laddr|)\\.u (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym3853_operands_operands,0,0,1, 0,0,&_sym3852,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9    (1)
{ "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200000,},_sym6185, "^ *(\\.laddr|)\\.u (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6184_operands_operands,0,0,1, 0,0,&_sym6183,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9    (2)
{ "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000000,},_sym3762, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym3761_operands_operands,0,0,1, 0,0,&_sym3760,0,{}, 0,0,0,0,0,3, },
// ldS_GX_agY_Is9    (3)
{ "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000000,},_sym6093, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6092_operands_operands,0,0,1, 0,0,&_sym6091,0,{}, 0,0,0,0,0,3, },
// ldS_GX_agY_Is9_wide_imm    (4)
{ "ldS_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym3796, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3794_operands_operands,_sym3795,1,0, 0,0,&_sym3790,0,{}, 0,0,0,0,0,5, },
// ldS_GX_agY_Is9_wide_imm    (5)
{ "ldS_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6127, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6125_operands_operands,_sym6126,1,0, 0,0,&_sym6121,0,{}, 0,0,0,0,0,5, },
// ldS_gX_sp_Is10    (6)
{ "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000000,},_sym3846, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3845_operands_operands,0,0,0, 0,0,&_sym3844,0,{}, 0,0,0,0,0,7, },
// ldS_gX_sp_Is10    (7)
{ "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000000,},_sym6177, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6176_operands_operands,0,0,0, 0,0,&_sym6175,0,{}, 0,0,0,0,0,7, },
// ldS_GX_agY_u_Is9    (8)
{ "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600000,},_sym3804, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym3803_operands_operands,0,0,1, 0,0,&_sym3802,0,{}, 0,0,0,0,0,9, },
// ldS_GX_agY_u_Is9    (9)
{ "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600000,},_sym6135, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym6134_operands_operands,0,0,1, 0,0,&_sym6133,0,{}, 0,0,0,0,0,9, },
// ldS_GX_agY_u_Is9_wide_imm    (10)
{ "ldS_GX_agY_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym3838, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3836_operands_operands,_sym3837,1,0, 0,0,&_sym3832,0,{}, 0,0,0,0,0,11, },
// ldS_GX_agY_u_Is9_wide_imm    (11)
{ "ldS_GX_agY_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6169, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6167_operands_operands,_sym6168,1,0, 0,0,&_sym6163,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'lds.u'.
static struct adl_opcode _sym8396[] = {
  // ldS_u_GX_agY_Is9_wide_imm    (0)
  { "ldS_u_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym3888, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3886_operands_operands,_sym3887,1,0, 0,0,&_sym3882,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_wide_imm    (1)
{ "ldS_u_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6219, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6217_operands_operands,_sym6218,1,0, 0,0,&_sym6213,0,{}, 0,0,0,0,0,1, },
// ldS_u_gX_sp_Is10    (2)
{ "ldS_u_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym3899, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3897_operands_operands,_sym3898,1,0, 0,0,&_sym3895,0,{}, 0,0,0,0,0,3, },
// ldS_u_gX_sp_Is10    (3)
{ "ldS_u_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6230, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6228_operands_operands,_sym6229,1,0, 0,0,&_sym6226,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'lds_gx_agy_is9_ld'.
static struct adl_opcode _sym8397[] = {
  // ldS_GX_agY_Is9_ld    (0)
  { "ldS_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3767, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3765_operands_operands,_sym3766,1,0, 0,0,&_sym3763,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9_ld    (1)
{ "ldS_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6098, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6096_operands_operands,_sym6097,1,0, 0,0,&_sym6094,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_is9_ld_zero'.
static struct adl_opcode _sym8398[] = {
  // ldS_GX_agY_Is9_ld_zero    (0)
  { "ldS_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3777, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3775_operands_operands,_sym3776,1,0, 0,0,&_sym3773,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9_ld_zero    (1)
{ "ldS_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6108, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6106_operands_operands,_sym6107,1,0, 0,0,&_sym6104,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_is9_zero'.
static struct adl_opcode _sym8399[] = {
  // ldS_GX_agY_Is9_zero    (0)
  { "ldS_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3801, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3799_operands_operands,_sym3800,1,0, 0,0,&_sym3797,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9_zero    (1)
{ "ldS_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6132, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6130_operands_operands,_sym6131,1,0, 0,0,&_sym6128,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_u_is9_ld'.
static struct adl_opcode _sym8400[] = {
  // ldS_GX_agY_u_Is9_ld    (0)
  { "ldS_GX_agY_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3809, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3807_operands_operands,_sym3808,1,0, 0,0,&_sym3805,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_u_Is9_ld    (1)
{ "ldS_GX_agY_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6140, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6138_operands_operands,_sym6139,1,0, 0,0,&_sym6136,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_u_is9_ld_zero'.
static struct adl_opcode _sym8401[] = {
  // ldS_GX_agY_u_Is9_ld_zero    (0)
  { "ldS_GX_agY_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3819, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3817_operands_operands,_sym3818,1,0, 0,0,&_sym3815,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_u_Is9_ld_zero    (1)
{ "ldS_GX_agY_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6150, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6148_operands_operands,_sym6149,1,0, 0,0,&_sym6146,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_u_is9_zero'.
static struct adl_opcode _sym8402[] = {
  // ldS_GX_agY_u_Is9_zero    (0)
  { "ldS_GX_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3843, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3841_operands_operands,_sym3842,1,0, 0,0,&_sym3839,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_u_Is9_zero    (1)
{ "ldS_GX_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6174, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6172_operands_operands,_sym6173,1,0, 0,0,&_sym6170,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_sp_is10_zero'.
static struct adl_opcode _sym8403[] = {
  // ldS_gX_sp_Is10_zero    (0)
  { "ldS_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3851, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3849_operands_operands,_sym3850,1,0, 0,0,&_sym3847,0,{}, 0,0,0,0,0,-1, },
// ldS_gX_sp_Is10_zero    (1)
{ "ldS_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6182, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6180_operands_operands,_sym6181,1,0, 0,0,&_sym6178,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lds_u_gx_agy_is9_ld'.
static struct adl_opcode _sym8404[] = {
  // ldS_u_GX_agY_Is9_ld    (0)
  { "ldS_u_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3859, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3857_operands_operands,_sym3858,1,0, 0,0,&_sym3855,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_ld    (1)
{ "ldS_u_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6190, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6188_operands_operands,_sym6189,1,0, 0,0,&_sym6186,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_u_gx_agy_is9_ld_zero'.
static struct adl_opcode _sym8405[] = {
  // ldS_u_GX_agY_Is9_ld_zero    (0)
  { "ldS_u_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3869, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3867_operands_operands,_sym3868,1,0, 0,0,&_sym3865,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_ld_zero    (1)
{ "ldS_u_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6200, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6198_operands_operands,_sym6199,1,0, 0,0,&_sym6196,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_u_gx_agy_is9_zero'.
static struct adl_opcode _sym8406[] = {
  // ldS_u_GX_agY_Is9_zero    (0)
  { "ldS_u_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3893, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3891_operands_operands,_sym3892,1,0, 0,0,&_sym3889,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_zero    (1)
{ "ldS_u_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6224, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6222_operands_operands,_sym6223,1,0, 0,0,&_sym6220,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_u_gx_sp_is10_zero'.
static struct adl_opcode _sym8407[] = {
  // ldS_u_gX_sp_Is10_zero    (0)
  { "ldS_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3905, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3903_operands_operands,_sym3904,1,0, 0,0,&_sym3901,0,{}, 0,0,0,0,0,-1, },
// ldS_u_gX_sp_Is10_zero    (1)
{ "ldS_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6236, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6234_operands_operands,_sym6235,1,0, 0,0,&_sym6232,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldw'.
static struct adl_opcode _sym8408[] = {
  // ldw_gX_Iu22    (0)
  { "ldw_gX_Iu22", 1, 0, 58, 64,  0x0, { 0 },_sym2722, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2720_operands_operands,_sym2721,1,0, 0,0,&_sym2718,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldx_s_gx_iu22_impl'.
static struct adl_opcode _sym8409[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x0, { 0x0,0x60000000,},_sym2692, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym2691_operands_operands,0,0,0, 0,0,&_sym2690,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lfsr'.
static struct adl_opcode _sym8410[] = {
  // lfsr_gX_gY    (0)
  { "lfsr_gX_gY", 1, 2, 17, 64,  0x0, { 0x54000000,},_sym1026, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym1025_operands_operands,0,0,0, 0,0,&_sym1024,0,{}, 0,0,0,0,0,-1, },
  // lfsr_gX_gY_Iu32    (1)
  { "lfsr_gX_gY_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x26800000,},_sym2730, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2729_operands_operands,0,0,0, 0,0,&_sym2728,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'log'.
static struct adl_opcode _sym8411[] = {
  // log_gZ_gX    (0)
  { "log_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c800000,},_sym4667, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4666_operands_operands,0,0,0, 0,0,&_sym4665,0,{}, 0,0,0,0,0,-1, },
  // log_gZ_gX    (1)
  { "log_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c800000,},_sym6998, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6997_operands_operands,0,0,0, 0,0,&_sym6996,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'log2'.
static struct adl_opcode _sym8412[] = {
  // rcp_log2_enc_log2    (0)
  { "rcp_log2_enc_log2", 1, 0, 3, 64,  0x0, { 0 },_sym3269, "$", 0, 0, 0, 0, 0, 0, 0,_sym3268,1,0, 0,0,&_sym3265,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_begin'.
static struct adl_opcode _sym8413[] = {
  // loop_begin    (0)
  { "loop_begin", 1, 1, 2, 64,  0x0, { 0x80000000,},_sym1479, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1477,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_break'.
static struct adl_opcode _sym8414[] = {
  // loop_break_au_Iu25    (0)
  { "loop_break_au_Iu25", 1, 0, 36, 64,  0x0, { 0 },_sym2097, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym2095_operands_operands,_sym2096,1,1, 0,0,&_sym2093,0,{}, 0,0,0,0,0,0, },
// loop_break_cc_Iu25    (1)
{ "loop_break_cc_Iu25", 1, 0, 36, 64,  0x0, { 0 },_sym2102, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym2100_operands_operands,_sym2101,1,1, 0,0,&_sym2098,0,{}, 0,0,0,0,0,1, },
// loop_break    (2)
{ "loop_break", 1, 1, 2, 64,  0x0, { 0xc0000000,},_sym1482, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1480,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_end'.
static struct adl_opcode _sym8415[] = {
  // loop_end    (0)
  { "loop_end", 1, 0, 64, 64,  0x0, { 0 },_sym2964, "$", 0, 0, 0, 0, 0, 0, 0,_sym2963,1,0, 0,0,&_sym2960,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_stop'.
static struct adl_opcode _sym8416[] = {
  // loop_stop    (0)
  { "loop_stop", 1, 2, 17, 64,  0x0, { 0x30000000,},_sym1029, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1027,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lsb2rf'.
static struct adl_opcode _sym8417[] = {
  // lsb2rf_rV_gX    (0)
  { "lsb2rf_rV_gX", 1, 2, 17, 64,  0x0, { 0x48000000,},_sym1032, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1031_operands_operands,0,0,0, 0,0,&_sym1030,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lsb2rf.sr'.
static struct adl_opcode _sym8418[] = {
  // lsb2rf_sr_rV_gX    (0)
  { "lsb2rf_sr_rV_gX", 1, 2, 17, 64,  0x0, { 0x4a000000,},_sym1035, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1034_operands_operands,0,0,0, 0,0,&_sym1033,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut'.
static struct adl_opcode _sym8419[] = {
  // rrt_cos_acos_lutsel_lut    (0)
  { "rrt_cos_acos_lutsel_lut", 1, 0, 3, 64,  0x0, { 0 },_sym3292, "$", 0, 0, 0, 0, 0, 0, 0,_sym3291,1,0, 0,0,&_sym3288,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut.fwr'.
static struct adl_opcode _sym8420[] = {
  // lut_fwr_gX_Is6    (0)
  { "lut_fwr_gX_Is6", 1, 2, 17, 64,  0x0, { 0x6a000000,},_sym1038, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1037_operands_operands,0,0,0, 0,0,&_sym1036,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lut.hsw'.
static struct adl_opcode _sym8421[] = {
  // lut_hsw    (0)
  { "lut_hsw", 1, 2, 17, 64,  0x0, { 0x64000000,},_sym1046, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1044,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut.hwr'.
static struct adl_opcode _sym8422[] = {
  // lut_hwr_gX_Is6    (0)
  { "lut_hwr_gX_Is6", 1, 2, 17, 64,  0x0, { 0x68000000,},_sym1049, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1048_operands_operands,0,0,0, 0,0,&_sym1047,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lut.rd'.
static struct adl_opcode _sym8423[] = {
  // lut_rd_dec_lut_rd    (0)
  { "lut_rd_dec_lut_rd", 1, 0, 3, 64,  0x0, { 0 },_sym3220, "$", 0, 0, 0, 0, 0, 0, 0,_sym3219,1,0, 0,0,&_sym3216,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_fwr_gx_is6_zero'.
static struct adl_opcode _sym8424[] = {
  // lut_fwr_gX_Is6_zero    (0)
  { "lut_fwr_gX_Is6_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1043, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1041_operands_operands,_sym1042,1,0, 0,0,&_sym1039,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_hwr_gx_is6_zero'.
static struct adl_opcode _sym8425[] = {
  // lut_hwr_gX_Is6_zero    (0)
  { "lut_hwr_gX_Is6_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1054, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1052_operands_operands,_sym1053,1,0, 0,0,&_sym1050,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_rd_dec'.
static struct adl_opcode _sym8426[] = {
  // lut_rd_dec    (0)
  { "lut_rd_dec", 1, 1, 3, 64,  0x0, { 0xe0000000,},_sym3210, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3208,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_sel'.
static struct adl_opcode _sym8427[] = {
  // rrt_cos_acos_lutsel_lutsel    (0)
  { "rrt_cos_acos_lutsel_lutsel", 1, 0, 3, 64,  0x0, { 0 },_sym3297, "$", 0, 0, 0, 0, 0, 0, 0,_sym3296,1,0, 0,0,&_sym3293,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mac'.
static struct adl_opcode _sym8428[] = {
  // mac_cc_gZ_gX_gY    (0)
  { "mac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0800000,},_sym4670, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4669_operands_operands,0,0,1, 0,0,&_sym4668,0,{}, 0,0,0,0,0,1, },
  // mac_cc_gZ_gX_gY    (1)
  { "mac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0800000,},_sym7001, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7000_operands_operands,0,0,1, 0,0,&_sym6999,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mads'.
static struct adl_opcode _sym8429[] = {
  // mads    (0)
  { "mads", 1, 1, 4, 64,  0x0, { 0x20000000,},_sym3163, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3161,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mads.sau'.
static struct adl_opcode _sym8430[] = {
  // mads_sau    (0)
  { "mads_sau", 1, 1, 4, 64,  0x0, { 0x30000000,},_sym3166, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3164,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf'.
static struct adl_opcode _sym8431[] = {
  // maf    (0)
  { "maf", 1, 1, 4, 64,  0x0, { 0xc0000000,},_sym3169, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3167,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.uvp'.
static struct adl_opcode _sym8432[] = {
  // maf_uvp    (0)
  { "maf_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3350, "$", 0, 0, 0, 0, 0, 0, 0,_sym3349,1,0, 0,0,&_sym3346,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.uvp.vpnz'.
static struct adl_opcode _sym8433[] = {
  // maf_uvp_vpnz    (0)
  { "maf_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3355, "$", 0, 0, 0, 0, 0, 0, 0,_sym3354,1,0, 0,0,&_sym3351,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.uvp.vpz'.
static struct adl_opcode _sym8434[] = {
  // maf_uvp_vpz    (0)
  { "maf_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3360, "$", 0, 0, 0, 0, 0, 0, 0,_sym3359,1,0, 0,0,&_sym3356,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.vpnz'.
static struct adl_opcode _sym8435[] = {
  // maf_vpnz    (0)
  { "maf_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3368, "$", 0, 0, 0, 0, 0, 0, 0,_sym3367,1,0, 0,0,&_sym3364,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.vpz'.
static struct adl_opcode _sym8436[] = {
  // maf_vpz    (0)
  { "maf_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3373, "$", 0, 0, 0, 0, 0, 0, 0,_sym3372,1,0, 0,0,&_sym3369,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf_vp'.
static struct adl_opcode _sym8437[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x18000000,},_sym3363, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3362_operands_operands,0,0,0, 0,0,&_sym3361,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mafac'.
static struct adl_opcode _sym8438[] = {
  // mafac    (0)
  { "mafac", 1, 1, 4, 64,  0x0, { 0xe0000000,},_sym3172, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3170,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mant'.
static struct adl_opcode _sym8439[] = {
  // mant_cc_gZ_gX    (0)
  { "mant_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806000,},_sym4673, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym4672_operands_operands,0,0,1, 0,0,&_sym4671,0,{}, 0,0,0,0,0,1, },
  // mant_cc_gZ_gX    (1)
  { "mant_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806000,},_sym7004, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7003_operands_operands,0,0,1, 0,0,&_sym7002,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'max'.
static struct adl_opcode _sym8440[] = {
  // max_gZ_gX_gY    (0)
  { "max_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b030000,},_sym4676, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4675_operands_operands,0,0,0, 0,0,&_sym4674,0,{}, 0,0,0,0,0,-1, },
  // max_gZ_gX_gY    (1)
  { "max_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b030000,},_sym7007, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7006_operands_operands,0,0,0, 0,0,&_sym7005,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'min'.
static struct adl_opcode _sym8441[] = {
  // min_gZ_gX_gY    (0)
  { "min_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b020000,},_sym4679, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4678_operands_operands,0,0,0, 0,0,&_sym4677,0,{}, 0,0,0,0,0,-1, },
  // min_gZ_gX_gY    (1)
  { "min_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b020000,},_sym7010, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7009_operands_operands,0,0,0, 0,0,&_sym7008,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mod'.
static struct adl_opcode _sym8442[] = {
  // mod_s_cc_GZ_GX_GY    (0)
  { "mod_s_cc_GZ_GX_GY", 1, 3, 29, 64,  0x0, { 0x32000000,},_sym4682, "^ *(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym4681_operands_operands,0,0,2, 0,0,&_sym4680,0,{}, 0,0,0,0,0,1, },
  // mod_s_cc_GZ_GX_GY    (1)
  { "mod_s_cc_GZ_GX_GY", 1, 3, 29, 64,  0x0, { 0x32000000,},_sym7013, "^ *(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym7012_operands_operands,0,0,2, 0,0,&_sym7011,0,{}, 0,0,0,0,0,1, },
  // mod_s_gZ_Is16_mod    (2)
  { "mod_s_gZ_Is16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym4690, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4688_operands_operands,_sym4689,1,0, 0,0,&_sym4686,0,{}, 0,0,0,0,0,4, },
// mod_z_gZ_Iu16_mod    (3)
{ "mod_z_gZ_Iu16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym4698, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4696_operands_operands,_sym4697,1,0, 0,0,&_sym4694,0,{}, 0,0,0,0,0,5, },
// mod_s_gZ_Is16_mod    (4)
{ "mod_s_gZ_Is16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym7021, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7019_operands_operands,_sym7020,1,0, 0,0,&_sym7017,0,{}, 0,0,0,0,0,4, },
// mod_z_gZ_Iu16_mod    (5)
{ "mod_z_gZ_Iu16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym7029, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7027_operands_operands,_sym7028,1,0, 0,0,&_sym7025,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'mod.s'.
static struct adl_opcode _sym8443[] = {
  // mod_s_gZ_Is16    (0)
  { "mod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x63800000,},_sym4685, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4684_operands_operands,0,0,0, 0,0,&_sym4683,0,{}, 0,0,0,0,0,1, },
// mod_s_gZ_Is16    (1)
{ "mod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x63800000,},_sym7016, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7015_operands_operands,0,0,0, 0,0,&_sym7014,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mod.z'.
static struct adl_opcode _sym8444[] = {
  // mod_z_gZ_Iu16    (0)
  { "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x63000000,},_sym4693, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4692_operands_operands,0,0,0, 0,0,&_sym4691,0,{}, 0,0,0,0,0,1, },
// mod_z_gZ_Iu16    (1)
{ "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x63000000,},_sym7024, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7023_operands_operands,0,0,0, 0,0,&_sym7022,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpy'.
static struct adl_opcode _sym8445[] = {
  // mpyD_gX_gY_I32_mpy_gX_I32    (0)
  { "mpyD_gX_gY_I32_mpy_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2745, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2743_operands_operands,_sym2744,1,0, 0,0,&_sym2741,0,{}, 0,0,0,0,0,0, },
// mpy_cc_s_gZ_gX_gY    (1)
{ "mpy_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30000000,},_sym4729, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym4728_operands_operands,0,0,2, 0,0,&_sym4727,0,{}, 0,0,0,0,0,2, },
// mpy_cc_s_gZ_gX_gY    (2)
{ "mpy_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30000000,},_sym7060, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym7059_operands_operands,0,0,2, 0,0,&_sym7058,0,{}, 0,0,0,0,0,2, },
// mpyS_z_gZ_Iu16_mpy    (3)
{ "mpyS_z_gZ_Iu16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym4720, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4718_operands_operands,_sym4719,1,0, 0,0,&_sym4716,0,{}, 0,0,0,0,0,0, },
// mpyS_z_gZ_Iu16_mpy    (4)
{ "mpyS_z_gZ_Iu16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym7051, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7049_operands_operands,_sym7050,1,0, 0,0,&_sym7047,0,{}, 0,0,0,0,0,0, },
// mpy_gX_gY_I32    (5)
{ "mpy_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2750, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2748_operands_operands,_sym2749,1,1, 0,0,&_sym2746,0,{}, 0,0,0,0,0,5, },
// mpyD_gX_gY_I32_mpy_cc_gX_I32    (6)
{ "mpyD_gX_gY_I32_mpy_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2739, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2737_operands_operands,_sym2738,1,1, 0,0,&_sym2735,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'mpy.s'.
static struct adl_opcode _sym8446[] = {
  // mpyS_s_gZ_Is16_mpy_s    (0)
  { "mpyS_s_gZ_Is16_mpy_s", 1, 0, 29, 64,  0x0, { 0 },_sym4711, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4709_operands_operands,_sym4710,1,0, 0,0,&_sym4707,0,{}, 0,0,0,0,0,1, },
// mpyS_s_gZ_Is16_mpy_s    (1)
{ "mpyS_s_gZ_Is16_mpy_s", 1, 0, 29, 64,  0x0, { 0 },_sym7042, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7040_operands_operands,_sym7041,1,0, 0,0,&_sym7038,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpy.z'.
static struct adl_opcode _sym8447[] = {
  // mpyS_z_gZ_Iu16_mpy_z    (0)
  { "mpyS_z_gZ_Iu16_mpy_z", 1, 0, 29, 64,  0x0, { 0 },_sym4726, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4724_operands_operands,_sym4725,1,0, 0,0,&_sym4722,0,{}, 0,0,0,0,0,1, },
// mpyS_z_gZ_Iu16_mpy_z    (1)
{ "mpyS_z_gZ_Iu16_mpy_z", 1, 0, 29, 64,  0x0, { 0 },_sym7057, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7055_operands_operands,_sym7056,1,0, 0,0,&_sym7053,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpyd'.
static struct adl_opcode _sym8448[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x27000000,},_sym2733, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2732_operands_operands,0,0,1, 0,0,&_sym2731,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mpys.s'.
static struct adl_opcode _sym8449[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x64800000,},_sym4701, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4700_operands_operands,0,0,0, 0,0,&_sym4699,0,{}, 0,0,0,0,0,1, },
// mpyS_s_gZ_Is16    (1)
{ "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x64800000,},_sym7032, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7031_operands_operands,0,0,0, 0,0,&_sym7030,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpys.z'.
static struct adl_opcode _sym8450[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x64000000,},_sym4714, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4713_operands_operands,0,0,0, 0,0,&_sym4712,0,{}, 0,0,0,0,0,1, },
// mpyS_z_gZ_Iu16    (1)
{ "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x64000000,},_sym7045, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7044_operands_operands,0,0,0, 0,0,&_sym7043,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpys_s_gz_is16_mpy'.
static struct adl_opcode _sym8451[] = {
  // mpyS_s_gZ_Is16_mpy    (0)
  { "mpyS_s_gZ_Is16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym4706, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym4704_operands_operands,_sym4705,1,0, 0,0,&_sym4702,0,{}, 0,0,0,0,0,1, },
// mpyS_s_gZ_Is16_mpy    (1)
{ "mpyS_s_gZ_Is16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym7037, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym7035_operands_operands,_sym7036,1,0, 0,0,&_sym7033,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv'.
static struct adl_opcode _sym8452[] = {
  // mv_cgu_gX    (0)
  { "mv_cgu_gX", 1, 2, 17, 64,  0x0, { 0xc000000,},_sym1153, "^ *(dl_sc_x|dl_sc_y|ul_sc_x|ul_sc_y|ul_sc_short|ovsf_num|gold_x1|gold_x2|ovsf_dl_sc_y|ovsf_dl_sc_y_bak|dl_sc_x_bak|vd_ts_d|vd_qs_d),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym1152_operands_operands,0,0,0, 0,0,&_sym1151,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_cgu    (1)
  { "mv_gX_cgu", 1, 2, 17, 64,  0x0, { 0xd000000,},_sym1159, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(dl_sc_x|dl_sc_y|ul_sc_x|ul_sc_y|ul_sc_short|ovsf_num|gold_x1|gold_x2|ovsf_dl_sc_y|ovsf_dl_sc_y_bak|dl_sc_x_bak|vd_ts_d|vd_qs_d)$", 0, 2, 2, 0, 0, 0, _sym1158_operands_operands,0,0,0, 0,0,&_sym1157,0,{}, 0,0,0,0,0,-1, },
  // mv_agX_agY    (2)
  { "mv_agX_agY", 1, 0, 17, 64,  0x0, { 0 },_sym1144, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1142_operands_operands,_sym1143,1,0, 0,0,&_sym1140,0,{}, 0,0,0,0,0,-1, },
  // mv_Rx_Ry    (3)
  { "mv_Rx_Ry", 1, 2, 17, 64,  0x0, { 0x44000000,},_sym1138, "^ *(R0|R1|R2|R3|R4|R5|R6|R7),(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 2, 2, 0, 0, 0, _sym1137_operands_operands,0,0,0, 0,0,&_sym1136,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_nco_phase    (4)
  { "mv_gX_nco_phase", 1, 2, 17, 64,  0x0, { 0x11080000,},_sym1168, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),nco_phase$", 0, 1, 1, 0, 0, 0, _sym1167_operands_operands,0,0,0, 0,0,&_sym1166,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_phase_gX    (5)
  { "mv_nco_phase_gX", 1, 2, 17, 64,  0x0, { 0x10080000,},_sym1186, "^ *nco_phase,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1185_operands_operands,0,0,0, 0,0,&_sym1184,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_nco_freq    (6)
  { "mv_gX_nco_freq", 1, 2, 17, 64,  0x0, { 0x11000000,},_sym1162, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),nco_freq$", 0, 1, 1, 0, 0, 0, _sym1161_operands_operands,0,0,0, 0,0,&_sym1160,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_freq_gX    (7)
  { "mv_nco_freq_gX", 1, 2, 17, 64,  0x0, { 0x10000000,},_sym1177, "^ *nco_freq,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1176_operands_operands,0,0,0, 0,0,&_sym1175,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_nco_k    (8)
  { "mv_gX_nco_k", 1, 2, 17, 64,  0x0, { 0x11180000,},_sym1165, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),nco_k$", 0, 1, 1, 0, 0, 0, _sym1164_operands_operands,0,0,0, 0,0,&_sym1163,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_k_gX    (9)
  { "mv_nco_k_gX", 1, 2, 17, 64,  0x0, { 0x10180000,},_sym1183, "^ *nco_k,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1182_operands_operands,0,0,0, 0,0,&_sym1181,0,{}, 0,0,0,0,0,-1, },
  // mv_agX_sp    (10)
  { "mv_agX_sp", 1, 0, 17, 64,  0x0, { 0 },_sym1150, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym1148_operands_operands,_sym1149,1,0, 0,0,&_sym1146,0,{}, 0,0,0,0,0,-1, },
  // mv_sp_agX    (11)
  { "mv_sp_agX", 1, 0, 17, 64,  0x0, { 0 },_sym1195, "^ *sp,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1193_operands_operands,_sym1194,1,0, 0,0,&_sym1191,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_k_Iu11    (12)
  { "mv_nco_k_Iu11", 1, 2, 17, 64,  0x0, { 0x14000000,},_sym1180, "^ *nco_k,([^},[_, ]+)$", 0, 1, 1, 0, 0, 0, _sym1179_operands_operands,0,0,0, 0,0,&_sym1178,0,{}, 0,0,0,0,0,12, },
// mv_cc_gZ_quot    (13)
{ "mv_cc_gZ_quot", 1, 3, 29, 64,  0x0, { 0x3b001780,},_sym7150, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),quot$", 0, 2, 2, 0, 1, 0, _sym7149_operands_operands,0,0,1, 0,0,&_sym7148,0,{}, 0,0,0,0,0,14, },
// mv_cc_gZ_quot    (14)
{ "mv_cc_gZ_quot", 1, 3, 29, 64,  0x0, { 0x3b001780,},_sym4819, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),quot$", 0, 2, 2, 0, 1, 0, _sym4818_operands_operands,0,0,1, 0,0,&_sym4817,0,{}, 0,0,0,0,0,14, },
// mv_cc_gZ_rem    (15)
{ "mv_cc_gZ_rem", 1, 3, 29, 64,  0x0, { 0x3b001f80,},_sym7153, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),rem$", 0, 2, 2, 0, 1, 0, _sym7152_operands_operands,0,0,1, 0,0,&_sym7151,0,{}, 0,0,0,0,0,16, },
// mv_cc_gZ_rem    (16)
{ "mv_cc_gZ_rem", 1, 3, 29, 64,  0x0, { 0x3b001f80,},_sym4822, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),rem$", 0, 2, 2, 0, 1, 0, _sym4821_operands_operands,0,0,1, 0,0,&_sym4820,0,{}, 0,0,0,0,0,16, },
// mv_cc_gZ_pc    (17)
{ "mv_cc_gZ_pc", 1, 3, 29, 64,  0x0, { 0x3b000f80,},_sym7147, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),pc$", 0, 2, 2, 0, 1, 0, _sym7146_operands_operands,0,0,1, 0,0,&_sym7145,0,{}, 0,0,0,0,0,18, },
// mv_cc_gZ_pc    (18)
{ "mv_cc_gZ_pc", 1, 3, 29, 64,  0x0, { 0x3b000f80,},_sym4816, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),pc$", 0, 2, 2, 0, 1, 0, _sym4815_operands_operands,0,0,1, 0,0,&_sym4814,0,{}, 0,0,0,0,0,18, },
// mvD_gX_I32_mv    (19)
{ "mvD_gX_I32_mv", 1, 0, 58, 64,  0x0, { 0 },_sym2759, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2757_operands_operands,_sym2758,1,0, 0,0,&_sym2755,0,{}, 0,0,0,0,0,19, },
// mv_cc_gZ_gX    (20)
{ "mv_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b000000,},_sym7144, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp)$", 0, 3, 3, 0, 1, 0, _sym7143_operands_operands,0,0,1, 0,0,&_sym7142,0,{}, 0,0,0,0,0,21, },
// mv_cc_gZ_gX    (21)
{ "mv_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b000000,},_sym4813, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp)$", 0, 3, 3, 0, 1, 0, _sym4812_operands_operands,0,0,1, 0,0,&_sym4811,0,{}, 0,0,0,0,0,21, },
// mvS_aX_agY_mv    (22)
{ "mvS_aX_agY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7071, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7069_operands_operands,_sym7070,1,0, 0,0,&_sym7067,0,{}, 0,0,0,0,0,-1, },
// mvS_aX_agY_mv    (23)
{ "mvS_aX_agY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4740, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4738_operands_operands,_sym4739,1,0, 0,0,&_sym4736,0,{}, 0,0,0,0,0,-1, },
// mvS_agX_aY_mv    (24)
{ "mvS_agX_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4760, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4758_operands_operands,_sym4759,1,0, 0,0,&_sym4756,0,{}, 0,0,0,0,0,-1, },
// mvS_agX_aY_mv    (25)
{ "mvS_agX_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7091, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7089_operands_operands,_sym7090,1,0, 0,0,&_sym7087,0,{}, 0,0,0,0,0,-1, },
// mvS_aX_sp_mv    (26)
{ "mvS_aX_sp_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4749, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym4747_operands_operands,_sym4748,1,0, 0,0,&_sym4745,0,{}, 0,0,0,0,0,-1, },
// mvS_aX_sp_mv    (27)
{ "mvS_aX_sp_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7080, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym7078_operands_operands,_sym7079,1,0, 0,0,&_sym7076,0,{}, 0,0,0,0,0,-1, },
// mv_VPX_Iu1_H    (28)
{ "mv_VPX_Iu1_H", 1, 0, 29, 64,  0x0, { 0 },_sym7135, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),H$", 0, 1, 1, 0, 1, 0, _sym7133_operands_operands,_sym7134,1,1, 0,0,&_sym7131,0,{}, 0,0,0,0,0,35, },
// mv_h_VPX_Iu1    (29)
{ "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x0, { 0x3b010060,},_sym7156, "^ *h,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym7155_operands_operands,0,0,1, 0,0,&_sym7154,0,{}, 0,0,0,0,0,33, },
// mv_H_VPX_Iu1    (30)
{ "mv_H_VPX_Iu1", 1, 0, 29, 64,  0x0, { 0 },_sym7130, "^ *H,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym7128_operands_operands,_sym7129,1,1, 0,0,&_sym7126,0,{}, 0,0,0,0,0,32, },
// mv_VPX_Iu1_h    (31)
{ "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x0, { 0x3b010600,},_sym7138, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),h$", 0, 1, 1, 0, 1, 0, _sym7137_operands_operands,0,0,1, 0,0,&_sym7136,0,{}, 0,0,0,0,0,34, },
// mv_H_VPX_Iu1    (32)
{ "mv_H_VPX_Iu1", 1, 0, 29, 64,  0x0, { 0 },_sym4799, "^ *H,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym4797_operands_operands,_sym4798,1,1, 0,0,&_sym4795,0,{}, 0,0,0,0,0,32, },
// mv_h_VPX_Iu1    (33)
{ "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x0, { 0x3b010060,},_sym4825, "^ *h,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym4824_operands_operands,0,0,1, 0,0,&_sym4823,0,{}, 0,0,0,0,0,33, },
// mv_VPX_Iu1_h    (34)
{ "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x0, { 0x3b010600,},_sym4807, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),h$", 0, 1, 1, 0, 1, 0, _sym4806_operands_operands,0,0,1, 0,0,&_sym4805,0,{}, 0,0,0,0,0,34, },
// mv_VPX_Iu1_H    (35)
{ "mv_VPX_Iu1_H", 1, 0, 29, 64,  0x0, { 0 },_sym4804, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),H$", 0, 1, 1, 0, 1, 0, _sym4802_operands_operands,_sym4803,1,1, 0,0,&_sym4800,0,{}, 0,0,0,0,0,35, },
// mvS_z_gZ_Iu16_mv    (36)
{ "mvS_z_gZ_Iu16_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7119, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7117_operands_operands,_sym7118,1,0, 0,0,&_sym7115,0,{}, 0,0,0,0,0,19, },
// mvS_z_gZ_Iu16_mv    (37)
{ "mvS_z_gZ_Iu16_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4788, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4786_operands_operands,_sym4787,1,0, 0,0,&_sym4784,0,{}, 0,0,0,0,0,19, },
// mv_cc_Iu4    (38)
{ "mv_cc_Iu4", 1, 3, 29, 64,  0x0, { 0x60000068,},_sym4810, "^ *cc,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym4809_operands_operands,0,0,0, 0,0,&_sym4808,0,{}, 0,0,0,0,0,39, },
// mv_cc_Iu4    (39)
{ "mv_cc_Iu4", 1, 3, 29, 64,  0x0, { 0x60000068,},_sym7141, "^ *cc,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym7140_operands_operands,0,0,0, 0,0,&_sym7139,0,{}, 0,0,0,0,0,39, },
// mv_sp_Iu20_opS_HI    (40)
{ "mv_sp_Iu20_opS_HI", 1, 3, 29, 64,  0x0, { 0x3e000000,},_sym4828, "^ *sp,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym4827_operands_operands,0,0,0, 0,0,&_sym4826,0,{}, 0,0,0,0,0,41, },
// mv_sp_Iu20_opS_LO    (41)
{ "mv_sp_Iu20_opS_LO", 1, 3, 29, 64,  0x0, { 0x3e000000,},_sym7159, "^ *sp,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym7158_operands_operands,0,0,0, 0,0,&_sym7157,0,{}, 0,0,0,0,0,41, },
// mvD_gX_I32_mv_cc    (42)
{ "mvD_gX_I32_mv_cc", 1, 0, 58, 64,  0x0, { 0 },_sym2765, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2763_operands_operands,_sym2764,1,1, 0,0,&_sym2761,0,{}, 0,0,0,0,0,42, },
// mvD_gX_I32_mv_sp    (43)
{ "mvD_gX_I32_mv_sp", 1, 0, 58, 64,  0x0, { 0 },_sym2770, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) sp,([^},[ , ]+)$", 0, 2, 2, 0, 1, 0, _sym2768_operands_operands,_sym2769,1,1, 0,0,&_sym2766,0,{}, 0,0,0,0,0,43, },
// mv_aX_I    (44)
{ "mv_aX_I", 1, 4, 36, 64,  0x0, { 0x0,0x48000000,},_sym2105, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2104_operands_operands,0,0,0, 0,0,&_sym2103,0,{}, 0,0,0,0,0,44, },
// mv_w_rV_real_imag_2    (45)
{ "mv_w_rV_real_imag_2", 1, 0, 58, 64,  0x0, { 0 },_sym2788, "^ *\\[rV\\],([^},[[,, ]+),([^},[[,, ]+)$", 0, 2, 2, 0, 0, 0, _sym2786_operands_operands,_sym2787,1,0, 0,0,&_sym2784,0,{}, 0,0,0,0,0,45, },
// mv_w_rV_real_imag_1    (46)
{ "mv_w_rV_real_imag_1", 1, 0, 58, 64,  0x0, { 0 },_sym2783, "^ *\\[rV\\],([^},[[, ]+)$", 0, 1, 1, 0, 0, 0, _sym2781_operands_operands,_sym2782,1,0, 0,0,&_sym2777,0,{}, 0,0,0,0,0,46, },
};

// Instructions named 'mv.d'.
static struct adl_opcode _sym8453[] = {
  // mv_d_rV_gX    (0)
  { "mv_d_rV_gX", 1, 2, 17, 64,  0x0, { 0x4e400000,},_sym1156, "^ *\\[rV\\],(g0:g1|g1:g2|g2:g3|g3:g4|g4:g5|g5:g6|g6:g7|g7:g8|g8:g9|g9:g10|g10:g11)$", 0, 1, 1, 0, 0, 0, _sym1155_operands_operands,0,0,0, 0,0,&_sym1154,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mv.h'.
static struct adl_opcode _sym8454[] = {
  // mv_h_gX_rS0    (0)
  { "mv_h_gX_rS0", 1, 2, 17, 64,  0x0, { 0x4f000000,},_sym1171, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[rS0\\]$", 0, 1, 1, 0, 0, 0, _sym1170_operands_operands,0,0,0, 0,0,&_sym1169,0,{}, 0,0,0,0,0,-1, },
  // mv_h_rV_gX    (1)
  { "mv_h_rV_gX", 1, 2, 17, 64,  0x0, { 0x4e000000,},_sym1174, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1173_operands_operands,0,0,0, 0,0,&_sym1172,0,{}, 0,0,0,0,0,-1, },
  // mv_h_rV_Is16    (2)
  { "mv_h_rV_Is16", 1, 7, 58, 64,  0x0, { 0x0,0x16000000,},_sym2773, "^ *\\[rV\\],([^},[[, ]+)$", 0, 1, 1, 0, 0, 0, _sym2772_operands_operands,0,0,0, 0,0,&_sym2771,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'mv.q'.
static struct adl_opcode _sym8455[] = {
  // mv_q_rV_gX    (0)
  { "mv_q_rV_gX", 1, 2, 17, 64,  0x0, { 0x4c400000,},_sym1189, "^ *\\[rV\\],(g0:g1:g2:g3|g1:g2:g3:g4|g2:g3:g4:g5|g3:g4:g5:g6|g4:g5:g6:g7|g5:g6:g7:g8|g6:g7:g8:g9|g7:g8:g9:g10|g8:g9:g10:g11)$", 0, 1, 1, 0, 0, 0, _sym1188_operands_operands,0,0,0, 0,0,&_sym1187,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mv.s'.
static struct adl_opcode _sym8456[] = {
  // mvS_s_gZ_Is16_mv_s    (0)
  { "mvS_s_gZ_Is16_mv_s", 1, 0, 29, 64,  0x0, { 0 },_sym4771, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4769_operands_operands,_sym4770,1,0, 0,0,&_sym4767,0,{}, 0,0,0,0,0,1, },
// mvS_s_gZ_Is16_mv_s    (1)
{ "mvS_s_gZ_Is16_mv_s", 1, 0, 29, 64,  0x0, { 0 },_sym7102, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7100_operands_operands,_sym7101,1,0, 0,0,&_sym7098,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vraincr'.
static struct adl_opcode _sym8457[] = {
  // mvA_VRAincr_rX_agY_set    (0)
  { "mvA_VRAincr_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym610, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym608_operands_operands,_sym609,1,0, 0,0,&_sym606,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAincr_agY_rX_set    (1)
  { "mvA_VRAincr_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym601, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym599_operands_operands,_sym600,1,0, 0,0,&_sym597,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vraptr'.
static struct adl_opcode _sym8458[] = {
  // mvA_VRAptr_agY_rX_set    (0)
  { "mvA_VRAptr_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym619, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym617_operands_operands,_sym618,1,0, 0,0,&_sym615,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAptr_rX_agY_set    (1)
  { "mvA_VRAptr_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym628, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym626_operands_operands,_sym627,1,0, 0,0,&_sym624,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vrarange1'.
static struct adl_opcode _sym8459[] = {
  // mvA_VRArange1_agY_rX_set    (0)
  { "mvA_VRArange1_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym637, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym635_operands_operands,_sym636,1,0, 0,0,&_sym633,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange1_rX_agY_set    (1)
  { "mvA_VRArange1_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym646, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym644_operands_operands,_sym645,1,0, 0,0,&_sym642,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vrarange2'.
static struct adl_opcode _sym8460[] = {
  // mvA_VRArange2_agY_rX_set    (0)
  { "mvA_VRArange2_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym655, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym653_operands_operands,_sym654,1,0, 0,0,&_sym651,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange2_rX_agY_set    (1)
  { "mvA_VRArange2_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym664, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym662_operands_operands,_sym663,1,0, 0,0,&_sym660,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.w'.
static struct adl_opcode _sym8461[] = {
  // mv_w_gX_rS0    (0)
  { "mv_w_gX_rS0", 1, 2, 17, 64,  0x0, { 0x4d000000,},_sym1198, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[rS0\\]$", 0, 1, 1, 0, 0, 0, _sym1197_operands_operands,0,0,0, 0,0,&_sym1196,0,{}, 0,0,0,0,0,-1, },
  // mv_w_rV_gX    (1)
  { "mv_w_rV_gX", 1, 2, 17, 64,  0x0, { 0x4c000000,},_sym1201, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1200_operands_operands,0,0,0, 0,0,&_sym1199,0,{}, 0,0,0,0,0,-1, },
  // mv_w_rV_real_imag    (2)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x0, { 0x0,0x14000000,},_sym2776, "^ *\\[rV\\],([^},[[,, ]+),([^},[[,, ]+)$", 0, 2, 2, 0, 0, 0, _sym2775_operands_operands,0,0,0, 0,0,&_sym2774,0,{}, 0,0,0,0,0,2, },
// mv_w_rV_real_imag_3    (3)
{ "mv_w_rV_real_imag_3", 1, 0, 58, 64,  0x0, { 0 },_sym2795, "^ *\\[rV\\],([^},[[, ]+)$", 0, 1, 1, 0, 0, 0, _sym2793_operands_operands,_sym2794,1,0, 0,0,&_sym2789,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'mv.z'.
static struct adl_opcode _sym8462[] = {
  // mvS_z_gZ_Iu16_mv_z    (0)
  { "mvS_z_gZ_Iu16_mv_z", 1, 0, 29, 64,  0x0, { 0 },_sym4794, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4792_operands_operands,_sym4793,1,0, 0,0,&_sym4790,0,{}, 0,0,0,0,0,1, },
// mvS_z_gZ_Iu16_mv_z    (1)
{ "mvS_z_gZ_Iu16_mv_z", 1, 0, 29, 64,  0x0, { 0 },_sym7125, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7123_operands_operands,_sym7124,1,0, 0,0,&_sym7121,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vraincr'.
static struct adl_opcode _sym8463[] = {
  // mvA_VRAincr_agY_rX    (0)
  { "mvA_VRAincr_agY_rX", 1, 2, 19, 64,  0x0, { 0xd1800000,},_sym595, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym594_operands_operands,0,0,0, 0,0,&_sym593,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAincr_rX_agY    (1)
  { "mvA_VRAincr_rX_agY", 1, 2, 19, 64,  0x0, { 0xd1000000,},_sym604, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym603_operands_operands,0,0,0, 0,0,&_sym602,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vraptr'.
static struct adl_opcode _sym8464[] = {
  // mvA_VRAptr_agY_rX    (0)
  { "mvA_VRAptr_agY_rX", 1, 2, 19, 64,  0x0, { 0xc1800000,},_sym613, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym612_operands_operands,0,0,0, 0,0,&_sym611,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAptr_rX_agY    (1)
  { "mvA_VRAptr_rX_agY", 1, 2, 19, 64,  0x0, { 0xc1000000,},_sym622, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym621_operands_operands,0,0,0, 0,0,&_sym620,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vrarange1'.
static struct adl_opcode _sym8465[] = {
  // mvA_VRArange1_agY_rX    (0)
  { "mvA_VRArange1_agY_rX", 1, 2, 19, 64,  0x0, { 0xe0800000,},_sym631, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym630_operands_operands,0,0,0, 0,0,&_sym629,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange1_rX_agY    (1)
  { "mvA_VRArange1_rX_agY", 1, 2, 19, 64,  0x0, { 0xe0000000,},_sym640, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym639_operands_operands,0,0,0, 0,0,&_sym638,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vrarange2'.
static struct adl_opcode _sym8466[] = {
  // mvA_VRArange2_agY_rX    (0)
  { "mvA_VRArange2_agY_rX", 1, 2, 19, 64,  0x0, { 0xe1800000,},_sym649, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym648_operands_operands,0,0,0, 0,0,&_sym647,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange2_rX_agY    (1)
  { "mvA_VRArange2_rX_agY", 1, 2, 19, 64,  0x0, { 0xe1000000,},_sym658, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym657_operands_operands,0,0,0, 0,0,&_sym656,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb'.
static struct adl_opcode _sym8467[] = {
  // mvB_agX_agY    (0)
  { "mvB_agX_agY", 1, 2, 17, 64,  0x0, { 0x60000000,},_sym1129, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1128_operands_operands,0,0,0, 0,0,&_sym1127,0,{}, 0,0,0,0,0,-1, },
  // mvB_agX_sp    (1)
  { "mvB_agX_sp", 1, 2, 17, 64,  0x0, { 0x5df00000,},_sym1132, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym1131_operands_operands,0,0,0, 0,0,&_sym1130,0,{}, 0,0,0,0,0,-1, },
  // mvB_sp_agX    (2)
  { "mvB_sp_agX", 1, 2, 17, 64,  0x0, { 0x5e0f8000,},_sym1135, "^ *sp,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1134_operands_operands,0,0,0, 0,0,&_sym1133,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvb.vraincr'.
static struct adl_opcode _sym8468[] = {
  // mvB_VRAincr_agY_rX    (0)
  { "mvB_VRAincr_agY_rX", 1, 2, 17, 64,  0x0, { 0x92000000,},_sym1057, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1056_operands_operands,0,0,0, 0,0,&_sym1055,0,{}, 0,0,0,0,0,0, },
  // mvB_VRAincr_rX_agY    (1)
  { "mvB_VRAincr_rX_agY", 1, 2, 17, 64,  0x0, { 0x90000000,},_sym1066, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1065_operands_operands,0,0,0, 0,0,&_sym1064,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb.vraptr'.
static struct adl_opcode _sym8469[] = {
  // mvB_VRAptr_agY_rX    (0)
  { "mvB_VRAptr_agY_rX", 1, 2, 17, 64,  0x0, { 0x9a000000,},_sym1075, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1074_operands_operands,0,0,0, 0,0,&_sym1073,0,{}, 0,0,0,0,0,0, },
  // mvB_VRAptr_rX_agY    (1)
  { "mvB_VRAptr_rX_agY", 1, 2, 17, 64,  0x0, { 0x98000000,},_sym1084, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1083_operands_operands,0,0,0, 0,0,&_sym1082,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb.vrarange1'.
static struct adl_opcode _sym8470[] = {
  // mvB_VRArange1_agY_rX    (0)
  { "mvB_VRArange1_agY_rX", 1, 2, 17, 64,  0x0, { 0x8a000000,},_sym1093, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1092_operands_operands,0,0,0, 0,0,&_sym1091,0,{}, 0,0,0,0,0,0, },
  // mvB_VRArange1_rX_agY    (1)
  { "mvB_VRArange1_rX_agY", 1, 2, 17, 64,  0x0, { 0x88000000,},_sym1102, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1101_operands_operands,0,0,0, 0,0,&_sym1100,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb.vrarange2'.
static struct adl_opcode _sym8471[] = {
  // mvB_VRArange2_agY_rX    (0)
  { "mvB_VRArange2_agY_rX", 1, 2, 17, 64,  0x0, { 0x8e000000,},_sym1111, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1110_operands_operands,0,0,0, 0,0,&_sym1109,0,{}, 0,0,0,0,0,0, },
  // mvB_VRArange2_rX_agY    (1)
  { "mvB_VRArange2_rX_agY", 1, 2, 17, 64,  0x0, { 0x8c000000,},_sym1120, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1119_operands_operands,0,0,0, 0,0,&_sym1118,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb_vraincr_agy_rx_set'.
static struct adl_opcode _sym8472[] = {
  // mvB_VRAincr_agY_rX_set    (0)
  { "mvB_VRAincr_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1063, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1061_operands_operands,_sym1062,1,0, 0,0,&_sym1059,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vraincr_rx_agy_set'.
static struct adl_opcode _sym8473[] = {
  // mvB_VRAincr_rX_agY_set    (0)
  { "mvB_VRAincr_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1072, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1070_operands_operands,_sym1071,1,0, 0,0,&_sym1068,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vraptr_agy_rx_set'.
static struct adl_opcode _sym8474[] = {
  // mvB_VRAptr_agY_rX_set    (0)
  { "mvB_VRAptr_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1081, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1079_operands_operands,_sym1080,1,0, 0,0,&_sym1077,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vraptr_rx_agy_set'.
static struct adl_opcode _sym8475[] = {
  // mvB_VRAptr_rX_agY_set    (0)
  { "mvB_VRAptr_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1090, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1088_operands_operands,_sym1089,1,0, 0,0,&_sym1086,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange1_agy_rx_set'.
static struct adl_opcode _sym8476[] = {
  // mvB_VRArange1_agY_rX_set    (0)
  { "mvB_VRArange1_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1099, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1097_operands_operands,_sym1098,1,0, 0,0,&_sym1095,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange1_rx_agy_set'.
static struct adl_opcode _sym8477[] = {
  // mvB_VRArange1_rX_agY_set    (0)
  { "mvB_VRArange1_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1108, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1106_operands_operands,_sym1107,1,0, 0,0,&_sym1104,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange2_agy_rx_set'.
static struct adl_opcode _sym8478[] = {
  // mvB_VRArange2_agY_rX_set    (0)
  { "mvB_VRArange2_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1117, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1115_operands_operands,_sym1116,1,0, 0,0,&_sym1113,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange2_rx_agy_set'.
static struct adl_opcode _sym8479[] = {
  // mvB_VRArange2_rX_agY_set    (0)
  { "mvB_VRArange2_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1126, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1124_operands_operands,_sym1125,1,0, 0,0,&_sym1122,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvbat'.
static struct adl_opcode _sym8480[] = {
  // srt_sin_asin_mvbat_mvbat    (0)
  { "srt_sin_asin_mvbat_mvbat", 1, 0, 3, 64,  0x0, { 0 },_sym3323, "$", 0, 0, 0, 0, 0, 0, 0,_sym3322,1,0, 0,0,&_sym3319,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvd'.
static struct adl_opcode _sym8481[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24000000,},_sym2753, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2752_operands_operands,0,0,1, 0,0,&_sym2751,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvh'.
static struct adl_opcode _sym8482[] = {
  // mvh_s_cc_s_gZ_gX    (0)
  { "mvh_s_cc_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym4833, "^ *(\\.s\\.al|\\.s\\.cs|\\.s\\.lo|\\.s\\.vs|\\.s\\.hi|\\.s\\.eq|\\.s\\.clr|\\.s\\.ge|\\.s\\.gt|\\.s\\.pl|\\.s\\.mi|\\.s\\.le|\\.s\\.lt|\\.s\\.ne|\\.s\\.set|\\.s\\.ls|\\.s\\.vc|\\.s\\.cc|\\.s\\.hs|\\.s\\.nv|\\.s\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym4831_operands_operands,_sym4832,1,1, 0,0,&_sym4829,0,{}, 0,0,0,0,0,1, },
  // mvh_s_cc_s_gZ_gX    (1)
  { "mvh_s_cc_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7164, "^ *(\\.s\\.al|\\.s\\.cs|\\.s\\.lo|\\.s\\.vs|\\.s\\.hi|\\.s\\.eq|\\.s\\.clr|\\.s\\.ge|\\.s\\.gt|\\.s\\.pl|\\.s\\.mi|\\.s\\.le|\\.s\\.lt|\\.s\\.ne|\\.s\\.set|\\.s\\.ls|\\.s\\.vc|\\.s\\.cc|\\.s\\.hs|\\.s\\.nv|\\.s\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7162_operands_operands,_sym7163,1,1, 0,0,&_sym7160,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvh.s'.
static struct adl_opcode _sym8483[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b040000,},_sym4836, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4835_operands_operands,0,0,0, 0,0,&_sym4834,0,{}, 0,0,0,0,0,1, },
  // mvh_s_gZ_gX    (1)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b040000,},_sym7167, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7166_operands_operands,0,0,0, 0,0,&_sym7165,0,{}, 0,0,0,0,0,1, },
  // mvh_s_s_gZ_gX    (2)
  { "mvh_s_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym4841, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4839_operands_operands,_sym4840,1,0, 0,0,&_sym4837,0,{}, 0,0,0,0,0,-1, },
  // mvh_s_s_gZ_gX    (3)
  { "mvh_s_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7172, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7170_operands_operands,_sym7171,1,0, 0,0,&_sym7168,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvip'.
static struct adl_opcode _sym8484[] = {
  // mvip_gZ_gX_gY    (0)
  { "mvip_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x9600000,},_sym7196, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7195_operands_operands,0,0,0, 0,0,&_sym7194,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ_gY    (1)
  { "mvip_gX_gZ_gY", 1, 3, 29, 64,  0x0, { 0x9700000,},_sym7190, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7189_operands_operands,0,0,0, 0,0,&_sym7188,0,{}, 0,0,0,0,0,-1, },
  // mvip_gZ_gX_gY    (2)
  { "mvip_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x9600000,},_sym4865, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4864_operands_operands,0,0,0, 0,0,&_sym4863,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ_gY    (3)
  { "mvip_gX_gZ_gY", 1, 3, 29, 64,  0x0, { 0x9700000,},_sym4859, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4858_operands_operands,0,0,0, 0,0,&_sym4857,0,{}, 0,0,0,0,0,-1, },
  // mvip_gZ_gX    (4)
  { "mvip_gZ_gX", 1, 3, 29, 64,  0x0, { 0x9600600,},_sym4862, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4861_operands_operands,0,0,0, 0,0,&_sym4860,0,{}, 0,0,0,0,0,-1, },
  // mvip_gZ_gX    (5)
  { "mvip_gZ_gX", 1, 3, 29, 64,  0x0, { 0x9600600,},_sym7193, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7192_operands_operands,0,0,0, 0,0,&_sym7191,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ    (6)
  { "mvip_gX_gZ", 1, 3, 29, 64,  0x0, { 0x9700600,},_sym7187, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 0, 0, _sym7186_operands_operands,0,0,0, 0,0,&_sym7185,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ    (7)
  { "mvip_gX_gZ", 1, 3, 29, 64,  0x0, { 0x9700600,},_sym4856, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 0, 0, _sym4855_operands_operands,0,0,0, 0,0,&_sym4854,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_Iu9_gY    (8)
  { "mvip_gX_Iu9_gY", 1, 3, 29, 64,  0x0, { 0x1700000,},_sym4853, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4852_operands_operands,0,0,0, 0,0,&_sym4851,0,{}, 0,0,0,0,0,10, },
// mvip_Iu9_gX_gY    (9)
{ "mvip_Iu9_gX_gY", 1, 3, 29, 64,  0x0, { 0x1600000,},_sym7178, "^ *([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7177_operands_operands,0,0,0, 0,0,&_sym7176,0,{}, 0,0,0,0,0,11, },
// mvip_gX_Iu9_gY    (10)
{ "mvip_gX_Iu9_gY", 1, 3, 29, 64,  0x0, { 0x1700000,},_sym7184, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7183_operands_operands,0,0,0, 0,0,&_sym7182,0,{}, 0,0,0,0,0,10, },
// mvip_Iu9_gX_gY    (11)
{ "mvip_Iu9_gX_gY", 1, 3, 29, 64,  0x0, { 0x1600000,},_sym4847, "^ *([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4846_operands_operands,0,0,0, 0,0,&_sym4845,0,{}, 0,0,0,0,0,11, },
// mvip_gX_Iu9    (12)
{ "mvip_gX_Iu9", 1, 3, 29, 64,  0x0, { 0x1700600,},_sym4850, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4849_operands_operands,0,0,0, 0,0,&_sym4848,0,{}, 0,0,0,0,0,14, },
// mvip_Iu9_gX    (13)
{ "mvip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1600600,},_sym7175, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7174_operands_operands,0,0,0, 0,0,&_sym7173,0,{}, 0,0,0,0,0,15, },
// mvip_gX_Iu9    (14)
{ "mvip_gX_Iu9", 1, 3, 29, 64,  0x0, { 0x1700600,},_sym7181, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7180_operands_operands,0,0,0, 0,0,&_sym7179,0,{}, 0,0,0,0,0,14, },
// mvip_Iu9_gX    (15)
{ "mvip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1600600,},_sym4844, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4843_operands_operands,0,0,0, 0,0,&_sym4842,0,{}, 0,0,0,0,0,15, },
// mvip_gX_Iu9_Iu32    (16)
{ "mvip_gX_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x2a000000,},_sym2804, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2803_operands_operands,0,0,0, 0,0,&_sym2802,0,{}, 0,0,0,0,0,16, },
// mvip_Iu9_gX_Iu32    (17)
{ "mvip_Iu9_gX_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x28000000,},_sym2801, "^ *([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2800_operands_operands,0,0,0, 0,0,&_sym2799,0,{}, 0,0,0,0,0,17, },
// mvip_Iu9_Iu32    (18)
{ "mvip_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x28000300,},_sym2798, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2797_operands_operands,0,0,0, 0,0,&_sym2796,0,{}, 0,0,0,0,0,18, },
};

// Instructions named 'mvllr'.
static struct adl_opcode _sym8485[] = {
  // atan_atan2_mvllr_mvllr    (0)
  { "atan_atan2_mvllr_mvllr", 1, 0, 3, 64,  0x0, { 0 },_sym3202, "$", 0, 0, 0, 0, 0, 0, 0,_sym3201,1,0, 0,0,&_sym3198,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvs'.
static struct adl_opcode _sym8486[] = {
  // mvS_aX_agY    (0)
  { "mvS_aX_agY", 1, 0, 29, 64,  0x0, { 0 },_sym4734, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4732_operands_operands,_sym4733,1,0, 0,0,&_sym4730,0,{}, 0,0,0,0,0,-1, },
  // mvS_agX_aY    (1)
  { "mvS_agX_aY", 1, 0, 29, 64,  0x0, { 0 },_sym4754, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4752_operands_operands,_sym4753,1,0, 0,0,&_sym4750,0,{}, 0,0,0,0,0,-1, },
  // mvS_aX_agY    (2)
  { "mvS_aX_agY", 1, 0, 29, 64,  0x0, { 0 },_sym7065, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7063_operands_operands,_sym7064,1,0, 0,0,&_sym7061,0,{}, 0,0,0,0,0,-1, },
  // mvS_agX_aY    (3)
  { "mvS_agX_aY", 1, 0, 29, 64,  0x0, { 0 },_sym7085, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7083_operands_operands,_sym7084,1,0, 0,0,&_sym7081,0,{}, 0,0,0,0,0,-1, },
  // mvS_aX_sp    (4)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f0000,},_sym4743, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym4742_operands_operands,0,0,0, 0,0,&_sym4741,0,{}, 0,0,0,0,0,-1, },
  // mvS_sp_aY    (5)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x0, { 0x60001f8,},_sym4774, "^ *sp,(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym4773_operands_operands,0,0,0, 0,0,&_sym4772,0,{}, 0,0,0,0,0,-1, },
  // mvS_aX_sp    (6)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f0000,},_sym7074, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym7073_operands_operands,0,0,0, 0,0,&_sym7072,0,{}, 0,0,0,0,0,-1, },
  // mvS_sp_aY    (7)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x0, { 0x60001f8,},_sym7105, "^ *sp,(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym7104_operands_operands,0,0,0, 0,0,&_sym7103,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvs.s'.
static struct adl_opcode _sym8487[] = {
  // mvS_s_gZ_Is16    (0)
  { "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x60800000,},_sym4766, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4765_operands_operands,0,0,0, 0,0,&_sym4764,0,{}, 0,0,0,0,0,1, },
// mvS_s_gZ_Is16    (1)
{ "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x60800000,},_sym7097, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7096_operands_operands,0,0,0, 0,0,&_sym7095,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvs.z'.
static struct adl_opcode _sym8488[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x60000000,},_sym4783, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4782_operands_operands,0,0,0, 0,0,&_sym4781,0,{}, 0,0,0,0,0,1, },
// mvS_z_gZ_Iu16    (1)
{ "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x60000000,},_sym7114, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7113_operands_operands,0,0,0, 0,0,&_sym7112,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvs_agx_agy'.
static struct adl_opcode _sym8489[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x0, { 0x6000000,},_sym4763, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym4762_operands_operands,0,0,0, 0,0,&_sym4761,0,{}, 0,0,0,0,0,-1, },
// mvS_agX_agY    (1)
{ "mvS_agX_agY", 1, 3, 29, 64,  0x0, { 0x6000000,},_sym7094, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym7093_operands_operands,0,0,0, 0,0,&_sym7092,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvs_sp_ay_mv'.
static struct adl_opcode _sym8490[] = {
  // mvS_sp_aY_mv    (0)
  { "mvS_sp_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4780, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4778_operands_operands,_sym4779,1,0, 0,0,&_sym4776,0,{}, 0,0,0,0,0,-1, },
// mvS_sp_aY_mv    (1)
{ "mvS_sp_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7111, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7109_operands_operands,_sym7110,1,0, 0,0,&_sym7107,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nco'.
static struct adl_opcode _sym8491[] = {
  // nco_expj_vpp_nco    (0)
  { "nco_expj_vpp_nco", 1, 0, 3, 64,  0x0, { 0 },_sym3233, "$", 0, 0, 0, 0, 0, 0, 0,_sym3232,1,0, 0,0,&_sym3229,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nco_expj_vpp'.
static struct adl_opcode _sym8492[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},_sym3223, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3221,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nop'.
static struct adl_opcode _sym8493[] = {
  // nop_b_syn    (0)
  { "nop_b_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1210, "$", 0, 0, 0, 0, 0, 0, 0,_sym1209,1,0, 0,0,&_sym1206,0,{}, 0,0,0,0,0,-1, },
  // nop_a_syn    (1)
  { "nop_a_syn", 1, 0, 19, 64,  0x0, { 0 },_sym673, "$", 0, 0, 0, 0, 0, 0, 0,_sym672,1,0, 0,0,&_sym669,0,{}, 0,0,0,0,0,-1, },
  // nop_s_syn    (2)
  { "nop_s_syn", 1, 0, 29, 64,  0x0, { 0 },_sym4873, "$", 0, 0, 0, 0, 0, 0, 0,_sym4872,1,0, 0,0,&_sym4869,0,{}, 0,0,0,0,0,-1, },
  // nop_s_syn    (3)
  { "nop_s_syn", 1, 0, 29, 64,  0x0, { 0 },_sym7204, "$", 0, 0, 0, 0, 0, 0, 0,_sym7203,1,0, 0,0,&_sym7200,0,{}, 0,0,0,0,0,-1, },
  // nop_c_syn    (4)
  { "nop_c_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2113, "$", 0, 0, 0, 0, 0, 0, 0,_sym2112,1,0, 0,0,&_sym2109,0,{}, 0,0,0,0,0,-1, },
  // ccp_nop    (5)
  { "ccp_nop", 1, 0, 3, 64,  0x0, { 0 },_sym3207, "$", 0, 0, 0, 0, 0, 0, 0,_sym3206,1,0, 0,0,&_sym3203,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nopa'.
static struct adl_opcode _sym8494[] = {
  // nop_a    (0)
  { "nop_a", 1, 2, 19, 64,  0x0, { },_sym667, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym665,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nopb'.
static struct adl_opcode _sym8495[] = {
  // nop_b    (0)
  { "nop_b", 1, 2, 17, 64,  0x0, { },_sym1204, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1202,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nopc'.
static struct adl_opcode _sym8496[] = {
  // nop_c    (0)
  { "nop_c", 1, 4, 36, 64,  0x0, { },_sym2108, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2106,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nops'.
static struct adl_opcode _sym8497[] = {
  // nop_s    (0)
  { "nop_s", 1, 3, 29, 64,  0x0, { 0x7000000,},_sym4868, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4866,0,{}, 0,0,0,0,0,-1, },
  // nop_s    (1)
  { "nop_s", 1, 3, 29, 64,  0x0, { 0x7000000,},_sym7199, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7197,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'not'.
static struct adl_opcode _sym8498[] = {
  // not_cc_gZ_gX    (0)
  { "not_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b800000,},_sym4876, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym4875_operands_operands,0,0,1, 0,0,&_sym4874,0,{}, 0,0,0,0,0,1, },
  // not_cc_gZ_gX    (1)
  { "not_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b800000,},_sym7207, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7206_operands_operands,0,0,1, 0,0,&_sym7205,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'null'.
static struct adl_opcode _sym8499[] = {
  // null    (0)
  { "null", 1, 3, 29, 64,  0x0, { },_sym4879, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4877,0,{}, 0,0,0,0,0,-1, },
  // null    (1)
  { "null", 1, 3, 29, 64,  0x0, { },_sym7210, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7208,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opx_nop'.
static struct adl_opcode _sym8500[] = {
  // opX_nop    (0)
  { "opX_nop", 1, 1, 1, 64,  0x0, { },_sym1491, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1489,0,{}, 0,0,0,0,0,-1, },
  // opX_nop    (1)
  { "opX_nop", 1, 1, 1, 64,  0x0, { },_sym1502, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1500,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxbavaz'.
static struct adl_opcode _sym8501[] = {
  // opXBAVaZ    (0)
  { "opXBAVaZ", 1, 8, 64, 64,  0x0, { 0x3c,0x60000000,},_sym450, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym449_operands_operands,0,0,0, 0,0,&_sym448,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxbavz'.
static struct adl_opcode _sym8502[] = {
  // opXBAVZ    (0)
  { "opXBAVZ", 1, 8, 64, 64,  0x0, { 0x0,0x60000000,},_sym447, "^ *([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+)$", 0, 13, 13, 0, 0, 0, _sym446_operands_operands,0,0,0, 0,0,&_sym445,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxcvaz'.
static struct adl_opcode _sym8503[] = {
  // opXCVaZ    (0)
  { "opXCVaZ", 1, 8, 64, 64,  0x0, { 0x3c,0x40000000,},_sym456, "^ *([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+)$", 0, 11, 11, 0, 0, 0, _sym455_operands_operands,0,0,0, 0,0,&_sym454,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxcvz'.
static struct adl_opcode _sym8504[] = {
  // opXCVZ    (0)
  { "opXCVZ", 1, 8, 64, 64,  0x0, { 0x0,0x40000000,},_sym453, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym452_operands_operands,0,0,0, 0,0,&_sym451,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxdz'.
static struct adl_opcode _sym8505[] = {
  // opXDZ    (0)
  { "opXDZ", 1, 8, 64, 64,  0x0, { },_sym459, "^ *([^},[,, ]+),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym458_operands_operands,0,0,0, 0,0,&_sym457,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxsvaz'.
static struct adl_opcode _sym8506[] = {
  // opXSVaZ    (0)
  { "opXSVaZ", 1, 8, 64, 64,  0x0, { 0x3c,0x20000000,},_sym465, "^ *([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+)$", 0, 11, 11, 0, 0, 0, _sym464_operands_operands,0,0,0, 0,0,&_sym463,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxsvpz'.
static struct adl_opcode _sym8507[] = {
  // opXSVpZ    (0)
  { "opXSVpZ", 1, 8, 64, 64,  0x0, { 0x0,0x20000000,},_sym468, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym467_operands_operands,0,0,0, 0,0,&_sym466,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxsvz'.
static struct adl_opcode _sym8508[] = {
  // opXSVZ    (0)
  { "opXSVZ", 1, 8, 64, 64,  0x0, { 0x0,0x20000000,},_sym462, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym461_operands_operands,0,0,0, 0,0,&_sym460,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxvpavz'.
static struct adl_opcode _sym8509[] = {
  // opXVpAVZ    (0)
  { "opXVpAVZ", 1, 8, 64, 64,  0x0, { 0x0,0x66c00000,},_sym471, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym470_operands_operands,0,0,0, 0,0,&_sym469,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxxssz'.
static struct adl_opcode _sym8510[] = {
  // opXXSSZ    (0)
  { "opXXSSZ", 1, 8, 64, 64,  0x0, { 0x0,0x80000000,},_sym474, "^ *([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym473_operands_operands,0,0,0, 0,0,&_sym472,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opz_nop'.
static struct adl_opcode _sym8511[] = {
  // opZ_nop    (0)
  { "opZ_nop", 1, 1, 2, 64,  0x0, { },_sym1485, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1483,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'or'.
static struct adl_opcode _sym8512[] = {
  // or_cc_gZ_gX_gY    (0)
  { "or_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x38000000,},_sym4899, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4898_operands_operands,0,0,1, 0,0,&_sym4897,0,{}, 0,0,0,0,0,1, },
  // or_cc_gZ_gX_gY    (1)
  { "or_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x38000000,},_sym7230, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7229_operands_operands,0,0,1, 0,0,&_sym7228,0,{}, 0,0,0,0,0,1, },
  // or_VPz_VPx_VPy    (2)
  { "or_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x20000068,},_sym4896, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym4895_operands_operands,0,0,0, 0,0,&_sym4894,0,{}, 0,0,0,0,0,-1, },
  // or_VPz_VPx_VPy    (3)
  { "or_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x20000068,},_sym7227, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym7226_operands_operands,0,0,0, 0,0,&_sym7225,0,{}, 0,0,0,0,0,-1, },
  // orS_gX_Iu16_or    (4)
  { "orS_gX_Iu16_or", 1, 0, 29, 64,  0x0, { 0 },_sym4888, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4886_operands_operands,_sym4887,1,0, 0,0,&_sym4884,0,{}, 0,0,0,0,0,12, },
// orS_gX_Iu16_or    (5)
{ "orS_gX_Iu16_or", 1, 0, 29, 64,  0x0, { 0 },_sym7219, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7217_operands_operands,_sym7218,1,0, 0,0,&_sym7215,0,{}, 0,0,0,0,0,12, },
// or_H    (6)
{ "or_H", 1, 0, 29, 64,  0x0, { 0 },_sym4893, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym4892,1,0, 0,0,&_sym4889,0,{}, 0,0,0,0,0,-1, },
// or_h    (7)
{ "or_h", 1, 3, 29, 64,  0x0, { 0x20000060,},_sym4902, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4900,0,{}, 0,0,0,0,0,-1, },
// or_H    (8)
{ "or_H", 1, 0, 29, 64,  0x0, { 0 },_sym7224, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym7223,1,0, 0,0,&_sym7220,0,{}, 0,0,0,0,0,-1, },
// or_h    (9)
{ "or_h", 1, 3, 29, 64,  0x0, { 0x20000060,},_sym7233, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7231,0,{}, 0,0,0,0,0,-1, },
// orD_gX_gY_I32_or_cc_gX_gY_I32    (10)
{ "orD_gX_gY_I32_or_cc_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2818, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2816_operands_operands,_sym2817,1,1, 0,0,&_sym2814,0,{}, 0,0,0,0,0,10, },
// orD_gX_gY_I32_or_cc_gX_I32    (11)
{ "orD_gX_gY_I32_or_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2813, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2811_operands_operands,_sym2812,1,1, 0,0,&_sym2809,0,{}, 0,0,0,0,0,11, },
// orD_gX_gY_I32_or_gX_I32    (12)
{ "orD_gX_gY_I32_or_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2824, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2822_operands_operands,_sym2823,1,0, 0,0,&_sym2820,0,{}, 0,0,0,0,0,12, },
};

// Instructions named 'ord'.
static struct adl_opcode _sym8513[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x25000000,},_sym2807, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2806_operands_operands,0,0,1, 0,0,&_sym2805,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ors'.
static struct adl_opcode _sym8514[] = {
  // orS_gX_Iu16    (0)
  { "orS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x20000000,},_sym4882, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4881_operands_operands,0,0,0, 0,0,&_sym4880,0,{}, 0,0,0,0,0,1, },
// orS_gX_Iu16    (1)
{ "orS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x20000000,},_sym7213, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7212_operands_operands,0,0,0, 0,0,&_sym7211,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'padd'.
static struct adl_opcode _sym8515[] = {
  // padd_exp_vacs_padd    (0)
  { "padd_exp_vacs_padd", 1, 0, 3, 64,  0x0, { 0 },_sym3251, "$", 0, 0, 0, 0, 0, 0, 0,_sym3250,1,0, 0,0,&_sym3247,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'padd_exp_vacs'.
static struct adl_opcode _sym8516[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},_sym3241, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3239,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'popm'.
static struct adl_opcode _sym8517[] = {
  // popm_a_I    (0)
  { "popm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym4908, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym4906_operands_operands,_sym4907,1,16, 0,0,&_sym4903,0,{}, 0,0,0,0,0,2, },
  // popm_g    (1)
  { "popm_g", 1, 0, 29, 64,  0x0, { 0 },_sym4917, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym4915_operands_operands,_sym4916,1,16, 0,0,&_sym4912,0,{}, 0,0,0,0,0,3, },
  // popm_a_I    (2)
  { "popm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym7239, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym7237_operands_operands,_sym7238,1,16, 0,0,&_sym7234,0,{}, 0,0,0,0,0,2, },
  // popm_g    (3)
  { "popm_g", 1, 0, 29, 64,  0x0, { 0 },_sym7248, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym7246_operands_operands,_sym7247,1,16, 0,0,&_sym7243,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'popm_ag_impl'.
static struct adl_opcode _sym8518[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x0, { 0x10000000,},_sym4911, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym4910_operands_operands,0,0,0, 0,0,&_sym4909,0,{}, 0,0,0,0,0,1, },
// popm_ag_impl    (1)
{ "popm_ag_impl", 1, 3, 29, 64,  0x0, { 0x10000000,},_sym7242, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym7241_operands_operands,0,0,0, 0,0,&_sym7240,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'push'.
static struct adl_opcode _sym8519[] = {
  // push_I32    (0)
  { "push_I32", 1, 7, 58, 64,  0x0, { 0x0,0x20000000,},_sym2827, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym2826_operands_operands,0,0,0, 0,0,&_sym2825,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'pushm'.
static struct adl_opcode _sym8520[] = {
  // pushm_a_I    (0)
  { "pushm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym4923, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym4921_operands_operands,_sym4922,1,16, 0,0,&_sym4918,0,{}, 0,0,0,0,0,2, },
  // pushm_g    (1)
  { "pushm_g", 1, 0, 29, 64,  0x0, { 0 },_sym4932, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym4930_operands_operands,_sym4931,1,16, 0,0,&_sym4927,0,{}, 0,0,0,0,0,3, },
  // pushm_a_I    (2)
  { "pushm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym7254, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym7252_operands_operands,_sym7253,1,16, 0,0,&_sym7249,0,{}, 0,0,0,0,0,2, },
  // pushm_g    (3)
  { "pushm_g", 1, 0, 29, 64,  0x0, { 0 },_sym7263, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym7261_operands_operands,_sym7262,1,16, 0,0,&_sym7258,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'pushm_ag_impl'.
static struct adl_opcode _sym8521[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x0, { 0x14000000,},_sym4926, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym4925_operands_operands,0,0,0, 0,0,&_sym4924,0,{}, 0,0,0,0,0,1, },
// pushm_ag_impl    (1)
{ "pushm_ag_impl", 1, 3, 29, 64,  0x0, { 0x14000000,},_sym7257, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym7256_operands_operands,0,0,0, 0,0,&_sym7255,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ravg'.
static struct adl_opcode _sym8522[] = {
  // ravg    (0)
  { "ravg", 1, 1, 3, 64,  0x0, { 0x40000000,},_sym3336, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3334,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rcp'.
static struct adl_opcode _sym8523[] = {
  // rcp_log2_enc_rcp    (0)
  { "rcp_log2_enc_rcp", 1, 0, 3, 64,  0x0, { 0 },_sym3274, "$", 0, 0, 0, 0, 0, 0, 0,_sym3273,1,0, 0,0,&_sym3270,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rcp_log2_enc'.
static struct adl_opcode _sym8524[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},_sym3259, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3257,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd'.
static struct adl_opcode _sym8525[] = {
  // rd_S0    (0)
  { "rd_S0", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2967, "^ *S0$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2965,0,{}, 0,0,0,0,0,-1, },
  // rd_S1    (1)
  { "rd_S1", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2973, "^ *S1$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2971,0,{}, 0,0,0,0,0,-1, },
  // rd_S2    (2)
  { "rd_S2", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2979, "^ *S2$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2977,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd_s0_nop'.
static struct adl_opcode _sym8526[] = {
  // rd_s0_nop    (0)
  { "rd_s0_nop", 1, 1, 1, 64,  0x0, { },_sym2970, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2968,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd_s1_nop'.
static struct adl_opcode _sym8527[] = {
  // rd_s1_nop    (0)
  { "rd_s1_nop", 1, 1, 1, 64,  0x0, { },_sym2976, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2974,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd_s2_nop'.
static struct adl_opcode _sym8528[] = {
  // rd_s2_nop    (0)
  { "rd_s2_nop", 1, 1, 1, 64,  0x0, { },_sym2982, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2980,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rdiv'.
static struct adl_opcode _sym8529[] = {
  // rdiv_s_gZ_Is16_rdiv    (0)
  { "rdiv_s_gZ_Is16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym4940, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4938_operands_operands,_sym4939,1,0, 0,0,&_sym4936,0,{}, 0,0,0,0,0,2, },
// rdiv_z_gZ_Iu16_rdiv    (1)
{ "rdiv_z_gZ_Iu16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym4948, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4946_operands_operands,_sym4947,1,0, 0,0,&_sym4944,0,{}, 0,0,0,0,0,3, },
// rdiv_s_gZ_Is16_rdiv    (2)
{ "rdiv_s_gZ_Is16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym7271, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7269_operands_operands,_sym7270,1,0, 0,0,&_sym7267,0,{}, 0,0,0,0,0,2, },
// rdiv_z_gZ_Iu16_rdiv    (3)
{ "rdiv_z_gZ_Iu16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym7279, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7277_operands_operands,_sym7278,1,0, 0,0,&_sym7275,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rdiv.s'.
static struct adl_opcode _sym8530[] = {
  // rdiv_s_gZ_Is16    (0)
  { "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x65800000,},_sym4935, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4934_operands_operands,0,0,0, 0,0,&_sym4933,0,{}, 0,0,0,0,0,1, },
// rdiv_s_gZ_Is16    (1)
{ "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x65800000,},_sym7266, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7265_operands_operands,0,0,0, 0,0,&_sym7264,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rdiv.z'.
static struct adl_opcode _sym8531[] = {
  // rdiv_z_gZ_Iu16    (0)
  { "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x65000000,},_sym4943, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4942_operands_operands,0,0,0, 0,0,&_sym4941,0,{}, 0,0,0,0,0,1, },
// rdiv_z_gZ_Iu16    (1)
{ "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x65000000,},_sym7274, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7273_operands_operands,0,0,0, 0,0,&_sym7272,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rload'.
static struct adl_opcode _sym8532[] = {
  // rload    (0)
  { "rload", 1, 1, 3, 64,  0x0, { 0x60000000,},_sym3339, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3337,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac'.
static struct adl_opcode _sym8533[] = {
  // rmac    (0)
  { "rmac", 1, 1, 4, 64,  0x0, { 0x80000000,},_sym3175, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3173,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau'.
static struct adl_opcode _sym8534[] = {
  // rmac_sau    (0)
  { "rmac_sau", 1, 1, 4, 64,  0x0, { 0x90000000,},_sym3178, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3176,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.uvp'.
static struct adl_opcode _sym8535[] = {
  // rmac_sau_uvp    (0)
  { "rmac_sau_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3378, "$", 0, 0, 0, 0, 0, 0, 0,_sym3377,1,0, 0,0,&_sym3374,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.uvp.vpnz'.
static struct adl_opcode _sym8536[] = {
  // rmac_sau_uvp_vpnz    (0)
  { "rmac_sau_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3383, "$", 0, 0, 0, 0, 0, 0, 0,_sym3382,1,0, 0,0,&_sym3379,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.uvp.vpz'.
static struct adl_opcode _sym8537[] = {
  // rmac_sau_uvp_vpz    (0)
  { "rmac_sau_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3388, "$", 0, 0, 0, 0, 0, 0, 0,_sym3387,1,0, 0,0,&_sym3384,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.vpnz'.
static struct adl_opcode _sym8538[] = {
  // rmac_sau_vpnz    (0)
  { "rmac_sau_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3396, "$", 0, 0, 0, 0, 0, 0, 0,_sym3395,1,0, 0,0,&_sym3392,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.vpz'.
static struct adl_opcode _sym8539[] = {
  // rmac_sau_vpz    (0)
  { "rmac_sau_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3401, "$", 0, 0, 0, 0, 0, 0, 0,_sym3400,1,0, 0,0,&_sym3397,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.uvp'.
static struct adl_opcode _sym8540[] = {
  // rmac_uvp    (0)
  { "rmac_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3406, "$", 0, 0, 0, 0, 0, 0, 0,_sym3405,1,0, 0,0,&_sym3402,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.uvp.vpnz'.
static struct adl_opcode _sym8541[] = {
  // rmac_uvp_vpnz    (0)
  { "rmac_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3411, "$", 0, 0, 0, 0, 0, 0, 0,_sym3410,1,0, 0,0,&_sym3407,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.uvp.vpz'.
static struct adl_opcode _sym8542[] = {
  // rmac_uvp_vpz    (0)
  { "rmac_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3416, "$", 0, 0, 0, 0, 0, 0, 0,_sym3415,1,0, 0,0,&_sym3412,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.vpnz'.
static struct adl_opcode _sym8543[] = {
  // rmac_vpnz    (0)
  { "rmac_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3424, "$", 0, 0, 0, 0, 0, 0, 0,_sym3423,1,0, 0,0,&_sym3420,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.vpz'.
static struct adl_opcode _sym8544[] = {
  // rmac_vpz    (0)
  { "rmac_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3429, "$", 0, 0, 0, 0, 0, 0, 0,_sym3428,1,0, 0,0,&_sym3425,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac_sau_vp'.
static struct adl_opcode _sym8545[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x12000000,},_sym3391, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3390_operands_operands,0,0,0, 0,0,&_sym3389,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'rmac_vp'.
static struct adl_opcode _sym8546[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x10000000,},_sym3419, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3418_operands_operands,0,0,0, 0,0,&_sym3417,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'rmad'.
static struct adl_opcode _sym8547[] = {
  // rmad    (0)
  { "rmad", 1, 1, 4, 64,  0x0, { 0x40000000,},_sym3181, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3179,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau'.
static struct adl_opcode _sym8548[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0xa000000,},_sym3447, "^ *(\\.vpnz|\\.vpz|\\.uvp|\\.uvp\\.vpnz|\\.uvp\\.vpz)$", 0, 1, 1, 0, 1, 0, _sym3446_operands_operands,0,0,1, 0,0,&_sym3445,0,{}, 0,0,0,0,0,0, },
  // rmad_sau    (1)
  { "rmad_sau", 1, 1, 4, 64,  0x0, { 0x50000000,},_sym3184, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3182,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.uvp'.
static struct adl_opcode _sym8549[] = {
  // rmad_sau_uvp    (0)
  { "rmad_sau_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3434, "$", 0, 0, 0, 0, 0, 0, 0,_sym3433,1,0, 0,0,&_sym3430,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.uvp.vpnz'.
static struct adl_opcode _sym8550[] = {
  // rmad_sau_uvp_vpnz    (0)
  { "rmad_sau_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3439, "$", 0, 0, 0, 0, 0, 0, 0,_sym3438,1,0, 0,0,&_sym3435,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.uvp.vpz'.
static struct adl_opcode _sym8551[] = {
  // rmad_sau_uvp_vpz    (0)
  { "rmad_sau_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3444, "$", 0, 0, 0, 0, 0, 0, 0,_sym3443,1,0, 0,0,&_sym3440,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.vpnz'.
static struct adl_opcode _sym8552[] = {
  // rmad_sau_vpnz    (0)
  { "rmad_sau_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3452, "$", 0, 0, 0, 0, 0, 0, 0,_sym3451,1,0, 0,0,&_sym3448,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.vpz'.
static struct adl_opcode _sym8553[] = {
  // rmad_sau_vpz    (0)
  { "rmad_sau_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3457, "$", 0, 0, 0, 0, 0, 0, 0,_sym3456,1,0, 0,0,&_sym3453,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.uvp'.
static struct adl_opcode _sym8554[] = {
  // rmad_uvp    (0)
  { "rmad_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3462, "$", 0, 0, 0, 0, 0, 0, 0,_sym3461,1,0, 0,0,&_sym3458,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.uvp.vpnz'.
static struct adl_opcode _sym8555[] = {
  // rmad_uvp_vpnz    (0)
  { "rmad_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3467, "$", 0, 0, 0, 0, 0, 0, 0,_sym3466,1,0, 0,0,&_sym3463,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.uvp.vpz'.
static struct adl_opcode _sym8556[] = {
  // rmad_uvp_vpz    (0)
  { "rmad_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3472, "$", 0, 0, 0, 0, 0, 0, 0,_sym3471,1,0, 0,0,&_sym3468,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.vpnz'.
static struct adl_opcode _sym8557[] = {
  // rmad_vpnz    (0)
  { "rmad_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3480, "$", 0, 0, 0, 0, 0, 0, 0,_sym3479,1,0, 0,0,&_sym3476,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.vpz'.
static struct adl_opcode _sym8558[] = {
  // rmad_vpz    (0)
  { "rmad_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3485, "$", 0, 0, 0, 0, 0, 0, 0,_sym3484,1,0, 0,0,&_sym3481,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad_vp'.
static struct adl_opcode _sym8559[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x8000000,},_sym3475, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3474_operands_operands,0,0,0, 0,0,&_sym3473,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'rmod'.
static struct adl_opcode _sym8560[] = {
  // rmod_s_gZ_Is16_rmod    (0)
  { "rmod_s_gZ_Is16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym4956, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4954_operands_operands,_sym4955,1,0, 0,0,&_sym4952,0,{}, 0,0,0,0,0,2, },
// rmod_z_gZ_Iu16_rmod    (1)
{ "rmod_z_gZ_Iu16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym4964, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4962_operands_operands,_sym4963,1,0, 0,0,&_sym4960,0,{}, 0,0,0,0,0,3, },
// rmod_s_gZ_Is16_rmod    (2)
{ "rmod_s_gZ_Is16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym7287, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7285_operands_operands,_sym7286,1,0, 0,0,&_sym7283,0,{}, 0,0,0,0,0,2, },
// rmod_z_gZ_Iu16_rmod    (3)
{ "rmod_z_gZ_Iu16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym7295, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7293_operands_operands,_sym7294,1,0, 0,0,&_sym7291,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rmod.s'.
static struct adl_opcode _sym8561[] = {
  // rmod_s_gZ_Is16    (0)
  { "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x66800000,},_sym4951, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4950_operands_operands,0,0,0, 0,0,&_sym4949,0,{}, 0,0,0,0,0,1, },
// rmod_s_gZ_Is16    (1)
{ "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x66800000,},_sym7282, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7281_operands_operands,0,0,0, 0,0,&_sym7280,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rmod.z'.
static struct adl_opcode _sym8562[] = {
  // rmod_z_gZ_Iu16    (0)
  { "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x66000000,},_sym4959, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4958_operands_operands,0,0,0, 0,0,&_sym4957,0,{}, 0,0,0,0,0,1, },
// rmod_z_gZ_Iu16    (1)
{ "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x66000000,},_sym7290, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7289_operands_operands,0,0,0, 0,0,&_sym7288,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rol'.
static struct adl_opcode _sym8563[] = {
  // rol    (0)
  { "rol", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2991, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2989,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rol_nop'.
static struct adl_opcode _sym8564[] = {
  // rol_nop    (0)
  { "rol_nop", 1, 1, 1, 64,  0x0, { },_sym2994, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2992,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ror'.
static struct adl_opcode _sym8565[] = {
  // ror    (0)
  { "ror", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2985, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2983,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ror_nop'.
static struct adl_opcode _sym8566[] = {
  // ror_nop    (0)
  { "ror_nop", 1, 1, 1, 64,  0x0, { },_sym2988, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2986,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rotl'.
static struct adl_opcode _sym8567[] = {
  // rotl_cc_gZ_gX_gY    (0)
  { "rotl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36040000,},_sym4967, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4966_operands_operands,0,0,1, 0,0,&_sym4965,0,{}, 0,0,0,0,0,1, },
  // rotl_cc_gZ_gX_gY    (1)
  { "rotl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36040000,},_sym7298, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7297_operands_operands,0,0,1, 0,0,&_sym7296,0,{}, 0,0,0,0,0,1, },
  // rotl_gX_gY_Iu5    (2)
  { "rotl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a40000,},_sym4970, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym4969_operands_operands,0,0,0, 0,0,&_sym4968,0,{}, 0,0,0,0,0,3, },
// rotl_gX_gY_Iu5    (3)
{ "rotl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a40000,},_sym7301, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7300_operands_operands,0,0,0, 0,0,&_sym7299,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rotr'.
static struct adl_opcode _sym8568[] = {
  // rotr_cc_gZ_gX_gY    (0)
  { "rotr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33040000,},_sym4973, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4972_operands_operands,0,0,1, 0,0,&_sym4971,0,{}, 0,0,0,0,0,1, },
  // rotr_cc_gZ_gX_gY    (1)
  { "rotr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33040000,},_sym7304, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7303_operands_operands,0,0,1, 0,0,&_sym7302,0,{}, 0,0,0,0,0,1, },
  // rotr_gX_gY_Iu5    (2)
  { "rotr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1840000,},_sym4976, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym4975_operands_operands,0,0,0, 0,0,&_sym4974,0,{}, 0,0,0,0,0,3, },
// rotr_gX_gY_Iu5    (3)
{ "rotr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1840000,},_sym7307, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7306_operands_operands,0,0,0, 0,0,&_sym7305,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rprod'.
static struct adl_opcode _sym8569[] = {
  // rprod    (0)
  { "rprod", 1, 1, 3, 64,  0x0, { 0x20000000,},_sym3342, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3340,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rrt'.
static struct adl_opcode _sym8570[] = {
  // rrt_cos_acos_lutsel_rrt    (0)
  { "rrt_cos_acos_lutsel_rrt", 1, 0, 3, 64,  0x0, { 0 },_sym3302, "$", 0, 0, 0, 0, 0, 0, 0,_sym3301,1,0, 0,0,&_sym3298,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rrt_cos_acos_lutsel'.
static struct adl_opcode _sym8571[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},_sym3277, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3275,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rsub'.
static struct adl_opcode _sym8572[] = {
  // rsub_s_gZ_Is16_rsub    (0)
  { "rsub_s_gZ_Is16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym4984, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4982_operands_operands,_sym4983,1,0, 0,0,&_sym4980,0,{}, 0,0,0,0,0,2, },
// rsub_z_gZ_Iu16_rsub    (1)
{ "rsub_z_gZ_Iu16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym4992, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4990_operands_operands,_sym4991,1,0, 0,0,&_sym4988,0,{}, 0,0,0,0,0,3, },
// rsub_s_gZ_Is16_rsub    (2)
{ "rsub_s_gZ_Is16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym7315, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7313_operands_operands,_sym7314,1,0, 0,0,&_sym7311,0,{}, 0,0,0,0,0,2, },
// rsub_z_gZ_Iu16_rsub    (3)
{ "rsub_z_gZ_Iu16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym7323, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7321_operands_operands,_sym7322,1,0, 0,0,&_sym7319,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rsub.s'.
static struct adl_opcode _sym8573[] = {
  // rsub_s_gZ_Is16    (0)
  { "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x67800000,},_sym4979, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4978_operands_operands,0,0,0, 0,0,&_sym4977,0,{}, 0,0,0,0,0,1, },
// rsub_s_gZ_Is16    (1)
{ "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x67800000,},_sym7310, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7309_operands_operands,0,0,0, 0,0,&_sym7308,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rsub.z'.
static struct adl_opcode _sym8574[] = {
  // rsub_z_gZ_Iu16    (0)
  { "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x67000000,},_sym4987, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4986_operands_operands,0,0,0, 0,0,&_sym4985,0,{}, 0,0,0,0,0,1, },
// rsub_z_gZ_Iu16    (1)
{ "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x67000000,},_sym7318, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7317_operands_operands,0,0,0, 0,0,&_sym7316,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rsum'.
static struct adl_opcode _sym8575[] = {
  // rsum    (0)
  { "rsum", 1, 1, 3, 64,  0x0, { },_sym3345, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3343,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rts'.
static struct adl_opcode _sym8576[] = {
  // rts    (0)
  { "rts", 1, 1, 2, 64,  0x0, { 0x40000000,},_sym1488, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1486,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sau_nop'.
static struct adl_opcode _sym8577[] = {
  // sau_nop    (0)
  { "sau_nop", 1, 1, 3, 64,  0x0, { },_sym3310, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3308,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sel'.
static struct adl_opcode _sym8578[] = {
  // rrt_cos_acos_lutsel_sel    (0)
  { "rrt_cos_acos_lutsel_sel", 1, 0, 3, 64,  0x0, { 0 },_sym3307, "$", 0, 0, 0, 0, 0, 0, 0,_sym3306,1,0, 0,0,&_sym3303,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'set.br'.
static struct adl_opcode _sym8579[] = {
  // set_br_fft_size    (0)
  { "set_br_fft_size", 1, 2, 19, 64,  0x0, { 0xa0000000,},_sym746, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym745_operands_operands,0,0,0, 0,0,&_sym744,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.cgu'.
static struct adl_opcode _sym8580[] = {
  // set_cgu    (0)
  { "set_cgu", 1, 2, 17, 64,  0x0, { 0x8000000,},_sym1423, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1422_operands_operands,0,0,0, 0,0,&_sym1421,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.creg'.
static struct adl_opcode _sym8581[] = {
  // setB_creg_creg_Iu4_opB    (0)
  { "setB_creg_creg_Iu4_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1280, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1278_operands_operands,_sym1279,1,0, 0,0,&_sym1276,0,{}, 0,0,0,0,0,2, },
// set_creg_creg_Iu4_opS    (1)
{ "set_creg_creg_Iu4_opS", 1, 0, 29, 64,  0x0, { 0 },_sym5001, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4999_operands_operands,_sym5000,1,0, 0,0,&_sym4997,0,{}, 0,0,0,0,0,2, },
// set_creg_creg_Iu4_opS    (2)
{ "set_creg_creg_Iu4_opS", 1, 0, 29, 64,  0x0, { 0 },_sym7332, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7330_operands_operands,_sym7331,1,0, 0,0,&_sym7328,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'set.loop'.
static struct adl_opcode _sym8582[] = {
  // set_loop_agX    (0)
  { "set_loop_agX", 1, 2, 17, 64,  0x0, { 0x2c000000,},_sym1433, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1432_operands_operands,0,0,0, 0,0,&_sym1431,0,{}, 0,0,0,0,0,-1, },
  // set_loop_aX_INSTR_set_loop_asX_Lb_Le    (1)
  { "set_loop_aX_INSTR_set_loop_asX_Lb_Le", 1, 0, 36, 64,  0x0, { 0 },_sym2175, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2173_operands_operands,_sym2174,1,0, 0,0,&_sym2170,0,{}, 0,0,0,0,0,1, },
// set_loop_agX_INSTR_syn    (2)
{ "set_loop_agX_INSTR_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2182, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2180_operands_operands,_sym2181,1,0, 0,0,&_sym2177,0,{}, 0,0,0,0,0,2, },
// set_loop_ITER_INSTR_set_loop_I_Lb_Le    (3)
{ "set_loop_ITER_INSTR_set_loop_I_Lb_Le", 1, 0, 36, 64,  0x0, { 0 },_sym2161, "^ *([^},[,, ]+),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2159_operands_operands,_sym2160,1,0, 0,0,&_sym2155,0,{}, 0,0,0,0,0,3, },
// set_loop_ITER_INSTR_syn    (4)
{ "set_loop_ITER_INSTR_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2168, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2166_operands_operands,_sym2167,1,0, 0,0,&_sym2162,0,{}, 0,0,0,0,0,4, },
// setC_loop_ITER_set    (5)
{ "setC_loop_ITER_set", 1, 0, 36, 64,  0x0, { 0 },_sym2123, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym2121_operands_operands,_sym2122,1,0, 0,0,&_sym2118,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'set.lut'.
static struct adl_opcode _sym8583[] = {
  // set_lut_Iu2    (0)
  { "set_lut_Iu2", 1, 2, 17, 64,  0x0, { 0x66000000,},_sym1436, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1435_operands_operands,0,0,0, 0,0,&_sym1434,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.nco'.
static struct adl_opcode _sym8584[] = {
  // set_nco_Iu16_Is32    (0)
  { "set_nco_Iu16_Is32", 1, 0, 58, 64,  0x0, { 0 },_sym2837, "^ *(normal|singles|radix2),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2835_operands_operands,_sym2836,1,0, 0,0,&_sym2831,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.prec'.
static struct adl_opcode _sym8585[] = {
  // set_prec    (0)
  { "set_prec", 1, 2, 17, 64,  0x0, { 0x4000000,},_sym1439, "^ *(half_fixed|half|single|double),(half_fixed|half|single|double),(half_fixed|half|single|double),(padd|f24|single|double|paddF24|paddSingle),(half_fixed|half|single|double)$", 0, 5, 5, 0, 0, 0, _sym1438_operands_operands,0,0,0, 0,0,&_sym1437,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.range'.
static struct adl_opcode _sym8586[] = {
  // set_range_aZ_agX_gY    (0)
  { "set_range_aZ_agX_gY", 1, 4, 36, 64,  0x0, { 0x0,0x44000000,},_sym2188, "^ *(a0|a1|a2|a3),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2187_operands_operands,0,0,0, 0,0,&_sym2186,0,{}, 0,0,0,0,0,-1, },
  // set_range_aY_agX_I    (1)
  { "set_range_aY_agX_I", 1, 4, 36, 64,  0x0, { 0x0,0x40000000,},_sym2185, "^ *(a0|a1|a2|a3),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2184_operands_operands,0,0,0, 0,0,&_sym2183,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'set.rot'.
static struct adl_opcode _sym8587[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x0, { 0x34000000,},_sym1442, "^ *(R4l1|R4l2|R4l4|R4l8|R5l1|R5l2|R5l4|R5l8|R4R5l1|R4R5R6l1|R4R5l2|R4R5R6l2|R4R5l4|R4R5R6l4|R4R5l8|R4R5R6l8|R6l1|R6l2|R6l4|R6l8|R7l1|R7l2|R7l4|R7l8|R6R7l1|R4R5R7l1|R6R7l2|R4R5R7l2|R6R7l4|R4R5R7l4|R6R7l8|R4R5R7l8),(R0r1|R0r2|R0r4|R0r8|R0rND1|R0rND4|R0rND2|R1r1|R1r2|R1r4|R1r8|R1rND1|R1rND4|R1rND2|R0R1r1|R0R1R2r1|R0R1r2|R0R1R2r2|R0R1r4|R0R1R2r4|R0R1r8|R0R1R2r8|R0R1rND1|R0R1rND4|R0R1rND2|R2r1|R2r2|R2r4|R2r8|R2rND1|R2rND4|R2rND2|R3r1|R3r2|R3r4|R3r8|R3rND1|R3rND4|R3rND2|R2R3r1|R0R1R3r1|R2R3r2|R0R1R3r2|R2R3r4|R0R1R3r4|R2R3r8|R0R1R3r8|R2R3rND1|R2R3rND4|R2R3rND2)$", 0, 2, 2, 0, 0, 0, _sym1441_operands_operands,0,0,0, 0,0,&_sym1440,0,{}, 0,0,0,0,0,0, },
  // set_rot_lt_mode_rt_mode_rt_lt    (1)
  { "set_rot_lt_mode_rt_mode_rt_lt", 1, 0, 17, 64,  0x0, { 0 },_sym1457, "^ *(R0r1|R0r2|R0r4|R0r8|R0rND1|R0rND4|R0rND2|R1r1|R1r2|R1r4|R1r8|R1rND1|R1rND4|R1rND2|R0R1r1|R0R1R2r1|R0R1r2|R0R1R2r2|R0R1r4|R0R1R2r4|R0R1r8|R0R1R2r8|R0R1rND1|R0R1rND4|R0R1rND2|R2r1|R2r2|R2r4|R2r8|R2rND1|R2rND4|R2rND2|R3r1|R3r2|R3r4|R3r8|R3rND1|R3rND4|R3rND2|R2R3r1|R0R1R3r1|R2R3r2|R0R1R3r2|R2R3r4|R0R1R3r4|R2R3r8|R0R1R3r8|R2R3rND1|R2R3rND4|R2R3rND2),(R4l1|R4l2|R4l4|R4l8|R5l1|R5l2|R5l4|R5l8|R4R5l1|R4R5R6l1|R4R5l2|R4R5R6l2|R4R5l4|R4R5R6l4|R4R5l8|R4R5R6l8|R6l1|R6l2|R6l4|R6l8|R7l1|R7l2|R7l4|R7l8|R6R7l1|R4R5R7l1|R6R7l2|R4R5R7l2|R6R7l4|R4R5R7l4|R6R7l8|R4R5R7l8)$", 0, 2, 2, 0, 0, 0, _sym1455_operands_operands,_sym1456,1,0, 0,0,&_sym1453,0,{}, 0,0,0,0,0,1, },
  // set_rot_lt_mode_rt_mode_lt    (2)
  { "set_rot_lt_mode_rt_mode_lt", 1, 0, 17, 64,  0x0, { 0 },_sym1447, "^ *(R4l1|R4l2|R4l4|R4l8|R5l1|R5l2|R5l4|R5l8|R4R5l1|R4R5R6l1|R4R5l2|R4R5R6l2|R4R5l4|R4R5R6l4|R4R5l8|R4R5R6l8|R6l1|R6l2|R6l4|R6l8|R7l1|R7l2|R7l4|R7l8|R6R7l1|R4R5R7l1|R6R7l2|R4R5R7l2|R6R7l4|R4R5R7l4|R6R7l8|R4R5R7l8)$", 0, 1, 1, 0, 0, 0, _sym1445_operands_operands,_sym1446,1,0, 0,0,&_sym1443,0,{}, 0,0,0,0,0,2, },
  // set_rot_lt_mode_rt_mode_rt    (3)
  { "set_rot_lt_mode_rt_mode_rt", 1, 0, 17, 64,  0x0, { 0 },_sym1452, "^ *(R0r1|R0r2|R0r4|R0r8|R0rND1|R0rND4|R0rND2|R1r1|R1r2|R1r4|R1r8|R1rND1|R1rND4|R1rND2|R0R1r1|R0R1R2r1|R0R1r2|R0R1R2r2|R0R1r4|R0R1R2r4|R0R1r8|R0R1R2r8|R0R1rND1|R0R1rND4|R0R1rND2|R2r1|R2r2|R2r4|R2r8|R2rND1|R2rND4|R2rND2|R3r1|R3r2|R3r4|R3r8|R3rND1|R3rND4|R3rND2|R2R3r1|R0R1R3r1|R2R3r2|R0R1R3r2|R2R3r4|R0R1R3r4|R2R3r8|R0R1R3r8|R2R3rND1|R2R3rND4|R2R3rND2)$", 0, 1, 1, 0, 0, 0, _sym1450_operands_operands,_sym1451,1,0, 0,0,&_sym1448,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'set.smode'.
static struct adl_opcode _sym8588[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x0, { 0xa0000000,},_sym1420, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 5, 5, 0, 0, 0, _sym1419_operands_operands,0,0,0, 0,0,&_sym1418,0,{}, 0,0,0,0,0,0, },
  // set_Smode_10_opB    (1)
  { "set_Smode_10_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1332, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 4, 4, 0, 0, 0, _sym1330_operands_operands,_sym1331,1,0, 0,0,&_sym1328,0,{}, 0,0,0,0,0,1, },
  // set_Smode_14_opB    (2)
  { "set_Smode_14_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1352, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 4, 4, 0, 0, 0, _sym1350_operands_operands,_sym1351,1,0, 0,0,&_sym1348,0,{}, 0,0,0,0,0,2, },
  // set_Smode_17_opB    (3)
  { "set_Smode_17_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1367, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 4, 4, 0, 0, 0, _sym1365_operands_operands,_sym1366,1,0, 0,0,&_sym1363,0,{}, 0,0,0,0,0,3, },
  // set_Smode_18_opB    (4)
  { "set_Smode_18_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1372, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 4, 4, 0, 0, 0, _sym1370_operands_operands,_sym1371,1,0, 0,0,&_sym1368,0,{}, 0,0,0,0,0,4, },
  // set_Smode_12_opB    (5)
  { "set_Smode_12_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1342, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 3, 3, 0, 0, 0, _sym1340_operands_operands,_sym1341,1,0, 0,0,&_sym1338,0,{}, 0,0,0,0,0,5, },
  // set_Smode_13_opB    (6)
  { "set_Smode_13_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1347, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 3, 3, 0, 0, 0, _sym1345_operands_operands,_sym1346,1,0, 0,0,&_sym1343,0,{}, 0,0,0,0,0,6, },
  // set_Smode_16_opB    (7)
  { "set_Smode_16_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1362, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 3, 3, 0, 0, 0, _sym1360_operands_operands,_sym1361,1,0, 0,0,&_sym1358,0,{}, 0,0,0,0,0,7, },
  // set_Smode_9_opB    (8)
  { "set_Smode_9_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1417, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 3, 3, 0, 0, 0, _sym1415_operands_operands,_sym1416,1,0, 0,0,&_sym1413,0,{}, 0,0,0,0,0,8, },
  // set_Smode_8_opB    (9)
  { "set_Smode_8_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1412, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 3, 3, 0, 0, 0, _sym1410_operands_operands,_sym1411,1,0, 0,0,&_sym1408,0,{}, 0,0,0,0,0,9, },
  // set_Smode_4_opB    (10)
  { "set_Smode_4_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1392, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 3, 3, 0, 0, 0, _sym1390_operands_operands,_sym1391,1,0, 0,0,&_sym1388,0,{}, 0,0,0,0,0,10, },
  // set_Smode_11_opB    (11)
  { "set_Smode_11_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1337, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 2, 2, 0, 0, 0, _sym1335_operands_operands,_sym1336,1,0, 0,0,&_sym1333,0,{}, 0,0,0,0,0,11, },
  // set_Smode_7_opB    (12)
  { "set_Smode_7_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1407, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 2, 2, 0, 0, 0, _sym1405_operands_operands,_sym1406,1,0, 0,0,&_sym1403,0,{}, 0,0,0,0,0,12, },
  // set_Smode_3_opB    (13)
  { "set_Smode_3_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1387, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 2, 2, 0, 0, 0, _sym1385_operands_operands,_sym1386,1,0, 0,0,&_sym1383,0,{}, 0,0,0,0,0,13, },
  // set_Smode_2_opB    (14)
  { "set_Smode_2_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1382, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 2, 2, 0, 0, 0, _sym1380_operands_operands,_sym1381,1,0, 0,0,&_sym1378,0,{}, 0,0,0,0,0,14, },
  // set_Smode_15_opB    (15)
  { "set_Smode_15_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1357, "^ *(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 2, 2, 0, 0, 0, _sym1355_operands_operands,_sym1356,1,0, 0,0,&_sym1353,0,{}, 0,0,0,0,0,15, },
  // set_Smode_5_opB    (16)
  { "set_Smode_5_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1397, "^ *(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 1, 1, 0, 0, 0, _sym1395_operands_operands,_sym1396,1,0, 0,0,&_sym1393,0,{}, 0,0,0,0,0,16, },
  // set_Smode_6_opB    (17)
  { "set_Smode_6_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1402, "^ *(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 1, 1, 0, 0, 0, _sym1400_operands_operands,_sym1401,1,0, 0,0,&_sym1398,0,{}, 0,0,0,0,0,17, },
  // set_Smode_1_opB    (18)
  { "set_Smode_1_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1377, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 1, 1, 0, 0, 0, _sym1375_operands_operands,_sym1376,1,0, 0,0,&_sym1373,0,{}, 0,0,0,0,0,18, },
};

// Instructions named 'set.vraincr'.
static struct adl_opcode _sym8589[] = {
  // setA_VRAincr_rX_Is11_set    (0)
  { "setA_VRAincr_rX_Is11_set", 1, 0, 19, 64,  0x0, { 0 },_sym682, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym680_operands_operands,_sym681,1,0, 0,0,&_sym678,0,{}, 0,0,0,0,0,0, },
// set_incr_rSX_rVis_rSt    (1)
{ "set_incr_rSX_rVis_rSt", 1, 7, 58, 64,  0x0, { 0x0,0xc000000,},_sym2830, "^ *([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym2829_operands_operands,0,0,0, 0,0,&_sym2828,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'set.vrapg'.
static struct adl_opcode _sym8590[] = {
  // setA_page_rX_Iu2_Iu2_set    (0)
  { "setA_page_rX_Iu2_Iu2_set", 1, 0, 19, 64,  0x0, { 0 },_sym743, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym741_operands_operands,_sym742,1,0, 0,0,&_sym739,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.vraptr'.
static struct adl_opcode _sym8591[] = {
  // setA_VRAptr_rX_Iu11_set    (0)
  { "setA_VRAptr_rX_Iu11_set", 1, 0, 19, 64,  0x0, { 0 },_sym734, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym732_operands_operands,_sym733,1,0, 0,0,&_sym730,0,{}, 0,0,0,0,0,0, },
// setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set    (1)
{ "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set", 1, 0, 17, 64,  0x0, { 0 },_sym1244, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1242_operands_operands,_sym1243,1,0, 0,0,&_sym1240,0,{}, 0,0,0,0,0,2, },
// setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set    (2)
{ "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set", 1, 0, 19, 64,  0x0, { 0 },_sym707, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym705_operands_operands,_sym706,1,0, 0,0,&_sym703,0,{}, 0,0,0,0,0,2, },
// setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set    (3)
{ "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set", 1, 0, 17, 64,  0x0, { 0 },_sym1262, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1260_operands_operands,_sym1261,1,0, 0,0,&_sym1258,0,{}, 0,0,0,0,0,4, },
// setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set    (4)
{ "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set", 1, 0, 19, 64,  0x0, { 0 },_sym725, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym723_operands_operands,_sym724,1,0, 0,0,&_sym721,0,{}, 0,0,0,0,0,4, },
// setB_VRAptr_rStrV_Iu3_Iu4_set    (5)
{ "setB_VRAptr_rStrV_Iu3_Iu4_set", 1, 0, 17, 64,  0x0, { 0 },_sym1253, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym1251_operands_operands,_sym1252,1,0, 0,0,&_sym1249,0,{}, 0,0,0,0,0,6, },
// setA_VRAptr_rStrV_Iu3_Iu4_set    (6)
{ "setA_VRAptr_rStrV_Iu3_Iu4_set", 1, 0, 19, 64,  0x0, { 0 },_sym716, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym714_operands_operands,_sym715,1,0, 0,0,&_sym712,0,{}, 0,0,0,0,0,6, },
// set_rSX_rViu_rSt    (7)
{ "set_rSX_rViu_rSt", 1, 7, 58, 64,  0x0, { 0x0,0x8000000,},_sym2843, "^ *([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym2842_operands_operands,0,0,0, 0,0,&_sym2841,0,{}, 0,0,0,0,0,7, },
};

// Instructions named 'set.vraptrip'.
static struct adl_opcode _sym8592[] = {
  // setB_VRAptrIP_Iu4_Iu5_set    (0)
  { "setB_VRAptrIP_Iu4_Iu5_set", 1, 0, 17, 64,  0x0, { 0 },_sym1229, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1227_operands_operands,_sym1228,1,0, 0,0,&_sym1224,0,{}, 0,0,0,0,0,1, },
// setA_VRAptrIP_Iu5_Iu4_set    (1)
{ "setA_VRAptrIP_Iu5_Iu4_set", 1, 0, 19, 64,  0x0, { 0 },_sym698, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym696_operands_operands,_sym697,1,0, 0,0,&_sym693,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'set.vrarange1'.
static struct adl_opcode _sym8593[] = {
  // set_VRArange1_rX_BEGIN_END    (0)
  { "set_VRArange1_rX_BEGIN_END", 1, 4, 36, 64,  0x0, { 0x0,0x10000000,},_sym2148, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2147_operands_operands,0,0,0, 0,0,&_sym2146,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.vrarange2'.
static struct adl_opcode _sym8594[] = {
  // set_VRArange2_rX_BEGIN_END    (0)
  { "set_VRArange2_rX_BEGIN_END", 1, 4, 36, 64,  0x0, { 0x0,0x18000000,},_sym2151, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2150_operands_operands,0,0,0, 0,0,&_sym2149,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.xtrm'.
static struct adl_opcode _sym8595[] = {
  // set_xtrm_syntax    (0)
  { "set_xtrm_syntax", 1, 0, 17, 64,  0x0, { 0 },_sym1467, "^ *(unsigned|signed),(max|min),(all|even),(index|value),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym1465_operands_operands,_sym1466,1,0, 0,0,&_sym1461,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_loop_iter_instr'.
static struct adl_opcode _sym8596[] = {
  // set_loop_ITER_INSTR    (0)
  { "set_loop_ITER_INSTR", 1, 4, 36, 64,  0x0, { 0x0,0x8000000,},_sym2154, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2153_operands_operands,0,0,0, 0,0,&_sym2152,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_loop_iu11_syn'.
static struct adl_opcode _sym8597[] = {
  // set_loop_Iu11_syn    (0)
  { "set_loop_Iu11_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1430, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1428_operands_operands,_sym1429,1,0, 0,0,&_sym1425,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_nco_iu16_is32_impl'.
static struct adl_opcode _sym8598[] = {
  // set_nco_Iu16_Is32_impl    (0)
  { "set_nco_Iu16_Is32_impl", 1, 7, 58, 64,  0x0, { 0x0,0x10000000,},_sym2840, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym2839_operands_operands,0,0,0, 0,0,&_sym2838,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_xtrm'.
static struct adl_opcode _sym8599[] = {
  // set_xtrm    (0)
  { "set_xtrm", 1, 2, 17, 64,  0x0, { 0x20000000,},_sym1460, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 6, 12, 0, 0, 6, _sym1459_operands_operands,0,0,0, 0,0,&_sym1458,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta.vraincr'.
static struct adl_opcode _sym8600[] = {
  // setA_VRAincr_rX_Is11    (0)
  { "setA_VRAincr_rX_Is11", 1, 2, 19, 64,  0x0, { 0xd0000000,},_sym676, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym675_operands_operands,0,0,0, 0,0,&_sym674,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta.vrapg'.
static struct adl_opcode _sym8601[] = {
  // setA_page_rX_Iu2_Iu2    (0)
  { "setA_page_rX_Iu2_Iu2", 1, 2, 19, 64,  0x0, { 0xb0000000,},_sym737, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym736_operands_operands,0,0,0, 0,0,&_sym735,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta.vraptr'.
static struct adl_opcode _sym8602[] = {
  // setA_VRAptr_rX_Iu11    (0)
  { "setA_VRAptr_rX_Iu11", 1, 2, 19, 64,  0x0, { 0xc0000000,},_sym728, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym727_operands_operands,0,0,0, 0,0,&_sym726,0,{}, 0,0,0,0,0,0, },
// setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (1)
{ "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 19, 64,  0x0, { 0xca000000,},_sym701, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym700_operands_operands,0,0,0, 0,0,&_sym699,0,{}, 0,0,0,0,0,1, },
// setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (2)
{ "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 19, 64,  0x0, { 0xcc010000,},_sym719, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym718_operands_operands,0,0,0, 0,0,&_sym717,0,{}, 0,0,0,0,0,2, },
// setA_VRAptr_rStrV_Iu3_Iu4    (3)
{ "setA_VRAptr_rStrV_Iu3_Iu4", 1, 2, 19, 64,  0x0, { 0xcc000000,},_sym710, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym709_operands_operands,0,0,0, 0,0,&_sym708,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'seta.vraptrip'.
static struct adl_opcode _sym8603[] = {
  // setA_VRAptrIP_Iu4_Iu5_syntax    (0)
  { "setA_VRAptrIP_Iu4_Iu5_syntax", 1, 0, 19, 64,  0x0, { 0 },_sym688, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym686_operands_operands,_sym687,1,0, 0,0,&_sym683,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta_vraptrip_iu5_iu4'.
static struct adl_opcode _sym8604[] = {
  // setA_VRAptrIP_Iu5_Iu4    (0)
  { "setA_VRAptrIP_Iu5_Iu4", 1, 2, 19, 64,  0x0, { 0xce000000,},_sym691, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym690_operands_operands,0,0,0, 0,0,&_sym689,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.creg'.
static struct adl_opcode _sym8605[] = {
  // setB_creg_creg_Iu4    (0)
  { "setB_creg_creg_Iu4", 1, 2, 17, 64,  0x0, { 0x80000000,},_sym1274, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1273_operands_operands,0,0,0, 0,0,&_sym1272,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.loop'.
static struct adl_opcode _sym8606[] = {
  // setB_loop_agX_INSTR_setB_loop_asX_Lb_Le    (0)
  { "setB_loop_agX_INSTR_setB_loop_asX_Lb_Le", 1, 0, 17, 64,  0x0, { 0 },_sym1298, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1296_operands_operands,_sym1297,1,0, 0,0,&_sym1293,0,{}, 0,0,0,0,0,0, },
// setB_loop_agX_INSTR_syn    (1)
{ "setB_loop_agX_INSTR_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1311, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,  ]+)$", 0, 2, 2, 0, 0, 0, _sym1309_operands_operands,_sym1310,1,0, 0,0,&_sym1306,0,{}, 0,0,0,0,0,1, },
// setB_loop_Iu11_syn    (2)
{ "setB_loop_Iu11_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1289, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1287_operands_operands,_sym1288,1,0, 0,0,&_sym1284,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'setb.vraincr'.
static struct adl_opcode _sym8607[] = {
  // setB_VRAincr_rX_Is11    (0)
  { "setB_VRAincr_rX_Is11", 1, 2, 17, 64,  0x0, { 0xc0000000,},_sym1213, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1212_operands_operands,0,0,0, 0,0,&_sym1211,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.vrapg'.
static struct adl_opcode _sym8608[] = {
  // setB_page_rX_ipg_rpg    (0)
  { "setB_page_rX_ipg_rpg", 1, 2, 17, 64,  0x0, { 0x38000000,},_sym1321, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1320_operands_operands,0,0,0, 0,0,&_sym1319,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.vraptr'.
static struct adl_opcode _sym8609[] = {
  // setB_VRAptr_rX_Iu11    (0)
  { "setB_VRAptr_rX_Iu11", 1, 2, 17, 64,  0x0, { 0xe0000000,},_sym1265, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1264_operands_operands,0,0,0, 0,0,&_sym1263,0,{}, 0,0,0,0,0,0, },
// setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (1)
{ "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 17, 64,  0x0, { 0xe0028000,},_sym1238, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1237_operands_operands,0,0,0, 0,0,&_sym1236,0,{}, 0,0,0,0,0,1, },
// setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (2)
{ "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 17, 64,  0x0, { 0xe0230000,},_sym1256, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1255_operands_operands,0,0,0, 0,0,&_sym1254,0,{}, 0,0,0,0,0,2, },
// setB_VRAptr_rStrV_Iu3_Iu4    (3)
{ "setB_VRAptr_rStrV_Iu3_Iu4", 1, 2, 17, 64,  0x0, { 0xe0030000,},_sym1247, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym1246_operands_operands,0,0,0, 0,0,&_sym1245,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'setb.vraptrip'.
static struct adl_opcode _sym8610[] = {
  // setB_VRAptrIP_Iu4_Iu5_syntax    (0)
  { "setB_VRAptrIP_Iu4_Iu5_syntax", 1, 0, 17, 64,  0x0, { 0 },_sym1235, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1233_operands_operands,_sym1234,1,0, 0,0,&_sym1230,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_agx_instr'.
static struct adl_opcode _sym8611[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x0, { 0x2e000000,},_sym1292, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1291_operands_operands,0,0,0, 0,0,&_sym1290,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_agx_instr_set_loop_asx_lb_le'.
static struct adl_opcode _sym8612[] = {
  // setB_loop_agX_INSTR_set_loop_asX_Lb_Le    (0)
  { "setB_loop_agX_INSTR_set_loop_asX_Lb_Le", 1, 0, 17, 64,  0x0, { 0 },_sym1305, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym1303_operands_operands,_sym1304,1,0, 0,0,&_sym1300,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_agx_instr_syn_set'.
static struct adl_opcode _sym8613[] = {
  // setB_loop_agX_INSTR_syn_set    (0)
  { "setB_loop_agX_INSTR_syn_set", 1, 0, 17, 64,  0x0, { 0 },_sym1318, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1316_operands_operands,_sym1317,1,0, 0,0,&_sym1313,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_iu11'.
static struct adl_opcode _sym8614[] = {
  // setB_loop_Iu11    (0)
  { "setB_loop_Iu11", 1, 2, 17, 64,  0x0, { 0x28000000,},_sym1283, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1282_operands_operands,0,0,0, 0,0,&_sym1281,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_page_rx_ipg_rpg_set'.
static struct adl_opcode _sym8615[] = {
  // setB_page_rX_ipg_rpg_set    (0)
  { "setB_page_rX_ipg_rpg_set", 1, 0, 17, 64,  0x0, { 0 },_sym1327, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym1325_operands_operands,_sym1326,1,0, 0,0,&_sym1323,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_vraincr_rx_is11_set'.
static struct adl_opcode _sym8616[] = {
  // setB_VRAincr_rX_Is11_set    (0)
  { "setB_VRAincr_rX_Is11_set", 1, 0, 17, 64,  0x0, { 0 },_sym1219, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1217_operands_operands,_sym1218,1,0, 0,0,&_sym1215,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_vraptr_rx_iu11_set'.
static struct adl_opcode _sym8617[] = {
  // setB_VRAptr_rX_Iu11_set    (0)
  { "setB_VRAptr_rX_Iu11_set", 1, 0, 17, 64,  0x0, { 0 },_sym1271, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1269_operands_operands,_sym1270,1,0, 0,0,&_sym1267,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_vraptrip_iu4_iu5'.
static struct adl_opcode _sym8618[] = {
  // setB_VRAptrIP_Iu4_Iu5    (0)
  { "setB_VRAptrIP_Iu4_Iu5", 1, 2, 17, 64,  0x0, { 0xe0038000,},_sym1222, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym1221_operands_operands,0,0,0, 0,0,&_sym1220,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setc.loop'.
static struct adl_opcode _sym8619[] = {
  // setC_loop_aX_INSTR_set_loop_asX_Lb_Le    (0)
  { "setC_loop_aX_INSTR_set_loop_asX_Lb_Le", 1, 0, 36, 64,  0x0, { 0 },_sym2136, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2134_operands_operands,_sym2135,1,0, 0,0,&_sym2131,0,{}, 0,0,0,0,0,0, },
// setC_loop_agX_INSTR_syn    (1)
{ "setC_loop_agX_INSTR_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2145, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2143_operands_operands,_sym2144,1,0, 0,0,&_sym2140,0,{}, 0,0,0,0,0,1, },
// setC_loop_ITER_setC    (2)
{ "setC_loop_ITER_setC", 1, 0, 36, 64,  0x0, { 0 },_sym2130, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym2128_operands_operands,_sym2129,1,0, 0,0,&_sym2125,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'setc_loop_agx_instr'.
static struct adl_opcode _sym8620[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x0, { 0x0,0xc000000,},_sym2139, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2138_operands_operands,0,0,0, 0,0,&_sym2137,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setc_loop_iter'.
static struct adl_opcode _sym8621[] = {
  // setC_loop_ITER    (0)
  { "setC_loop_ITER", 1, 4, 36, 64,  0x0, { 0x0,0xa000000,},_sym2116, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 2, _sym2115_operands_operands,0,0,0, 0,0,&_sym2114,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setip'.
static struct adl_opcode _sym8622[] = {
  // setip_Iu9_gX    (0)
  { "setip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00400,},_sym5004, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5003_operands_operands,0,0,0, 0,0,&_sym5002,0,{}, 0,0,0,0,0,1, },
// setip_Iu9_gX    (1)
{ "setip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00400,},_sym7335, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7334_operands_operands,0,0,0, 0,0,&_sym7333,0,{}, 0,0,0,0,0,1, },
// setip_Iu9_Iu32    (2)
{ "setip_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x280003c0,},_sym2846, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2845_operands_operands,0,0,0, 0,0,&_sym2844,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'sets.creg'.
static struct adl_opcode _sym8623[] = {
  // set_creg_creg_Iu4    (0)
  { "set_creg_creg_Iu4", 1, 3, 29, 64,  0x0, { 0x1400000,},_sym4995, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4994_operands_operands,0,0,0, 0,0,&_sym4993,0,{}, 0,0,0,0,0,1, },
// set_creg_creg_Iu4    (1)
{ "set_creg_creg_Iu4", 1, 3, 29, 64,  0x0, { 0x1400000,},_sym7326, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7325_operands_operands,0,0,0, 0,0,&_sym7324,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sextb'.
static struct adl_opcode _sym8624[] = {
  // sextb_cc_gZ_gX    (0)
  { "sextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006800,},_sym5007, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5006_operands_operands,0,0,1, 0,0,&_sym5005,0,{}, 0,0,0,0,0,1, },
  // sextb_cc_gZ_gX    (1)
  { "sextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006800,},_sym7338, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7337_operands_operands,0,0,1, 0,0,&_sym7336,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sexth'.
static struct adl_opcode _sym8625[] = {
  // sexth_cc_gZ_gX    (0)
  { "sexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006000,},_sym5010, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5009_operands_operands,0,0,1, 0,0,&_sym5008,0,{}, 0,0,0,0,0,1, },
  // sexth_cc_gZ_gX    (1)
  { "sexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006000,},_sym7341, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7340_operands_operands,0,0,1, 0,0,&_sym7339,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sign'.
static struct adl_opcode _sym8626[] = {
  // sign_gX_gY    (0)
  { "sign_gX_gY", 1, 3, 29, 64,  0x0, { 0x180f800,},_sym5013, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5012_operands_operands,0,0,0, 0,0,&_sym5011,0,{}, 0,0,0,0,0,-1, },
  // sign_gX_gY    (1)
  { "sign_gX_gY", 1, 3, 29, 64,  0x0, { 0x180f800,},_sym7344, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7343_operands_operands,0,0,0, 0,0,&_sym7342,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sin'.
static struct adl_opcode _sym8627[] = {
  // srt_sin_asin_mvbat_sin    (0)
  { "srt_sin_asin_mvbat_sin", 1, 0, 3, 64,  0x0, { 0 },_sym3328, "$", 0, 0, 0, 0, 0, 0, 0,_sym3327,1,0, 0,0,&_sym3324,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sl'.
static struct adl_opcode _sym8628[] = {
  // sl_cc_gZ_gX_gY    (0)
  { "sl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36000000,},_sym5016, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5015_operands_operands,0,0,1, 0,0,&_sym5014,0,{}, 0,0,0,0,0,1, },
  // sl_cc_gZ_gX_gY    (1)
  { "sl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36000000,},_sym7347, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7346_operands_operands,0,0,1, 0,0,&_sym7345,0,{}, 0,0,0,0,0,1, },
  // sl_gX_gY_Iu5    (2)
  { "sl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a00000,},_sym5019, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym5018_operands_operands,0,0,0, 0,0,&_sym5017,0,{}, 0,0,0,0,0,3, },
// sl_gX_gY_Iu5    (3)
{ "sl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a00000,},_sym7350, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7349_operands_operands,0,0,0, 0,0,&_sym7348,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sp2int'.
static struct adl_opcode _sym8629[] = {
  // sp2int_cc_gZ_gX    (0)
  { "sp2int_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb040000,},_sym5022, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5021_operands_operands,0,0,1, 0,0,&_sym5020,0,{}, 0,0,0,0,0,1, },
  // sp2int_cc_gZ_gX    (1)
  { "sp2int_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb040000,},_sym7353, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7352_operands_operands,0,0,1, 0,0,&_sym7351,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sr'.
static struct adl_opcode _sym8630[] = {
  // sr_cc_gZ_gX_gY    (0)
  { "sr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33000000,},_sym5025, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym5024_operands_operands,0,0,2, 0,0,&_sym5023,0,{}, 0,0,0,0,0,1, },
  // sr_cc_gZ_gX_gY    (1)
  { "sr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33000000,},_sym7356, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym7355_operands_operands,0,0,2, 0,0,&_sym7354,0,{}, 0,0,0,0,0,1, },
  // sr_gX_gY_Iu5    (2)
  { "sr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1800000,},_sym5028, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym5027_operands_operands,0,0,0, 0,0,&_sym5026,0,{}, 0,0,0,0,0,3, },
// sr_gX_gY_Iu5    (3)
{ "sr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1800000,},_sym7359, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7358_operands_operands,0,0,0, 0,0,&_sym7357,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sr.s'.
static struct adl_opcode _sym8631[] = {
  // sr_s_gY_gX_Iu5    (0)
  { "sr_s_gY_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x9800000,},_sym5031, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym5030_operands_operands,0,0,0, 0,0,&_sym5029,0,{}, 0,0,0,0,0,1, },
// sr_s_gY_gX_Iu5    (1)
{ "sr_s_gY_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x9800000,},_sym7362, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7361_operands_operands,0,0,0, 0,0,&_sym7360,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'srt'.
static struct adl_opcode _sym8632[] = {
  // srt_sin_asin_mvbat_srt    (0)
  { "srt_sin_asin_mvbat_srt", 1, 0, 3, 64,  0x0, { 0 },_sym3333, "$", 0, 0, 0, 0, 0, 0, 0,_sym3332,1,0, 0,0,&_sym3329,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'srt_sin_asin_mvbat'.
static struct adl_opcode _sym8633[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},_sym3313, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3311,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st'.
static struct adl_opcode _sym8634[] = {
  // st_line_agX_is9_line0_wide_imm    (0)
  { "st_line_agX_is9_line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym836, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym834_operands_operands,_sym835,1,0, 0,0,&_sym832,0,{}, 0,0,0,0,0,67, },
// st_line_agX_is9_line1_wide_imm    (1)
{ "st_line_agX_is9_line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym842, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym840_operands_operands,_sym841,1,0, 0,0,&_sym838,0,{}, 0,0,0,0,0,1, },
// st_agX_agY_llr_mode    (2)
{ "st_agX_agY_llr_mode", 1, 2, 19, 64,  0x0, { 0x60008000,},_sym827, "^ *(\\.llr4|\\.llr4half|\\.llr8|\\.llr8half) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym826_operands_operands,0,0,1, 0,0,&_sym825,0,{}, 0,0,0,0,0,2, },
// st_agX_agY    (3)
{ "st_agX_agY", 1, 2, 19, 64,  0x0, { 0x60000000,},_sym824, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym823_operands_operands,0,0,0, 0,0,&_sym822,0,{}, 0,0,0,0,0,3, },
// st_agY_Is9_gX_line0_wide_imm_st    (4)
{ "st_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7413, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7411_operands_operands,_sym7412,1,0, 0,0,&_sym7409,0,{}, 0,0,0,0,0,62, },
// st_agY_Is9_gX_line0_wide_imm_st    (5)
{ "st_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5082, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5080_operands_operands,_sym5081,1,0, 0,0,&_sym5078,0,{}, 0,0,0,0,0,62, },
// st_agY_Is9_gX_line1_wide_imm_st    (6)
{ "st_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7419, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7417_operands_operands,_sym7418,1,0, 0,0,&_sym7415,0,{}, 0,0,0,0,0,7, },
// st_agY_Is9_gX_line1_wide_imm_st    (7)
{ "st_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5088, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5086_operands_operands,_sym5087,1,0, 0,0,&_sym5084,0,{}, 0,0,0,0,0,7, },
// st_sp_Is10_gX    (8)
{ "st_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3000000,},_sym5215, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5214_operands_operands,0,0,0, 0,0,&_sym5213,0,{}, 0,0,0,0,0,9, },
// st_sp_Is10_gX    (9)
{ "st_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3000000,},_sym7546, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7545_operands_operands,0,0,0, 0,0,&_sym7544,0,{}, 0,0,0,0,0,9, },
// st_agY_Is9_h    (10)
{ "st_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5000060,},_sym7449, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym7448_operands_operands,0,0,0, 0,0,&_sym7447,0,{}, 0,0,0,0,0,11, },
// st_agY_Is9_h    (11)
{ "st_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5000060,},_sym5118, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym5117_operands_operands,0,0,0, 0,0,&_sym5116,0,{}, 0,0,0,0,0,11, },
// st_agY_Is9_H    (12)
{ "st_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym7399, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym7397_operands_operands,_sym7398,1,0, 0,0,&_sym7395,0,{}, 0,0,0,0,0,13, },
// st_agY_Is9_H    (13)
{ "st_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym5068, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym5066_operands_operands,_sym5067,1,0, 0,0,&_sym5064,0,{}, 0,0,0,0,0,13, },
// st_sp_Is10_h    (14)
{ "st_sp_Is10_h", 1, 3, 29, 64,  0x0, { 0x3000060,},_sym7555, "^ *\\[sp([+-][^},[[, ]+)?\\],h$", 0, 1, 1, 0, 0, 0, _sym7554_operands_operands,0,0,0, 0,0,&_sym7553,0,{}, 0,0,0,0,0,16, },
// st_sp_Is10_H    (15)
{ "st_sp_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym5206, "^ *\\[sp([+-][^},[[, ]+)?\\],H$", 0, 1, 1, 0, 0, 0, _sym5204_operands_operands,_sym5205,1,0, 0,0,&_sym5202,0,{}, 0,0,0,0,0,17, },
// st_sp_Is10_h    (16)
{ "st_sp_Is10_h", 1, 3, 29, 64,  0x0, { 0x3000060,},_sym5224, "^ *\\[sp([+-][^},[[, ]+)?\\],h$", 0, 1, 1, 0, 0, 0, _sym5223_operands_operands,0,0,0, 0,0,&_sym5222,0,{}, 0,0,0,0,0,16, },
// st_sp_Is10_H    (17)
{ "st_sp_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym7537, "^ *\\[sp([+-][^},[[, ]+)?\\],H$", 0, 1, 1, 0, 0, 0, _sym7535_operands_operands,_sym7536,1,0, 0,0,&_sym7533,0,{}, 0,0,0,0,0,17, },
// st_agY_Is9_u_gX_line0_wide_imm_st    (18)
{ "st_agY_Is9_u_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5132, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5130_operands_operands,_sym5131,1,0, 0,0,&_sym5128,0,{}, 0,0,0,0,0,64, },
// st_agY_Is9_u_gX_line0_wide_imm_st    (19)
{ "st_agY_Is9_u_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7463, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7461_operands_operands,_sym7462,1,0, 0,0,&_sym7459,0,{}, 0,0,0,0,0,64, },
// st_agY_Is9_u_gX_line1_wide_imm_st    (20)
{ "st_agY_Is9_u_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5138, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5136_operands_operands,_sym5137,1,0, 0,0,&_sym5134,0,{}, 0,0,0,0,0,21, },
// st_agY_Is9_u_gX_line1_wide_imm_st    (21)
{ "st_agY_Is9_u_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7469, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7467_operands_operands,_sym7468,1,0, 0,0,&_sym7465,0,{}, 0,0,0,0,0,21, },
// st_u_agY_u_agZ_h    (22)
{ "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x0, { 0xd600060,},_sym5369, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 3, 3, 0, 0, 0, _sym5368_operands_operands,0,0,0, 0,0,&_sym5367,0,{}, 0,0,0,0,0,23, },
// st_u_agY_u_agZ_h    (23)
{ "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x0, { 0xd600060,},_sym7700, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 3, 3, 0, 0, 0, _sym7699_operands_operands,0,0,0, 0,0,&_sym7698,0,{}, 0,0,0,0,0,23, },
// st_agY_agZ_u_gZ_plus    (24)
{ "st_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5201, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5199_operands_operands,_sym5200,1,0, 0,0,&_sym5197,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_u_gZ_plus    (25)
{ "st_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7532, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7530_operands_operands,_sym7531,1,0, 0,0,&_sym7528,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_u_gZ_minus    (26)
{ "st_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7527, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7525_operands_operands,_sym7526,1,0, 0,0,&_sym7523,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_minus    (27)
{ "st_u_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7692, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7690_operands_operands,_sym7691,1,0, 0,0,&_sym7688,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_minus    (28)
{ "st_u_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5361, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5359_operands_operands,_sym5360,1,0, 0,0,&_sym5357,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_plus    (29)
{ "st_u_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5366, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5364_operands_operands,_sym5365,1,0, 0,0,&_sym5362,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_plus    (30)
{ "st_u_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7697, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7695_operands_operands,_sym7696,1,0, 0,0,&_sym7693,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_u_gZ_minus    (31)
{ "st_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5196, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5194_operands_operands,_sym5195,1,0, 0,0,&_sym5192,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_plus    (32)
{ "st_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7506, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7504_operands_operands,_sym7505,1,0, 0,0,&_sym7502,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_minus    (33)
{ "st_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7501, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7499_operands_operands,_sym7500,1,0, 0,0,&_sym7497,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_minus    (34)
{ "st_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7514, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7512_operands_operands,_sym7513,1,0, 0,0,&_sym7510,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_minus    (35)
{ "st_u_agY_u_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7679, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym7677_operands_operands,_sym7678,1,0, 0,0,&_sym7675,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_plus    (36)
{ "st_u_agY_u_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7684, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym7682_operands_operands,_sym7683,1,0, 0,0,&_sym7680,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_minus    (37)
{ "st_u_agY_u_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7705, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym7703_operands_operands,_sym7704,1,0, 0,0,&_sym7701,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_plus    (38)
{ "st_u_agY_u_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7710, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym7708_operands_operands,_sym7709,1,0, 0,0,&_sym7706,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_plus    (39)
{ "st_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7519, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7517_operands_operands,_sym7518,1,0, 0,0,&_sym7515,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_plus    (40)
{ "st_u_agY_u_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5379, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym5377_operands_operands,_sym5378,1,0, 0,0,&_sym5375,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_minus    (41)
{ "st_u_agY_u_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5374, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym5372_operands_operands,_sym5373,1,0, 0,0,&_sym5370,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_minus    (42)
{ "st_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5170, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5168_operands_operands,_sym5169,1,0, 0,0,&_sym5166,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_plus    (43)
{ "st_u_agY_u_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5353, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym5351_operands_operands,_sym5352,1,0, 0,0,&_sym5349,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_minus    (44)
{ "st_u_agY_u_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5348, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym5346_operands_operands,_sym5347,1,0, 0,0,&_sym5344,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_plus    (45)
{ "st_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5175, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5173_operands_operands,_sym5174,1,0, 0,0,&_sym5171,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_minus    (46)
{ "st_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5183, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5181_operands_operands,_sym5182,1,0, 0,0,&_sym5179,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_plus    (47)
{ "st_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5188, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5186_operands_operands,_sym5187,1,0, 0,0,&_sym5184,0,{}, 0,0,0,0,0,-1, },
// st_u_sp_Is10_gX    (48)
{ "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3600000,},_sym5383, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5382_operands_operands,0,0,0, 0,0,&_sym5381,0,{}, 0,0,0,0,0,49, },
// st_u_sp_Is10_gX    (49)
{ "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3600000,},_sym7714, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7713_operands_operands,0,0,0, 0,0,&_sym7712,0,{}, 0,0,0,0,0,49, },
// st_u_agY_u_Is9_H    (50)
{ "st_u_agY_u_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym7661, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,H$", 0, 2, 2, 0, 0, 0, _sym7659_operands_operands,_sym7660,1,0, 0,0,&_sym7657,0,{}, 0,0,0,0,0,53, },
// st_u_agY_u_Is9_h    (51)
{ "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x0, { 0x5600060,},_sym7669, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,h$", 0, 2, 2, 0, 0, 0, _sym7668_operands_operands,0,0,0, 0,0,&_sym7667,0,{}, 0,0,0,0,0,52, },
// st_u_agY_u_Is9_h    (52)
{ "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x0, { 0x5600060,},_sym5338, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,h$", 0, 2, 2, 0, 0, 0, _sym5337_operands_operands,0,0,0, 0,0,&_sym5336,0,{}, 0,0,0,0,0,52, },
// st_u_agY_u_Is9_H    (53)
{ "st_u_agY_u_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym5330, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,H$", 0, 2, 2, 0, 0, 0, _sym5328_operands_operands,_sym5329,1,0, 0,0,&_sym5326,0,{}, 0,0,0,0,0,53, },
// st_u_sp_u_Is10_H    (54)
{ "st_u_sp_u_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym7725, "^ *\\[sp\\]([+-][^},[[, ]+)?,H$", 0, 1, 1, 0, 0, 0, _sym7723_operands_operands,_sym7724,1,0, 0,0,&_sym7721,0,{}, 0,0,0,0,0,57, },
// st_u_sp_u_Is10_h    (55)
{ "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x0, { 0x3600060,},_sym7733, "^ *\\[sp\\]([+-][^},[[, ]+)?,h$", 0, 1, 1, 0, 0, 0, _sym7732_operands_operands,0,0,0, 0,0,&_sym7731,0,{}, 0,0,0,0,0,56, },
// st_u_sp_u_Is10_h    (56)
{ "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x0, { 0x3600060,},_sym5402, "^ *\\[sp\\]([+-][^},[[, ]+)?,h$", 0, 1, 1, 0, 0, 0, _sym5401_operands_operands,0,0,0, 0,0,&_sym5400,0,{}, 0,0,0,0,0,56, },
// st_u_sp_u_Is10_H    (57)
{ "st_u_sp_u_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym5394, "^ *\\[sp\\]([+-][^},[[, ]+)?,H$", 0, 1, 1, 0, 0, 0, _sym5392_operands_operands,_sym5393,1,0, 0,0,&_sym5390,0,{}, 0,0,0,0,0,57, },
// st_Iu19_H_HI    (58)
{ "st_Iu19_H_HI", 1, 0, 29, 64,  0x0, { 0 },_sym5060, "^ *([^},[, ]+),H$", 0, 1, 1, 0, 0, 0, _sym5058_operands_operands,_sym5059,1,0, 0,0,&_sym5056,0,{}, 0,0,0,0,0,61, },
// st_Iu19_h_HI    (59)
{ "st_Iu19_h_HI", 1, 3, 29, 64,  0x0, { 0x50000060,},_sym5063, "^ *([^},[, ]+),h$", 0, 1, 1, 0, 0, 0, _sym5062_operands_operands,0,0,0, 0,0,&_sym5061,0,{}, 0,0,0,0,0,60, },
// st_Iu19_h_LO    (60)
{ "st_Iu19_h_LO", 1, 3, 29, 64,  0x0, { 0x50000060,},_sym7394, "^ *([^},[, ]+),h$", 0, 1, 1, 0, 0, 0, _sym7393_operands_operands,0,0,0, 0,0,&_sym7392,0,{}, 0,0,0,0,0,60, },
// st_Iu19_H_LO    (61)
{ "st_Iu19_H_LO", 1, 0, 29, 64,  0x0, { 0 },_sym7391, "^ *([^},[, ]+),H$", 0, 1, 1, 0, 0, 0, _sym7389_operands_operands,_sym7390,1,0, 0,0,&_sym7387,0,{}, 0,0,0,0,0,61, },
// st_gY_aXIs18    (62)
{ "st_gY_aXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2291, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2289_operands_operands,_sym2290,1,0, 0,0,&_sym2287,0,{}, 0,0,0,0,0,62, },
// st_gY_spIs21    (63)
{ "st_gY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym2302, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2300_operands_operands,_sym2301,1,0, 0,0,&_sym2298,0,{}, 0,0,0,0,0,63, },
// stC_agX_Is18_u_gY_st    (64)
{ "stC_agX_Is18_u_gY_st", 1, 0, 36, 64,  0x0, { 0 },_sym2208, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2206_operands_operands,_sym2207,1,0, 0,0,&_sym2204,0,{}, 0,0,0,0,0,64, },
// stC_sp_Is21_u_agY_st    (65)
{ "stC_sp_Is21_u_agY_st", 1, 0, 36, 64,  0x0, { 0 },_sym2240, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2238_operands_operands,_sym2239,1,0, 0,0,&_sym2236,0,{}, 0,0,0,0,0,65, },
// st_agX_Is15_real_imag    (66)
{ "st_agX_Is15_real_imag", 1, 7, 58, 64,  0x0, { 0x0,0x18000000,},_sym2852, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[,, ]+)?,([^},[[,, ]+),([^},[[,, ]+)$", 0, 4, 4, 0, 0, 0, _sym2851_operands_operands,0,0,0, 0,0,&_sym2850,0,{}, 0,0,0,0,0,66, },
// st_agX_Is18    (67)
{ "st_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2280, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2278_operands_operands,_sym2279,1,0, 0,0,&_sym2276,0,{}, 0,0,0,0,0,67, },
// stw_Iu22_gX_st    (68)
{ "stw_Iu22_gX_st", 1, 0, 58, 64,  0x0, { 0 },_sym2916, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2914_operands_operands,_sym2915,1,0, 0,0,&_sym2912,0,{}, 0,0,0,0,0,68, },
// stw_Iu20_I32_st_withBytes    (69)
{ "stw_Iu20_I32_st_withBytes", 1, 0, 58, 64,  0x0, { 0 },_sym2901, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2899_operands_operands,_sym2900,1,0, 0,0,&_sym2897,0,{}, 0,0,0,0,0,69, },
};

// Instructions named 'st.br'.
static struct adl_opcode _sym8635[] = {
  // st_br_agX_agY    (0)
  { "st_br_agX_agY", 1, 2, 19, 64,  0x0, { 0x60010000,},_sym830, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym829_operands_operands,0,0,0, 0,0,&_sym828,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st.high'.
static struct adl_opcode _sym8636[] = {
  // st_high_agX_agY_gZ_minus    (0)
  { "st_high_agX_agY_gZ_minus", 1, 4, 36, 64,  0x0, { 0x0,0x90100800,},_sym2332, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2331_operands_operands,0,0,0, 0,0,&_sym2330,0,{}, 0,0,0,0,0,-1, },
  // st_high_agX_agY_gZ_plus    (1)
  { "st_high_agX_agY_gZ_plus", 1, 4, 36, 64,  0x0, { 0x0,0x90100000,},_sym2335, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2334_operands_operands,0,0,0, 0,0,&_sym2333,0,{}, 0,0,0,0,0,-1, },
  // st_high_agX_agY_Iu8_minus    (2)
  { "st_high_agX_agY_Iu8_minus", 1, 4, 36, 64,  0x0, { 0x0,0x90000800,},_sym2326, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2325_operands_operands,0,0,0, 0,0,&_sym2324,0,{}, 0,0,0,0,0,2, },
// st_high_agX_agY_Iu8_plus    (3)
{ "st_high_agX_agY_Iu8_plus", 1, 4, 36, 64,  0x0, { 0x0,0x90000000,},_sym2329, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2328_operands_operands,0,0,0, 0,0,&_sym2327,0,{}, 0,0,0,0,0,3, },
// st_high_agX_Is16_gZ    (4)
{ "st_high_agX_Is16_gZ", 1, 4, 36, 64,  0x0, { 0x0,0x94100000,},_sym2318, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2317_operands_operands,0,0,0, 0,0,&_sym2316,0,{}, 0,0,0,0,0,4, },
// st_high_agX_Is16_Iu8    (5)
{ "st_high_agX_Is16_Iu8", 1, 4, 36, 64,  0x0, { 0x0,0x94000000,},_sym2310, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2309_operands_operands,0,0,0, 0,0,&_sym2308,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'st.laddr'.
static struct adl_opcode _sym8637[] = {
  // stA_line1_agX_is9_st    (0)
  { "stA_line1_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym766, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym764_operands_operands,_sym765,1,0, 0,0,&_sym762,0,{}, 0,0,0,0,0,0, },
// st_agY_Is9_gX_st_line    (1)
{ "st_agY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5098, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5096_operands_operands,_sym5097,1,0, 0,0,&_sym5094,0,{}, 0,0,0,0,0,2, },
// st_agY_Is9_gX_st_line    (2)
{ "st_agY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7429, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7427_operands_operands,_sym7428,1,0, 0,0,&_sym7425,0,{}, 0,0,0,0,0,2, },
// st_agY_Is9_u_gX_st_line    (3)
{ "st_agY_Is9_u_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5148, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5146_operands_operands,_sym5147,1,0, 0,0,&_sym5144,0,{}, 0,0,0,0,0,4, },
// st_agY_Is9_u_gX_st_line    (4)
{ "st_agY_Is9_u_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7479, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7477_operands_operands,_sym7478,1,0, 0,0,&_sym7475,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'st.laddr.u'.
static struct adl_opcode _sym8638[] = {
  // st_u_aY_Is9_gX_st_line    (0)
  { "st_u_aY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5239, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5237_operands_operands,_sym5238,1,0, 0,0,&_sym5235,0,{}, 0,0,0,0,0,1, },
// st_u_aY_Is9_gX_st_line    (1)
{ "st_u_aY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7570, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7568_operands_operands,_sym7569,1,0, 0,0,&_sym7566,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st.laddr.w'.
static struct adl_opcode _sym8639[] = {
  // stA_w_line1_agX_is9_st    (0)
  { "stA_w_line1_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym796, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym794_operands_operands,_sym795,1,0, 0,0,&_sym792,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st.low'.
static struct adl_opcode _sym8640[] = {
  // st_low_agX_agY_gZ_minus    (0)
  { "st_low_agX_agY_gZ_minus", 1, 4, 36, 64,  0x0, { 0x0,0x88100800,},_sym2360, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2359_operands_operands,0,0,0, 0,0,&_sym2358,0,{}, 0,0,0,0,0,-1, },
  // st_low_agX_agY_gZ_plus    (1)
  { "st_low_agX_agY_gZ_plus", 1, 4, 36, 64,  0x0, { 0x0,0x88100000,},_sym2363, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2362_operands_operands,0,0,0, 0,0,&_sym2361,0,{}, 0,0,0,0,0,-1, },
  // st_low_agX_agY_Iu8_minus    (2)
  { "st_low_agX_agY_Iu8_minus", 1, 4, 36, 64,  0x0, { 0x0,0x88000800,},_sym2354, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2353_operands_operands,0,0,0, 0,0,&_sym2352,0,{}, 0,0,0,0,0,2, },
// st_low_agX_agY_Iu8_plus    (3)
{ "st_low_agX_agY_Iu8_plus", 1, 4, 36, 64,  0x0, { 0x0,0x88000000,},_sym2357, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2356_operands_operands,0,0,0, 0,0,&_sym2355,0,{}, 0,0,0,0,0,3, },
// st_low_agX_Is16_gZ    (4)
{ "st_low_agX_Is16_gZ", 1, 4, 36, 64,  0x0, { 0x0,0x8c100000,},_sym2346, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2345_operands_operands,0,0,0, 0,0,&_sym2344,0,{}, 0,0,0,0,0,4, },
// st_low_agX_Is16_Iu8    (5)
{ "st_low_agX_Is16_Iu8", 1, 4, 36, 64,  0x0, { 0x0,0x8c000000,},_sym2338, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2337_operands_operands,0,0,0, 0,0,&_sym2336,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'st.sc'.
static struct adl_opcode _sym8641[] = {
  // st_sc_agX_agY    (0)
  { "st_sc_agX_agY", 1, 2, 19, 64,  0x0, { 0x60006000,},_sym845, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym844_operands_operands,0,0,0, 0,0,&_sym843,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st.u'.
static struct adl_opcode _sym8642[] = {
  // st_u_agY_Is9_gX_line0_wide_imm_st    (0)
  { "st_u_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5263, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5261_operands_operands,_sym5262,1,0, 0,0,&_sym5259,0,{}, 0,0,0,0,0,20, },
// st_u_agY_Is9_gX_line0_wide_imm_st    (1)
{ "st_u_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7594, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7592_operands_operands,_sym7593,1,0, 0,0,&_sym7590,0,{}, 0,0,0,0,0,20, },
// st_u_agY_Is9_gX_line1_wide_imm_st    (2)
{ "st_u_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5269, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5267_operands_operands,_sym5268,1,0, 0,0,&_sym5265,0,{}, 0,0,0,0,0,3, },
// st_u_agY_Is9_gX_line1_wide_imm_st    (3)
{ "st_u_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7600, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7598_operands_operands,_sym7599,1,0, 0,0,&_sym7596,0,{}, 0,0,0,0,0,3, },
// st_u_agY_Is9_H    (4)
{ "st_u_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym5249, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym5247_operands_operands,_sym5248,1,0, 0,0,&_sym5245,0,{}, 0,0,0,0,0,7, },
// st_u_agY_Is9_h    (5)
{ "st_u_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5200060,},_sym5284, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym5283_operands_operands,0,0,0, 0,0,&_sym5282,0,{}, 0,0,0,0,0,6, },
// st_u_agY_Is9_h    (6)
{ "st_u_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5200060,},_sym7615, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym7614_operands_operands,0,0,0, 0,0,&_sym7613,0,{}, 0,0,0,0,0,6, },
// st_u_agY_Is9_H    (7)
{ "st_u_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym7580, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym7578_operands_operands,_sym7579,1,0, 0,0,&_sym7576,0,{}, 0,0,0,0,0,7, },
// st_u_agY_agZ_u_gZ_plus    (8)
{ "st_u_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5325, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5323_operands_operands,_sym5324,1,0, 0,0,&_sym5321,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_u_gZ_plus    (9)
{ "st_u_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7656, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7654_operands_operands,_sym7655,1,0, 0,0,&_sym7652,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_u_gZ_minus    (10)
{ "st_u_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7651, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7649_operands_operands,_sym7650,1,0, 0,0,&_sym7647,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_u_gZ_minus    (11)
{ "st_u_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5320, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5318_operands_operands,_sym5319,1,0, 0,0,&_sym5316,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_plus    (12)
{ "st_u_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5312, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5310_operands_operands,_sym5311,1,0, 0,0,&_sym5308,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_minus    (13)
{ "st_u_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5307, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5305_operands_operands,_sym5306,1,0, 0,0,&_sym5303,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_plus    (14)
{ "st_u_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5299, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5297_operands_operands,_sym5298,1,0, 0,0,&_sym5295,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_minus    (15)
{ "st_u_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7625, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7623_operands_operands,_sym7624,1,0, 0,0,&_sym7621,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_plus    (16)
{ "st_u_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7630, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7628_operands_operands,_sym7629,1,0, 0,0,&_sym7626,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_minus    (17)
{ "st_u_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7638, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7636_operands_operands,_sym7637,1,0, 0,0,&_sym7634,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_plus    (18)
{ "st_u_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7643, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7641_operands_operands,_sym7642,1,0, 0,0,&_sym7639,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_minus    (19)
{ "st_u_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5294, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5292_operands_operands,_sym5293,1,0, 0,0,&_sym5290,0,{}, 0,0,0,0,0,-1, },
// st_u_gY_agXIs18    (20)
{ "st_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2369, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2367_operands_operands,_sym2368,1,0, 0,0,&_sym2365,0,{}, 0,0,0,0,0,20, },
// st_u_gY_spIs21    (21)
{ "st_u_gY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym2380, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2378_operands_operands,_sym2379,1,0, 0,0,&_sym2376,0,{}, 0,0,0,0,0,21, },
};

// Instructions named 'st.u.x2'.
static struct adl_opcode _sym8643[] = {
  // st_u_x2_agY_agZ_u_gZ_minus    (0)
  { "st_u_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5415, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5413_operands_operands,_sym5414,1,0, 0,0,&_sym5411,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_agZ_u_gZ_plus    (1)
  { "st_u_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5420, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5418_operands_operands,_sym5419,1,0, 0,0,&_sym5416,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_agZ_u_gZ_minus    (2)
  { "st_u_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7746, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7744_operands_operands,_sym7745,1,0, 0,0,&_sym7742,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_agZ_u_gZ_plus    (3)
  { "st_u_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7751, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7749_operands_operands,_sym7750,1,0, 0,0,&_sym7747,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.uline'.
static struct adl_opcode _sym8644[] = {
  // st_uline    (0)
  { "st_uline", 1, 2, 19, 64,  0x0, { 0x60002000,},_sym848, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 1, 1, 0, 0, 0, _sym847_operands_operands,0,0,0, 0,0,&_sym846,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.uline.llr8'.
static struct adl_opcode _sym8645[] = {
  // st_uline_llr8    (0)
  { "st_uline_llr8", 1, 2, 19, 64,  0x0, { 0x60022000,},_sym851, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 1, 1, 0, 0, 0, _sym850_operands_operands,0,0,0, 0,0,&_sym849,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.uline.llr8half'.
static struct adl_opcode _sym8646[] = {
  // st_uline_llr8half    (0)
  { "st_uline_llr8half", 1, 2, 19, 64,  0x0, { 0x60042000,},_sym854, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 1, 1, 0, 0, 0, _sym853_operands_operands,0,0,0, 0,0,&_sym852,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.w'.
static struct adl_opcode _sym8647[] = {
  // st_w_line_agX_is9_line0_wide_imm    (0)
  { "st_w_line_agX_is9_line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym866, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym864_operands_operands,_sym865,1,0, 0,0,&_sym862,0,{}, 0,0,0,0,0,3, },
// st_w_line_agX_is9_line1_wide_imm    (1)
{ "st_w_line_agX_is9_line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym872, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym870_operands_operands,_sym871,1,0, 0,0,&_sym868,0,{}, 0,0,0,0,0,1, },
// st_w_agX_agY    (2)
{ "st_w_agX_agY", 1, 2, 19, 64,  0x0, { 0x70000000,},_sym857, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym856_operands_operands,0,0,0, 0,0,&_sym855,0,{}, 0,0,0,0,0,2, },
// st_w_agX_Is18    (3)
{ "st_w_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2391, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2389_operands_operands,_sym2390,1,0, 0,0,&_sym2387,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'st.w.br'.
static struct adl_opcode _sym8648[] = {
  // st_w_br_aX_aY    (0)
  { "st_w_br_aX_aY", 1, 2, 19, 64,  0x0, { 0x70010000,},_sym860, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym859_operands_operands,0,0,0, 0,0,&_sym858,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st.x2'.
static struct adl_opcode _sym8649[] = {
  // st_u_x2_agY_u_agZ_gZ_minus    (0)
  { "st_u_x2_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5428, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5426_operands_operands,_sym5427,1,0, 0,0,&_sym5424,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_u_agZ_gZ_plus    (1)
  { "st_u_x2_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5433, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5431_operands_operands,_sym5432,1,0, 0,0,&_sym5429,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_minus    (2)
  { "st_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5441, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5439_operands_operands,_sym5440,1,0, 0,0,&_sym5437,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_plus    (3)
  { "st_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5446, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5444_operands_operands,_sym5445,1,0, 0,0,&_sym5442,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_u_agZ_gZ_minus    (4)
  { "st_u_x2_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7759, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7757_operands_operands,_sym7758,1,0, 0,0,&_sym7755,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_u_agZ_gZ_plus    (5)
  { "st_u_x2_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7764, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7762_operands_operands,_sym7763,1,0, 0,0,&_sym7760,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_minus    (6)
  { "st_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7772, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7770_operands_operands,_sym7771,1,0, 0,0,&_sym7768,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_plus    (7)
  { "st_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7777, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7775_operands_operands,_sym7776,1,0, 0,0,&_sym7773,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_agx_is15_real_imag_zero'.
static struct adl_opcode _sym8650[] = {
  // st_agX_Is15_real_imag_zero    (0)
  { "st_agX_Is15_real_imag_zero", 1, 0, 58, 64,  0x0, { 0 },_sym2857, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym2855_operands_operands,_sym2856,1,0, 0,0,&_sym2853,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st_agx_is18_zero'.
static struct adl_opcode _sym8651[] = {
  // st_agX_Is18_zero    (0)
  { "st_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2285, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2283_operands_operands,_sym2284,1,0, 0,0,&_sym2281,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_agy_agz_h'.
static struct adl_opcode _sym8652[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd000060,},_sym5178, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym5177_operands_operands,0,0,0, 0,0,&_sym5176,0,{}, 0,0,0,0,0,1, },
// st_agY_agZ_h    (1)
{ "st_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd000060,},_sym7509, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym7508_operands_operands,0,0,0, 0,0,&_sym7507,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_agz_u_gz'.
static struct adl_opcode _sym8653[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd000000,},_sym5191, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5190_operands_operands,0,0,0, 0,0,&_sym5189,0,{}, 0,0,0,0,0,1, },
// st_agY_agZ_u_gZ    (1)
{ "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd000000,},_sym7522, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7521_operands_operands,0,0,0, 0,0,&_sym7520,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_gx_st'.
static struct adl_opcode _sym8654[] = {
  // st_agY_Is9_gX_st    (0)
  { "st_agY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym5093, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5091_operands_operands,_sym5092,1,0, 0,0,&_sym5089,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX_st    (1)
{ "st_agY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym7424, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7422_operands_operands,_sym7423,1,0, 0,0,&_sym7420,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_gx_st_zero'.
static struct adl_opcode _sym8655[] = {
  // st_agY_Is9_gX_st_zero    (0)
  { "st_agY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5103, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5101_operands_operands,_sym5102,1,0, 0,0,&_sym5099,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX_st_zero    (1)
{ "st_agY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7434, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7432_operands_operands,_sym7433,1,0, 0,0,&_sym7430,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_gx_zero'.
static struct adl_opcode _sym8656[] = {
  // st_agY_Is9_gX_zero    (0)
  { "st_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5115, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5113_operands_operands,_sym5114,1,0, 0,0,&_sym5111,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX_zero    (1)
{ "st_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7446, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7444_operands_operands,_sym7445,1,0, 0,0,&_sym7442,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_h_zero'.
static struct adl_opcode _sym8657[] = {
  // st_agY_Is9_H_zero    (0)
  { "st_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5073, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5071_operands_operands,_sym5072,1,0, 0,0,&_sym5069,0,{}, 0,0,0,0,0,-1, },
// st_agY_Is9_h_zero    (1)
{ "st_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5123, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5121_operands_operands,_sym5122,1,0, 0,0,&_sym5119,0,{}, 0,0,0,0,0,-1, },
// st_agY_Is9_H_zero    (2)
{ "st_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7404, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7402_operands_operands,_sym7403,1,0, 0,0,&_sym7400,0,{}, 0,0,0,0,0,-1, },
// st_agY_Is9_h_zero    (3)
{ "st_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7454, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7452_operands_operands,_sym7453,1,0, 0,0,&_sym7450,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_agy_is9_u_gx_st'.
static struct adl_opcode _sym8658[] = {
  // st_agY_Is9_u_gX_st    (0)
  { "st_agY_Is9_u_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym5143, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5141_operands_operands,_sym5142,1,0, 0,0,&_sym5139,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_u_gX_st    (1)
{ "st_agY_Is9_u_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym7474, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7472_operands_operands,_sym7473,1,0, 0,0,&_sym7470,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_u_gx_st_zero'.
static struct adl_opcode _sym8659[] = {
  // st_agY_Is9_u_gX_st_zero    (0)
  { "st_agY_Is9_u_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5153, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5151_operands_operands,_sym5152,1,0, 0,0,&_sym5149,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_u_gX_st_zero    (1)
{ "st_agY_Is9_u_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7484, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7482_operands_operands,_sym7483,1,0, 0,0,&_sym7480,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_u_gx_zero'.
static struct adl_opcode _sym8660[] = {
  // st_agY_Is9_u_gX_zero    (0)
  { "st_agY_Is9_u_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5165, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5163_operands_operands,_sym5164,1,0, 0,0,&_sym5161,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_u_gX_zero    (1)
{ "st_agY_Is9_u_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7496, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7494_operands_operands,_sym7495,1,0, 0,0,&_sym7492,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_gy_axis18_zero'.
static struct adl_opcode _sym8661[] = {
  // st_gY_aXIs18_zero    (0)
  { "st_gY_aXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2296, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2294_operands_operands,_sym2295,1,0, 0,0,&_sym2292,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_gy_spis21_zero'.
static struct adl_opcode _sym8662[] = {
  // st_gY_spIs21_zero    (0)
  { "st_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2307, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2305_operands_operands,_sym2306,1,0, 0,0,&_sym2303,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_high_agx_is16_gz_zero'.
static struct adl_opcode _sym8663[] = {
  // st_high_agX_Is16_gZ_zero    (0)
  { "st_high_agX_Is16_gZ_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2323, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2321_operands_operands,_sym2322,1,0, 0,0,&_sym2319,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_high_agx_is16_iu8_zero'.
static struct adl_opcode _sym8664[] = {
  // st_high_agX_Is16_Iu8_zero    (0)
  { "st_high_agX_Is16_Iu8_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2315, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2313_operands_operands,_sym2314,1,0, 0,0,&_sym2311,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st_low_agx_is16_gz_zero'.
static struct adl_opcode _sym8665[] = {
  // st_low_agX_Is16_gZ_zero    (0)
  { "st_low_agX_Is16_gZ_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2351, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2349_operands_operands,_sym2350,1,0, 0,0,&_sym2347,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_low_agx_is16_iu8_zero'.
static struct adl_opcode _sym8666[] = {
  // st_low_agX_Is16_Iu8_zero    (0)
  { "st_low_agX_Is16_Iu8_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2343, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2341_operands_operands,_sym2342,1,0, 0,0,&_sym2339,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st_sp_is10_gx_zero'.
static struct adl_opcode _sym8667[] = {
  // st_sp_Is10_gX_zero    (0)
  { "st_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5221, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5219_operands_operands,_sym5220,1,0, 0,0,&_sym5217,0,{}, 0,0,0,0,0,-1, },
// st_sp_Is10_gX_zero    (1)
{ "st_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7552, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7550_operands_operands,_sym7551,1,0, 0,0,&_sym7548,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_sp_is10_h_zero'.
static struct adl_opcode _sym8668[] = {
  // st_sp_Is10_H_zero    (0)
  { "st_sp_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5211, "$", 0, 0, 0, 0, 0, 0, 0,_sym5210,1,0, 0,0,&_sym5207,0,{}, 0,0,0,0,0,-1, },
  // st_sp_Is10_h_zero    (1)
  { "st_sp_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5229, "$", 0, 0, 0, 0, 0, 0, 0,_sym5228,1,0, 0,0,&_sym5225,0,{}, 0,0,0,0,0,-1, },
  // st_sp_Is10_H_zero    (2)
  { "st_sp_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7542, "$", 0, 0, 0, 0, 0, 0, 0,_sym7541,1,0, 0,0,&_sym7538,0,{}, 0,0,0,0,0,-1, },
  // st_sp_Is10_h_zero    (3)
  { "st_sp_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7560, "$", 0, 0, 0, 0, 0, 0, 0,_sym7559,1,0, 0,0,&_sym7556,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_agy_agz_h'.
static struct adl_opcode _sym8669[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd200060,},_sym5302, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym5301_operands_operands,0,0,0, 0,0,&_sym5300,0,{}, 0,0,0,0,0,1, },
// st_u_agY_agZ_h    (1)
{ "st_u_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd200060,},_sym7633, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym7632_operands_operands,0,0,0, 0,0,&_sym7631,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_agz_u_gz'.
static struct adl_opcode _sym8670[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd200000,},_sym5315, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5314_operands_operands,0,0,0, 0,0,&_sym5313,0,{}, 0,0,0,0,0,1, },
// st_u_agY_agZ_u_gZ    (1)
{ "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd200000,},_sym7646, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7645_operands_operands,0,0,0, 0,0,&_sym7644,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_is9_gx_zero'.
static struct adl_opcode _sym8671[] = {
  // st_u_agY_Is9_gX_zero    (0)
  { "st_u_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5281, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5279_operands_operands,_sym5280,1,0, 0,0,&_sym5277,0,{}, 0,0,0,0,0,1, },
// st_u_agY_Is9_gX_zero    (1)
{ "st_u_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7612, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7610_operands_operands,_sym7611,1,0, 0,0,&_sym7608,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_is9_h_zero'.
static struct adl_opcode _sym8672[] = {
  // st_u_agY_Is9_H_zero    (0)
  { "st_u_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5254, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5252_operands_operands,_sym5253,1,0, 0,0,&_sym5250,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_Is9_h_zero    (1)
{ "st_u_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5289, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5287_operands_operands,_sym5288,1,0, 0,0,&_sym5285,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_Is9_H_zero    (2)
{ "st_u_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7585, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7583_operands_operands,_sym7584,1,0, 0,0,&_sym7581,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_Is9_h_zero    (3)
{ "st_u_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7620, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7618_operands_operands,_sym7619,1,0, 0,0,&_sym7616,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_agy_u_agz_gz'.
static struct adl_opcode _sym8673[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd600000,},_sym5356, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5355_operands_operands,0,0,0, 0,0,&_sym5354,0,{}, 0,0,0,0,0,1, },
// st_u_agY_u_agZ_gZ    (1)
{ "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd600000,},_sym7687, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7686_operands_operands,0,0,0, 0,0,&_sym7685,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_u_is9_h_zero'.
static struct adl_opcode _sym8674[] = {
  // st_u_agY_u_Is9_H_zero    (0)
  { "st_u_agY_u_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5335, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5333_operands_operands,_sym5334,1,0, 0,0,&_sym5331,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_Is9_h_zero    (1)
{ "st_u_agY_u_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5343, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5341_operands_operands,_sym5342,1,0, 0,0,&_sym5339,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_Is9_H_zero    (2)
{ "st_u_agY_u_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7666, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7664_operands_operands,_sym7665,1,0, 0,0,&_sym7662,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_Is9_h_zero    (3)
{ "st_u_agY_u_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7674, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7672_operands_operands,_sym7673,1,0, 0,0,&_sym7670,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_ay_is9_gx_st'.
static struct adl_opcode _sym8675[] = {
  // st_u_aY_Is9_gX_st    (0)
  { "st_u_aY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym5234, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5232_operands_operands,_sym5233,1,0, 0,0,&_sym5230,0,{}, 0,0,0,0,0,1, },
// st_u_aY_Is9_gX_st    (1)
{ "st_u_aY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym7565, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7563_operands_operands,_sym7564,1,0, 0,0,&_sym7561,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_ay_is9_gx_st_zero'.
static struct adl_opcode _sym8676[] = {
  // st_u_aY_Is9_gX_st_zero    (0)
  { "st_u_aY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5244, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5242_operands_operands,_sym5243,1,0, 0,0,&_sym5240,0,{}, 0,0,0,0,0,1, },
// st_u_aY_Is9_gX_st_zero    (1)
{ "st_u_aY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7575, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7573_operands_operands,_sym7574,1,0, 0,0,&_sym7571,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_gy_agxis18_zero'.
static struct adl_opcode _sym8677[] = {
  // st_u_gY_agXIs18_zero    (0)
  { "st_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2374, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2372_operands_operands,_sym2373,1,0, 0,0,&_sym2370,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_gy_spis21_zero'.
static struct adl_opcode _sym8678[] = {
  // st_u_gY_spIs21_zero    (0)
  { "st_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2385, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2383_operands_operands,_sym2384,1,0, 0,0,&_sym2381,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_sp_is10_gx_zero'.
static struct adl_opcode _sym8679[] = {
  // st_u_sp_Is10_gX_zero    (0)
  { "st_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5389, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5387_operands_operands,_sym5388,1,0, 0,0,&_sym5385,0,{}, 0,0,0,0,0,-1, },
// st_u_sp_Is10_gX_zero    (1)
{ "st_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7720, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7718_operands_operands,_sym7719,1,0, 0,0,&_sym7716,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_sp_u_is10_h_zero'.
static struct adl_opcode _sym8680[] = {
  // st_u_sp_u_Is10_H_zero    (0)
  { "st_u_sp_u_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5399, "$", 0, 0, 0, 0, 0, 0, 0,_sym5398,1,0, 0,0,&_sym5395,0,{}, 0,0,0,0,0,-1, },
  // st_u_sp_u_Is10_h_zero    (1)
  { "st_u_sp_u_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5407, "$", 0, 0, 0, 0, 0, 0, 0,_sym5406,1,0, 0,0,&_sym5403,0,{}, 0,0,0,0,0,-1, },
  // st_u_sp_u_Is10_H_zero    (2)
  { "st_u_sp_u_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7730, "$", 0, 0, 0, 0, 0, 0, 0,_sym7729,1,0, 0,0,&_sym7726,0,{}, 0,0,0,0,0,-1, },
  // st_u_sp_u_Is10_h_zero    (3)
  { "st_u_sp_u_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7738, "$", 0, 0, 0, 0, 0, 0, 0,_sym7737,1,0, 0,0,&_sym7734,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_x2_agy_agz_u_gz'.
static struct adl_opcode _sym8681[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd201000,},_sym5410, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5409_operands_operands,0,0,0, 0,0,&_sym5408,0,{}, 0,0,0,0,0,1, },
// st_u_x2_agY_agZ_u_gZ    (1)
{ "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd201000,},_sym7741, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7740_operands_operands,0,0,0, 0,0,&_sym7739,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_x2_agy_u_agz_gz'.
static struct adl_opcode _sym8682[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd601000,},_sym5423, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5422_operands_operands,0,0,0, 0,0,&_sym5421,0,{}, 0,0,0,0,0,1, },
// st_u_x2_agY_u_agZ_gZ    (1)
{ "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd601000,},_sym7754, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7753_operands_operands,0,0,0, 0,0,&_sym7752,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_w_agx_is18_zero'.
static struct adl_opcode _sym8683[] = {
  // st_w_agX_Is18_zero    (0)
  { "st_w_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2396, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2394_operands_operands,_sym2395,1,0, 0,0,&_sym2392,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_x2_agy_agz_u_gz'.
static struct adl_opcode _sym8684[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd001000,},_sym5436, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5435_operands_operands,0,0,0, 0,0,&_sym5434,0,{}, 0,0,0,0,0,1, },
// st_x2_agY_agZ_u_gZ    (1)
{ "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd001000,},_sym7767, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7766_operands_operands,0,0,0, 0,0,&_sym7765,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sta'.
static struct adl_opcode _sym8685[] = {
  // stA_laddr_sc_agX_Is5    (0)
  { "stA_laddr_sc_agX_Is5", 1, 2, 19, 64,  0x0, { 0x60004000,},_sym749, "^ *(\\.laddr|)\\.sc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 1, 0, _sym748_operands_operands,0,0,1, 0,0,&_sym747,0,{}, 0,0,0,0,0,0, },
// stA_w_line_agX_is9    (1)
{ "stA_w_line_agX_is9", 1, 2, 19, 64,  0x0, { 0x40000000,},_sym799, "^ *(\\.laddr|)\\.w \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 0, 0, _sym798_operands_operands,0,0,0, 0,0,&_sym797,0,{}, 0,0,0,0,0,1, },
// stA_line_agX_is9    (2)
{ "stA_line_agX_is9", 1, 2, 19, 64,  0x0, { 0x30000000,},_sym769, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[  ]+)?$", 0, 3, 3, 0, 0, 0, _sym768_operands_operands,0,0,0, 0,0,&_sym767,0,{}, 0,0,0,0,0,2, },
// stA_line_agX_is9_wide_imm    (3)
{ "stA_line_agX_is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym786, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym784_operands_operands,_sym785,1,0, 0,0,&_sym780,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sta.sc'.
static struct adl_opcode _sym8686[] = {
  // stA_laddr_sc_agX_Is5_wide_imm    (0)
  { "stA_laddr_sc_agX_Is5_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym756, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym754_operands_operands,_sym755,1,0, 0,0,&_sym750,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta.w'.
static struct adl_opcode _sym8687[] = {
  // stA_w_line_agX_is9_wide_imm    (0)
  { "stA_w_line_agX_is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym816, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym814_operands_operands,_sym815,1,0, 0,0,&_sym810,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_laddr_sc_agx_zero'.
static struct adl_opcode _sym8688[] = {
  // stA_laddr_sc_agX_zero    (0)
  { "stA_laddr_sc_agX_zero", 1, 0, 19, 64,  0x0, { 0 },_sym761, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym759_operands_operands,_sym760,1,0, 0,0,&_sym757,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_line_agx_is9_st'.
static struct adl_opcode _sym8689[] = {
  // stA_line_agX_is9_st    (0)
  { "stA_line_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym774, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym772_operands_operands,_sym773,1,0, 0,0,&_sym770,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_line_agx_is9_st_zero'.
static struct adl_opcode _sym8690[] = {
  // stA_line_agX_is9_st_zero    (0)
  { "stA_line_agX_is9_st_zero", 1, 0, 19, 64,  0x0, { 0 },_sym779, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym777_operands_operands,_sym778,1,0, 0,0,&_sym775,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_line_agx_is9_zero'.
static struct adl_opcode _sym8691[] = {
  // stA_line_agX_is9_zero    (0)
  { "stA_line_agX_is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym791, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym789_operands_operands,_sym790,1,0, 0,0,&_sym787,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_w_line_agx_is9_st'.
static struct adl_opcode _sym8692[] = {
  // stA_w_line_agX_is9_st    (0)
  { "stA_w_line_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym804, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym802_operands_operands,_sym803,1,0, 0,0,&_sym800,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_w_line_agx_is9_st_zero'.
static struct adl_opcode _sym8693[] = {
  // stA_w_line_agX_is9_st_zero    (0)
  { "stA_w_line_agX_is9_st_zero", 1, 0, 19, 64,  0x0, { 0 },_sym809, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym807_operands_operands,_sym808,1,0, 0,0,&_sym805,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_w_line_agx_is9_zero'.
static struct adl_opcode _sym8694[] = {
  // stA_w_line_agX_is9_zero    (0)
  { "stA_w_line_agX_is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym821, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym819_operands_operands,_sym820,1,0, 0,0,&_sym817,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stb'.
static struct adl_opcode _sym8695[] = {
  // stbS_aY_Is9_gZ_line0_wide_imm_st    (0)
  { "stbS_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5455, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5453_operands_operands,_sym5454,1,0, 0,0,&_sym5451,0,{}, 0,0,0,0,0,12, },
// stbS_aY_Is9_gZ_line0_wide_imm_st    (1)
{ "stbS_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7786, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7784_operands_operands,_sym7785,1,0, 0,0,&_sym7782,0,{}, 0,0,0,0,0,12, },
// stbS_aY_Is9_gZ_line1_wide_imm_st    (2)
{ "stbS_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7792, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7790_operands_operands,_sym7791,1,0, 0,0,&_sym7788,0,{}, 0,0,0,0,0,3, },
// stbS_aY_Is9_gZ_line1_wide_imm_st    (3)
{ "stbS_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5461, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5459_operands_operands,_sym5460,1,0, 0,0,&_sym5457,0,{}, 0,0,0,0,0,3, },
// stbS_agX_u_Is9_gZ_line0_wide_imm_st    (4)
{ "stbS_agX_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7828, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7826_operands_operands,_sym7827,1,0, 0,0,&_sym7824,0,{}, 0,0,0,0,0,13, },
// stbS_agX_u_Is9_gZ_line0_wide_imm_st    (5)
{ "stbS_agX_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5497, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5495_operands_operands,_sym5496,1,0, 0,0,&_sym5493,0,{}, 0,0,0,0,0,13, },
// stbS_agX_u_Is9_gZ_line1_wide_imm_st    (6)
{ "stbS_agX_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7834, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7832_operands_operands,_sym7833,1,0, 0,0,&_sym7830,0,{}, 0,0,0,0,0,7, },
// stbS_agX_u_Is9_gZ_line1_wide_imm_st    (7)
{ "stbS_agX_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5503, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5501_operands_operands,_sym5502,1,0, 0,0,&_sym5499,0,{}, 0,0,0,0,0,7, },
// stb_agX_agY_gZ_AAsubAM    (8)
{ "stb_agX_agY_gZ_AAsubAM", 1, 3, 29, 64,  0x0, { 0xfd600000,},_sym7909, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym7908_operands_operands,0,0,0, 0,0,&_sym7907,0,{}, 0,0,0,0,0,10, },
// stb_agX_agY_gZ    (9)
{ "stb_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd000000,},_sym7906, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym7905_operands_operands,0,0,0, 0,0,&_sym7904,0,{}, 0,0,0,0,0,11, },
// stb_agX_agY_gZ_AAsubAM    (10)
{ "stb_agX_agY_gZ_AAsubAM", 1, 3, 29, 64,  0x0, { 0xfd600000,},_sym5578, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym5577_operands_operands,0,0,0, 0,0,&_sym5576,0,{}, 0,0,0,0,0,10, },
// stb_agX_agY_gZ    (11)
{ "stb_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd000000,},_sym5575, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym5574_operands_operands,0,0,0, 0,0,&_sym5573,0,{}, 0,0,0,0,0,11, },
// stb_gY_agXIs18    (12)
{ "stb_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2434, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2432_operands_operands,_sym2433,1,0, 0,0,&_sym2430,0,{}, 0,0,0,0,0,12, },
// stb_gY_agX_Is18    (13)
{ "stb_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2445, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2443_operands_operands,_sym2444,1,0, 0,0,&_sym2441,0,{}, 0,0,0,0,0,13, },
// stb_agX_Is9_I8    (14)
{ "stb_agX_Is9_I8", 1, 4, 36, 64,  0x0, { 0x0,0x84000000,},_sym2423, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2422_operands_operands,0,0,0, 0,0,&_sym2421,0,{}, 0,0,0,0,0,14, },
// stb_Iu22_gX    (15)
{ "stb_Iu22_gX", 1, 0, 58, 64,  0x0, { 0 },_sym2865, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2863_operands_operands,_sym2864,1,0, 0,0,&_sym2861,0,{}, 0,0,0,0,0,15, },
// stb_Iu22_I8    (16)
{ "stb_Iu22_I8", 1, 7, 58, 64,  0x0, { 0x0,0x40000000,},_sym2860, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2859_operands_operands,0,0,0, 0,0,&_sym2858,0,{}, 0,0,0,0,0,16, },
};

// Instructions named 'stb.laddr'.
static struct adl_opcode _sym8696[] = {
  // stbS_aY_Is9_gZ_st_line    (0)
  { "stbS_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5471, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5469_operands_operands,_sym5470,1,0, 0,0,&_sym5467,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_st_line    (1)
{ "stbS_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7802, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7800_operands_operands,_sym7801,1,0, 0,0,&_sym7798,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_st_line    (2)
{ "stbS_agX_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5513, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5511_operands_operands,_sym5512,1,0, 0,0,&_sym5509,0,{}, 0,0,0,0,0,3, },
// stbS_agX_u_Is9_gZ_st_line    (3)
{ "stbS_agX_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7844, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7842_operands_operands,_sym7843,1,0, 0,0,&_sym7840,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'stb.laddr.u'.
static struct adl_opcode _sym8697[] = {
  // stbS_u_aY_Is9_gZ_st_line    (0)
  { "stbS_u_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5555, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5553_operands_operands,_sym5554,1,0, 0,0,&_sym5551,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_st_line    (1)
{ "stbS_u_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7886, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7884_operands_operands,_sym7885,1,0, 0,0,&_sym7882,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stb.u'.
static struct adl_opcode _sym8698[] = {
  // stbS_u_aY_Is9_gZ_line0_wide_imm_st    (0)
  { "stbS_u_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5539, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5537_operands_operands,_sym5538,1,0, 0,0,&_sym5535,0,{}, 0,0,0,0,0,6, },
// stbS_u_aY_Is9_gZ_line0_wide_imm_st    (1)
{ "stbS_u_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7870, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7868_operands_operands,_sym7869,1,0, 0,0,&_sym7866,0,{}, 0,0,0,0,0,6, },
// stbS_u_aY_Is9_gZ_line1_wide_imm_st    (2)
{ "stbS_u_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5545, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5543_operands_operands,_sym5544,1,0, 0,0,&_sym5541,0,{}, 0,0,0,0,0,3, },
// stbS_u_aY_Is9_gZ_line1_wide_imm_st    (3)
{ "stbS_u_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7876, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7874_operands_operands,_sym7875,1,0, 0,0,&_sym7872,0,{}, 0,0,0,0,0,3, },
// stb_u_agX_agY_gZ    (4)
{ "stb_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd200000,},_sym5581, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym5580_operands_operands,0,0,0, 0,0,&_sym5579,0,{}, 0,0,0,0,0,5, },
// stb_u_agX_agY_gZ    (5)
{ "stb_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd200000,},_sym7912, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym7911_operands_operands,0,0,0, 0,0,&_sym7910,0,{}, 0,0,0,0,0,5, },
// stb_u_gY_agXIs18    (6)
{ "stb_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2456, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2454_operands_operands,_sym2455,1,0, 0,0,&_sym2452,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'stb_agx_is9_i8_zero'.
static struct adl_opcode _sym8699[] = {
  // stb_agX_Is9_I8_zero    (0)
  { "stb_agX_Is9_I8_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2428, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2426_operands_operands,_sym2427,1,0, 0,0,&_sym2424,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stb_gy_agx_is18_zero'.
static struct adl_opcode _sym8700[] = {
  // stb_gY_agX_Is18_zero    (0)
  { "stb_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2450, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2448_operands_operands,_sym2449,1,0, 0,0,&_sym2446,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stb_gy_agxis18_zero'.
static struct adl_opcode _sym8701[] = {
  // stb_gY_agXIs18_zero    (0)
  { "stb_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2439, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2437_operands_operands,_sym2438,1,0, 0,0,&_sym2435,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stb_u_gy_agxis18_zero'.
static struct adl_opcode _sym8702[] = {
  // stb_u_gY_agXIs18_zero    (0)
  { "stb_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2461, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2459_operands_operands,_sym2460,1,0, 0,0,&_sym2457,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbc'.
static struct adl_opcode _sym8703[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7e000000,},_sym2399, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2398_operands_operands,0,0,0, 0,0,&_sym2397,0,{}, 0,0,0,0,0,0, },
// stbC_gY_agX_Is18    (1)
{ "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x7b000000,},_sym2407, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2406_operands_operands,0,0,0, 0,0,&_sym2405,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbc.u'.
static struct adl_opcode _sym8704[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7f000000,},_sym2415, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2414_operands_operands,0,0,0, 0,0,&_sym2413,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stbc_gy_agx_is18_zero'.
static struct adl_opcode _sym8705[] = {
  // stbC_gY_agX_Is18_zero    (0)
  { "stbC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2412, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2410_operands_operands,_sym2411,1,0, 0,0,&_sym2408,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbc_gy_agxis18_zero'.
static struct adl_opcode _sym8706[] = {
  // stbC_gY_agXIs18_zero    (0)
  { "stbC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2404, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2402_operands_operands,_sym2403,1,0, 0,0,&_sym2400,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8707[] = {
  // stbC_u_gY_agXIs18_zero    (0)
  { "stbC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2420, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2418_operands_operands,_sym2419,1,0, 0,0,&_sym2416,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbs'.
static struct adl_opcode _sym8708[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed200000,},_sym5533, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5532_operands_operands,0,0,1, 0,0,&_sym5531,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ    (1)
{ "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed200000,},_sym7864, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7863_operands_operands,0,0,1, 0,0,&_sym7862,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ    (2)
{ "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed000000,},_sym5449, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5448_operands_operands,0,0,1, 0,0,&_sym5447,0,{}, 0,0,0,0,0,3, },
// stbS_aY_Is9_gZ    (3)
{ "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed000000,},_sym7780, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7779_operands_operands,0,0,1, 0,0,&_sym7778,0,{}, 0,0,0,0,0,3, },
// stbS_aY_Is9_gZ_wide_imm    (4)
{ "stbS_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5483, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5481_operands_operands,_sym5482,1,0, 0,0,&_sym5477,0,{}, 0,0,0,0,0,5, },
// stbS_aY_Is9_gZ_wide_imm    (5)
{ "stbS_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7814, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7812_operands_operands,_sym7813,1,0, 0,0,&_sym7808,0,{}, 0,0,0,0,0,5, },
// stbS_agX_u_Is9_gZ    (6)
{ "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed600000,},_sym5491, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5490_operands_operands,0,0,1, 0,0,&_sym5489,0,{}, 0,0,0,0,0,7, },
// stbS_agX_u_Is9_gZ    (7)
{ "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed600000,},_sym7822, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7821_operands_operands,0,0,1, 0,0,&_sym7820,0,{}, 0,0,0,0,0,7, },
// stbS_agX_u_Is9_gZ_wide_imm    (8)
{ "stbS_agX_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5525, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5523_operands_operands,_sym5524,1,0, 0,0,&_sym5519,0,{}, 0,0,0,0,0,9, },
// stbS_agX_u_Is9_gZ_wide_imm    (9)
{ "stbS_agX_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7856, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7854_operands_operands,_sym7855,1,0, 0,0,&_sym7850,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'stbs.u'.
static struct adl_opcode _sym8709[] = {
  // stbS_u_aY_Is9_gZ_wide_imm    (0)
  { "stbS_u_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5567, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5565_operands_operands,_sym5566,1,0, 0,0,&_sym5561,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_wide_imm    (1)
{ "stbS_u_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7898, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7896_operands_operands,_sym7897,1,0, 0,0,&_sym7892,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_agx_u_is9_gz_st'.
static struct adl_opcode _sym8710[] = {
  // stbS_agX_u_Is9_gZ_st    (0)
  { "stbS_agX_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5508, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5506_operands_operands,_sym5507,1,0, 0,0,&_sym5504,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_st    (1)
{ "stbS_agX_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym7839, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7837_operands_operands,_sym7838,1,0, 0,0,&_sym7835,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_agx_u_is9_gz_st_zero'.
static struct adl_opcode _sym8711[] = {
  // stbS_agX_u_Is9_gZ_st_zero    (0)
  { "stbS_agX_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5518, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5516_operands_operands,_sym5517,1,0, 0,0,&_sym5514,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_st_zero    (1)
{ "stbS_agX_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7849, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7847_operands_operands,_sym7848,1,0, 0,0,&_sym7845,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_agx_u_is9_gz_zero'.
static struct adl_opcode _sym8712[] = {
  // stbS_agX_u_Is9_gZ_zero    (0)
  { "stbS_agX_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5530, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5528_operands_operands,_sym5529,1,0, 0,0,&_sym5526,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_zero    (1)
{ "stbS_agX_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7861, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7859_operands_operands,_sym7860,1,0, 0,0,&_sym7857,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_ay_is9_gz_st'.
static struct adl_opcode _sym8713[] = {
  // stbS_aY_Is9_gZ_st    (0)
  { "stbS_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5466, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5464_operands_operands,_sym5465,1,0, 0,0,&_sym5462,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_st    (1)
{ "stbS_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym7797, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7795_operands_operands,_sym7796,1,0, 0,0,&_sym7793,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_ay_is9_gz_st_zero'.
static struct adl_opcode _sym8714[] = {
  // stbS_aY_Is9_gZ_st_zero    (0)
  { "stbS_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5476, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5474_operands_operands,_sym5475,1,0, 0,0,&_sym5472,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_st_zero    (1)
{ "stbS_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7807, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7805_operands_operands,_sym7806,1,0, 0,0,&_sym7803,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_ay_is9_gz_zero'.
static struct adl_opcode _sym8715[] = {
  // stbS_aY_Is9_gZ_zero    (0)
  { "stbS_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5488, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5486_operands_operands,_sym5487,1,0, 0,0,&_sym5484,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_zero    (1)
{ "stbS_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7819, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7817_operands_operands,_sym7818,1,0, 0,0,&_sym7815,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_u_ay_is9_gz_st'.
static struct adl_opcode _sym8716[] = {
  // stbS_u_aY_Is9_gZ_st    (0)
  { "stbS_u_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5550, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5548_operands_operands,_sym5549,1,0, 0,0,&_sym5546,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_st    (1)
{ "stbS_u_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym7881, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7879_operands_operands,_sym7880,1,0, 0,0,&_sym7877,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_u_ay_is9_gz_st_zero'.
static struct adl_opcode _sym8717[] = {
  // stbS_u_aY_Is9_gZ_st_zero    (0)
  { "stbS_u_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5560, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5558_operands_operands,_sym5559,1,0, 0,0,&_sym5556,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_st_zero    (1)
{ "stbS_u_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7891, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7889_operands_operands,_sym7890,1,0, 0,0,&_sym7887,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_u_ay_is9_gz_zero'.
static struct adl_opcode _sym8718[] = {
  // stbS_u_aY_Is9_gZ_zero    (0)
  { "stbS_u_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5572, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5570_operands_operands,_sym5571,1,0, 0,0,&_sym5568,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_zero    (1)
{ "stbS_u_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7903, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7901_operands_operands,_sym7902,1,0, 0,0,&_sym7899,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stc'.
static struct adl_opcode _sym8719[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x0, { 0x0,0x76000000,},_sym2194, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2193_operands_operands,0,0,0, 0,0,&_sym2192,0,{}, 0,0,0,0,0,0, },
// stC_agY_spIs21    (1)
{ "stC_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x76800000,},_sym2226, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2225_operands_operands,0,0,0, 0,0,&_sym2224,0,{}, 0,0,0,0,0,1, },
// stC_agX_Is18_u_gY    (2)
{ "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x0, { 0x0,0x75000000,},_sym2202, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2201_operands_operands,0,0,0, 0,0,&_sym2200,0,{}, 0,0,0,0,0,2, },
// stC_sp_Is21_u_agY    (3)
{ "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x0, { 0x0,0x75800000,},_sym2234, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2233_operands_operands,0,0,0, 0,0,&_sym2232,0,{}, 0,0,0,0,0,3, },
// stC_agX_Is18    (4)
{ "stC_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x71000000,},_sym2191, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2190_operands_operands,0,0,0, 0,0,&_sym2189,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'stc.u'.
static struct adl_opcode _sym8720[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x77000000,},_sym2261, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2260_operands_operands,0,0,0, 0,0,&_sym2259,0,{}, 0,0,0,0,0,0, },
// stC_u_agY_spIs21    (1)
{ "stC_u_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x77800000,},_sym2253, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2252_operands_operands,0,0,0, 0,0,&_sym2251,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stc.w'.
static struct adl_opcode _sym8721[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x73000000,},_sym2269, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2268_operands_operands,0,0,0, 0,0,&_sym2267,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stc_agx_is18_gy_zero'.
static struct adl_opcode _sym8722[] = {
  // stC_agX_Is18_gY_zero    (0)
  { "stC_agX_Is18_gY_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2199, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2197_operands_operands,_sym2198,1,0, 0,0,&_sym2195,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agx_is18_u_gy_st_zero'.
static struct adl_opcode _sym8723[] = {
  // stC_agX_Is18_u_gY_st_zero    (0)
  { "stC_agX_Is18_u_gY_st_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2213, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2211_operands_operands,_sym2212,1,0, 0,0,&_sym2209,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agx_is18_u_gy_zero'.
static struct adl_opcode _sym8724[] = {
  // stC_agX_Is18_u_gY_zero    (0)
  { "stC_agX_Is18_u_gY_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2218, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2216_operands_operands,_sym2217,1,0, 0,0,&_sym2214,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agx_is18_zero'.
static struct adl_opcode _sym8725[] = {
  // stC_agX_Is18_zero    (0)
  { "stC_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2223, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2221_operands_operands,_sym2222,1,0, 0,0,&_sym2219,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agy_spis21_zero'.
static struct adl_opcode _sym8726[] = {
  // stC_agY_spIs21_zero    (0)
  { "stC_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2231, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2229_operands_operands,_sym2230,1,0, 0,0,&_sym2227,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_sp_is21_u_agy_st_zero'.
static struct adl_opcode _sym8727[] = {
  // stC_sp_Is21_u_agY_st_zero    (0)
  { "stC_sp_Is21_u_agY_st_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2245, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2243_operands_operands,_sym2244,1,0, 0,0,&_sym2241,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_sp_is21_u_agy_zero'.
static struct adl_opcode _sym8728[] = {
  // stC_sp_Is21_u_agY_zero    (0)
  { "stC_sp_Is21_u_agY_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2250, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2248_operands_operands,_sym2249,1,0, 0,0,&_sym2246,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_u_agy_spis21_zero'.
static struct adl_opcode _sym8729[] = {
  // stC_u_agY_spIs21_zero    (0)
  { "stC_u_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2258, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2256_operands_operands,_sym2257,1,0, 0,0,&_sym2254,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8730[] = {
  // stC_u_gY_agXIs18_zero    (0)
  { "stC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2266, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2264_operands_operands,_sym2265,1,0, 0,0,&_sym2262,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_w_agx_is18_zero'.
static struct adl_opcode _sym8731[] = {
  // stC_w_agX_Is18_zero    (0)
  { "stC_w_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2274, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2272_operands_operands,_sym2273,1,0, 0,0,&_sym2270,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sth'.
static struct adl_opcode _sym8732[] = {
  // sth_agY_Is9_gZ_line0_wide_imm_st    (0)
  { "sth_agY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7989, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7987_operands_operands,_sym7988,1,0, 0,0,&_sym7985,0,{}, 0,0,0,0,0,16, },
// sth_agY_Is9_gZ_line0_wide_imm_st    (1)
{ "sth_agY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5658, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5656_operands_operands,_sym5657,1,0, 0,0,&_sym5654,0,{}, 0,0,0,0,0,16, },
// sth_agY_Is9_gZ_line1_wide_imm_st    (2)
{ "sth_agY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7995, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7993_operands_operands,_sym7994,1,0, 0,0,&_sym7991,0,{}, 0,0,0,0,0,3, },
// sth_agY_Is9_gZ_line1_wide_imm_st    (3)
{ "sth_agY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5664, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5662_operands_operands,_sym5663,1,0, 0,0,&_sym5660,0,{}, 0,0,0,0,0,3, },
// sth_agY_u_Is9_gZ_line0_wide_imm_st    (4)
{ "sth_agY_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym8031, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8029_operands_operands,_sym8030,1,0, 0,0,&_sym8027,0,{}, 0,0,0,0,0,18, },
// sth_agY_u_Is9_gZ_line0_wide_imm_st    (5)
{ "sth_agY_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5700, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5698_operands_operands,_sym5699,1,0, 0,0,&_sym5696,0,{}, 0,0,0,0,0,18, },
// sth_agY_u_Is9_gZ_line1_wide_imm_st    (6)
{ "sth_agY_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym8037, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8035_operands_operands,_sym8036,1,0, 0,0,&_sym8033,0,{}, 0,0,0,0,0,7, },
// sth_agY_u_Is9_gZ_line1_wide_imm_st    (7)
{ "sth_agY_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5706, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5704_operands_operands,_sym5705,1,0, 0,0,&_sym5702,0,{}, 0,0,0,0,0,7, },
// sth_agX_agY_gZ_unsign    (8)
{ "sth_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym5636, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5634_operands_operands,_sym5635,1,0, 0,0,&_sym5632,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_minus    (9)
{ "sth_agX_agY_pi_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5644, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5642_operands_operands,_sym5643,1,0, 0,0,&_sym5640,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_unsign    (10)
{ "sth_agX_agY_pi_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym5649, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5647_operands_operands,_sym5648,1,0, 0,0,&_sym5645,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_gZ_minus    (11)
{ "sth_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5631, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5629_operands_operands,_sym5630,1,0, 0,0,&_sym5627,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_gZ_minus    (12)
{ "sth_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7962, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7960_operands_operands,_sym7961,1,0, 0,0,&_sym7958,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_gZ_unsign    (13)
{ "sth_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym7967, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7965_operands_operands,_sym7966,1,0, 0,0,&_sym7963,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_minus    (14)
{ "sth_agX_agY_pi_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7975, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7973_operands_operands,_sym7974,1,0, 0,0,&_sym7971,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_unsign    (15)
{ "sth_agX_agY_pi_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym7980, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7978_operands_operands,_sym7979,1,0, 0,0,&_sym7976,0,{}, 0,0,0,0,0,-1, },
// sth_gY_agXIs18    (16)
{ "sth_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2553, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2551_operands_operands,_sym2552,1,0, 0,0,&_sym2549,0,{}, 0,0,0,0,0,16, },
// sthC_gY_spIs21_sth    (17)
{ "sthC_gY_spIs21_sth", 1, 0, 36, 64,  0x0, { 0 },_sym2485, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2483_operands_operands,_sym2484,1,0, 0,0,&_sym2481,0,{}, 0,0,0,0,0,17, },
// sth_gY_agX_Is18    (18)
{ "sth_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2564, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2562_operands_operands,_sym2563,1,0, 0,0,&_sym2560,0,{}, 0,0,0,0,0,18, },
// sthC_gY_sp_Is21_sth    (19)
{ "sthC_gY_sp_Is21_sth", 1, 0, 36, 64,  0x0, { 0 },_sym2503, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2501_operands_operands,_sym2502,1,0, 0,0,&_sym2499,0,{}, 0,0,0,0,0,19, },
// sth_agX_Is9_I16    (20)
{ "sth_agX_Is9_I16", 1, 4, 36, 64,  0x0, { 0x0,0x80000000,},_sym2542, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2541_operands_operands,0,0,0, 0,0,&_sym2540,0,{}, 0,0,0,0,0,20, },
// sth_Iu22_gX    (21)
{ "sth_Iu22_gX", 1, 0, 58, 64,  0x0, { 0 },_sym2878, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2876_operands_operands,_sym2877,1,0, 0,0,&_sym2874,0,{}, 0,0,0,0,0,21, },
// sth_Iu21_I16_withBytes    (22)
{ "sth_Iu21_I16_withBytes", 1, 0, 58, 64,  0x0, { 0 },_sym2873, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2871_operands_operands,_sym2872,1,0, 0,0,&_sym2869,0,{}, 0,0,0,0,0,22, },
};

// Instructions named 'sth.laddr'.
static struct adl_opcode _sym8733[] = {
  // sth_agY_Is9_gZ_st_line    (0)
  { "sth_agY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5674, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5672_operands_operands,_sym5673,1,0, 0,0,&_sym5670,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_st_line    (1)
{ "sth_agY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym8005, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8003_operands_operands,_sym8004,1,0, 0,0,&_sym8001,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_st_line    (2)
{ "sth_agY_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5716, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5714_operands_operands,_sym5715,1,0, 0,0,&_sym5712,0,{}, 0,0,0,0,0,3, },
// sth_agY_u_Is9_gZ_st_line    (3)
{ "sth_agY_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym8047, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8045_operands_operands,_sym8046,1,0, 0,0,&_sym8043,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sth.laddr.u'.
static struct adl_opcode _sym8734[] = {
  // sthS_u_agX_Is9_gZ_line1_st    (0)
  { "sthS_u_agX_Is9_gZ_line1_st", 1, 0, 29, 64,  0x0, { 0 },_sym5606, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5604_operands_operands,_sym5605,1,0, 0,0,&_sym5602,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_line1_st    (1)
{ "sthS_u_agX_Is9_gZ_line1_st", 1, 0, 29, 64,  0x0, { 0 },_sym7937, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7935_operands_operands,_sym7936,1,0, 0,0,&_sym7933,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth.u'.
static struct adl_opcode _sym8735[] = {
  // sthS_u_agX_Is9_gZ_line0_wide_imm_st    (0)
  { "sthS_u_agX_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5601, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5599_operands_operands,_sym5600,1,0, 0,0,&_sym5597,0,{}, 0,0,0,0,0,8, },
// sthS_u_agX_Is9_gZ_line0_wide_imm_st    (1)
{ "sthS_u_agX_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7932, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7930_operands_operands,_sym7931,1,0, 0,0,&_sym7928,0,{}, 0,0,0,0,0,8, },
// sthS_u_agX_Is9_gZ__line1_wide_imm_st    (2)
{ "sthS_u_agX_Is9_gZ__line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5590, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5588_operands_operands,_sym5589,1,0, 0,0,&_sym5586,0,{}, 0,0,0,0,0,3, },
// sthS_u_agX_Is9_gZ__line1_wide_imm_st    (3)
{ "sthS_u_agX_Is9_gZ__line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7921, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7919_operands_operands,_sym7920,1,0, 0,0,&_sym7917,0,{}, 0,0,0,0,0,3, },
// sth_u_agX_agY_gZ_minus    (4)
{ "sth_u_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5741, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5739_operands_operands,_sym5740,1,0, 0,0,&_sym5737,0,{}, 0,0,0,0,0,-1, },
// sth_u_agX_agY_gZ_unsign    (5)
{ "sth_u_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym5746, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5744_operands_operands,_sym5745,1,0, 0,0,&_sym5742,0,{}, 0,0,0,0,0,-1, },
// sth_u_agX_agY_gZ_minus    (6)
{ "sth_u_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym8072, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8070_operands_operands,_sym8071,1,0, 0,0,&_sym8068,0,{}, 0,0,0,0,0,-1, },
// sth_u_agX_agY_gZ_unsign    (7)
{ "sth_u_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym8077, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8075_operands_operands,_sym8076,1,0, 0,0,&_sym8073,0,{}, 0,0,0,0,0,-1, },
// sth_u_gY_agXIs18    (8)
{ "sth_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2575, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2573_operands_operands,_sym2574,1,0, 0,0,&_sym2571,0,{}, 0,0,0,0,0,8, },
// sthC_u_gY_spIs21_sth    (9)
{ "sthC_u_gY_spIs21_sth", 1, 0, 36, 64,  0x0, { 0 },_sym2529, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2527_operands_operands,_sym2528,1,0, 0,0,&_sym2525,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'sth_agx_agy_gz'.
static struct adl_opcode _sym8736[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d000000,},_sym5626, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5625_operands_operands,0,0,0, 0,0,&_sym5624,0,{}, 0,0,0,0,0,1, },
// sth_agX_agY_gZ    (1)
{ "sth_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d000000,},_sym7957, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7956_operands_operands,0,0,0, 0,0,&_sym7955,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agx_agy_pi_gz'.
static struct adl_opcode _sym8737[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x0, { 0x7d600000,},_sym5639, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5638_operands_operands,0,0,0, 0,0,&_sym5637,0,{}, 0,0,0,0,0,1, },
// sth_agX_agY_pi_gZ    (1)
{ "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x0, { 0x7d600000,},_sym7970, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7969_operands_operands,0,0,0, 0,0,&_sym7968,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agx_is9_i16_zero'.
static struct adl_opcode _sym8738[] = {
  // sth_agX_Is9_I16_zero    (0)
  { "sth_agX_Is9_I16_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2547, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2545_operands_operands,_sym2546,1,0, 0,0,&_sym2543,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sth_agy_is9_gz_st'.
static struct adl_opcode _sym8739[] = {
  // sth_agY_Is9_gZ_st    (0)
  { "sth_agY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5669, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5667_operands_operands,_sym5668,1,0, 0,0,&_sym5665,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_st    (1)
{ "sth_agY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym8000, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7998_operands_operands,_sym7999,1,0, 0,0,&_sym7996,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_is9_gz_st_zero'.
static struct adl_opcode _sym8740[] = {
  // sth_agY_Is9_gZ_st_zero    (0)
  { "sth_agY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5679, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5677_operands_operands,_sym5678,1,0, 0,0,&_sym5675,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_st_zero    (1)
{ "sth_agY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8010, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8008_operands_operands,_sym8009,1,0, 0,0,&_sym8006,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_is9_gz_zero'.
static struct adl_opcode _sym8741[] = {
  // sth_agY_Is9_gZ_zero    (0)
  { "sth_agY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5691, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5689_operands_operands,_sym5690,1,0, 0,0,&_sym5687,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_zero    (1)
{ "sth_agY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8022, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8020_operands_operands,_sym8021,1,0, 0,0,&_sym8018,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_u_is9_gz_st'.
static struct adl_opcode _sym8742[] = {
  // sth_agY_u_Is9_gZ_st    (0)
  { "sth_agY_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5711, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5709_operands_operands,_sym5710,1,0, 0,0,&_sym5707,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_st    (1)
{ "sth_agY_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym8042, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8040_operands_operands,_sym8041,1,0, 0,0,&_sym8038,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_u_is9_gz_st_zero'.
static struct adl_opcode _sym8743[] = {
  // sth_agY_u_Is9_gZ_st_zero    (0)
  { "sth_agY_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5721, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5719_operands_operands,_sym5720,1,0, 0,0,&_sym5717,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_st_zero    (1)
{ "sth_agY_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8052, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8050_operands_operands,_sym8051,1,0, 0,0,&_sym8048,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_u_is9_gz_zero'.
static struct adl_opcode _sym8744[] = {
  // sth_agY_u_Is9_gZ_zero    (0)
  { "sth_agY_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5733, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5731_operands_operands,_sym5732,1,0, 0,0,&_sym5729,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_zero    (1)
{ "sth_agY_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8064, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8062_operands_operands,_sym8063,1,0, 0,0,&_sym8060,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_gy_agx_is18_zero'.
static struct adl_opcode _sym8745[] = {
  // sth_gY_agX_Is18_zero    (0)
  { "sth_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2569, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2567_operands_operands,_sym2568,1,0, 0,0,&_sym2565,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sth_gy_agxis18_zero'.
static struct adl_opcode _sym8746[] = {
  // sth_gY_agXIs18_zero    (0)
  { "sth_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2558, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2556_operands_operands,_sym2557,1,0, 0,0,&_sym2554,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sth_iu21_i16'.
static struct adl_opcode _sym8747[] = {
  // sth_Iu21_I16    (0)
  { "sth_Iu21_I16", 1, 7, 58, 64,  0x0, { 0x0,0x44000000,},_sym2868, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2867_operands_operands,0,0,0, 0,0,&_sym2866,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sth_u_agx_agy_gz'.
static struct adl_opcode _sym8748[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d200000,},_sym5736, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5735_operands_operands,0,0,0, 0,0,&_sym5734,0,{}, 0,0,0,0,0,1, },
// sth_u_agX_agY_gZ    (1)
{ "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d200000,},_sym8067, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym8066_operands_operands,0,0,0, 0,0,&_sym8065,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_u_gy_agxis18_zero'.
static struct adl_opcode _sym8749[] = {
  // sth_u_gY_agXIs18_zero    (0)
  { "sth_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2580, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2578_operands_operands,_sym2579,1,0, 0,0,&_sym2576,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc'.
static struct adl_opcode _sym8750[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7c000000,},_sym2464, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2463_operands_operands,0,0,0, 0,0,&_sym2462,0,{}, 0,0,0,0,0,0, },
// sthC_gY_spIs21    (1)
{ "sthC_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x7c800000,},_sym2480, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2479_operands_operands,0,0,0, 0,0,&_sym2478,0,{}, 0,0,0,0,0,1, },
// sthC_gY_agX_Is18    (2)
{ "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x79000000,},_sym2472, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2471_operands_operands,0,0,0, 0,0,&_sym2470,0,{}, 0,0,0,0,0,2, },
// sthC_gY_sp_Is21    (3)
{ "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x0, { 0x0,0x79800000,},_sym2498, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2497_operands_operands,0,0,0, 0,0,&_sym2496,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sthc.u'.
static struct adl_opcode _sym8751[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7d000000,},_sym2516, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2515_operands_operands,0,0,0, 0,0,&_sym2514,0,{}, 0,0,0,0,0,0, },
// sthC_u_gY_spIs21    (1)
{ "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x7d800000,},_sym2524, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2523_operands_operands,0,0,0, 0,0,&_sym2522,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sthc_gy_agx_is18_zero'.
static struct adl_opcode _sym8752[] = {
  // sthC_gY_agX_Is18_zero    (0)
  { "sthC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2477, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2475_operands_operands,_sym2476,1,0, 0,0,&_sym2473,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_agxis18_zero'.
static struct adl_opcode _sym8753[] = {
  // sthC_gY_agXIs18_zero    (0)
  { "sthC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2469, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2467_operands_operands,_sym2468,1,0, 0,0,&_sym2465,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_sp_is21_sth_zero'.
static struct adl_opcode _sym8754[] = {
  // sthC_gY_sp_Is21_sth_zero    (0)
  { "sthC_gY_sp_Is21_sth_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2508, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2506_operands_operands,_sym2507,1,0, 0,0,&_sym2504,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_sp_is21_zero'.
static struct adl_opcode _sym8755[] = {
  // sthC_gY_sp_Is21_zero    (0)
  { "sthC_gY_sp_Is21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2513, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2511_operands_operands,_sym2512,1,0, 0,0,&_sym2509,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_spis21_sth_zero'.
static struct adl_opcode _sym8756[] = {
  // sthC_gY_spIs21_sth_zero    (0)
  { "sthC_gY_spIs21_sth_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2490, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2488_operands_operands,_sym2489,1,0, 0,0,&_sym2486,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_spis21_zero'.
static struct adl_opcode _sym8757[] = {
  // sthC_gY_spIs21_zero    (0)
  { "sthC_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2495, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2493_operands_operands,_sym2494,1,0, 0,0,&_sym2491,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8758[] = {
  // sthC_u_gY_agXIs18_zero    (0)
  { "sthC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2521, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2519_operands_operands,_sym2520,1,0, 0,0,&_sym2517,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_u_gy_spis21_sth_zero'.
static struct adl_opcode _sym8759[] = {
  // sthC_u_gY_spIs21_sth_zero    (0)
  { "sthC_u_gY_spIs21_sth_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2534, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2532_operands_operands,_sym2533,1,0, 0,0,&_sym2530,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_u_gy_spis21_zero'.
static struct adl_opcode _sym8760[] = {
  // sthC_u_gY_spIs21_zero    (0)
  { "sthC_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2539, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2537_operands_operands,_sym2538,1,0, 0,0,&_sym2535,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sths'.
static struct adl_opcode _sym8761[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d200000,},_sym5584, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5583_operands_operands,0,0,1, 0,0,&_sym5582,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ    (1)
{ "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d200000,},_sym7915, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7914_operands_operands,0,0,1, 0,0,&_sym7913,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ    (2)
{ "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d000000,},_sym5652, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5651_operands_operands,0,0,1, 0,0,&_sym5650,0,{}, 0,0,0,0,0,3, },
// sth_agY_Is9_gZ    (3)
{ "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d000000,},_sym7983, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7982_operands_operands,0,0,1, 0,0,&_sym7981,0,{}, 0,0,0,0,0,3, },
// sth_agY_Is9_gZ_wide_imm    (4)
{ "sth_agY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5686, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5684_operands_operands,_sym5685,1,0, 0,0,&_sym5680,0,{}, 0,0,0,0,0,5, },
// sth_agY_Is9_gZ_wide_imm    (5)
{ "sth_agY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym8017, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8015_operands_operands,_sym8016,1,0, 0,0,&_sym8011,0,{}, 0,0,0,0,0,5, },
// sth_agY_u_Is9_gZ    (6)
{ "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d600000,},_sym5694, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5693_operands_operands,0,0,1, 0,0,&_sym5692,0,{}, 0,0,0,0,0,7, },
// sth_agY_u_Is9_gZ    (7)
{ "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d600000,},_sym8025, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym8024_operands_operands,0,0,1, 0,0,&_sym8023,0,{}, 0,0,0,0,0,7, },
// sth_agY_u_Is9_gZ_wide_imm    (8)
{ "sth_agY_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5728, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5726_operands_operands,_sym5727,1,0, 0,0,&_sym5722,0,{}, 0,0,0,0,0,9, },
// sth_agY_u_Is9_gZ_wide_imm    (9)
{ "sth_agY_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym8059, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8057_operands_operands,_sym8058,1,0, 0,0,&_sym8053,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'sths.u'.
static struct adl_opcode _sym8762[] = {
  // sthS_u_agX_Is9_gZ_wide_imm    (0)
  { "sthS_u_agX_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5618, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5616_operands_operands,_sym5617,1,0, 0,0,&_sym5612,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_wide_imm    (1)
{ "sthS_u_agX_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7949, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7947_operands_operands,_sym7948,1,0, 0,0,&_sym7943,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sths_u_agx_is9_gz_line0_st'.
static struct adl_opcode _sym8763[] = {
  // sthS_u_agX_Is9_gZ_line0_st    (0)
  { "sthS_u_agX_Is9_gZ_line0_st", 1, 0, 29, 64,  0x0, { 0 },_sym5595, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5593_operands_operands,_sym5594,1,0, 0,0,&_sym5591,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_line0_st    (1)
{ "sthS_u_agX_Is9_gZ_line0_st", 1, 0, 29, 64,  0x0, { 0 },_sym7926, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7924_operands_operands,_sym7925,1,0, 0,0,&_sym7922,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sths_u_agx_is9_gz_st_zero'.
static struct adl_opcode _sym8764[] = {
  // sthS_u_agX_Is9_gZ_st_zero    (0)
  { "sthS_u_agX_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5611, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5609_operands_operands,_sym5610,1,0, 0,0,&_sym5607,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_st_zero    (1)
{ "sthS_u_agX_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7942, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7940_operands_operands,_sym7941,1,0, 0,0,&_sym7938,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sths_u_agx_is9_gz_zero'.
static struct adl_opcode _sym8765[] = {
  // sthS_u_agX_Is9_gZ_zero    (0)
  { "sthS_u_agX_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5623, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5621_operands_operands,_sym5622,1,0, 0,0,&_sym5619,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_zero    (1)
{ "sthS_u_agX_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7954, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7952_operands_operands,_sym7953,1,0, 0,0,&_sym7950,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stld'.
static struct adl_opcode _sym8766[] = {
  // stld_agX_agY    (0)
  { "stld_agX_agY", 1, 2, 19, 64,  0x0, { 0x50006000,},_sym875, "^ *\\[a0\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[a1\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym874_operands_operands,0,0,0, 0,0,&_sym873,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stld.laddr'.
static struct adl_opcode _sym8767[] = {
  // stld_laddr_Is9_aZ    (0)
  { "stld_laddr_Is9_aZ", 1, 2, 19, 64,  0x0, { 0x50002000,},_sym878, "^ *\\[a0\\]([+-][^},[[[,  ]+)?,\\[a1\\](\\+|\\-)(a4|a5|a6|a7|a8|a9|a10|a11)$", 0, 3, 3, 0, 0, 0, _sym877_operands_operands,0,0,0, 0,0,&_sym876,0,{}, 0,0,0,0,0,0, },
// stld_laddr_aZ_Is9    (1)
{ "stld_laddr_aZ_Is9", 1, 2, 19, 64,  0x0, { 0x50004000,},_sym886, "^ *\\[a0\\](\\+|\\-)(a4|a5|a6|a7|a8|a9|a10|a11),\\[a1\\]([+-][^},[[[,  ]+)?$", 0, 3, 3, 0, 0, 0, _sym885_operands_operands,0,0,0, 0,0,&_sym884,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stld_laddr_az_is9_zero'.
static struct adl_opcode _sym8768[] = {
  // stld_laddr_aZ_Is9_zero    (0)
  { "stld_laddr_aZ_Is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym891, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym889_operands_operands,_sym890,1,0, 0,0,&_sym887,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stld_laddr_is9_az_zero'.
static struct adl_opcode _sym8769[] = {
  // stld_laddr_Is9_aZ_zero    (0)
  { "stld_laddr_Is9_aZ_zero", 1, 0, 19, 64,  0x0, { 0 },_sym883, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym881_operands_operands,_sym882,1,0, 0,0,&_sym879,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stm'.
static struct adl_opcode _sym8770[] = {
  // stm_sp_Is10_Iu5    (0)
  { "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x0, { 0x16000000,},_sym5752, "^ *\\[sp([+-][^},[[, ]+)?\\],(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt)$", 0, 2, 2, 0, 0, 0, _sym5751_operands_operands,0,0,0, 0,0,&_sym5750,0,{}, 0,0,0,0,0,1, },
// stm_sp_Is10_Iu5    (1)
{ "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x0, { 0x16000000,},_sym8083, "^ *\\[sp([+-][^},[[, ]+)?\\],(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt)$", 0, 2, 2, 0, 0, 0, _sym8082_operands_operands,0,0,0, 0,0,&_sym8081,0,{}, 0,0,0,0,0,1, },
// stm_Iu4_AYG_Iu2    (2)
{ "stm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x5200068,},_sym5749, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(0|1|2|4),(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 3, 3, 0, 0, 0, _sym5748_operands_operands,0,0,0, 0,0,&_sym5747,0,{}, 0,0,0,0,0,3, },
// stm_Iu4_AYG_Iu2    (3)
{ "stm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x5200068,},_sym8080, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(0|1|2|4),(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 3, 3, 0, 0, 0, _sym8079_operands_operands,0,0,0, 0,0,&_sym8078,0,{}, 0,0,0,0,0,3, },
// stm_stx    (4)
{ "stm_stx", 1, 0, 58, 64,  0x0, { 0 },_sym2887, "^ *\\[sp([+-][^},[[, ]+)?\\],(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|)$", 0, 33, 33, 0, 0, 0, _sym2885_operands_operands,_sym2886,1,0, 0,0,&_sym2882,0,{}, 0,0,0,0,0,4, },
// stm    (5)
{ "stm", 1, 7, 58, 64,  0x0, { 0x0,0x34000000,},_sym2881, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2880_operands_operands,0,0,0, 0,0,&_sym2879,0,{}, 0,0,0,0,0,5, },
// stm_stx_zero    (6)
{ "stm_stx_zero", 1, 0, 58, 64,  0x0, { 0 },_sym2893, "^ *\\[sp\\],(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|)$", 0, 32, 32, 0, 0, 0, _sym2891_operands_operands,_sym2892,1,0, 0,0,&_sym2888,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'stm_sp_is10_iu5_zero'.
static struct adl_opcode _sym8771[] = {
  // stm_sp_Is10_Iu5_zero    (0)
  { "stm_sp_Is10_Iu5_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5757, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5755_operands_operands,_sym5756,1,0, 0,0,&_sym5753,0,{}, 0,0,0,0,0,1, },
// stm_sp_Is10_Iu5_zero    (1)
{ "stm_sp_Is10_Iu5_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8088, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym8086_operands_operands,_sym8087,1,0, 0,0,&_sym8084,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sts'.
static struct adl_opcode _sym8772[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5200000,},_sym5257, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5256_operands_operands,0,0,1, 0,0,&_sym5255,0,{}, 0,0,0,0,0,1, },
// st_u_agY_Is9_gX    (1)
{ "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5200000,},_sym7588, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7587_operands_operands,0,0,1, 0,0,&_sym7586,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX    (2)
{ "st_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5000000,},_sym5076, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5075_operands_operands,0,0,1, 0,0,&_sym5074,0,{}, 0,0,0,0,0,3, },
// st_agY_Is9_gX    (3)
{ "st_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5000000,},_sym7407, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7406_operands_operands,0,0,1, 0,0,&_sym7405,0,{}, 0,0,0,0,0,3, },
// st_agY_Is9_gX_wide_imm    (4)
{ "st_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5110, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5108_operands_operands,_sym5109,1,0, 0,0,&_sym5104,0,{}, 0,0,0,0,0,5, },
// st_agY_Is9_gX_wide_imm    (5)
{ "st_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7441, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7439_operands_operands,_sym7440,1,0, 0,0,&_sym7435,0,{}, 0,0,0,0,0,5, },
// stS_sp_Is10_gX    (6)
{ "stS_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym5037, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5035_operands_operands,_sym5036,1,0, 0,0,&_sym5033,0,{}, 0,0,0,0,0,7, },
// stS_sp_Is10_gX    (7)
{ "stS_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7368, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7366_operands_operands,_sym7367,1,0, 0,0,&_sym7364,0,{}, 0,0,0,0,0,7, },
// st_agY_Is9_u_gX    (8)
{ "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x0, { 0x5600000,},_sym5126, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5125_operands_operands,0,0,1, 0,0,&_sym5124,0,{}, 0,0,0,0,0,9, },
// st_agY_Is9_u_gX    (9)
{ "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x0, { 0x5600000,},_sym7457, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7456_operands_operands,0,0,1, 0,0,&_sym7455,0,{}, 0,0,0,0,0,9, },
// stS_u_sp_Is10_gX    (10)
{ "stS_u_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym5049, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5047_operands_operands,_sym5048,1,0, 0,0,&_sym5045,0,{}, 0,0,0,0,0,11, },
// stS_u_sp_Is10_gX    (11)
{ "stS_u_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7380, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7378_operands_operands,_sym7379,1,0, 0,0,&_sym7376,0,{}, 0,0,0,0,0,11, },
// st_agY_Is9_u_gX_wide_imm    (12)
{ "st_agY_Is9_u_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5160, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5158_operands_operands,_sym5159,1,0, 0,0,&_sym5154,0,{}, 0,0,0,0,0,13, },
// st_agY_Is9_u_gX_wide_imm    (13)
{ "st_agY_Is9_u_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7491, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7489_operands_operands,_sym7490,1,0, 0,0,&_sym7485,0,{}, 0,0,0,0,0,13, },
};

// Instructions named 'sts.u'.
static struct adl_opcode _sym8773[] = {
  // st_u_agY_Is9_gX_wide_imm    (0)
  { "st_u_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5276, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5274_operands_operands,_sym5275,1,0, 0,0,&_sym5270,0,{}, 0,0,0,0,0,1, },
// st_u_agY_Is9_gX_wide_imm    (1)
{ "st_u_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7607, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7605_operands_operands,_sym7606,1,0, 0,0,&_sym7601,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sts_sp_is10_gx_zero'.
static struct adl_opcode _sym8774[] = {
  // stS_sp_Is10_gX_zero    (0)
  { "stS_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5043, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5041_operands_operands,_sym5042,1,0, 0,0,&_sym5039,0,{}, 0,0,0,0,0,-1, },
// stS_sp_Is10_gX_zero    (1)
{ "stS_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7374, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7372_operands_operands,_sym7373,1,0, 0,0,&_sym7370,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sts_u_sp_is10_gx_zero'.
static struct adl_opcode _sym8775[] = {
  // stS_u_sp_Is10_gX_zero    (0)
  { "stS_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5055, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5053_operands_operands,_sym5054,1,0, 0,0,&_sym5051,0,{}, 0,0,0,0,0,-1, },
// stS_u_sp_Is10_gX_zero    (1)
{ "stS_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7386, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7384_operands_operands,_sym7385,1,0, 0,0,&_sym7382,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stw'.
static struct adl_opcode _sym8776[] = {
  // stw_Iu22_gX    (0)
  { "stw_Iu22_gX", 1, 0, 58, 64,  0x0, { 0 },_sym2911, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2909_operands_operands,_sym2910,1,0, 0,0,&_sym2907,0,{}, 0,0,0,0,0,0, },
// stw_Iu20_I32_withBytes    (1)
{ "stw_Iu20_I32_withBytes", 1, 0, 58, 64,  0x0, { 0 },_sym2906, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2904_operands_operands,_sym2905,1,0, 0,0,&_sym2902,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stw_iu20_i32'.
static struct adl_opcode _sym8777[] = {
  // stw_Iu20_I32    (0)
  { "stw_Iu20_I32", 1, 7, 58, 64,  0x0, { 0x0,0x48000000,},_sym2896, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2895_operands_operands,0,0,0, 0,0,&_sym2894,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stx_iu22_gx_impl'.
static struct adl_opcode _sym8778[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x0, { 0x0,0x50000000,},_sym2849, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym2848_operands_operands,0,0,0, 0,0,&_sym2847,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sub'.
static struct adl_opcode _sym8779[] = {
  // sub_aX_aY_aZ    (0)
  { "sub_aX_aY_aZ", 1, 2, 19, 64,  0x0, { 0x90000000,},_sym894, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym893_operands_operands,0,0,0, 0,0,&_sym892,0,{}, 0,0,0,0,0,-1, },
  // sub_aX_aY_aZ_sub_aX_aY    (1)
  { "sub_aX_aY_aZ_sub_aX_aY", 1, 0, 19, 64,  0x0, { 0 },_sym899, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym897_operands_operands,_sym898,1,0, 0,0,&_sym895,0,{}, 0,0,0,0,0,-1, },
  // subD_ucc_gX_I32_sub    (2)
  { "subD_ucc_gX_I32_sub", 1, 0, 58, 64,  0x0, { 0 },_sym2936, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2934_operands_operands,_sym2935,1,1, 0,0,&_sym2932,0,{}, 0,0,0,0,0,2, },
// sub_cc_gZ_gX_gY    (3)
{ "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000000,},_sym5792, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym5791_operands_operands,0,0,2, 0,0,&_sym5790,0,{}, 0,0,0,0,0,4, },
// sub_cc_gZ_gX_gY    (4)
{ "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000000,},_sym8123, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym8122_operands_operands,0,0,2, 0,0,&_sym8121,0,{}, 0,0,0,0,0,4, },
// subS_ucc_s_gZ_Is16_sub_s    (5)
{ "subS_ucc_s_gZ_Is16_sub_s", 1, 0, 29, 64,  0x0, { 0 },_sym5775, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5773_operands_operands,_sym5774,1,1, 0,0,&_sym5771,0,{}, 0,0,0,0,0,7, },
// subS_ucc_z_gZ_Iu16_sub_z    (6)
{ "subS_ucc_z_gZ_Iu16_sub_z", 1, 0, 29, 64,  0x0, { 0 },_sym5789, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5787_operands_operands,_sym5788,1,1, 0,0,&_sym5785,0,{}, 0,0,0,0,0,8, },
// subS_ucc_s_gZ_Is16_sub_s    (7)
{ "subS_ucc_s_gZ_Is16_sub_s", 1, 0, 29, 64,  0x0, { 0 },_sym8106, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8104_operands_operands,_sym8105,1,1, 0,0,&_sym8102,0,{}, 0,0,0,0,0,7, },
// subS_ucc_z_gZ_Iu16_sub_z    (8)
{ "subS_ucc_z_gZ_Iu16_sub_z", 1, 0, 29, 64,  0x0, { 0 },_sym8120, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8118_operands_operands,_sym8119,1,1, 0,0,&_sym8116,0,{}, 0,0,0,0,0,8, },
// subS_ucc_s_gZ_Is16_sub    (9)
{ "subS_ucc_s_gZ_Is16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym5770, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5768_operands_operands,_sym5769,1,1, 0,0,&_sym5766,0,{}, 0,0,0,0,0,2, },
// subS_ucc_z_gZ_Iu16_sub    (10)
{ "subS_ucc_z_gZ_Iu16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym5783, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5781_operands_operands,_sym5782,1,1, 0,0,&_sym5779,0,{}, 0,0,0,0,0,12, },
// subS_ucc_s_gZ_Is16_sub    (11)
{ "subS_ucc_s_gZ_Is16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym8101, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym8099_operands_operands,_sym8100,1,1, 0,0,&_sym8097,0,{}, 0,0,0,0,0,2, },
// subS_ucc_z_gZ_Iu16_sub    (12)
{ "subS_ucc_z_gZ_Iu16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym8114, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym8112_operands_operands,_sym8113,1,1, 0,0,&_sym8110,0,{}, 0,0,0,0,0,12, },
// subD_ucc_cond_gX_gY_I32_sub    (13)
{ "subD_ucc_cond_gX_gY_I32_sub", 1, 0, 58, 64,  0x0, { 0 },_sym2930, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2928_operands_operands,_sym2929,1,2, 0,0,&_sym2926,0,{}, 0,0,0,0,0,13, },
// subD_ucc_cond_gX_I32_sub    (14)
{ "subD_ucc_cond_gX_I32_sub", 1, 0, 58, 64,  0x0, { 0 },_sym2922, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 4, 4, 0, 2, 0, _sym2920_operands_operands,_sym2921,1,2, 0,0,&_sym2918,0,{}, 0,0,0,0,0,14, },
};

// Instructions named 'subd'.
static struct adl_opcode _sym8780[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24800000,},_sym2925, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2924_operands_operands,0,0,2, 0,0,&_sym2923,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'subs'.
static struct adl_opcode _sym8781[] = {
  // subS_ucc_cc_gZ_gX_gY    (0)
  { "subS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5762, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym5760_operands_operands,_sym5761,1,2, 0,0,&_sym5758,0,{}, 0,0,0,0,0,1, },
  // subS_ucc_cc_gZ_gX_gY    (1)
  { "subS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym8093, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym8091_operands_operands,_sym8092,1,2, 0,0,&_sym8089,0,{}, 0,0,0,0,0,1, },
  // subS_ucc_s_gZ_Is16    (2)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x6a800000,},_sym5765, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5764_operands_operands,0,0,1, 0,0,&_sym5763,0,{}, 0,0,0,0,0,4, },
// subS_ucc_z_gZ_Iu16    (3)
{ "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x6a000000,},_sym5778, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5777_operands_operands,0,0,1, 0,0,&_sym5776,0,{}, 0,0,0,0,0,5, },
// subS_ucc_s_gZ_Is16    (4)
{ "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x6a800000,},_sym8096, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8095_operands_operands,0,0,1, 0,0,&_sym8094,0,{}, 0,0,0,0,0,4, },
// subS_ucc_z_gZ_Iu16    (5)
{ "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x6a000000,},_sym8109, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8108_operands_operands,0,0,1, 0,0,&_sym8107,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'sum1'.
static struct adl_opcode _sym8782[] = {
  // sum1_gZ_gX    (0)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d200000,},_sym5795, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5794_operands_operands,0,0,0, 0,0,&_sym5793,0,{}, 0,0,0,0,0,-1, },
  // sum1_gZ_gX    (1)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d200000,},_sym8126, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym8125_operands_operands,0,0,0, 0,0,&_sym8124,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swbreak'.
static struct adl_opcode _sym8783[] = {
  // swbreak    (0)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym1494, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1492,0,{}, 0,0,0,0,0,-1, },
  // swbreak    (1)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym1505, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1503,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swbreak_hi'.
static struct adl_opcode _sym8784[] = {
  // swbreak_HI    (0)
  { "swbreak_HI", 1, 0, 1, 64,  0x0, { 0 },_sym1499, "$", 0, 0, 0, 0, 0, 0, 0,_sym1498,1,0, 0,0,&_sym1495,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swbreak_lo'.
static struct adl_opcode _sym8785[] = {
  // swbreak_LO    (0)
  { "swbreak_LO", 1, 0, 1, 64,  0x0, { 0 },_sym1510, "$", 0, 0, 0, 0, 0, 0, 0,_sym1509,1,0, 0,0,&_sym1506,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swi'.
static struct adl_opcode _sym8786[] = {
  // swi_cc_Iu16    (0)
  { "swi_cc_Iu16", 1, 0, 36, 64,  0x0, { 0 },_sym2585, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym2583_operands_operands,_sym2584,1,1, 0,0,&_sym2581,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'tcmdec'.
static struct adl_opcode _sym8787[] = {
  // lut_rd_dec_dec    (0)
  { "lut_rd_dec_dec", 1, 0, 3, 64,  0x0, { 0 },_sym3215, "$", 0, 0, 0, 0, 0, 0, 0,_sym3214,1,0, 0,0,&_sym3211,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'tcmenc'.
static struct adl_opcode _sym8788[] = {
  // rcp_log2_enc_enc    (0)
  { "rcp_log2_enc_enc", 1, 0, 3, 64,  0x0, { 0 },_sym3264, "$", 0, 0, 0, 0, 0, 0, 0,_sym3263,1,0, 0,0,&_sym3260,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'vacs'.
static struct adl_opcode _sym8789[] = {
  // padd_exp_vacs_vacs    (0)
  { "padd_exp_vacs_vacs", 1, 0, 3, 64,  0x0, { 0 },_sym3256, "$", 0, 0, 0, 0, 0, 0, 0,_sym3255,1,0, 0,0,&_sym3252,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'vpp'.
static struct adl_opcode _sym8790[] = {
  // nco_expj_vpp_vpp    (0)
  { "nco_expj_vpp_vpp", 1, 0, 3, 64,  0x0, { 0 },_sym3238, "$", 0, 0, 0, 0, 0, 0, 0,_sym3237,1,0, 0,0,&_sym3234,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.even'.
static struct adl_opcode _sym8791[] = {
  // wr_even_fft3_even    (0)
  { "wr_even_fft3_even", 1, 0, 3, 64,  0x0, { 0 },_sym3053, "$", 0, 0, 0, 0, 0, 0, 0,_sym3052,1,0, 0,0,&_sym3049,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft1'.
static struct adl_opcode _sym8792[] = {
  // wr_fftn_fft1_wr_fft1    (0)
  { "wr_fftn_fft1_wr_fft1", 1, 0, 3, 64,  0x0, { 0 },_sym3079, "$", 0, 0, 0, 0, 0, 0, 0,_sym3078,1,0, 0,0,&_sym3075,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft2'.
static struct adl_opcode _sym8793[] = {
  // wr_fft7_fft2_fft2    (0)
  { "wr_fft7_fft2_fft2", 1, 0, 3, 64,  0x0, { 0 },_sym3066, "$", 0, 0, 0, 0, 0, 0, 0,_sym3065,1,0, 0,0,&_sym3062,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft3'.
static struct adl_opcode _sym8794[] = {
  // wr_even_fft3_fft3    (0)
  { "wr_even_fft3_fft3", 1, 0, 3, 64,  0x0, { 0 },_sym3058, "$", 0, 0, 0, 0, 0, 0, 0,_sym3057,1,0, 0,0,&_sym3054,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft4'.
static struct adl_opcode _sym8795[] = {
  // wr_straight_fft4_fft4    (0)
  { "wr_straight_fft4_fft4", 1, 0, 3, 64,  0x0, { 0 },_sym3124, "$", 0, 0, 0, 0, 0, 0, 0,_sym3123,1,0, 0,0,&_sym3120,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft5'.
static struct adl_opcode _sym8796[] = {
  // wr_fn_fft5_wr_fft5    (0)
  { "wr_fn_fft5_wr_fft5", 1, 0, 3, 64,  0x0, { 0 },_sym3105, "$", 0, 0, 0, 0, 0, 0, 0,_sym3104,1,0, 0,0,&_sym3101,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft6'.
static struct adl_opcode _sym8797[] = {
  // wr_fn1_fft6_wr_fft6    (0)
  { "wr_fn1_fft6_wr_fft6", 1, 0, 3, 64,  0x0, { 0 },_sym3092, "$", 0, 0, 0, 0, 0, 0, 0,_sym3091,1,0, 0,0,&_sym3088,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft7'.
static struct adl_opcode _sym8798[] = {
  // wr_fft7_fft2_fft7    (0)
  { "wr_fft7_fft2_fft7", 1, 0, 3, 64,  0x0, { 0 },_sym3071, "$", 0, 0, 0, 0, 0, 0, 0,_sym3070,1,0, 0,0,&_sym3067,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fftn'.
static struct adl_opcode _sym8799[] = {
  // wr_fftn_fft1_wr_fftn    (0)
  { "wr_fftn_fft1_wr_fftn", 1, 0, 3, 64,  0x0, { 0 },_sym3084, "$", 0, 0, 0, 0, 0, 0, 0,_sym3083,1,0, 0,0,&_sym3080,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fn'.
static struct adl_opcode _sym8800[] = {
  // wr_fn_fft5_wr_fn    (0)
  { "wr_fn_fft5_wr_fn", 1, 0, 3, 64,  0x0, { 0 },_sym3110, "$", 0, 0, 0, 0, 0, 0, 0,_sym3109,1,0, 0,0,&_sym3106,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fn1'.
static struct adl_opcode _sym8801[] = {
  // wr_fn1_fft6_wr_fn1    (0)
  { "wr_fn1_fft6_wr_fn1", 1, 0, 3, 64,  0x0, { 0 },_sym3097, "$", 0, 0, 0, 0, 0, 0, 0,_sym3096,1,0, 0,0,&_sym3093,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.hlinecplx'.
static struct adl_opcode _sym8802[] = {
  // wr_hlinecplx    (0)
  { "wr_hlinecplx", 1, 1, 3, 64,  0x0, { 0x20000000,},_sym3113, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3111,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.straight'.
static struct adl_opcode _sym8803[] = {
  // wr_straight_fft4_straight    (0)
  { "wr_straight_fft4_straight", 1, 0, 3, 64,  0x0, { 0 },_sym3129, "$", 0, 0, 0, 0, 0, 0, 0,_sym3128,1,0, 0,0,&_sym3125,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_even_fft3'.
static struct adl_opcode _sym8804[] = {
  // wr_even_fft3    (0)
  { "wr_even_fft3", 1, 1, 3, 64,  0x0, { 0xc0000000,},_sym3048, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3046,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fft7_fft2'.
static struct adl_opcode _sym8805[] = {
  // wr_fft7_fft2    (0)
  { "wr_fft7_fft2", 1, 1, 3, 64,  0x0, { 0xe0000000,},_sym3061, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3059,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fftn_fft1'.
static struct adl_opcode _sym8806[] = {
  // wr_fftn_fft1    (0)
  { "wr_fftn_fft1", 1, 1, 3, 64,  0x0, { 0x40000000,},_sym3074, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3072,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fn1_fft6'.
static struct adl_opcode _sym8807[] = {
  // wr_fn1_fft6    (0)
  { "wr_fn1_fft6", 1, 1, 3, 64,  0x0, { 0x60000000,},_sym3087, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3085,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fn_fft5'.
static struct adl_opcode _sym8808[] = {
  // wr_fn_fft5    (0)
  { "wr_fn_fft5", 1, 1, 3, 64,  0x0, { 0x80000000,},_sym3100, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3098,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_nop'.
static struct adl_opcode _sym8809[] = {
  // wr_nop    (0)
  { "wr_nop", 1, 1, 3, 64,  0x0, { },_sym3116, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3114,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_straight_fft4'.
static struct adl_opcode _sym8810[] = {
  // wr_straight_fft4    (0)
  { "wr_straight_fft4", 1, 1, 3, 64,  0x0, { 0xa0000000,},_sym3119, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3117,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'xor'.
static struct adl_opcode _sym8811[] = {
  // xor_cc_gZ_gX_gY    (0)
  { "xor_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x39000000,},_sym5810, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5809_operands_operands,0,0,1, 0,0,&_sym5808,0,{}, 0,0,0,0,0,1, },
  // xor_cc_gZ_gX_gY    (1)
  { "xor_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x39000000,},_sym8141, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym8140_operands_operands,0,0,1, 0,0,&_sym8139,0,{}, 0,0,0,0,0,1, },
  // xor_VPz_VPx_VPy    (2)
  { "xor_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x28000068,},_sym5807, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym5806_operands_operands,0,0,0, 0,0,&_sym5805,0,{}, 0,0,0,0,0,-1, },
  // xor_VPz_VPx_VPy    (3)
  { "xor_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x28000068,},_sym8138, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym8137_operands_operands,0,0,0, 0,0,&_sym8136,0,{}, 0,0,0,0,0,-1, },
  // xorS_gX_Iu16_xor    (4)
  { "xorS_gX_Iu16_xor", 1, 0, 29, 64,  0x0, { 0 },_sym5804, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5802_operands_operands,_sym5803,1,0, 0,0,&_sym5800,0,{}, 0,0,0,0,0,8, },
// xorS_gX_Iu16_xor    (5)
{ "xorS_gX_Iu16_xor", 1, 0, 29, 64,  0x0, { 0 },_sym8135, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym8133_operands_operands,_sym8134,1,0, 0,0,&_sym8131,0,{}, 0,0,0,0,0,8, },
// xorD_gX_gY_I32_xor_cc_gX_gY_I32    (6)
{ "xorD_gX_gY_I32_xor_cc_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2950, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2948_operands_operands,_sym2949,1,1, 0,0,&_sym2946,0,{}, 0,0,0,0,0,6, },
// xorD_gX_gY_I32_xor_cc_gX_I32    (7)
{ "xorD_gX_gY_I32_xor_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2945, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2943_operands_operands,_sym2944,1,1, 0,0,&_sym2941,0,{}, 0,0,0,0,0,7, },
// xorD_gX_gY_I32_xor_gX_I32    (8)
{ "xorD_gX_gY_I32_xor_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2956, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2954_operands_operands,_sym2955,1,0, 0,0,&_sym2952,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'xord'.
static struct adl_opcode _sym8812[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26c00000,},_sym2939, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2938_operands_operands,0,0,1, 0,0,&_sym2937,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'xors'.
static struct adl_opcode _sym8813[] = {
  // xorS_gX_Iu16    (0)
  { "xorS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x28000000,},_sym5798, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5797_operands_operands,0,0,0, 0,0,&_sym5796,0,{}, 0,0,0,0,0,1, },
// xorS_gX_Iu16    (1)
{ "xorS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x28000000,},_sym8129, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym8128_operands_operands,0,0,0, 0,0,&_sym8127,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'xtrm'.
static struct adl_opcode _sym8814[] = {
  // xtrm_aY_gX    (0)
  { "xtrm_aY_gX", 1, 2, 17, 64,  0x0, { 0x27000000,},_sym1473, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym1472_operands_operands,0,0,0, 0,0,&_sym1471,0,{}, 0,0,0,0,0,-1, },
  // xtrm_aY    (1)
  { "xtrm_aY", 1, 2, 17, 64,  0x0, { 0x26000000,},_sym1470, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1469_operands_operands,0,0,0, 0,0,&_sym1468,0,{}, 0,0,0,0,0,-1, },
  // xtrm_gX    (2)
  { "xtrm_gX", 1, 2, 17, 64,  0x0, { 0x25000000,},_sym1476, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1475_operands_operands,0,0,0, 0,0,&_sym1474,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'zextb'.
static struct adl_opcode _sym8815[] = {
  // zextb_cc_gZ_gX    (0)
  { "zextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006800,},_sym5813, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5812_operands_operands,0,0,1, 0,0,&_sym5811,0,{}, 0,0,0,0,0,1, },
  // zextb_cc_gZ_gX    (1)
  { "zextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006800,},_sym8144, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym8143_operands_operands,0,0,1, 0,0,&_sym8142,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'zexth'.
static struct adl_opcode _sym8816[] = {
  // zexth_cc_gZ_gX    (0)
  { "zexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006000,},_sym5816, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5815_operands_operands,0,0,1, 0,0,&_sym5814,0,{}, 0,0,0,0,0,1, },
  // zexth_cc_gZ_gX    (1)
  { "zexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006000,},_sym8147, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym8146_operands_operands,0,0,1, 0,0,&_sym8145,0,{}, 0,0,0,0,0,1, },
};

// Instruction table.
static struct adl_instr other_instructions [] = {
  { "abs", 2, _sym8148 },
  { "acos", 1, _sym8149 },
  { "add", 34, _sym8150 },
  { "add.laddr", 1, _sym8151 },
  { "adda", 2, _sym8152 },
  { "addc", 2, _sym8153 },
  { "addd", 2, _sym8154 },
  { "adds", 6, _sym8155 },
  { "and", 13, _sym8156 },
  { "and.z", 2, _sym8157 },
  { "andd", 2, _sym8158 },
  { "ands", 2, _sym8159 },
  { "asin", 1, _sym8160 },
  { "atan", 1, _sym8161 },
  { "atan2", 1, _sym8162 },
  { "atan_atan2_mvllr", 1, _sym8163 },
  { "au_nop", 1, _sym8164 },
  { "bclr", 4, _sym8165 },
  { "bclrip", 4, _sym8166 },
  { "bin2num", 1, _sym8167 },
  { "bset", 2, _sym8168 },
  { "bsetip", 4, _sym8169 },
  { "btst", 2, _sym8170 },
  { "btstip", 4, _sym8171 },
  { "bxor", 2, _sym8172 },
  { "clr", 1, _sym8173 },
  { "clr.au", 1, _sym8174 },
  { "clr.g", 2, _sym8175 },
  { "clr.vra", 4, _sym8176 },
  { "clrip", 3, _sym8177 },
  { "clrm", 2, _sym8178 },
  { "cmac", 1, _sym8179 },
  { "cmac.sau", 1, _sym8180 },
  { "cmad", 1, _sym8181 },
  { "cmad.sau", 1, _sym8182 },
  { "cmp", 9, _sym8183 },
  { "cmp.s", 2, _sym8184 },
  { "cmp.z", 2, _sym8185 },
  { "cmpd", 1, _sym8186 },
  { "cmps.s", 2, _sym8187 },
  { "cmps.z", 2, _sym8188 },
  { "cntl", 2, _sym8189 },
  { "cnto", 2, _sym8190 },
  { "cntz", 2, _sym8191 },
  { "com", 2, _sym8192 },
  { "cos", 1, _sym8193 },
  { "dif", 1, _sym8194 },
  { "dif.sau", 1, _sym8195 },
  { "dit", 1, _sym8196 },
  { "div", 6, _sym8197 },
  { "div.s", 2, _sym8198 },
  { "div.z", 2, _sym8199 },
  { "done", 1, _sym8200 },
  { "dovpb_c_a", 1, _sym8201 },
  { "exg", 2, _sym8202 },
  { "exgs", 4, _sym8203 },
  { "exp", 3, _sym8204 },
  { "expj", 1, _sym8205 },
  { "fa0to1", 1, _sym8206 },
  { "fabs", 2, _sym8207 },
  { "fadd", 3, _sym8208 },
  { "fcmp", 4, _sym8209 },
  { "fcmpd", 1, _sym8210 },
  { "fdiv", 4, _sym8211 },
  { "ff0to1", 2, _sym8212 },
  { "ff1", 2, _sym8213 },
  { "ff1to0", 2, _sym8214 },
  { "fill.d", 1, _sym8215 },
  { "fill.h", 1, _sym8216 },
  { "fill.q", 1, _sym8217 },
  { "fill.w", 1, _sym8218 },
  { "fix2float", 1, _sym8219 },
  { "float2fix", 1, _sym8220 },
  { "floathptofloatsp", 1, _sym8221 },
  { "floatsptofloathp", 1, _sym8222 },
  { "floatsptohfix", 1, _sym8223 },
  { "floatx2n", 3, _sym8224 },
  { "fmac", 2, _sym8225 },
  { "fmax", 2, _sym8226 },
  { "fmin", 2, _sym8227 },
  { "fmul", 4, _sym8228 },
  { "fneg", 2, _sym8229 },
  { "fnop", 1, _sym8230 },
  { "fns", 2, _sym8231 },
  { "frcp", 2, _sym8232 },
  { "fsub", 3, _sym8233 },
  { "hfixtofloatsp", 1, _sym8234 },
  { "int2sp", 2, _sym8235 },
  { "jmp", 17, _sym8236 },
  { "jsr", 12, _sym8237 },
  { "ld", 58, _sym8238 },
  { "ld.2scomp", 1, _sym8239 },
  { "ld.el_rev", 1, _sym8240 },
  { "ld.h2h", 1, _sym8241 },
  { "ld.h2l", 1, _sym8242 },
  { "ld.h2l_l2h", 1, _sym8243 },
  { "ld.l2h", 1, _sym8244 },
  { "ld.l2h_h2l", 1, _sym8245 },
  { "ld.l2l", 1, _sym8246 },
  { "ld.laddr", 5, _sym8247 },
  { "ld.laddr.u", 2, _sym8248 },
  { "ld.normal", 1, _sym8249 },
  { "ld.qam", 1, _sym8250 },
  { "ld.replace_h", 1, _sym8251 },
  { "ld.replace_l", 1, _sym8252 },
  { "ld.u", 28, _sym8253 },
  { "ld.u.x2", 4, _sym8254 },
  { "ld.x2", 8, _sym8255 },
  { "ld_agy_spis21_zero", 1, _sym8256 },
  { "ld_gx_sp_is10", 2, _sym8257 },
  { "ld_gx_sp_is10_zero", 2, _sym8258 },
  { "ld_gy_agx_is18_zero", 1, _sym8259 },
  { "ld_gy_agxis18_zero", 1, _sym8260 },
  { "ld_gz_agx_agy", 2, _sym8261 },
  { "ld_h_agx_agy", 2, _sym8262 },
  { "ld_h_agy_is9_zero", 4, _sym8263 },
  { "ld_h_sp_is10_zero", 4, _sym8264 },
  { "ld_rx_nop", 1, _sym8265 },
  { "ld_u_gx_sp_is10_zero", 2, _sym8266 },
  { "ld_u_gy_agxis18_zero", 1, _sym8267 },
  { "ld_u_gy_spis21_zero", 1, _sym8268 },
  { "ld_u_gz_agx_agy_u", 2, _sym8269 },
  { "ld_u_gz_agx_u_agy", 2, _sym8270 },
  { "ld_u_h_agx_agy", 2, _sym8271 },
  { "ld_u_h_agx_u_agy", 2, _sym8272 },
  { "ld_u_h_agy_is9_zero", 4, _sym8273 },
  { "ld_u_h_agy_u_is9_zero", 4, _sym8274 },
  { "ld_u_h_sp_is10_zero", 4, _sym8275 },
  { "ld_u_x2_gz_agx_agy_u", 2, _sym8276 },
  { "ld_u_x2_gz_agx_u_agy", 2, _sym8277 },
  { "ld_x2_gz_agx_agy", 2, _sym8278 },
  { "lda", 5, _sym8279 },
  { "lda.lc", 1, _sym8280 },
  { "lda_line_agx_is9_ld_line0", 1, _sym8281 },
  { "lda_line_agx_is9_ld_zero", 1, _sym8282 },
  { "lda_line_agx_is9_zero", 1, _sym8283 },
  { "lda_line_lc_agx_is6_zero", 1, _sym8284 },
  { "ldb", 24, _sym8285 },
  { "ldb.laddr", 4, _sym8286 },
  { "ldb.laddr.s", 4, _sym8287 },
  { "ldb.laddr.u", 2, _sym8288 },
  { "ldb.laddr.u.s", 2, _sym8289 },
  { "ldb.lc", 2, _sym8290 },
  { "ldb.s", 10, _sym8291 },
  { "ldb.u", 9, _sym8292 },
  { "ldb.u.s", 9, _sym8293 },
  { "ldb_agx_agy_ld", 1, _sym8294 },
  { "ldb_gy_agx_is18_zero", 1, _sym8295 },
  { "ldb_gy_agxis18_zero", 1, _sym8296 },
  { "ldb_line_agx_is5_ld_line1", 1, _sym8297 },
  { "ldb_line_agx_is5_line0", 1, _sym8298 },
  { "ldb_line_agx_is5_wide_imm_ld", 1, _sym8299 },
  { "ldb_line_agx_is5_zero", 1, _sym8300 },
  { "ldb_line_agx_is5_zero_ld", 1, _sym8301 },
  { "ldb_line_lc_agx_is5_zero", 1, _sym8302 },
  { "ldb_s_gy_agx_is18_zero", 1, _sym8303 },
  { "ldb_s_gy_agx_u_is9_ld", 2, _sym8304 },
  { "ldb_s_gy_agx_u_is9_ld_zero", 2, _sym8305 },
  { "ldb_s_gy_agx_u_is9_lds", 2, _sym8306 },
  { "ldb_s_gy_agx_u_is9_zero", 2, _sym8307 },
  { "ldb_s_gy_agxis18_zero", 1, _sym8308 },
  { "ldb_s_gz_agx_agy", 2, _sym8309 },
  { "ldb_s_gz_agx_is9_ld", 2, _sym8310 },
  { "ldb_s_gz_agx_is9_ld_zero", 2, _sym8311 },
  { "ldb_s_gz_agx_is9_lds", 2, _sym8312 },
  { "ldb_s_gz_agx_is9_zero", 2, _sym8313 },
  { "ldb_u_gy_agxis18_zero", 1, _sym8314 },
  { "ldb_u_s_gy_agx_is9_ld", 2, _sym8315 },
  { "ldb_u_s_gy_agx_is9_ld_zero", 2, _sym8316 },
  { "ldb_u_s_gy_agx_is9_lds", 2, _sym8317 },
  { "ldb_u_s_gy_agxis18_zero", 1, _sym8318 },
  { "ldb_u_s_gz_agx_agy", 2, _sym8319 },
  { "ldb_u_s_u_gz_agx_agy", 2, _sym8320 },
  { "ldbc", 2, _sym8321 },
  { "ldbc.s", 2, _sym8322 },
  { "ldbc.u", 1, _sym8323 },
  { "ldbc.u.s", 1, _sym8324 },
  { "ldbc_gy_agx_is18_zero", 1, _sym8325 },
  { "ldbc_gy_agxis18_zero", 1, _sym8326 },
  { "ldbc_s_gy_agx_is18_zero", 1, _sym8327 },
  { "ldbc_s_gy_agxis18_zero", 1, _sym8328 },
  { "ldbc_u_gy_agxis18_zero", 1, _sym8329 },
  { "ldbc_u_s_gy_agxis18_zero", 1, _sym8330 },
  { "ldbs", 12, _sym8331 },
  { "ldbs.u", 2, _sym8332 },
  { "ldc", 4, _sym8333 },
  { "ldc.u", 2, _sym8334 },
  { "ldc_agx_is18_zero", 1, _sym8335 },
  { "ldc_agy_spis21_zero", 1, _sym8336 },
  { "ldc_gy_agx_is18_zero", 1, _sym8337 },
  { "ldc_gy_agxis18_zero", 1, _sym8338 },
  { "ldc_u_agy_spis21_zero", 1, _sym8339 },
  { "ldc_u_gy_agxis18_zero", 1, _sym8340 },
  { "ldh", 21, _sym8341 },
  { "ldh.laddr", 4, _sym8342 },
  { "ldh.laddr.s", 4, _sym8343 },
  { "ldh.laddr.u", 2, _sym8344 },
  { "ldh.laddr.u.s", 2, _sym8345 },
  { "ldh.s", 12, _sym8346 },
  { "ldh.u", 10, _sym8347 },
  { "ldh.u.s", 10, _sym8348 },
  { "ldh_gy_agx_is18_zero", 1, _sym8349 },
  { "ldh_gy_agxis18_zero", 1, _sym8350 },
  { "ldh_s_gy_agx_is18_zero", 1, _sym8351 },
  { "ldh_s_gy_agx_u_is9_ld", 2, _sym8352 },
  { "ldh_s_gy_agx_u_is9_ld_zero", 2, _sym8353 },
  { "ldh_s_gy_agx_u_is9_lds", 2, _sym8354 },
  { "ldh_s_gy_agx_u_is9_zero", 2, _sym8355 },
  { "ldh_s_gy_agxis18_zero", 1, _sym8356 },
  { "ldh_s_gz_agx_agy", 2, _sym8357 },
  { "ldh_s_gz_agx_is9_ld", 2, _sym8358 },
  { "ldh_s_gz_agx_is9_ld_zero", 2, _sym8359 },
  { "ldh_s_gz_agx_is9_lds", 2, _sym8360 },
  { "ldh_s_gz_agx_is9_zero", 2, _sym8361 },
  { "ldh_u_gy_agxis18_zero", 1, _sym8362 },
  { "ldh_u_s_gy_agx_is9_ld", 2, _sym8363 },
  { "ldh_u_s_gy_agx_is9_ld_zero", 2, _sym8364 },
  { "ldh_u_s_gy_agx_is9_lds", 2, _sym8365 },
  { "ldh_u_s_gy_agxis18_zero", 1, _sym8366 },
  { "ldh_u_s_gz_agx_agy", 2, _sym8367 },
  { "ldh_u_s_u_gz_agx_agy", 2, _sym8368 },
  { "ldhc", 4, _sym8369 },
  { "ldhc.s", 4, _sym8370 },
  { "ldhc.u", 2, _sym8371 },
  { "ldhc.u.s", 2, _sym8372 },
  { "ldhc_gy_agx_is18_zero", 1, _sym8373 },
  { "ldhc_gy_agxis18_zero", 1, _sym8374 },
  { "ldhc_gy_sp_is21_ldh_zero", 1, _sym8375 },
  { "ldhc_gy_sp_is21_zero", 1, _sym8376 },
  { "ldhc_gy_spis21_ldh_zero", 1, _sym8377 },
  { "ldhc_gy_spis21_zero", 1, _sym8378 },
  { "ldhc_s_gy_agx_is18_zero", 1, _sym8379 },
  { "ldhc_s_gy_agxis18_zero", 1, _sym8380 },
  { "ldhc_s_gy_sp_is21_ldh_zero", 1, _sym8381 },
  { "ldhc_s_gy_sp_is21_zero", 1, _sym8382 },
  { "ldhc_s_gy_spis21_ldh_zero", 1, _sym8383 },
  { "ldhc_s_gy_spis21_zero", 1, _sym8384 },
  { "ldhc_u_gy_agxis18_zero", 1, _sym8385 },
  { "ldhc_u_gy_spis21_ldh_zero", 1, _sym8386 },
  { "ldhc_u_gy_spis21_zero", 1, _sym8387 },
  { "ldhc_u_s_gy_agxis18_zero", 1, _sym8388 },
  { "ldhc_u_s_gy_spis21_ldh_zero", 1, _sym8389 },
  { "ldhc_u_s_gy_spis21_zero", 1, _sym8390 },
  { "ldhs", 12, _sym8391 },
  { "ldhs.u", 2, _sym8392 },
  { "ldm", 7, _sym8393 },
  { "ldm_iu5_sp_is10_zero", 2, _sym8394 },
  { "lds", 12, _sym8395 },
  { "lds.u", 4, _sym8396 },
  { "lds_gx_agy_is9_ld", 2, _sym8397 },
  { "lds_gx_agy_is9_ld_zero", 2, _sym8398 },
  { "lds_gx_agy_is9_zero", 2, _sym8399 },
  { "lds_gx_agy_u_is9_ld", 2, _sym8400 },
  { "lds_gx_agy_u_is9_ld_zero", 2, _sym8401 },
  { "lds_gx_agy_u_is9_zero", 2, _sym8402 },
  { "lds_gx_sp_is10_zero", 2, _sym8403 },
  { "lds_u_gx_agy_is9_ld", 2, _sym8404 },
  { "lds_u_gx_agy_is9_ld_zero", 2, _sym8405 },
  { "lds_u_gx_agy_is9_zero", 2, _sym8406 },
  { "lds_u_gx_sp_is10_zero", 2, _sym8407 },
  { "ldw", 1, _sym8408 },
  { "ldx_s_gx_iu22_impl", 1, _sym8409 },
  { "lfsr", 2, _sym8410 },
  { "log", 2, _sym8411 },
  { "log2", 1, _sym8412 },
  { "loop_begin", 1, _sym8413 },
  { "loop_break", 3, _sym8414 },
  { "loop_end", 1, _sym8415 },
  { "loop_stop", 1, _sym8416 },
  { "lsb2rf", 1, _sym8417 },
  { "lsb2rf.sr", 1, _sym8418 },
  { "lut", 1, _sym8419 },
  { "lut.fwr", 1, _sym8420 },
  { "lut.hsw", 1, _sym8421 },
  { "lut.hwr", 1, _sym8422 },
  { "lut.rd", 1, _sym8423 },
  { "lut_fwr_gx_is6_zero", 1, _sym8424 },
  { "lut_hwr_gx_is6_zero", 1, _sym8425 },
  { "lut_rd_dec", 1, _sym8426 },
  { "lut_sel", 1, _sym8427 },
  { "mac", 2, _sym8428 },
  { "mads", 1, _sym8429 },
  { "mads.sau", 1, _sym8430 },
  { "maf", 1, _sym8431 },
  { "maf.uvp", 1, _sym8432 },
  { "maf.uvp.vpnz", 1, _sym8433 },
  { "maf.uvp.vpz", 1, _sym8434 },
  { "maf.vpnz", 1, _sym8435 },
  { "maf.vpz", 1, _sym8436 },
  { "maf_vp", 1, _sym8437 },
  { "mafac", 1, _sym8438 },
  { "mant", 2, _sym8439 },
  { "max", 2, _sym8440 },
  { "min", 2, _sym8441 },
  { "mod", 6, _sym8442 },
  { "mod.s", 2, _sym8443 },
  { "mod.z", 2, _sym8444 },
  { "mpy", 7, _sym8445 },
  { "mpy.s", 2, _sym8446 },
  { "mpy.z", 2, _sym8447 },
  { "mpyd", 1, _sym8448 },
  { "mpys.s", 2, _sym8449 },
  { "mpys.z", 2, _sym8450 },
  { "mpys_s_gz_is16_mpy", 2, _sym8451 },
  { "mv", 47, _sym8452 },
  { "mv.d", 1, _sym8453 },
  { "mv.h", 3, _sym8454 },
  { "mv.q", 1, _sym8455 },
  { "mv.s", 2, _sym8456 },
  { "mv.vraincr", 2, _sym8457 },
  { "mv.vraptr", 2, _sym8458 },
  { "mv.vrarange1", 2, _sym8459 },
  { "mv.vrarange2", 2, _sym8460 },
  { "mv.w", 4, _sym8461 },
  { "mv.z", 2, _sym8462 },
  { "mva.vraincr", 2, _sym8463 },
  { "mva.vraptr", 2, _sym8464 },
  { "mva.vrarange1", 2, _sym8465 },
  { "mva.vrarange2", 2, _sym8466 },
  { "mvb", 3, _sym8467 },
  { "mvb.vraincr", 2, _sym8468 },
  { "mvb.vraptr", 2, _sym8469 },
  { "mvb.vrarange1", 2, _sym8470 },
  { "mvb.vrarange2", 2, _sym8471 },
  { "mvb_vraincr_agy_rx_set", 1, _sym8472 },
  { "mvb_vraincr_rx_agy_set", 1, _sym8473 },
  { "mvb_vraptr_agy_rx_set", 1, _sym8474 },
  { "mvb_vraptr_rx_agy_set", 1, _sym8475 },
  { "mvb_vrarange1_agy_rx_set", 1, _sym8476 },
  { "mvb_vrarange1_rx_agy_set", 1, _sym8477 },
  { "mvb_vrarange2_agy_rx_set", 1, _sym8478 },
  { "mvb_vrarange2_rx_agy_set", 1, _sym8479 },
  { "mvbat", 1, _sym8480 },
  { "mvd", 1, _sym8481 },
  { "mvh", 2, _sym8482 },
  { "mvh.s", 4, _sym8483 },
  { "mvip", 19, _sym8484 },
  { "mvllr", 1, _sym8485 },
  { "mvs", 8, _sym8486 },
  { "mvs.s", 2, _sym8487 },
  { "mvs.z", 2, _sym8488 },
  { "mvs_agx_agy", 2, _sym8489 },
  { "mvs_sp_ay_mv", 2, _sym8490 },
  { "nco", 1, _sym8491 },
  { "nco_expj_vpp", 1, _sym8492 },
  { "nop", 6, _sym8493 },
  { "nopa", 1, _sym8494 },
  { "nopb", 1, _sym8495 },
  { "nopc", 1, _sym8496 },
  { "nops", 2, _sym8497 },
  { "not", 2, _sym8498 },
  { "null", 2, _sym8499 },
  { "opx_nop", 2, _sym8500 },
  { "opxbavaz", 1, _sym8501 },
  { "opxbavz", 1, _sym8502 },
  { "opxcvaz", 1, _sym8503 },
  { "opxcvz", 1, _sym8504 },
  { "opxdz", 1, _sym8505 },
  { "opxsvaz", 1, _sym8506 },
  { "opxsvpz", 1, _sym8507 },
  { "opxsvz", 1, _sym8508 },
  { "opxvpavz", 1, _sym8509 },
  { "opxxssz", 1, _sym8510 },
  { "opz_nop", 1, _sym8511 },
  { "or", 13, _sym8512 },
  { "ord", 1, _sym8513 },
  { "ors", 2, _sym8514 },
  { "padd", 1, _sym8515 },
  { "padd_exp_vacs", 1, _sym8516 },
  { "popm", 4, _sym8517 },
  { "popm_ag_impl", 2, _sym8518 },
  { "push", 1, _sym8519 },
  { "pushm", 4, _sym8520 },
  { "pushm_ag_impl", 2, _sym8521 },
  { "ravg", 1, _sym8522 },
  { "rcp", 1, _sym8523 },
  { "rcp_log2_enc", 1, _sym8524 },
  { "rd", 3, _sym8525 },
  { "rd_s0_nop", 1, _sym8526 },
  { "rd_s1_nop", 1, _sym8527 },
  { "rd_s2_nop", 1, _sym8528 },
  { "rdiv", 4, _sym8529 },
  { "rdiv.s", 2, _sym8530 },
  { "rdiv.z", 2, _sym8531 },
  { "rload", 1, _sym8532 },
  { "rmac", 1, _sym8533 },
  { "rmac.sau", 1, _sym8534 },
  { "rmac.sau.uvp", 1, _sym8535 },
  { "rmac.sau.uvp.vpnz", 1, _sym8536 },
  { "rmac.sau.uvp.vpz", 1, _sym8537 },
  { "rmac.sau.vpnz", 1, _sym8538 },
  { "rmac.sau.vpz", 1, _sym8539 },
  { "rmac.uvp", 1, _sym8540 },
  { "rmac.uvp.vpnz", 1, _sym8541 },
  { "rmac.uvp.vpz", 1, _sym8542 },
  { "rmac.vpnz", 1, _sym8543 },
  { "rmac.vpz", 1, _sym8544 },
  { "rmac_sau_vp", 1, _sym8545 },
  { "rmac_vp", 1, _sym8546 },
  { "rmad", 1, _sym8547 },
  { "rmad.sau", 2, _sym8548 },
  { "rmad.sau.uvp", 1, _sym8549 },
  { "rmad.sau.uvp.vpnz", 1, _sym8550 },
  { "rmad.sau.uvp.vpz", 1, _sym8551 },
  { "rmad.sau.vpnz", 1, _sym8552 },
  { "rmad.sau.vpz", 1, _sym8553 },
  { "rmad.uvp", 1, _sym8554 },
  { "rmad.uvp.vpnz", 1, _sym8555 },
  { "rmad.uvp.vpz", 1, _sym8556 },
  { "rmad.vpnz", 1, _sym8557 },
  { "rmad.vpz", 1, _sym8558 },
  { "rmad_vp", 1, _sym8559 },
  { "rmod", 4, _sym8560 },
  { "rmod.s", 2, _sym8561 },
  { "rmod.z", 2, _sym8562 },
  { "rol", 1, _sym8563 },
  { "rol_nop", 1, _sym8564 },
  { "ror", 1, _sym8565 },
  { "ror_nop", 1, _sym8566 },
  { "rotl", 4, _sym8567 },
  { "rotr", 4, _sym8568 },
  { "rprod", 1, _sym8569 },
  { "rrt", 1, _sym8570 },
  { "rrt_cos_acos_lutsel", 1, _sym8571 },
  { "rsub", 4, _sym8572 },
  { "rsub.s", 2, _sym8573 },
  { "rsub.z", 2, _sym8574 },
  { "rsum", 1, _sym8575 },
  { "rts", 1, _sym8576 },
  { "sau_nop", 1, _sym8577 },
  { "sel", 1, _sym8578 },
  { "set.br", 1, _sym8579 },
  { "set.cgu", 1, _sym8580 },
  { "set.creg", 3, _sym8581 },
  { "set.loop", 6, _sym8582 },
  { "set.lut", 1, _sym8583 },
  { "set.nco", 1, _sym8584 },
  { "set.prec", 1, _sym8585 },
  { "set.range", 2, _sym8586 },
  { "set.rot", 4, _sym8587 },
  { "set.smode", 19, _sym8588 },
  { "set.vraincr", 2, _sym8589 },
  { "set.vrapg", 1, _sym8590 },
  { "set.vraptr", 8, _sym8591 },
  { "set.vraptrip", 2, _sym8592 },
  { "set.vrarange1", 1, _sym8593 },
  { "set.vrarange2", 1, _sym8594 },
  { "set.xtrm", 1, _sym8595 },
  { "set_loop_iter_instr", 1, _sym8596 },
  { "set_loop_iu11_syn", 1, _sym8597 },
  { "set_nco_iu16_is32_impl", 1, _sym8598 },
  { "set_xtrm", 1, _sym8599 },
  { "seta.vraincr", 1, _sym8600 },
  { "seta.vrapg", 1, _sym8601 },
  { "seta.vraptr", 4, _sym8602 },
  { "seta.vraptrip", 1, _sym8603 },
  { "seta_vraptrip_iu5_iu4", 1, _sym8604 },
  { "setb.creg", 1, _sym8605 },
  { "setb.loop", 3, _sym8606 },
  { "setb.vraincr", 1, _sym8607 },
  { "setb.vrapg", 1, _sym8608 },
  { "setb.vraptr", 4, _sym8609 },
  { "setb.vraptrip", 1, _sym8610 },
  { "setb_loop_agx_instr", 1, _sym8611 },
  { "setb_loop_agx_instr_set_loop_asx_lb_le", 1, _sym8612 },
  { "setb_loop_agx_instr_syn_set", 1, _sym8613 },
  { "setb_loop_iu11", 1, _sym8614 },
  { "setb_page_rx_ipg_rpg_set", 1, _sym8615 },
  { "setb_vraincr_rx_is11_set", 1, _sym8616 },
  { "setb_vraptr_rx_iu11_set", 1, _sym8617 },
  { "setb_vraptrip_iu4_iu5", 1, _sym8618 },
  { "setc.loop", 3, _sym8619 },
  { "setc_loop_agx_instr", 1, _sym8620 },
  { "setc_loop_iter", 1, _sym8621 },
  { "setip", 3, _sym8622 },
  { "sets.creg", 2, _sym8623 },
  { "sextb", 2, _sym8624 },
  { "sexth", 2, _sym8625 },
  { "sign", 2, _sym8626 },
  { "sin", 1, _sym8627 },
  { "sl", 4, _sym8628 },
  { "sp2int", 2, _sym8629 },
  { "sr", 4, _sym8630 },
  { "sr.s", 2, _sym8631 },
  { "srt", 1, _sym8632 },
  { "srt_sin_asin_mvbat", 1, _sym8633 },
  { "st", 70, _sym8634 },
  { "st.br", 1, _sym8635 },
  { "st.high", 6, _sym8636 },
  { "st.laddr", 5, _sym8637 },
  { "st.laddr.u", 2, _sym8638 },
  { "st.laddr.w", 1, _sym8639 },
  { "st.low", 6, _sym8640 },
  { "st.sc", 1, _sym8641 },
  { "st.u", 22, _sym8642 },
  { "st.u.x2", 4, _sym8643 },
  { "st.uline", 1, _sym8644 },
  { "st.uline.llr8", 1, _sym8645 },
  { "st.uline.llr8half", 1, _sym8646 },
  { "st.w", 4, _sym8647 },
  { "st.w.br", 1, _sym8648 },
  { "st.x2", 8, _sym8649 },
  { "st_agx_is15_real_imag_zero", 1, _sym8650 },
  { "st_agx_is18_zero", 1, _sym8651 },
  { "st_agy_agz_h", 2, _sym8652 },
  { "st_agy_agz_u_gz", 2, _sym8653 },
  { "st_agy_is9_gx_st", 2, _sym8654 },
  { "st_agy_is9_gx_st_zero", 2, _sym8655 },
  { "st_agy_is9_gx_zero", 2, _sym8656 },
  { "st_agy_is9_h_zero", 4, _sym8657 },
  { "st_agy_is9_u_gx_st", 2, _sym8658 },
  { "st_agy_is9_u_gx_st_zero", 2, _sym8659 },
  { "st_agy_is9_u_gx_zero", 2, _sym8660 },
  { "st_gy_axis18_zero", 1, _sym8661 },
  { "st_gy_spis21_zero", 1, _sym8662 },
  { "st_high_agx_is16_gz_zero", 1, _sym8663 },
  { "st_high_agx_is16_iu8_zero", 1, _sym8664 },
  { "st_low_agx_is16_gz_zero", 1, _sym8665 },
  { "st_low_agx_is16_iu8_zero", 1, _sym8666 },
  { "st_sp_is10_gx_zero", 2, _sym8667 },
  { "st_sp_is10_h_zero", 4, _sym8668 },
  { "st_u_agy_agz_h", 2, _sym8669 },
  { "st_u_agy_agz_u_gz", 2, _sym8670 },
  { "st_u_agy_is9_gx_zero", 2, _sym8671 },
  { "st_u_agy_is9_h_zero", 4, _sym8672 },
  { "st_u_agy_u_agz_gz", 2, _sym8673 },
  { "st_u_agy_u_is9_h_zero", 4, _sym8674 },
  { "st_u_ay_is9_gx_st", 2, _sym8675 },
  { "st_u_ay_is9_gx_st_zero", 2, _sym8676 },
  { "st_u_gy_agxis18_zero", 1, _sym8677 },
  { "st_u_gy_spis21_zero", 1, _sym8678 },
  { "st_u_sp_is10_gx_zero", 2, _sym8679 },
  { "st_u_sp_u_is10_h_zero", 4, _sym8680 },
  { "st_u_x2_agy_agz_u_gz", 2, _sym8681 },
  { "st_u_x2_agy_u_agz_gz", 2, _sym8682 },
  { "st_w_agx_is18_zero", 1, _sym8683 },
  { "st_x2_agy_agz_u_gz", 2, _sym8684 },
  { "sta", 4, _sym8685 },
  { "sta.sc", 1, _sym8686 },
  { "sta.w", 1, _sym8687 },
  { "sta_laddr_sc_agx_zero", 1, _sym8688 },
  { "sta_line_agx_is9_st", 1, _sym8689 },
  { "sta_line_agx_is9_st_zero", 1, _sym8690 },
  { "sta_line_agx_is9_zero", 1, _sym8691 },
  { "sta_w_line_agx_is9_st", 1, _sym8692 },
  { "sta_w_line_agx_is9_st_zero", 1, _sym8693 },
  { "sta_w_line_agx_is9_zero", 1, _sym8694 },
  { "stb", 17, _sym8695 },
  { "stb.laddr", 4, _sym8696 },
  { "stb.laddr.u", 2, _sym8697 },
  { "stb.u", 7, _sym8698 },
  { "stb_agx_is9_i8_zero", 1, _sym8699 },
  { "stb_gy_agx_is18_zero", 1, _sym8700 },
  { "stb_gy_agxis18_zero", 1, _sym8701 },
  { "stb_u_gy_agxis18_zero", 1, _sym8702 },
  { "stbc", 2, _sym8703 },
  { "stbc.u", 1, _sym8704 },
  { "stbc_gy_agx_is18_zero", 1, _sym8705 },
  { "stbc_gy_agxis18_zero", 1, _sym8706 },
  { "stbc_u_gy_agxis18_zero", 1, _sym8707 },
  { "stbs", 10, _sym8708 },
  { "stbs.u", 2, _sym8709 },
  { "stbs_agx_u_is9_gz_st", 2, _sym8710 },
  { "stbs_agx_u_is9_gz_st_zero", 2, _sym8711 },
  { "stbs_agx_u_is9_gz_zero", 2, _sym8712 },
  { "stbs_ay_is9_gz_st", 2, _sym8713 },
  { "stbs_ay_is9_gz_st_zero", 2, _sym8714 },
  { "stbs_ay_is9_gz_zero", 2, _sym8715 },
  { "stbs_u_ay_is9_gz_st", 2, _sym8716 },
  { "stbs_u_ay_is9_gz_st_zero", 2, _sym8717 },
  { "stbs_u_ay_is9_gz_zero", 2, _sym8718 },
  { "stc", 5, _sym8719 },
  { "stc.u", 2, _sym8720 },
  { "stc.w", 1, _sym8721 },
  { "stc_agx_is18_gy_zero", 1, _sym8722 },
  { "stc_agx_is18_u_gy_st_zero", 1, _sym8723 },
  { "stc_agx_is18_u_gy_zero", 1, _sym8724 },
  { "stc_agx_is18_zero", 1, _sym8725 },
  { "stc_agy_spis21_zero", 1, _sym8726 },
  { "stc_sp_is21_u_agy_st_zero", 1, _sym8727 },
  { "stc_sp_is21_u_agy_zero", 1, _sym8728 },
  { "stc_u_agy_spis21_zero", 1, _sym8729 },
  { "stc_u_gy_agxis18_zero", 1, _sym8730 },
  { "stc_w_agx_is18_zero", 1, _sym8731 },
  { "sth", 23, _sym8732 },
  { "sth.laddr", 4, _sym8733 },
  { "sth.laddr.u", 2, _sym8734 },
  { "sth.u", 10, _sym8735 },
  { "sth_agx_agy_gz", 2, _sym8736 },
  { "sth_agx_agy_pi_gz", 2, _sym8737 },
  { "sth_agx_is9_i16_zero", 1, _sym8738 },
  { "sth_agy_is9_gz_st", 2, _sym8739 },
  { "sth_agy_is9_gz_st_zero", 2, _sym8740 },
  { "sth_agy_is9_gz_zero", 2, _sym8741 },
  { "sth_agy_u_is9_gz_st", 2, _sym8742 },
  { "sth_agy_u_is9_gz_st_zero", 2, _sym8743 },
  { "sth_agy_u_is9_gz_zero", 2, _sym8744 },
  { "sth_gy_agx_is18_zero", 1, _sym8745 },
  { "sth_gy_agxis18_zero", 1, _sym8746 },
  { "sth_iu21_i16", 1, _sym8747 },
  { "sth_u_agx_agy_gz", 2, _sym8748 },
  { "sth_u_gy_agxis18_zero", 1, _sym8749 },
  { "sthc", 4, _sym8750 },
  { "sthc.u", 2, _sym8751 },
  { "sthc_gy_agx_is18_zero", 1, _sym8752 },
  { "sthc_gy_agxis18_zero", 1, _sym8753 },
  { "sthc_gy_sp_is21_sth_zero", 1, _sym8754 },
  { "sthc_gy_sp_is21_zero", 1, _sym8755 },
  { "sthc_gy_spis21_sth_zero", 1, _sym8756 },
  { "sthc_gy_spis21_zero", 1, _sym8757 },
  { "sthc_u_gy_agxis18_zero", 1, _sym8758 },
  { "sthc_u_gy_spis21_sth_zero", 1, _sym8759 },
  { "sthc_u_gy_spis21_zero", 1, _sym8760 },
  { "sths", 10, _sym8761 },
  { "sths.u", 2, _sym8762 },
  { "sths_u_agx_is9_gz_line0_st", 2, _sym8763 },
  { "sths_u_agx_is9_gz_st_zero", 2, _sym8764 },
  { "sths_u_agx_is9_gz_zero", 2, _sym8765 },
  { "stld", 1, _sym8766 },
  { "stld.laddr", 2, _sym8767 },
  { "stld_laddr_az_is9_zero", 1, _sym8768 },
  { "stld_laddr_is9_az_zero", 1, _sym8769 },
  { "stm", 7, _sym8770 },
  { "stm_sp_is10_iu5_zero", 2, _sym8771 },
  { "sts", 14, _sym8772 },
  { "sts.u", 2, _sym8773 },
  { "sts_sp_is10_gx_zero", 2, _sym8774 },
  { "sts_u_sp_is10_gx_zero", 2, _sym8775 },
  { "stw", 2, _sym8776 },
  { "stw_iu20_i32", 1, _sym8777 },
  { "stx_iu22_gx_impl", 1, _sym8778 },
  { "sub", 15, _sym8779 },
  { "subd", 1, _sym8780 },
  { "subs", 6, _sym8781 },
  { "sum1", 2, _sym8782 },
  { "swbreak", 2, _sym8783 },
  { "swbreak_hi", 1, _sym8784 },
  { "swbreak_lo", 1, _sym8785 },
  { "swi", 1, _sym8786 },
  { "tcmdec", 1, _sym8787 },
  { "tcmenc", 1, _sym8788 },
  { "vacs", 1, _sym8789 },
  { "vpp", 1, _sym8790 },
  { "wr.even", 1, _sym8791 },
  { "wr.fft1", 1, _sym8792 },
  { "wr.fft2", 1, _sym8793 },
  { "wr.fft3", 1, _sym8794 },
  { "wr.fft4", 1, _sym8795 },
  { "wr.fft5", 1, _sym8796 },
  { "wr.fft6", 1, _sym8797 },
  { "wr.fft7", 1, _sym8798 },
  { "wr.fftn", 1, _sym8799 },
  { "wr.fn", 1, _sym8800 },
  { "wr.fn1", 1, _sym8801 },
  { "wr.hlinecplx", 1, _sym8802 },
  { "wr.straight", 1, _sym8803 },
  { "wr_even_fft3", 1, _sym8804 },
  { "wr_fft7_fft2", 1, _sym8805 },
  { "wr_fftn_fft1", 1, _sym8806 },
  { "wr_fn1_fft6", 1, _sym8807 },
  { "wr_fn_fft5", 1, _sym8808 },
  { "wr_nop", 1, _sym8809 },
  { "wr_straight_fft4", 1, _sym8810 },
  { "xor", 9, _sym8811 },
  { "xord", 1, _sym8812 },
  { "xors", 2, _sym8813 },
  { "xtrm", 3, _sym8814 },
  { "zextb", 2, _sym8815 },
  { "zexth", 2, _sym8816 },
};

static const int num_other_instructions = 669;

static const struct adl_name_pair adl_regnames[] = {
  {"a0",0},
  {"a1",1},
  {"a2",2},
  {"a3",3},
  {"a4",4},
  {"a5",5},
  {"a6",6},
  {"a7",7},
  {"a8",8},
  {"a9",9},
  {"a10",10},
  {"a11",11},
  {"a12",12},
  {"a13",13},
  {"a14",14},
  {"a15",15},
  {"a16",16},
  {"a17",17},
  {"a18",18},
  {"a19",19},
  {"dl_sc_x",0},
  {"dl_sc_y",1},
  {"ul_sc_x",2},
  {"ul_sc_y",3},
  {"ul_sc_short",4},
  {"ovsf_num",5},
  {"gold_x1",6},
  {"gold_x2",7},
  {"dl_sc_y_bak",9},
  {"dl_sc_x_bak",10},
  {"vd_ts_d",11},
  {"vd_qs_d",12},
  {"g0",0},
  {"g1",1},
  {"g2",2},
  {"g3",3},
  {"g4",4},
  {"g5",5},
  {"g6",6},
  {"g7",7},
  {"g8",8},
  {"g9",9},
  {"g10",10},
  {"g11",11},
  {"nco_freq",0},
  {"nco_phase",1},
  {"nco_k",2},
  {"rst",0},
  {"rv",1},
  {"rs2",2},
  {"rs1",3},
  {"rs0",4},
  {"sp",0},
  {"cc",1},
  {"rem",2},
  {"h",3},
  {"R0",0},
  {"R1",1},
  {"R2",2},
  {"R3",3},
  {"R4",4},
  {"R5",5},
  {"R6",6},
  {"R7",7},
};

static const int num_adl_regnames = 64;

static const char *adl_itnames[] = {
  "default",
};


static reloc_howto_type adl_elf_howto_table[] = {
  HOWTO(23,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_B_LABEL_LOOP_BEGIN_25",0,0x0,0x1ffffff,0), // relocation R_B_LABEL_LOOP_BEGIN_25 (R_B_LABEL_LOOP_BEGIN_25)
  HOWTO(24,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_B_LABEL_LOOP_END_25",0,0x0,0x1ffffff,0), // relocation R_B_LABEL_LOOP_END_25 (R_B_LABEL_LOOP_END_25)
  HOWTO(28,0,3,22,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_B_VSPA_DMEM_22",0,0x0,0x3fffff,0), // relocation R_B_VSPA_DMEM_22 (R_B_VSPA_DMEM_22)
  HOWTO(21,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_LABEL_LOOP_BEGIN_25",0,0x0,0x1ffffff,0), // relocation R_LABEL_LOOP_BEGIN_25 (R_LABEL_LOOP_BEGIN_25)
  HOWTO(22,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_LABEL_LOOP_END_25",0,0x0,0x1ffffff,0), // relocation R_LABEL_LOOP_END_25 (R_LABEL_LOOP_END_25)
  HOWTO(9,0,3,19,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_19",0,0x0,0x7ffff,0), // relocation R_VSPA_DMEM_19 (R_VSPA_DMEM_19)
  HOWTO(26,2,3,20,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_20",0,0x0,0xfffff,0), // relocation R_VSPA_DMEM_20 (R_VSPA_DMEM_20)
  HOWTO(27,1,3,21,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_21",0,0x0,0x1fffff,0), // relocation R_VSPA_DMEM_21 (R_VSPA_DMEM_21)
  HOWTO(29,0,3,22,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_22",0,0x0,0x3fffff,0), // relocation R_VSPA_DMEM_22 (R_VSPA_DMEM_22)
  HOWTO(5,0,3,19,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_HW_HI_19",0,0x0,0x7ffff,0), // relocation R_VSPA_HW_HI_19 (R_VSPA_HW_HI_19)
  HOWTO(4,0,3,19,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_HW_LO_19",0,0x0,0x7ffff,0), // relocation R_VSPA_HW_LO_19 (R_VSPA_HW_LO_19)
  HOWTO(30,0,3,18,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_18",0,0x0,0x3ffff,0), // relocation R_VSPA_LAB_18 (R_VSPA_LAB_18)
  HOWTO(31,0,3,21,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_21",0,0x0,0x1fffff,0), // relocation R_VSPA_LAB_21 (R_VSPA_LAB_21)
  HOWTO(32,0,3,21,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_21_H",0,0x0,0x1fffff,0), // relocation R_VSPA_LAB_21_H (R_VSPA_LAB_21_H)
  HOWTO(13,0,3,22,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_22",0,0x0,0x3fffff,0), // relocation R_VSPA_LAB_22 (R_VSPA_LAB_22)
  HOWTO(11,0,2,32,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_32",0,0x0,0xffffffff,0), // relocation R_VSPA_LAB_32 (R_VSPA_LAB_32)
  HOWTO(25,0,3,19,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_S_19",0,0x0,0x7ffff,0), // relocation R_VSPA_LAB_S_19 (R_VSPA_LAB_S_19)
  HOWTO(8,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_PMEM_25",0,0x0,0x1ffffff,0), // relocation R_VSPA_PMEM_25 (R_VSPA_PMEM_25)
  HOWTO(7,2,2,25,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_PMEM_25_OFST",0,0x0,0x1ffffff,0), // relocation R_VSPA_PMEM_25_OFST (R_VSPA_PMEM_25_OFST)
  HOWTO(15,2,3,20,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_SP_HI_20",0,0x0,0xfffff,0), // relocation R_VSPA_SP_HI_20 (R_VSPA_SP_HI_20)
  HOWTO(14,2,3,20,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_SP_LO_20",0,0x0,0xfffff,0), // relocation R_VSPA_SP_LO_20 (R_VSPA_SP_LO_20)
  HOWTO(1,0,0,8,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_8",0,0x0,0xff,0), // relocation R_VSPA_8 (_1byte)
  HOWTO(2,0,1,16,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_16",0,0x0,0xffff,0), // relocation R_VSPA_16 (_2byte)
  HOWTO(3,0,2,32,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_32",0,0x0,0xffffffff,0), // relocation R_VSPA_32 (_4byte)
  HOWTO(12,0,2,32,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_IND_32",0,0x0,0xffffffff,0), // relocation R_VSPA_LAB_IND_32 (_word)
  HOWTO(19,0,2,32,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_OCRAM_LAB_IND_32",0,0x0,0xffffffff,0), // relocation R_OCRAM_LAB_IND_32 (_word_ocram_sym_)
  EMPTY_HOWTO(-1)
};

static unsigned num_adl_elf_howtos ATTRIBUTE_UNUSED = 27;

// Relocations ordered by name, for fast name -> type searches.
static struct adl_reloc_name adl_relocs_by_index [] = {
   { "R_B_LABEL_LOOP_BEGIN_25", 0, (BFD_RELOC_UNUSED + 1), -1, false }, // R_B_LABEL_LOOP_BEGIN_25
   { "R_B_LABEL_LOOP_END_25", 1, (BFD_RELOC_UNUSED + 2), -1, false }, // R_B_LABEL_LOOP_END_25
   { "R_B_VSPA_DMEM_22", 2, (BFD_RELOC_UNUSED + 3), 226, false }, // R_B_VSPA_DMEM_22
   { "R_LABEL_LOOP_BEGIN_25", 3, (BFD_RELOC_UNUSED + 4), -1, false }, // R_LABEL_LOOP_BEGIN_25
   { "R_LABEL_LOOP_END_25", 4, (BFD_RELOC_UNUSED + 5), -1, false }, // R_LABEL_LOOP_END_25
   { "R_VSPA_DMEM_19", 5, (BFD_RELOC_UNUSED + 9), -1, false }, // R_VSPA_DMEM_19
   { "R_VSPA_DMEM_20", 6, (BFD_RELOC_UNUSED + 10), 223, false }, // R_VSPA_DMEM_20
   { "R_VSPA_DMEM_21", 7, (BFD_RELOC_UNUSED + 11), 224, false }, // R_VSPA_DMEM_21
   { "R_VSPA_DMEM_22", 8, (BFD_RELOC_UNUSED + 12), 227, false }, // R_VSPA_DMEM_22
   { "R_VSPA_HW_HI_19", 9, (BFD_RELOC_UNUSED + 13), 217, false }, // R_VSPA_HW_HI_19
   { "R_VSPA_HW_LO_19", 10, (BFD_RELOC_UNUSED + 14), 216, false }, // R_VSPA_HW_LO_19
   { "R_VSPA_LAB_18", 11, (BFD_RELOC_UNUSED + 15), 231, false }, // R_VSPA_LAB_18
   { "R_VSPA_LAB_21", 12, (BFD_RELOC_UNUSED + 16), 233, false }, // R_VSPA_LAB_21
   { "R_VSPA_LAB_21_H", 13, (BFD_RELOC_UNUSED + 17), 235, false }, // R_VSPA_LAB_21_H
   { "R_VSPA_LAB_22", 14, (BFD_RELOC_UNUSED + 18), 225, false }, // R_VSPA_LAB_22
   { "R_VSPA_LAB_32", 15, (BFD_RELOC_UNUSED + 19), 229, false }, // R_VSPA_LAB_32
   { "R_VSPA_LAB_S_19", 16, (BFD_RELOC_UNUSED + 21), 220, false }, // R_VSPA_LAB_S_19
   { "R_VSPA_PMEM_25", 17, (BFD_RELOC_UNUSED + 22), 318, false }, // R_VSPA_PMEM_25
   { "R_VSPA_PMEM_25_OFST", 18, (BFD_RELOC_UNUSED + 23), 319, false }, // R_VSPA_PMEM_25_OFST
   { "R_VSPA_SP_HI_20", 19, (BFD_RELOC_UNUSED + 24), 222, false }, // R_VSPA_SP_HI_20
   { "R_VSPA_SP_LO_20", 20, (BFD_RELOC_UNUSED + 25), 221, false }, // R_VSPA_SP_LO_20
   { "_1byte", 21, (BFD_RELOC_UNUSED + 8), -1, false }, // R_VSPA_8
   { "_2byte", 22, 5, -1, false }, // R_VSPA_16
   { "_4byte", 23, (BFD_RELOC_UNUSED + 7), -1, false }, // R_VSPA_32
   { "_word", 24, (BFD_RELOC_UNUSED + 20), -1, false }, // R_VSPA_LAB_IND_32
   { "_word_ocram_sym_", 25, (BFD_RELOC_UNUSED + 6), -1, false }, // R_OCRAM_LAB_IND_32
};

static const int num_adl_relocs_by_index = 26;

static const char *instr_names[] = {
  "abs",
  "acos",
  "add",
  "add.laddr",
  "adda",
  "addc",
  "addd",
  "adds",
  "and",
  "and.z",
  "andd",
  "ands",
  "asin",
  "atan",
  "atan2",
  "atan_atan2_mvllr",
  "au_nop",
  "bclr",
  "bclrip",
  "bin2num",
  "bset",
  "bsetip",
  "btst",
  "btstip",
  "bxor",
  "clr",
  "clr.au",
  "clr.g",
  "clr.vra",
  "clrip",
  "clrm",
  "cmac",
  "cmac.sau",
  "cmad",
  "cmad.sau",
  "cmp",
  "cmp.s",
  "cmp.z",
  "cmpd",
  "cmps.s",
  "cmps.z",
  "cntl",
  "cnto",
  "cntz",
  "com",
  "cos",
  "dif",
  "dif.sau",
  "dit",
  "div",
  "div.s",
  "div.z",
  "done",
  "dovpb_c_a",
  "exg",
  "exgs",
  "exp",
  "expj",
  "fa0to1",
  "fabs",
  "fadd",
  "fcmp",
  "fcmpd",
  "fdiv",
  "ff0to1",
  "ff1",
  "ff1to0",
  "fill.d",
  "fill.h",
  "fill.q",
  "fill.w",
  "fix2float",
  "float2fix",
  "floathptofloatsp",
  "floatsptofloathp",
  "floatsptohfix",
  "floatx2n",
  "fmac",
  "fmax",
  "fmin",
  "fmul",
  "fneg",
  "fnop",
  "fns",
  "frcp",
  "fsub",
  "hfixtofloatsp",
  "int2sp",
  "jmp",
  "jsr",
  "ld",
  "ld.2scomp",
  "ld.el_rev",
  "ld.h2h",
  "ld.h2l",
  "ld.h2l_l2h",
  "ld.l2h",
  "ld.l2h_h2l",
  "ld.l2l",
  "ld.laddr",
  "ld.laddr.u",
  "ld.normal",
  "ld.qam",
  "ld.replace_h",
  "ld.replace_l",
  "ld.u",
  "ld.u.x2",
  "ld.x2",
  "ld_agy_spis21_zero",
  "ld_gx_sp_is10",
  "ld_gx_sp_is10_zero",
  "ld_gy_agx_is18_zero",
  "ld_gy_agxis18_zero",
  "ld_gz_agx_agy",
  "ld_h_agx_agy",
  "ld_h_agy_is9_zero",
  "ld_h_sp_is10_zero",
  "ld_rx_nop",
  "ld_u_gx_sp_is10_zero",
  "ld_u_gy_agxis18_zero",
  "ld_u_gy_spis21_zero",
  "ld_u_gz_agx_agy_u",
  "ld_u_gz_agx_u_agy",
  "ld_u_h_agx_agy",
  "ld_u_h_agx_u_agy",
  "ld_u_h_agy_is9_zero",
  "ld_u_h_agy_u_is9_zero",
  "ld_u_h_sp_is10_zero",
  "ld_u_x2_gz_agx_agy_u",
  "ld_u_x2_gz_agx_u_agy",
  "ld_x2_gz_agx_agy",
  "lda",
  "lda.lc",
  "lda_line_agx_is9_ld_line0",
  "lda_line_agx_is9_ld_zero",
  "lda_line_agx_is9_zero",
  "lda_line_lc_agx_is6_zero",
  "ldb",
  "ldb.laddr",
  "ldb.laddr.s",
  "ldb.laddr.u",
  "ldb.laddr.u.s",
  "ldb.lc",
  "ldb.s",
  "ldb.u",
  "ldb.u.s",
  "ldb_agx_agy_ld",
  "ldb_gy_agx_is18_zero",
  "ldb_gy_agxis18_zero",
  "ldb_line_agx_is5_ld_line1",
  "ldb_line_agx_is5_line0",
  "ldb_line_agx_is5_wide_imm_ld",
  "ldb_line_agx_is5_zero",
  "ldb_line_agx_is5_zero_ld",
  "ldb_line_lc_agx_is5_zero",
  "ldb_s_gy_agx_is18_zero",
  "ldb_s_gy_agx_u_is9_ld",
  "ldb_s_gy_agx_u_is9_ld_zero",
  "ldb_s_gy_agx_u_is9_lds",
  "ldb_s_gy_agx_u_is9_zero",
  "ldb_s_gy_agxis18_zero",
  "ldb_s_gz_agx_agy",
  "ldb_s_gz_agx_is9_ld",
  "ldb_s_gz_agx_is9_ld_zero",
  "ldb_s_gz_agx_is9_lds",
  "ldb_s_gz_agx_is9_zero",
  "ldb_u_gy_agxis18_zero",
  "ldb_u_s_gy_agx_is9_ld",
  "ldb_u_s_gy_agx_is9_ld_zero",
  "ldb_u_s_gy_agx_is9_lds",
  "ldb_u_s_gy_agxis18_zero",
  "ldb_u_s_gz_agx_agy",
  "ldb_u_s_u_gz_agx_agy",
  "ldbc",
  "ldbc.s",
  "ldbc.u",
  "ldbc.u.s",
  "ldbc_gy_agx_is18_zero",
  "ldbc_gy_agxis18_zero",
  "ldbc_s_gy_agx_is18_zero",
  "ldbc_s_gy_agxis18_zero",
  "ldbc_u_gy_agxis18_zero",
  "ldbc_u_s_gy_agxis18_zero",
  "ldbs",
  "ldbs.u",
  "ldc",
  "ldc.u",
  "ldc_agx_is18_zero",
  "ldc_agy_spis21_zero",
  "ldc_gy_agx_is18_zero",
  "ldc_gy_agxis18_zero",
  "ldc_u_agy_spis21_zero",
  "ldc_u_gy_agxis18_zero",
  "ldh",
  "ldh.laddr",
  "ldh.laddr.s",
  "ldh.laddr.u",
  "ldh.laddr.u.s",
  "ldh.s",
  "ldh.u",
  "ldh.u.s",
  "ldh_gy_agx_is18_zero",
  "ldh_gy_agxis18_zero",
  "ldh_s_gy_agx_is18_zero",
  "ldh_s_gy_agx_u_is9_ld",
  "ldh_s_gy_agx_u_is9_ld_zero",
  "ldh_s_gy_agx_u_is9_lds",
  "ldh_s_gy_agx_u_is9_zero",
  "ldh_s_gy_agxis18_zero",
  "ldh_s_gz_agx_agy",
  "ldh_s_gz_agx_is9_ld",
  "ldh_s_gz_agx_is9_ld_zero",
  "ldh_s_gz_agx_is9_lds",
  "ldh_s_gz_agx_is9_zero",
  "ldh_u_gy_agxis18_zero",
  "ldh_u_s_gy_agx_is9_ld",
  "ldh_u_s_gy_agx_is9_ld_zero",
  "ldh_u_s_gy_agx_is9_lds",
  "ldh_u_s_gy_agxis18_zero",
  "ldh_u_s_gz_agx_agy",
  "ldh_u_s_u_gz_agx_agy",
  "ldhc",
  "ldhc.s",
  "ldhc.u",
  "ldhc.u.s",
  "ldhc_gy_agx_is18_zero",
  "ldhc_gy_agxis18_zero",
  "ldhc_gy_sp_is21_ldh_zero",
  "ldhc_gy_sp_is21_zero",
  "ldhc_gy_spis21_ldh_zero",
  "ldhc_gy_spis21_zero",
  "ldhc_s_gy_agx_is18_zero",
  "ldhc_s_gy_agxis18_zero",
  "ldhc_s_gy_sp_is21_ldh_zero",
  "ldhc_s_gy_sp_is21_zero",
  "ldhc_s_gy_spis21_ldh_zero",
  "ldhc_s_gy_spis21_zero",
  "ldhc_u_gy_agxis18_zero",
  "ldhc_u_gy_spis21_ldh_zero",
  "ldhc_u_gy_spis21_zero",
  "ldhc_u_s_gy_agxis18_zero",
  "ldhc_u_s_gy_spis21_ldh_zero",
  "ldhc_u_s_gy_spis21_zero",
  "ldhs",
  "ldhs.u",
  "ldm",
  "ldm_iu5_sp_is10_zero",
  "lds",
  "lds.u",
  "lds_gx_agy_is9_ld",
  "lds_gx_agy_is9_ld_zero",
  "lds_gx_agy_is9_zero",
  "lds_gx_agy_u_is9_ld",
  "lds_gx_agy_u_is9_ld_zero",
  "lds_gx_agy_u_is9_zero",
  "lds_gx_sp_is10_zero",
  "lds_u_gx_agy_is9_ld",
  "lds_u_gx_agy_is9_ld_zero",
  "lds_u_gx_agy_is9_zero",
  "lds_u_gx_sp_is10_zero",
  "ldw",
  "ldx_s_gx_iu22_impl",
  "lfsr",
  "log",
  "log2",
  "loop_begin",
  "loop_break",
  "loop_end",
  "loop_stop",
  "lsb2rf",
  "lsb2rf.sr",
  "lut",
  "lut.fwr",
  "lut.hsw",
  "lut.hwr",
  "lut.rd",
  "lut_fwr_gx_is6_zero",
  "lut_hwr_gx_is6_zero",
  "lut_rd_dec",
  "lut_sel",
  "mac",
  "mads",
  "mads.sau",
  "maf",
  "maf.uvp",
  "maf.uvp.vpnz",
  "maf.uvp.vpz",
  "maf.vpnz",
  "maf.vpz",
  "maf_vp",
  "mafac",
  "mant",
  "max",
  "min",
  "mod",
  "mod.s",
  "mod.z",
  "mpy",
  "mpy.s",
  "mpy.z",
  "mpyd",
  "mpys.s",
  "mpys.z",
  "mpys_s_gz_is16_mpy",
  "mv",
  "mv.d",
  "mv.h",
  "mv.q",
  "mv.s",
  "mv.vraincr",
  "mv.vraptr",
  "mv.vrarange1",
  "mv.vrarange2",
  "mv.w",
  "mv.z",
  "mva.vraincr",
  "mva.vraptr",
  "mva.vrarange1",
  "mva.vrarange2",
  "mvb",
  "mvb.vraincr",
  "mvb.vraptr",
  "mvb.vrarange1",
  "mvb.vrarange2",
  "mvb_vraincr_agy_rx_set",
  "mvb_vraincr_rx_agy_set",
  "mvb_vraptr_agy_rx_set",
  "mvb_vraptr_rx_agy_set",
  "mvb_vrarange1_agy_rx_set",
  "mvb_vrarange1_rx_agy_set",
  "mvb_vrarange2_agy_rx_set",
  "mvb_vrarange2_rx_agy_set",
  "mvbat",
  "mvd",
  "mvh",
  "mvh.s",
  "mvip",
  "mvllr",
  "mvs",
  "mvs.s",
  "mvs.z",
  "mvs_agx_agy",
  "mvs_sp_ay_mv",
  "nco",
  "nco_expj_vpp",
  "nop",
  "nopa",
  "nopb",
  "nopc",
  "nops",
  "not",
  "null",
  "opx_nop",
  "opxbavaz",
  "opxbavz",
  "opxcvaz",
  "opxcvz",
  "opxdz",
  "opxsvaz",
  "opxsvpz",
  "opxsvz",
  "opxvpavz",
  "opxxssz",
  "opz_nop",
  "or",
  "ord",
  "ors",
  "padd",
  "padd_exp_vacs",
  "popm",
  "popm_ag_impl",
  "push",
  "pushm",
  "pushm_ag_impl",
  "ravg",
  "rcp",
  "rcp_log2_enc",
  "rd",
  "rd_s0_nop",
  "rd_s1_nop",
  "rd_s2_nop",
  "rdiv",
  "rdiv.s",
  "rdiv.z",
  "rload",
  "rmac",
  "rmac.sau",
  "rmac.sau.uvp",
  "rmac.sau.uvp.vpnz",
  "rmac.sau.uvp.vpz",
  "rmac.sau.vpnz",
  "rmac.sau.vpz",
  "rmac.uvp",
  "rmac.uvp.vpnz",
  "rmac.uvp.vpz",
  "rmac.vpnz",
  "rmac.vpz",
  "rmac_sau_vp",
  "rmac_vp",
  "rmad",
  "rmad.sau",
  "rmad.sau.uvp",
  "rmad.sau.uvp.vpnz",
  "rmad.sau.uvp.vpz",
  "rmad.sau.vpnz",
  "rmad.sau.vpz",
  "rmad.uvp",
  "rmad.uvp.vpnz",
  "rmad.uvp.vpz",
  "rmad.vpnz",
  "rmad.vpz",
  "rmad_vp",
  "rmod",
  "rmod.s",
  "rmod.z",
  "rol",
  "rol_nop",
  "ror",
  "ror_nop",
  "rotl",
  "rotr",
  "rprod",
  "rrt",
  "rrt_cos_acos_lutsel",
  "rsub",
  "rsub.s",
  "rsub.z",
  "rsum",
  "rts",
  "sau_nop",
  "sel",
  "set.br",
  "set.cgu",
  "set.creg",
  "set.loop",
  "set.lut",
  "set.nco",
  "set.prec",
  "set.range",
  "set.rot",
  "set.smode",
  "set.vraincr",
  "set.vrapg",
  "set.vraptr",
  "set.vraptrip",
  "set.vrarange1",
  "set.vrarange2",
  "set.xtrm",
  "set_loop_iter_instr",
  "set_loop_iu11_syn",
  "set_nco_iu16_is32_impl",
  "set_xtrm",
  "seta.vraincr",
  "seta.vrapg",
  "seta.vraptr",
  "seta.vraptrip",
  "seta_vraptrip_iu5_iu4",
  "setb.creg",
  "setb.loop",
  "setb.vraincr",
  "setb.vrapg",
  "setb.vraptr",
  "setb.vraptrip",
  "setb_loop_agx_instr",
  "setb_loop_agx_instr_set_loop_asx_lb_le",
  "setb_loop_agx_instr_syn_set",
  "setb_loop_iu11",
  "setb_page_rx_ipg_rpg_set",
  "setb_vraincr_rx_is11_set",
  "setb_vraptr_rx_iu11_set",
  "setb_vraptrip_iu4_iu5",
  "setc.loop",
  "setc_loop_agx_instr",
  "setc_loop_iter",
  "setip",
  "sets.creg",
  "sextb",
  "sexth",
  "sign",
  "sin",
  "sl",
  "sp2int",
  "sr",
  "sr.s",
  "srt",
  "srt_sin_asin_mvbat",
  "st",
  "st.br",
  "st.high",
  "st.laddr",
  "st.laddr.u",
  "st.laddr.w",
  "st.low",
  "st.sc",
  "st.u",
  "st.u.x2",
  "st.uline",
  "st.uline.llr8",
  "st.uline.llr8half",
  "st.w",
  "st.w.br",
  "st.x2",
  "st_agx_is15_real_imag_zero",
  "st_agx_is18_zero",
  "st_agy_agz_h",
  "st_agy_agz_u_gz",
  "st_agy_is9_gx_st",
  "st_agy_is9_gx_st_zero",
  "st_agy_is9_gx_zero",
  "st_agy_is9_h_zero",
  "st_agy_is9_u_gx_st",
  "st_agy_is9_u_gx_st_zero",
  "st_agy_is9_u_gx_zero",
  "st_gy_axis18_zero",
  "st_gy_spis21_zero",
  "st_high_agx_is16_gz_zero",
  "st_high_agx_is16_iu8_zero",
  "st_low_agx_is16_gz_zero",
  "st_low_agx_is16_iu8_zero",
  "st_sp_is10_gx_zero",
  "st_sp_is10_h_zero",
  "st_u_agy_agz_h",
  "st_u_agy_agz_u_gz",
  "st_u_agy_is9_gx_zero",
  "st_u_agy_is9_h_zero",
  "st_u_agy_u_agz_gz",
  "st_u_agy_u_is9_h_zero",
  "st_u_ay_is9_gx_st",
  "st_u_ay_is9_gx_st_zero",
  "st_u_gy_agxis18_zero",
  "st_u_gy_spis21_zero",
  "st_u_sp_is10_gx_zero",
  "st_u_sp_u_is10_h_zero",
  "st_u_x2_agy_agz_u_gz",
  "st_u_x2_agy_u_agz_gz",
  "st_w_agx_is18_zero",
  "st_x2_agy_agz_u_gz",
  "sta",
  "sta.sc",
  "sta.w",
  "sta_laddr_sc_agx_zero",
  "sta_line_agx_is9_st",
  "sta_line_agx_is9_st_zero",
  "sta_line_agx_is9_zero",
  "sta_w_line_agx_is9_st",
  "sta_w_line_agx_is9_st_zero",
  "sta_w_line_agx_is9_zero",
  "stb",
  "stb.laddr",
  "stb.laddr.u",
  "stb.u",
  "stb_agx_is9_i8_zero",
  "stb_gy_agx_is18_zero",
  "stb_gy_agxis18_zero",
  "stb_u_gy_agxis18_zero",
  "stbc",
  "stbc.u",
  "stbc_gy_agx_is18_zero",
  "stbc_gy_agxis18_zero",
  "stbc_u_gy_agxis18_zero",
  "stbs",
  "stbs.u",
  "stbs_agx_u_is9_gz_st",
  "stbs_agx_u_is9_gz_st_zero",
  "stbs_agx_u_is9_gz_zero",
  "stbs_ay_is9_gz_st",
  "stbs_ay_is9_gz_st_zero",
  "stbs_ay_is9_gz_zero",
  "stbs_u_ay_is9_gz_st",
  "stbs_u_ay_is9_gz_st_zero",
  "stbs_u_ay_is9_gz_zero",
  "stc",
  "stc.u",
  "stc.w",
  "stc_agx_is18_gy_zero",
  "stc_agx_is18_u_gy_st_zero",
  "stc_agx_is18_u_gy_zero",
  "stc_agx_is18_zero",
  "stc_agy_spis21_zero",
  "stc_sp_is21_u_agy_st_zero",
  "stc_sp_is21_u_agy_zero",
  "stc_u_agy_spis21_zero",
  "stc_u_gy_agxis18_zero",
  "stc_w_agx_is18_zero",
  "sth",
  "sth.laddr",
  "sth.laddr.u",
  "sth.u",
  "sth_agx_agy_gz",
  "sth_agx_agy_pi_gz",
  "sth_agx_is9_i16_zero",
  "sth_agy_is9_gz_st",
  "sth_agy_is9_gz_st_zero",
  "sth_agy_is9_gz_zero",
  "sth_agy_u_is9_gz_st",
  "sth_agy_u_is9_gz_st_zero",
  "sth_agy_u_is9_gz_zero",
  "sth_gy_agx_is18_zero",
  "sth_gy_agxis18_zero",
  "sth_iu21_i16",
  "sth_u_agx_agy_gz",
  "sth_u_gy_agxis18_zero",
  "sthc",
  "sthc.u",
  "sthc_gy_agx_is18_zero",
  "sthc_gy_agxis18_zero",
  "sthc_gy_sp_is21_sth_zero",
  "sthc_gy_sp_is21_zero",
  "sthc_gy_spis21_sth_zero",
  "sthc_gy_spis21_zero",
  "sthc_u_gy_agxis18_zero",
  "sthc_u_gy_spis21_sth_zero",
  "sthc_u_gy_spis21_zero",
  "sths",
  "sths.u",
  "sths_u_agx_is9_gz_line0_st",
  "sths_u_agx_is9_gz_st_zero",
  "sths_u_agx_is9_gz_zero",
  "stld",
  "stld.laddr",
  "stld_laddr_az_is9_zero",
  "stld_laddr_is9_az_zero",
  "stm",
  "stm_sp_is10_iu5_zero",
  "sts",
  "sts.u",
  "sts_sp_is10_gx_zero",
  "sts_u_sp_is10_gx_zero",
  "stw",
  "stw_iu20_i32",
  "stx_iu22_gx_impl",
  "sub",
  "subd",
  "subs",
  "sum1",
  "swbreak",
  "swbreak_hi",
  "swbreak_lo",
  "swi",
  "tcmdec",
  "tcmenc",
  "vacs",
  "vpp",
  "wr.even",
  "wr.fft1",
  "wr.fft2",
  "wr.fft3",
  "wr.fft4",
  "wr.fft5",
  "wr.fft6",
  "wr.fft7",
  "wr.fftn",
  "wr.fn",
  "wr.fn1",
  "wr.hlinecplx",
  "wr.straight",
  "wr_even_fft3",
  "wr_fft7_fft2",
  "wr_fftn_fft1",
  "wr_fn1_fft6",
  "wr_fn_fft5",
  "wr_nop",
  "wr_straight_fft4",
  "xor",
  "xord",
  "xors",
  "xtrm",
  "zextb",
  "zexth",
};

static int num_instr_names = 669;

static const char *instr_pfx_fields[] ATTRIBUTE_UNUSED = {
   0 };

static int num_instr_pfx_fields ATTRIBUTE_UNUSED = 0;

//
// Helper code.
//

 void adjustCurrLabel (  ) {
      if ( 2 >= 2 ) {
            if ( hasLabel (  ) ) {
                  adjustCurLabel ( 8 ) ;
              }
        }
}

static bool canExchangeOpBS ( adl::InstrInfo & ii ) {
       bool fRetVal = true ;
      if ( ii . instrHasAttrVal ( instr_inst , "mvS_sp_aY_mv" ) ) {
            if ( ! isRegA ( ii . getOpValue ( 0 ) ) ) {
                  fRetVal = false ;
              }
        }
      if ( ii . instrHasAttrVal ( instr_inst , "mvS_aX_sp_mv" ) ) {
            if ( ! isRegA ( ii . getOpValue ( 0 ) ) ) {
                  fRetVal = false ;
              }
        }
      if ( ii . instrHasAttrVal ( instr_inst , "mvS_aX_agY_mv" ) ) {
            if ( ( ! isRegA ( ii . getOpValue ( 0 ) ) ) && ( ! isRegA ( ii . getOpValue ( 1 ) ) ) ) {
                  fRetVal = false ;
              }
        }
      return fRetVal ;
}

static bool canExchangeOpCtoOpSld ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      if ( ! instrCS -> instrHasAttr ( instr_opCS ) ) return false ;
      if ( instrCS -> instrHasAttrVal ( instr_inst , "ld_gX_sp_Is10" ) && isRegG ( instrCS -> getOpValue ( 0 ) ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 1 ) , 10 ) ) {
            * instrS = createInstr ( "ld_gX_sp_Is10" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        } else if ( instrCS -> instrHasAttrVal ( instr_inst , "ld_u_gX_sp_Is10" ) && isRegG ( instrCS -> getOpValue ( 0 ) ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 1 ) , 10 ) ) {
            * instrS = createInstr ( "ld_u_gX_sp_Is10" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        }
      return false ;
}

static bool canExchangeOpCtoOpSldb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

static bool canExchangeOpCtoOpSldh ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

static bool canExchangeOpCtoOpSst ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      if ( ! instrCS -> instrHasAttr ( instr_opCS ) ) return false ;
      if ( instrCS -> instrHasAttrVal ( instr_inst , "st_u_sp_Is10_gX" ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 0 ) , 10 ) && isRegG ( instrCS -> getOpValue ( 1 ) ) ) {
            * instrS = createInstr ( "st_u_sp_Is10_gX" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        } else if ( instrCS -> instrHasAttrVal ( instr_inst , "st_sp_Is10_gX" ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 0 ) , 10 ) && isRegG ( instrCS -> getOpValue ( 1 ) ) ) {
            * instrS = createInstr ( "st_sp_Is10_gX" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        }
      return false ;
}

static bool canExchangeOpCtoOpSstb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

static bool canExchangeOpCtoOpSsth ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

 bool checkCurrentBundle ( adl::InstrBundle & currB ) {
       bool retVal = false ;
      switch ( currB . size (  ) ) {
            case 1 : {
                  retVal = isOpS ( currB [ 0 ] ) ;
                  break ;
              }
            case 2 : {
                  if ( isOpS ( currB [ 0 ] ) && isNotOpSButAllowedToCompact ( currB [ 1 ] ) || isOpS ( currB [ 1 ] ) && isNotOpSButAllowedToCompact ( currB [ 0 ] ) ) {
                        retVal = true ;
                    }
                  break ;
              }
        }
       ;
      retVal &= ( ! inDelaySlot ( currB ) ) ;
      retVal &= ( ! hasLabel (  ) ) ;
      return retVal ;
}

 bool checkLoopConditions ( adl::InstrBundle & currB ) {
      static bool fCompactable = true ;
       int size = currB . size (  ) ;
      for (  int i = 0 ; i < size ; i ++ ) {
            if ( false != currB [ i ] . instrHasAttr ( instr_loop ) && false == currB [ i ] . instrHasAttr ( instr_loop_begin ) && false == currB [ i ] . instrHasAttr ( instr_loop_end ) ) {
                  fCompactable = false ;
              }
            if ( false != currB [ i ] . instrHasAttr ( instr_loop_end ) ) {
                  fCompactable = true ;
                  return false ;
              }
        }
      return fCompactable ;
}

 bool checkNextBundle ( adl::InstrBundle & nextB ) {
       bool retVal = false ;
      if ( 1 == nextB . size (  ) ) {
            if ( isOpS ( nextB [ 0 ] ) ) {
                  retVal = true ;
              }
        }
      return retVal ;
}

 bool compactOpSes ( adl::InstrBundle & b ) {
       bool fRetVal = false ;
       adl::InstrBundle & prior = getPriorPacket ( 1 ) ;
      if ( compactable ( b , prior ) ) {
            b . push_back ( prior [ 0 ] ) ;
            prior . pop_back (  ) ;
            fRetVal = true ;
        }
      return fRetVal ;
}

 bool compactable ( adl::InstrBundle & currB , adl::InstrBundle & nextB ) {
       bool retVal = false ;
      if ( checkLoopConditions ( currB ) && checkCurrentBundle ( currB ) && checkNextBundle ( nextB ) ) {
            retVal = true ;
        }
      return retVal ;
}

 bool compactableCS ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
       adl::InstrInfo instrCS = ii ;
       adl::InstrInfo instrS ;
      if ( canExchangeOpCtoOpSld ( & instrCS , & instrS ) || canExchangeOpCtoOpSldb ( & instrCS , & instrS ) || canExchangeOpCtoOpSldh ( & instrCS , & instrS ) || canExchangeOpCtoOpSst ( & instrCS , & instrS ) || canExchangeOpCtoOpSsth ( & instrCS , & instrS ) || canExchangeOpCtoOpSstb ( & instrCS , & instrS ) ) {
            fRetVal = true ;
        }
      return fRetVal ;
}

 uint32_t conjNcoValue ( const bits < 2 > & mode , const bits < 32 > & imm ) {
      return ( mode == 2 ) && ( imm . get ( 31 ) ) ;
}

static bool createOpSVpZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVp , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posS ) ) return false ;
      format3OpSHandling ( posS , b ) ;
      ii = combineInstr ( 12 , "opXSVpZ" , posX [ 0 ] , posS [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVp , posVsau , posZ ) ;
      return true ;
}

static bool createOpXBAVZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posB ) || ( 0 == posA ) || ( 0 == posVld ) ) return false ;
      ii = combineInstr ( 13 , "opXBAVZ" , posX [ 0 ] , posB [ 0 ] , posA [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVau , posVsau , posZ ) ;
      return true ;
}

static bool createOpXBAVaZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posB ) || ( 0 == posA ) || ( 0 == posVld ) ) return false ;
      ii = combineInstr ( 12 , "opXBAVaZ" , posX [ 0 ] , posB [ 0 ] , posA [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsauDot , posZ ) ;
      return true ;
}

static bool createOpXCVZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posC ) ) return false ;
      ii = combineInstr ( 12 , "opXCVZ" , posX [ 0 ] , posC [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVau , posVsau , posZ ) ;
      return true ;
}

static bool createOpXCVaZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posC ) ) return false ;
      ii = combineInstr ( 11 , "opXCVaZ" , posX [ 0 ] , posC [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsauDot , posZ ) ;
      return true ;
}

static bool createOpXDZInstr ( int * posD , int * posX , int & posZ , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posD ) ) return false ;
      ii = combineInstr ( 3 , "opXDZ" , posX [ 0 ] , posD [ 0 ] , posZ ) ;
      return true ;
}

static bool createOpXSVZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posS ) ) return false ;
      format3OpSHandling ( posS , b ) ;
      ii = combineInstr ( 12 , "opXSVZ" , posX [ 0 ] , posS [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsau , posVau , posZ ) ;
      return true ;
}

static bool createOpXSVaZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posS ) ) return false ;
      format3OpSHandling ( posS , b ) ;
      ii = combineInstr ( 11 , "opXSVaZ" , posX [ 0 ] , posS [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsauDot , posZ ) ;
      return true ;
}

static bool createOpXVpAVZInstr ( int & posVp , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posA ) || ( 0 == posVld ) ) return false ;
      ii = combineInstr ( 12 , "opXVpAVZ" , posX [ 0 ] , posVp , posA [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsau , posZ ) ;
      return true ;
}

static bool createOpXXSSZInstr ( int & extS , int * posX , int & posZ , int * posS , bool & extV , adl::InstrInfo & ii_S , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posS ) || ( 0 == posX ) ) {
            return false ;
        }
       bool fInstrConstructed = false ;
      if ( extS == 2 ) {
            format3OpSHandlingHiLo ( posS , b ) ;
            ii = combineInstr ( 5 , "opXXSSZ" , posX [ 1 ] , posX [ 0 ] , posS [ 1 ] , posS [ 0 ] , posZ ) ;
            fInstrConstructed = true ;
        }
      if ( ( extS == 1 ) && ! extV ) {
            ii_S = createInstr ( "null" ) ;
            b . push_back ( ii_S ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
            format3OpSHandlingLo ( posS , b ) ;
            ii = combineInstr ( 5 , "opXXSSZ" , posX [ 1 ] , posX [ 0 ] , posS [ 1 ] , posS [ 0 ] , posZ ) ;
            fInstrConstructed = true ;
        }
      return fInstrConstructed ;
}

 int decideWhichInstrToBuild ( bool extVs0 , bool extVs1 , bool extVs2 , bool extVror , bool extVrol , bool extVwr , bool extVau , bool extVsau , bool extVsauDot , bool extVp , bool extV , bool extZ , bool extFNOP , bool extLOOPEND , bool extDONE , bool extLOOPBREAK , int extA , int extB , int extC , int extD , int extS , int extVld , int extX , int extNOP ) {
       int unknownInstrToBuild = 0xff ;
      if ( ( extA == 1 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false == extVsauDot ) ) {
            return 1 ;
        }
      if ( ( extA == 1 ) && ( extB == 0 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false == extVsauDot ) ) {
            return 1 ;
        }
      if ( ( extA == 0 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false == extVsauDot ) ) {
            return 1 ;
        }
      if ( ( extA == 1 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false != extVsauDot ) ) {
            return 10 ;
        }
      if ( ( extA == 1 ) && ( extB == 0 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false != extVsauDot ) ) {
            return 10 ;
        }
      if ( ( extA == 0 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false != extVsauDot ) ) {
            return 10 ;
        }
      if ( ( ( extA == 1 ) && ( extVp == true ) && ( extVld <= 1 ) ) || ( ( extVp == true ) && ( extS == 0 ) ) ) {
            return 2 ;
        }
      if ( extS == 2 ) {
            return 3 ;
        }
      if ( ( extS == 1 ) && ! extV ) {
            return 3 ;
        }
      if ( ( extS == 1 ) && ( false != extVp ) ) {
            return 4 ;
        }
      if ( extC == 1 && extVld <= 1 && extVsauDot ) {
            return 9 ;
        }
      if ( extC == 1 && extVld <= 1 ) {
            return 5 ;
        }
      if ( extD == 1 ) {
            return 6 ;
        }
      if ( extS > 0 && false != extVsauDot ) {
            return 7 ;
        }
      if ( ( extS == 1 ) && ( extV && extVld <= 1 ) ) {
            return 8 ;
        }
      if ( false != extVsauDot ) {
            return 10 ;
        }
      if ( ( extA + extB + extC + extD + extS ) == 0 && ! extVp ) {
            if ( extV ) {
                  if ( extVld <= 1 ) {
                        return 1 ;
                    }
              } else {
                  extFNOP = true ;
              }
        }
      if ( extFNOP ) {
            return 1 ;
        }
      return unknownInstrToBuild ;
}

static void exchangeOpAtoOpB ( adl::InstrBundle & b , int & extB , int & extA , int & extVld , int * posA , int * posB ) {
      if ( ( 0 == posA ) || ( 0 == posB ) ) {
            return ;
        }
      if ( ( extA == 2 ) && ( extB == 0 ) && ( b [ posA [ 0 ] ] . instrHasAttr ( instr_opAB ) || b [ posA [ 1 ] ] . instrHasAttr ( instr_opAB ) || b [ posA [ 0 ] ] . instrHasAttr ( instr_adl_internal_op_AB ) || b [ posA [ 1 ] ] . instrHasAttr ( instr_adl_internal_op_AB ) ) ) {
             int num_instr_opA = extA ;
             bool exchangeDone = false ;
            for (  int index = 0 ; index < num_instr_opA ; index ++ ) {
                  if ( ! ( b [ posA [ index ] ] . instrHasAttr ( instr_opAB ) || b [ posA [ index ] ] . instrHasAttr ( instr_adl_internal_op_AB ) ) ) {
                        continue ;
                    }
                  if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAptr_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAptr_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAptr_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAptr_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAincr_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAincr_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAincr_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAincr_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange2_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange2_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange1_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange1_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange2_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange2_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange1_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange1_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rX_Iu11_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rX_Iu11_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAincr_rX_Is11_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAincr_rX_Is11_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_page_rX_ipg_rpg_set" ) ) {
                        b . push_back ( createInstr ( "setB_page_rX_ipg_rpg_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 2 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 2 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 2 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rStrV_Iu3_Iu4_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rStrV_Iu3_Iu4_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptrIP_Iu4_Iu5_set" ) ) {
                        if ( ( b [ posA [ index ] ] . getOpValue ( 0 ) >= 0 ) && ( b [ posA [ index ] ] . getOpValue ( 0 ) < 16 ) ) {
                              b . push_back ( createInstr ( "setB_VRAptrIP_Iu4_Iu5_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_agX_agY_ld" ) ) {
                        if ( 0 == b [ posA [ index ] ] . getOpValue ( 0 ) ) {
                              b . push_back ( createInstr ( "ldB_agX_agY_ld" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 2 ) , b [ posA [ index ] ] . getOpValue ( 3 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_line_agX_is5_wide_imm_ld" ) ) {
                        b . push_back ( createInstr ( "ldB_line_agX_is5_wide_imm_ld" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_line_agX_is5_line0" ) ) {
                        if ( fitsSignedOnNbits ( b [ posA [ index ] ] . getOpValue ( 1 ) , 5 ) ) {
                              b . push_back ( createInstr ( "ldB_line_agX_is5_line0" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_line_agX_is5_ld_line1" ) ) {
                        if ( fitsSignedOnNbits ( b [ posA [ index ] ] . getOpValue ( 1 ) , 5 ) ) {
                              b . push_back ( createInstr ( "ldB_line_agX_is5_ld_line1" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
                    }
                  if ( exchangeDone ) {
                        break ;
                    }
              }
        }
}

 bool exchangeOpBtOpS ( adl::InstrBundle & bb ) {
       bool fRetVal = false ;
       bool Vp = false ;
       int size = bb . size (  ) ;
       int count = 0 ;
      for (  int index = 0 ; index < size ; index ++ ) {
            if ( isOpS ( bb [ index ] ) ) {
                  count ++ ;
              }
            if ( bb [ index ] . instrHasAttr ( instr_opVp ) ) {
                  Vp = true ;
              }
        }
      if ( count > 1 || false != Vp ) {
            fRetVal = true ;
        }
      return fRetVal ;
}

static void exchangeOpBtoOpS ( adl::InstrBundle & b , int & extB , int & extS , int * posB , int * posS ) {
      if ( posB == 0 || posS == 0 ) return ;
      if ( extB > 0 && b [ posB [ extB - 1 ] ] . instrHasAttr ( instr_opBS ) ) {
             adl::InstrInfo instrB = b [ posB [ extB - 1 ] ] ;
             int posInstrS = posB [ extB - 1 ] + 1 ;
            if ( instrB . instrHasAttrVal ( instr_inst , "mvS_sp_aY_mv" ) ) {
                  if ( canExchangeOpBS ( instrB ) ) {
                        b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_sp_aY_mv" , instrB . getOpValue ( 0 ) ) ) ;
                        extB -- ;
                    }
              } else if ( instrB . instrHasAttrVal ( instr_inst , "mvS_aX_sp_mv" ) ) {
                  if ( canExchangeOpBS ( instrB ) ) {
                        b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_aX_sp_mv" , instrB . getOpValue ( 0 ) ) ) ;
                        extB -- ;
                    }
              } else if ( instrB . instrHasAttrVal ( instr_inst , "mvS_aX_agY_mv" ) ) {
                  if ( canExchangeOpBS ( instrB ) ) {
                        if ( ! isRegA ( instrB . getOpValue ( 1 ) ) ) {
                              b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_aX_agY_mv" , instrB . getOpValue ( 0 ) , instrB . getOpValue ( 1 ) ) ) ;
                          } else {
                              b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_agX_aY_mv" , instrB . getOpValue ( 0 ) , instrB . getOpValue ( 1 ) ) ) ;
                          }
                        extB -- ;
                    }
              } else if ( instrB . instrHasAttrVal ( instr_inst , "set_creg_creg_Iu4_opS" ) ) {
                  b . insert ( b . begin (  ) + posInstrS , createInstr ( "set_creg_creg_Iu4_opS" , instrB . getOpValue ( 0 ) , instrB . getOpValue ( 1 ) ) ) ;
                  extB -- ;
              }
        }
}

static bool exchangeOpCtoOpA ( adl::InstrBundle & b , int idx , int & extA , int * posA ) {
      return false ;
}

static bool exchangeOpCtoOpB ( adl::InstrBundle & b , int idx , int & extB ) {
       int bundleEntrySize = b . size (  ) ;
      if ( b [ idx ] . instrHasAttr ( instr_opCB ) && extB == 0 ) {
             adl::InstrInfo instrC = b [ idx ] ;
            if ( instrC . instrHasAttrVal ( instr_inst , "set_loop_Iu11_syn" ) ) {
                  if ( fitsUnsignedOnNbits ( instrC . getOpValue ( 0 ) , 11 ) ) {
                        b . push_back ( createInstr ( "set_loop_Iu11_syn" , instrC . getOpValue ( 0 ) ) ) ;
                    }
              } else if ( instrC . instrHasAttrVal ( instr_inst , "setB_loop_agX_INSTR_syn_set" ) ) {
                  if ( fitsUnsignedOnNbits ( instrC . getOpValue ( 1 ) - 1 , 5 ) ) {
                        b . push_back ( createInstr ( "setB_loop_agX_INSTR_syn_set" , instrC . getOpValue ( 0 ) , instrC . getOpValue ( 1 ) ) ) ;
                    }
              } else if ( instrC . instrHasAttrVal ( instr_inst , "setB_loop_agX_INSTR_set_loop_asX_Lb_Le" ) ) {
                  return false ;
                  if ( fitsUnsignedOnNbits ( ( instrC . getOpValue ( 2 ) - instrC . getOpValue ( 1 ) ) / 2 , 5 ) ) {
                        b . push_back ( createInstr ( "setB_loop_agX_INSTR_set_loop_asX_Lb_Le" , instrC . getOpValue ( 0 ) , instrC . getOpValue ( 1 ) , instrC . getOpValue ( 2 ) ) ) ;
                    }
              }
        }
      return ( b . size (  ) > bundleEntrySize ) ;
}

static bool exchangeOpCtoOpS ( adl::InstrBundle & b , int idx , int & extS ) {
       int bundleEntrySize = b . size (  ) ;
      if ( b [ idx ] . instrHasAttr ( instr_opCS ) && extS < 2 ) {
             adl::InstrInfo instrCS = b [ idx ] ;
             adl::InstrInfo instrS ;
            if ( canExchangeOpCtoOpSld ( & instrCS , & instrS ) || canExchangeOpCtoOpSldb ( & instrCS , & instrS ) || canExchangeOpCtoOpSldh ( & instrCS , & instrS ) || canExchangeOpCtoOpSst ( & instrCS , & instrS ) || canExchangeOpCtoOpSsth ( & instrCS , & instrS ) || canExchangeOpCtoOpSstb ( & instrCS , & instrS ) ) {
                  b . insert ( b . begin (  ) + idx + 1 , instrS ) ;
              }
        }
      return ( b . size (  ) > bundleEntrySize ) ;
}

static void exchangeOpDtoOpS ( adl::InstrBundle & b , int & extD , int & extS , bool extV , int * posD , int * posS ) {
      if ( 0 == posD || 0 == posS ) {
            return ;
        }
      if ( extD > 0 && b [ posD [ 0 ] ] . instrHasAttr ( instr_opDS ) ) {
             bool smallOperand = false ;
             int posInstrS = posD [ 0 ] + 1 ;
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "mvS_z_gZ_Iu16_mv_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 3 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_z_gZ_Iu16_mv_z" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_z_gZ_Iu16_mv_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "addS_ucc_z_gZ_Iu16_add_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 5 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "addS_ucc_z_gZ_Iu16_add_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) , b [ posD [ 0 ] ] . getOpValue ( 3 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "addS_ucc_z_gZ_Iu16_add_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "subS_ucc_z_gZ_Iu16_sub_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 5 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "subS_ucc_z_gZ_Iu16_sub_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) , b [ posD [ 0 ] ] . getOpValue ( 3 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "subS_ucc_z_gZ_Iu16_sub_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "and_z_gX_Iu16" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "and_z_gX_Iu16" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "and_z_gX_Iu16" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "orS_gX_Iu16_or" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "orS_gX_Iu16_or" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "orS_gX_Iu16_or" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "cmpS_z_gZ_Iu16_cmp_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 3 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "cmpS_z_gZ_Iu16_cmp_z" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "cmpS_z_gZ_Iu16_cmp_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "xorS_gX_Iu16_xor" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "xorS_gX_Iu16_xor" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "xorS_gX_Iu16_xor" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "mpyS_z_gZ_Iu16_mpy_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "mpyS_z_gZ_Iu16_mpy_z" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "mpyS_z_gZ_Iu16_mpy_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
        }
}

static bool fitsSignedOnNbits ( int32_t val , int n ) {
      return ( val >= - ( 1 << ( n - 1 ) ) && val < ( 1 << ( n - 1 ) ) ) ;
}

static bool fitsUnsignedOnNbits ( uint32_t val , int n ) {
      return val < ( 1 << n ) ;
}

static void format3OpSHandling ( int * posS , adl::InstrBundle & b ) {
      if ( 0 == posS ) return ;
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_gZ_opS_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_h ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_h_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ld_gZ_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_gZ_Iu19_opS_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ld_h_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_H_Iu19_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "mv_sp_Iu20_opS_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_unsign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_unsign_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_sign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_sign_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_sth_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "sth_I_gZ_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      return ;
}

static void format3OpSHandlingHiLo ( int * posS , adl::InstrBundle & b ) {
      if ( 0 == posS ) return ;
      format3OpSHandlingLo ( posS , b ) ;
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "st_Iu19_gZ_opS_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_h ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "st_Iu19_h_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ld_gZ_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ld_gZ_Iu19_opS_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ld_h_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ld_H_Iu19_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "mv_sp_Iu20_opS_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_unsign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ldh_s_gZ_I_unsign_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_sign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ldh_s_gZ_I_sign_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_sth_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "sth_I_gZ_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      return ;
}

static void format3OpSHandlingLo ( int * posS , adl::InstrBundle & b ) {
      if ( 0 == posS ) return ;
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_st_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_gZ_opS_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_st_Iu19_h ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_h_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ld_gZ_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_gZ_Iu19_opS_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ld_h_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_H_Iu19_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_mv_sp_Iu20 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "mv_sp_Iu20_opS_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_unsign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_unsign_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_sign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_sign_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_sth_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "sth_I_gZ_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
}

 uint32_t im17s2imXs ( uint32_t u17 , uint8_t width ) {
       const int32_t IMM_RANGE = ( 1 << ( width - 1 ) ) ;
       const int32_t LINE_SIZE = AU_NUM * 8 ;
       int32_t imme9s ;
       int32_t tmp ;
      if ( u17 & ( 1 << 16 ) ) u17 |= 0xFFFE0000 ; else u17 &= 0x0001FFFF ;
      tmp = u17 ;
      imme9s = ( ( tmp >= - IMM_RANGE ) && ( tmp < IMM_RANGE ) ) ? tmp : ( tmp % LINE_SIZE ) ? tmp : tmp / LINE_SIZE ;
      if ( ( imme9s < - IMM_RANGE ) || ( imme9s > ( IMM_RANGE - 1 ) ) ) {
            { std::ostringstream ss; ss    <<  "Immediate value exceeds allowed range!!!" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
      if ( ( ( tmp < - IMM_RANGE ) || ( tmp > ( IMM_RANGE - 1 ) ) ) && ( tmp % LINE_SIZE ) ) {
            { std::ostringstream ss; ss    <<  "Invalid Is17: not a multiple of (AU_NUM * 8)!" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
      return ( uint32_t  ) imme9s ;
}

 uint32_t im17s2line ( uint32_t u17 , uint8_t width ) {
       const int32_t IMM_RANGE = ( 1 << ( width - 1 ) ) ;
       const int32_t LINE_SIZE = AU_NUM * 8 ;
       uint32_t line = 0 ;
       int32_t tmp ;
      if ( u17 & ( 1 << 16 ) ) u17 |= 0xFFFE0000 ; else u17 &= 0x0001FFFF ;
      tmp = u17 ;
      if ( ( tmp >= - IMM_RANGE ) && ( tmp < IMM_RANGE ) ) line = 0 ; else if ( ! ( tmp % LINE_SIZE ) ) line = 1 ;
      return line ;
}

 bool inDelaySlot ( adl::InstrBundle & currB ) {
       bool retVal = false ;
      static int currentlyInDelaySlot = 0 ;
      static const int DELAY_SLOT_DELAY = 2 ;
      if ( 0 == currentlyInDelaySlot ) {
             AdlTypeof( currB . size (  ) ) size = currB . size (  ) ;
            for (  int i = 0 ; i < size ; i ++ ) {
                  if ( currB [ i ] . instrHasAttr ( instr_jmp_jsr ) ) {
                        currentlyInDelaySlot = DELAY_SLOT_DELAY ;
                        retVal = true ;
                        break ;
                    }
                  if ( currB [ i ] . instrHasAttr ( instr_rts ) ) {
                        currentlyInDelaySlot = DELAY_SLOT_DELAY ;
                        retVal = true ;
                        break ;
                    }
              }
        } else {
            currentlyInDelaySlot -- ;
            retVal = true ;
        }
      return retVal ;
}

 int32_t is32NcoValue ( const bits < 2 > & mode , const bits < 32 > & imm ) {
      return conjNcoValue ( mode , imm ) ? ( ( imm . int32 (  ) < 0 ) ? - imm . int32 (  ) : imm . int32 (  ) ) : imm . int32 (  ) ;
}

 bool isNotOpSButAllowedToCompact ( adl::InstrInfo & ii ) {
      return ii . instrHasAttr ( instr_loop_begin ) ;
}

 bool isOpS ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
      fRetVal = ii . instrHasAttr ( instr_opS ) ;
      if ( false == fRetVal ) {
            if ( false != ii . instrHasAttr ( instr_opDS ) ) {
                  fRetVal = opDSCheckIfExchangable ( ii ) ;
              }
        }
      if ( false == fRetVal ) {
            fRetVal = ii . instrHasAttr ( instr_opBS ) ;
            if ( false != fRetVal ) {
                  fRetVal = ! notCompactableBS ( ii ) ;
              }
        }
      if ( false == fRetVal ) {
            fRetVal = ii . instrHasAttr ( instr_opCS ) ;
            if ( false != fRetVal ) {
                  fRetVal = compactableCS ( ii ) ;
              }
        }
      return fRetVal ;
}

static bool isRegA ( uint32_t idx ) {
      return idx > 11 ;
}

static bool isRegG ( uint32_t idx ) {
      return idx <= 11 ;
}

 uint32_t iu4even ( bits < 4 > iu4 ) {
      if ( iu4 ( 0 ) . uint32 (  ) ) { std::ostringstream ss; ss    <<  "Iu4 field must be even!" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
      return iu4 . uint32 (  ) ;
}

 uint32_t log2_fun_as ( uint32_t num ) {
       int current_position = 0 ;
      if ( ( ( num % 2 ) != 0 ) || ( num < 1 ) || ( num > 512 ) ) {
            { std::ostringstream ss; ss    <<  "Invalid log2() argument: "  <<  num ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
      static const unsigned char log2_table [ 16 ] = {
            0
            ,
            1
            ,
            1
            ,
            2
            ,
            2
            ,
            2
            ,
            2
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            4
        } ;
      if ( num > 16 ) return log2_table [ num / 32 - 1 ] + 5 ; else return log2_table [ num - 1 ] ;
}

 bool notCompactableBS ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
       std :: string iiName = ii . instrName (  ) ;
      if ( 0 == iiName . compare ( "nop_b" ) ) {
            fRetVal = true ;
        } else {
            fRetVal = ! canExchangeOpBS ( ii ) ;
        }
      return fRetVal ;
}

static bool opDSCheckIfExchangable ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
       std :: string iiName = ii . instrName (  ) ;
      if ( ( 0 == iiName . compare ( "addD_ucc_cond_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "subD_ucc_cond_gX_gY_I32" ) ) ) {
             bool cond = ( ii . num_operand_values (  ) >= 5 ) ;
            if ( cond ) fRetVal = ( 0 == ii . getOpValue ( 1 ) && 0xffff >= ii . getOpValue ( 3 ) && 0 <= ii . getOpValue ( 3 ) && ! ii . getArg ( 3 ) . is_symbol (  ) ) ; else fRetVal = ( 0xffff >= ii . getOpValue ( 2 ) && 0 <= ii . getOpValue ( 2 ) && ! ii . getArg ( 2 ) . is_symbol (  ) ) ;
        }
      if ( ( 0 == iiName . compare ( "mvD_gX_I32" ) ) || ( 0 == iiName . compare ( "cmpD_gX_I32" ) ) ) {
             bool cond = ( ii . num_operand_values (  ) >= 3 ) ;
            if ( cond ) fRetVal = ( 0 == ii . getOpValue ( 0 ) && 0xffff >= ii . getOpValue ( 2 ) && 0 <= ii . getOpValue ( 2 ) && ! ii . getArg ( 2 ) . is_symbol (  ) ) ; else fRetVal = ( 0xffff >= ii . getOpValue ( 1 ) && 0 <= ii . getOpValue ( 1 ) && ! ii . getArg ( 1 ) . is_symbol (  ) ) ;
        }
      if ( ( 0 == iiName . compare ( "xorD_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "andD_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "orD_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "mpyD_gX_gY_I32" ) ) ) {
             bool cond = ( ii . num_operand_values (  ) >= 4 ) ;
            if ( cond ) fRetVal = ( 0 == ii . getOpValue ( 0 ) && 0xffff >= ii . getOpValue ( 2 ) && 0 <= ii . getOpValue ( 2 ) && ! ii . getArg ( 2 ) . is_symbol (  ) ) ; else fRetVal = ( 0xffff >= ii . getOpValue ( 1 ) && 0 <= ii . getOpValue ( 1 ) && ! ii . getArg ( 1 ) . is_symbol (  ) ) ;
        }
      return fRetVal ;
}

static void validateInputOpA ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx ) {
      if ( ( * exts [ 0 ] + * exts [ 1 ] + * exts [ 5 ] >= 3 ) || ( extVp && * exts [ 0 ] > 0 ) || ( extVp && * exts [ 1 ] > 0 ) || * exts [ 2 ] > 0 || * exts [ 4 ] > 0 || * exts [ 3 ] > 0 || extFNOP || extDONE ) {
            { std::ostringstream ss; ss    <<  "Invalid opA instruction at the position of "  <<  bundleIdx + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
}

static void validateInputOpC ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx ) {
      if ( * exts [ 0 ] > 0 || * exts [ 1 ] > 0 || * exts [ 2 ] > 0 || * exts [ 4 ] > 0 || * exts [ 3 ] > 0 || extVp || extFNOP || extDONE ) {
            { std::ostringstream ss; ss    <<  "Invalid opC instruction at the position of "  <<  bundleIdx + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
}

static void validateInputOpS ( int * exts [  ] , bool extV , bool extFNOP , bool extDONE , int bundleIdx ) {
      if ( * exts [ 0 ] > 0 || * exts [ 1 ] > 0 || * exts [ 2 ] > 0 || * exts [ 4 ] >= 2 || ( * exts [ 4 ] == 1 && extV ) || * exts [ 3 ] > 0 || extFNOP || extDONE ) {
            { std::ostringstream ss; ss    <<  "Invalid opS instruction at the position of "  <<  bundleIdx + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
}

 uint32_t xtrm1b ( uint32_t xtrm_n ) {
      return ( xtrm_n > ( AU_NUM * 2 ) ) ;
}

 uint32_t xtrm6b ( uint32_t xtrm_n , bits < 1 > all_even ) {
      if ( ( all_even . uint32 (  ) == 1 ) && xtrm_n < 4 ) {
        }
      if ( xtrm_n > AU_NUM * 2 * 64 ) { std::ostringstream ss; ss    <<  "Invalid operand passed to xtrm6b: xtrm_n > AU_NUM*2*64" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
      if ( xtrm_n > ( AU_NUM * 2 ) ) {
            if ( ( xtrm_n % ( AU_NUM * 2 ) ) != 0 ) { std::ostringstream ss; ss    <<  "Invalid operand passed to xtrm6b: xtrm_n not a multiple of half line" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
            return xtrm_n / ( AU_NUM * 2 ) - 1 ;
        } else {
            if ( ( xtrm_n < 2 ) || ( xtrm_n > 128 ) || ( xtrm_n & ( xtrm_n - 1 ) ) ) { std::ostringstream ss; ss    <<  "Invalid operand passed to xtrm6b: xtrm_n not a power of 2 between 2 and half line" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
            return log2_fun_as ( xtrm_n ) ;
        }
}


static void post_packet_asm(adl::InstrBundle & b,int current_position ATTRIBUTE_UNUSED)
{
       adl::InstrBundle bb ;
       adl::InstrInfo ii , ii_S , ii_X , ii_Z , ii_V , ii_OpZ ;
       bool extVs0 = false , extVs1 = false , extVs2 = false , extVror = false , extVrol = false ;
       bool extVwr = false , extVau = false , extVsau = false , extVp = false ;
       bool extVsauDot = false ;
       bool extV = false , extZ = false ;
       bool extFNOP = false , extLOOPEND = false , extDONE = false , extLOOPBREAK = false ;
       int extA = 0 , extB = 0 , extC = 0 , extD = 0 , extS = 0 , extVld = 0 ;
       int extX = 0 , extNOP = 0 ;
       int posA [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posB [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posC [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posD [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posS [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posX [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posVld [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posVs0 = - 1 ;
       int posVs1 = - 1 ;
       int posVs2 = - 1 ;
       int posVror = - 1 ;
       int posVrol = - 1 ;
       int posVwr = - 1 ;
       int posVau = - 1 ;
       int posVsau = - 1 ;
       int posVp = - 1 ;
       int posVsauDot = - 1 ;
       int posZ = - 1 ;
       int * exts [ 8 ] = {
            & extA
            ,
            & extB
            ,
            & extC
            ,
            & extD
            ,
            & extS
            ,
            & extVld
            ,
            & extX
            ,
            & extNOP
        } ;
      if ( false ) {
            b [ 0 ] . instrHasAttr ( instr_opBA ) ;
            b [ 0 ] . instrHasAttr ( instr_opCA ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_st_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_st_Iu19_h ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ld_gZ_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ld_h_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ld_h_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_mv_sp_Iu20 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_sign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_unsign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_sth_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_st_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_st_Iu19_h ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_unsign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ld_h_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_sth_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_sign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ld_gZ_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_jmp_jsr ) ;
            b [ 0 ] . instrHasAttr ( instr_rts ) ;
            b [ 0 ] . instrHasAttr ( instr_null ) ;
            b [ 0 ] . instrHasAttr ( instr_loop_begin ) ;
            b [ 0 ] . instrHasAttr ( instr_loop_label ) ;
            b [ 0 ] . instrHasAttr ( instr_inst ) ;
            b [ 0 ] . instrHasAttr ( instr_vcpu1 ) ;
            b [ 0 ] . instrHasAttr ( instr_vcpu2 ) ;
            b [ 0 ] . instrHasAttr ( instr_vcpu3 ) ;
            b [ 0 ] . instrHasAttr ( instr_wide_imm ) ;
            b [ 0 ] . instrHasAttr ( instr_var ) ;
            b [ 0 ] . instrHasAttr ( instr_set_prec ) ;
            b [ 0 ] . instrHasAttr ( instr_set_smode ) ;
            b [ 0 ] . instrHasAttr ( instr_lut ) ;
            b [ 0 ] . instrHasAttr ( sau_out_nco ) ;
            b [ 0 ] . instrHasAttr ( param_ATAN_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_CCP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_EXP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_LD_ELEM_REORDER ) ;
            b [ 0 ] . instrHasAttr ( param_LOG2_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_LUT_TABLE_COUNT ) ;
            b [ 0 ] . instrHasAttr ( param_NCO_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_RCP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_RF_2SCOMP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_RRT_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_SCALAR_FP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_SIN_COS_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_ST_LLR8_QAM_ENABLE ) ;
            b [ 0 ] . instrHasAttr ( param_STACK_OFFSET ) ;
            b [ 0 ] . instrHasAttr ( param_UNALIGN ) ;
            b [ 0 ] . instrHasAttr ( param_VEC_PRED_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_VEC_RED_PRESENT ) ;
        }
       bool exchangedOpBtoOpS = compactOpSes ( b ) ;
      if ( false == exchangedOpBtoOpS ) {
            exchangedOpBtoOpS = exchangeOpBtOpS ( b ) ;
        }
      adjustCurrLabel (  ) ;
       int Size = b . size (  ) ;
       bool extFlag , formatFlag = true ;
      if ( ( Size < 1 ) || ( Size > 13 ) ) {
            formatFlag = false ;
            { std::ostringstream ss; ss    <<  "Invalid instruction formation size: "  <<  Size ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        } else {
            for (  int i = 0 ; i < b . size (  ) ; ++ i ) {
                  extFlag = false ;
                  if ( b [ i ] . instrHasAttr ( instr_opA ) ) {
                        validateInputOpA ( exts , extVp , extFNOP , extDONE , i ) ;
                        posA [ extA ++ ] = i ;
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opB ) ) {
                        if ( ( extA + extB + extVld >= 3 ) || extVp || extC > 0 || ( extS > 0 && false == b [ i ] . instrHasAttr ( instr_opBS ) ) || extD > 0 || extFNOP || extDONE ) {
                              { std::ostringstream ss; ss    <<  "Invalid opB instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posB [ extB ++ ] = i ;
                              if ( exchangedOpBtoOpS ) {
                                    exchangeOpBtoOpS ( b , extB , extS , posB , posS ) ;
                                }
                              extFlag = true ;
                          }
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opC ) ) {
                        if ( exchangeOpCtoOpA ( b , i , extA , posA ) ) continue ;
                        if ( exchangeOpCtoOpB ( b , i , extB ) ) continue ;
                        if ( exchangeOpCtoOpS ( b , i , extS ) ) continue ;
                        validateInputOpC ( exts , extVp , extFNOP , extDONE , i ) ;
                        posC [ extC ++ ] = i ;
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opD ) ) {
                        if ( extA > 0 || extB > 0 || extC > 0 || ( extS > 0 && false == b [ i ] . instrHasAttr ( instr_opDS ) ) || ( extS > 0 && false != b [ i ] . instrHasAttr ( instr_opDS ) && false == opDSCheckIfExchangable ( b [ i ] ) ) || ( extV && false == b [ i ] . instrHasAttr ( instr_opDS ) ) || ( extV && false != b [ i ] . instrHasAttr ( instr_opDS ) && false == opDSCheckIfExchangable ( b [ i ] ) ) || ( extD > 0 ) || extFNOP || extDONE ) {
                              { std::ostringstream ss; ss    <<  "Invalid opD instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posD [ extD ++ ] = i ;
                              extFlag = true ;
                              if ( false != b [ i ] . instrHasAttr ( instr_opDS ) && false != opDSCheckIfExchangable ( b [ i ] ) ) {
                                    exchangeOpDtoOpS ( b , extD , extS , extV , posD , posS ) ;
                                    continue ;
                                }
                          }
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opS ) ) {
                        validateInputOpS ( exts , extV , extFNOP , extDONE , i ) ;
                        posS [ extS ++ ] = i ;
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opV ) ) {
                        if ( extS >= 2 || extDONE || ( extD > 0 && false == b [ posD [ 0 ] ] . instrHasAttr ( instr_opDS ) ) || ( extD > 0 && true == b [ posD [ 0 ] ] . instrHasAttr ( instr_opDS ) && false == opDSCheckIfExchangable ( b [ i ] ) ) ) {
                              { std::ostringstream ss; ss    <<  "Invalid opV instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extV = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVs0 ) ) {
                        if ( extVs0 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVs0 instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVs0 = true ;
                              posVs0 = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVs1 ) ) {
                        if ( extVs1 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVs1 instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVs1 = true ;
                              posVs1 = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVs2 ) ) {
                        if ( extVs2 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVs2 instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVs2 = true ;
                              posVs2 = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVror ) ) {
                        if ( extVror ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVror instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVror = true ;
                              posVror = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVrol ) ) {
                        if ( extVrol ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVrol instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVrol = true ;
                              posVrol = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVld ) ) {
                        if ( extA + extB + extVld >= 3 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVld instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posVld [ extVld ++ ] = i ;
                              extFlag = true ;
                          }
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVwr ) ) {
                        if ( extVwr ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVwr instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVwr = true ;
                              posVwr = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVau ) ) {
                        if ( extVau || extVp || extVsauDot ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVau instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVau = true ;
                              posVau = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVsau ) ) {
                        if ( extVsau || extVp || extVsauDot ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVsau instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVsau = true ;
                              posVsau = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVsauDot ) ) {
                        if ( extVsauDot || extVp || extVau ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVsauDot instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVsauDot = true ;
                              posVsauDot = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVp ) ) {
                        if ( ( extVp ) || ( extB > 0 ) || ( extC > 0 ) || ( extA > 1 ) ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVp instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVp = true ;
                              posVp = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opZ ) ) {
                        if ( extZ || extLOOPBREAK ) {
                              { std::ostringstream ss; ss    <<  "Invalid opZ instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extZ = true ;
                              posZ = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opX ) ) {
                        if ( extX >= 2 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opX instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posX [ extX ++ ] = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_fnop ) && ! b [ i ] . instrHasAttr ( instr_loop_end ) ) {
                        if ( extFNOP || ( extA > 0 ) || ( extB > 0 ) || ( extC > 0 ) || ( extD > 0 ) || ( extS > 0 ) || extDONE || extV || ( extX > 1 ) ) {
                              { std::ostringstream ss; ss    <<  "Invalid fnop instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extFNOP = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_loop_end ) ) {
                        if ( extLOOPEND ) {
                              { std::ostringstream ss; ss    <<  "Invalid loop_end instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extLOOPEND = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_done ) ) {
                        if ( extDONE || extFNOP || extV ) {
                              { std::ostringstream ss; ss    <<  "Invalid done instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extDONE = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_jmp_jsr ) && ( b [ i ] . instrHasAttr ( instr_loop ) || b [ i ] . instrHasAttr ( instr_swi ) ) ) {
                        if ( extZ ) {
                              { std::ostringstream ss; ss    <<  "Invalid loop_break instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extLOOPBREAK = true ;
                          }
                    }
                  if ( ! extFlag ) {
                        { std::ostringstream ss; ss    <<  "Invalid instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_nop ) && ! b [ i ] . instrHasAttr ( instr_fnop ) ) extNOP ++ ;
              }
            if ( ( extNOP == 1 ) && ( Size == 1 ) ) {
                  ii_S = createInstr ( "nop_s" ) ;
                  b . push_back ( ii_S ) ;
                  posS [ 0 ] = b . size (  ) - 1 ;
                  extS = 1 ;
                  extA = 0 ;
                  extB = 0 ;
                  extC = 0 ;
                  extD = 0 ;
              }
            if ( extLOOPBREAK ) {
                  ii_OpZ = createInstr ( "loop_break" ) ;
                  b . push_back ( ii_OpZ ) ;
                  extZ = true ;
                  posZ = b . size (  ) - 1 ;
              }
            exchangeOpAtoOpB ( b , extB , extA , extVld , posA , posB ) ;
            if ( ( extS == 1 ) && ( extB == 1 ) && ( b [ posB [ 0 ] ] . instrHasAttr ( instr_opBS ) ) && ( b [ posB [ 0 ] ] . instrHasAttr ( instr_nop ) ) ) {
                  b . push_back ( replaceInstr ( b [ posB [ 0 ] ] , "nop_s" ) ) ;
                  posS [ extS ++ ] = b . size (  ) - 1 ;
                  extB = 0 ;
              }
             uint32_t numBCSD = extB + extC + extS + extD ;
            if ( extVld == 2 && b [ posVld [ 0 ] ] . instrHasAttr ( instr_opVldB ) && numBCSD == 0 ) {
                  if ( b [ posVld [ 0 ] ] . instrHasAttrVal ( instr_inst , "ldB_Rx_opB" ) ) {
                        b . push_back ( replaceInstr ( b [ posVld [ 0 ] ] , "ldB_Rx_opB" ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        posVld [ 0 ] = posVld [ 1 ] ;
                        extVld -- ;
                    }
              }
            if ( extVld == 2 && b [ posVld [ 1 ] ] . instrHasAttr ( instr_opVldB ) && numBCSD == 0 ) {
                  if ( b [ posVld [ 1 ] ] . instrHasAttrVal ( instr_inst , "ldB_Rx_opB" ) ) {
                        b . push_back ( replaceInstr ( b [ posVld [ 1 ] ] , "ldB_Rx_opB" ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        extVld -- ;
                    }
              }
            if ( extLOOPEND && ( Size == 1 ) ) {
                  extFNOP = true ;
              }
            if ( ! extZ ) {
                  ii_Z = createInstr ( "opZ_nop" ) ;
                  b . push_back ( ii_Z ) ;
                  posZ = b . size (  ) - 1 ;
              }
            if ( ! extVs0 ) {
                  ii_V = createInstr ( "rd_s0_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVs0 = b . size (  ) - 1 ;
              }
            if ( ! extVs1 ) {
                  ii_V = createInstr ( "rd_s1_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVs1 = b . size (  ) - 1 ;
              }
            if ( ! extVs2 ) {
                  ii_V = createInstr ( "rd_s2_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVs2 = b . size (  ) - 1 ;
              }
            if ( ! extVror ) {
                  ii_V = createInstr ( "ror_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVror = b . size (  ) - 1 ;
              }
            if ( ! extVrol ) {
                  ii_V = createInstr ( "rol_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVrol = b . size (  ) - 1 ;
              }
            if ( extVld == 0 ) {
                  ii_V = createInstr ( "ld_Rx_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVld [ 0 ] = b . size (  ) - 1 ;
              }
            if ( ! extVwr ) {
                  ii_V = createInstr ( "wr_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVwr = b . size (  ) - 1 ;
              }
            if ( ! extVau ) {
                  ii_V = createInstr ( "au_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVau = b . size (  ) - 1 ;
              }
            if ( ! extVsau ) {
                  ii_V = createInstr ( "sau_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVsau = b . size (  ) - 1 ;
              }
            while ( extX < 2 ) {
                  ii_X = createInstr ( "opX_nop" ) ;
                  b . push_back ( ii_X ) ;
                  posX [ extX ++ ] = b . size (  ) - 1 ;
              }
            formatFlag = false ;
             int instrToBuil = decideWhichInstrToBuild ( extVs0 , extVs1 , extVs2 , extVror , extVrol , extVwr , extVau , extVsau , extVsauDot , extVp , extV , extZ , extFNOP , extLOOPEND , extDONE , extLOOPBREAK , extA , extB , extC , extD , extS , extVld , extX , extNOP ) ;
            switch ( instrToBuil ) {
                  case 1 : {
                        formatFlag = createOpXBAVZInstr ( posB , posA , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVau , ii , b ) ;
                        break ;
                    }
                  case 10 : {
                        formatFlag = createOpXBAVaZInstr ( posB , posA , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsauDot , ii , b ) ;
                        break ;
                    }
                  case 2 : {
                        formatFlag = createOpXVpAVZInstr ( posVp , posA , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , ii , b ) ;
                        break ;
                    }
                  case 3 : {
                        formatFlag = createOpXXSSZInstr ( extS , posX , posZ , posS , extV , ii_S , ii , b ) ;
                        break ;
                    }
                  case 4 : {
                        formatFlag = createOpSVpZInstr ( posS , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVp , ii , b ) ;
                        break ;
                    }
                  case 5 : {
                        formatFlag = createOpXCVZInstr ( posC , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVau , ii , b ) ;
                        break ;
                    }
                  case 9 : {
                        formatFlag = createOpXCVaZInstr ( posC , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsauDot , ii , b ) ;
                        break ;
                    }
                  case 6 : {
                        formatFlag = createOpXDZInstr ( posD , posX , posZ , ii , b ) ;
                        break ;
                    }
                  case 7 : {
                        formatFlag = createOpXSVaZInstr ( posS , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsauDot , ii , b ) ;
                        break ;
                    }
                  case 8 : {
                        formatFlag = createOpXSVZInstr ( posS , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVau , ii , b ) ;
                        break ;
                    }
                  default : {
                        break ;
                    }
              }
             ;
            if ( ! formatFlag ) {
                  { std::ostringstream ss; ss    <<  "Invalid instruction format" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
              }
        }
      if ( formatFlag ) {
            bb . push_back ( ii ) ;
        }
      b = bb ;
}
static struct adl_asm_instr asm_instrs[] ATTRIBUTE_UNUSED = {
   {"",0 } 
};
static int num_asm_instrs ATTRIBUTE_UNUSED = 0;
static int internal_current_table = 0;
static bool show_warnings = false;
static struct hash_control *instr_hash[1];

static struct hash_control *reg_hash;

static struct hash_control *asm_instr_hash;

static struct hash_control *instr_pfx_fields_hash;

static const char *terminating_chars     = "\t .{}\n";

static const char *min_terminating_chars = "\t {}\n";

static bool setup_endianness()
{
  adl_setup_endianness(false); return true;
}

static bool setup_endianness_var ATTRIBUTE_UNUSED = setup_endianness();

void vcpu_md_begin()
{
  adl_setup_general(min_terminating_chars,terminating_chars,1,0,0,post_packet_asm,0,init_queue_size, init_queue_offset, show_warnings, true,1);
  adl_setup_comments(init_comment_strs, init_num_comment_strs, init_line_comment_strs, init_num_line_comment_strs);
  adl_setup_instrfields(adl_operands, num_adl_operands,adl_operands_by_index, num_adl_operands_by_index);
  adl_setup_grouping(packet_begin_chars, packet_end_chars);
  adl_setup_prefix(pfx_queue, 0,0,0,reset_prefix_counters);
  adl_setup_instr_separators(instr_separator_chars);
  adl_setup_relocations(adl_elf_howto_table,num_adl_elf_howtos,adl_relocs_by_index,num_adl_relocs_by_index);
  instr_hash[0] = adl_setup_instructions(other_instructions,num_other_instructions,adl_operands);
  reg_hash = adl_setup_name_hash(adl_regnames,num_adl_regnames,"register");
  asm_instr_hash = 0;
  instr_pfx_fields_hash = 0;
  adl_setup_finish();
}

std::string adl_asm_version = "2019.6.25";

extern "C" void vcpu_md_assemble(char *str)
{
  adl_assemble(str,instr_hash[internal_current_table],asm_instr_hash,reg_hash,instr_pfx_fields_hash,33,internal_current_table,adl_itnames[internal_current_table]);
}

extern "C" void vcpu_md_apply_fix (fixS *fixP ,valueT *valP ,segT seg)
{
  if (!acb_apply_fix(fixP,valP,seg)) {
    adl_apply_fix(fixP,valP,seg);
  }
}

int adl_parse_option(int,char*);

extern "C" int vcpu_md_parse_option (int c,char *arg)
{
  if (c == 'd') {
    show_warnings = TRUE;
    return 1;
  } else if (c == 'm') {
    if (!strcmp(arg,"default")) {
      internal_current_table = 0;
      return 1;
    }
     else if (!strcmp(arg,"instr_opA")) {
      internal_current_table = 1;
      return 1;
    }
     else if (!strcmp(arg,"instr_opB")) {
      internal_current_table = 2;
      return 1;
    }
     else if (!strcmp(arg,"instr_opZ")) {
      internal_current_table = 3;
      return 1;
    }
     else if (!strcmp(arg,"instr_opX_HI")) {
      internal_current_table = 4;
      return 1;
    }
     else if (!strcmp(arg,"instr_opX_LO")) {
      internal_current_table = 5;
      return 1;
    }
     else if (!strcmp(arg,"instr_opC")) {
      internal_current_table = 6;
      return 1;
    }
     else if (!strcmp(arg,"instr_opD")) {
      internal_current_table = 7;
      return 1;
    }
     else if (!strcmp(arg,"instr_fnop")) {
      internal_current_table = 8;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVs0")) {
      internal_current_table = 9;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVs1")) {
      internal_current_table = 10;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVs2")) {
      internal_current_table = 11;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVror")) {
      internal_current_table = 12;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVrol")) {
      internal_current_table = 13;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVld")) {
      internal_current_table = 14;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVwr")) {
      internal_current_table = 15;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVau")) {
      internal_current_table = 16;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVsau")) {
      internal_current_table = 17;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVsauDot")) {
      internal_current_table = 18;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVp")) {
      internal_current_table = 19;
      return 1;
    }
     else if (!strcmp(arg,"instr_opS_HI")) {
      internal_current_table = 20;
      return 1;
    }
     else if (!strcmp(arg,"instr_opS_LO")) {
      internal_current_table = 21;
      return 1;
    }
     else if (!strcmp(arg,"instr_ocram")) {
      internal_current_table = 22;
      return 1;
    }
  }
  return adl_parse_option(c,arg);
}

void adl_show_usage(FILE*);

extern "C" void vcpu_md_show_usage (FILE *stream ATTRIBUTE_UNUSED)
{
  fprintf (stream,
  "\nInstruction-selection options:\n\n"
  "-mdefault		Select the default instruction table.\n"
  "-minstr_opA		Select the 'instr_opA' instruction table.\n"
  "-minstr_opB		Select the 'instr_opB' instruction table.\n"
  "-minstr_opZ		Select the 'instr_opZ' instruction table.\n"
  "-minstr_opX_HI		Select the 'instr_opX_HI' instruction table.\n"
  "-minstr_opX_LO		Select the 'instr_opX_LO' instruction table.\n"
  "-minstr_opC		Select the 'instr_opC' instruction table.\n"
  "-minstr_opD		Select the 'instr_opD' instruction table.\n"
  "-minstr_fnop		Select the 'instr_fnop' instruction table.\n"
  "-minstr_opVs0		Select the 'instr_opVs0' instruction table.\n"
  "-minstr_opVs1		Select the 'instr_opVs1' instruction table.\n"
  "-minstr_opVs2		Select the 'instr_opVs2' instruction table.\n"
  "-minstr_opVror		Select the 'instr_opVror' instruction table.\n"
  "-minstr_opVrol		Select the 'instr_opVrol' instruction table.\n"
  "-minstr_opVld		Select the 'instr_opVld' instruction table.\n"
  "-minstr_opVwr		Select the 'instr_opVwr' instruction table.\n"
  "-minstr_opVau		Select the 'instr_opVau' instruction table.\n"
  "-minstr_opVsau		Select the 'instr_opVsau' instruction table.\n"
  "-minstr_opVsauDot		Select the 'instr_opVsauDot' instruction table.\n"
  "-minstr_opVp		Select the 'instr_opVp' instruction table.\n"
  "-minstr_opS_HI		Select the 'instr_opS_HI' instruction table.\n"
  "-minstr_opS_LO		Select the 'instr_opS_LO' instruction table.\n"
  "-minstr_ocram		Select the 'instr_ocram' instruction table.\n"
  "-d			Show debugging warnings about undefined symbols.\n"
  );
  adl_show_usage(stream);
}

extern "C" void vcpu_adl_get_instr_names(const char ***names, int *num_names)
{
  *names = instr_names;
  *num_names = num_instr_names;
};

extern "C" void vcpu_adl_get_instr_ops(const struct adl_name_pair **names, int* num_names)
{
  *names = adl_regnames;
  *num_names = num_adl_regnames;
}

extern "C" bfd_boolean  vcpu_dt_debug(void);

extern "C" bfd_boolean  vcpu_dt_debug(void)
{
  #ifdef _DEVTECH_DEBUG_
  return TRUE;
  #else
  return FALSE;
  #endif
}

#include "vcpu-assembler.inc"

const size_t idx_list_0[] = { 0 };
const size_t idx_list_1[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 };
const size_t idx_list_2[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 };
const size_t idx_list_3[] = { 0, 2 };
const size_t idx_list_4[] = { 1 };
const size_t idx_list_5[] = { 1, 2 };
const size_t idx_list_6[] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 };
const size_t idx_list_7[] = { 2 };
const size_t idx_list_8[] = { 2, 4 };
const size_t idx_list_9[] = { 3 };
const size_t idx_list_10[] = { 4 };

size_t num_vcpu_modifiers = 137;
struct modifier_info vcpu_modifiers[] = {
	{ _sym1014_modifier, 1, idx_list_4 },
	{ _sym1015_modifier, 1, idx_list_4 },
	{ _sym1226_modifier, 1, idx_list_4 },
	{ _sym1232_modifier, 1, idx_list_4 },
	{ _sym1286_modifier, 1, idx_list_0 },
	{ _sym1295_modifier, 2, idx_list_5 },
	{ _sym1302_modifier, 2, idx_list_5 },
	{ _sym1308_modifier, 1, idx_list_4 },
	{ _sym1315_modifier, 1, idx_list_4 },
	{ _sym1427_modifier, 1, idx_list_0 },
	{ _sym1463_modifier, 1, idx_list_10 },
	{ _sym1464_modifier, 2, idx_list_8 },
	{ _sym1552_modifier, 1, idx_list_4 },
	{ _sym1575_modifier, 1, idx_list_4 },
	{ _sym1594_modifier, 1, idx_list_0 },
	{ _sym1619_modifier, 1, idx_list_4 },
	{ _sym1642_modifier, 1, idx_list_4 },
	{ _sym2120_modifier, 1, idx_list_0 },
	{ _sym2127_modifier, 1, idx_list_0 },
	{ _sym2133_modifier, 2, idx_list_5 },
	{ _sym2142_modifier, 1, idx_list_4 },
	{ _sym2157_modifier, 2, idx_list_5 },
	{ _sym2158_modifier, 1, idx_list_0 },
	{ _sym2164_modifier, 1, idx_list_4 },
	{ _sym2165_modifier, 1, idx_list_0 },
	{ _sym2172_modifier, 2, idx_list_5 },
	{ _sym2179_modifier, 1, idx_list_4 },
	{ _sym2708_modifier, 32, idx_list_2 },
	{ _sym2714_modifier, 32, idx_list_2 },
	{ _sym2779_modifier, 1, idx_list_0 },
	{ _sym2780_modifier, 1, idx_list_0 },
	{ _sym2791_modifier, 1, idx_list_0 },
	{ _sym2792_modifier, 1, idx_list_0 },
	{ _sym2833_modifier, 2, idx_list_3 },
	{ _sym2834_modifier, 2, idx_list_3 },
	{ _sym2884_modifier, 32, idx_list_6 },
	{ _sym2890_modifier, 32, idx_list_2 },
	{ _sym3792_modifier, 1, idx_list_7 },
	{ _sym3793_modifier, 1, idx_list_7 },
	{ _sym3834_modifier, 1, idx_list_7 },
	{ _sym3835_modifier, 1, idx_list_7 },
	{ _sym3884_modifier, 1, idx_list_7 },
	{ _sym3885_modifier, 1, idx_list_7 },
	{ _sym4226_modifier, 1, idx_list_9 },
	{ _sym4227_modifier, 1, idx_list_9 },
	{ _sym4290_modifier, 1, idx_list_9 },
	{ _sym4291_modifier, 1, idx_list_9 },
	{ _sym4367_modifier, 1, idx_list_9 },
	{ _sym4368_modifier, 1, idx_list_9 },
	{ _sym4467_modifier, 1, idx_list_9 },
	{ _sym4468_modifier, 1, idx_list_9 },
	{ _sym4531_modifier, 1, idx_list_9 },
	{ _sym4532_modifier, 1, idx_list_9 },
	{ _sym4608_modifier, 1, idx_list_9 },
	{ _sym4609_modifier, 1, idx_list_9 },
	{ _sym485_modifier, 1, idx_list_4 },
	{ _sym486_modifier, 1, idx_list_4 },
	{ _sym4905_modifier, 16, idx_list_1 },
	{ _sym4914_modifier, 16, idx_list_1 },
	{ _sym4920_modifier, 16, idx_list_1 },
	{ _sym4929_modifier, 16, idx_list_1 },
	{ _sym5106_modifier, 1, idx_list_4 },
	{ _sym5107_modifier, 1, idx_list_4 },
	{ _sym5156_modifier, 1, idx_list_4 },
	{ _sym5157_modifier, 1, idx_list_4 },
	{ _sym5272_modifier, 1, idx_list_4 },
	{ _sym5273_modifier, 1, idx_list_4 },
	{ _sym536_modifier, 1, idx_list_4 },
	{ _sym537_modifier, 1, idx_list_4 },
	{ _sym544_modifier, 1, idx_list_4 },
	{ _sym545_modifier, 1, idx_list_4 },
	{ _sym5479_modifier, 1, idx_list_4 },
	{ _sym5480_modifier, 1, idx_list_4 },
	{ _sym5521_modifier, 1, idx_list_4 },
	{ _sym5522_modifier, 1, idx_list_4 },
	{ _sym5563_modifier, 1, idx_list_4 },
	{ _sym5564_modifier, 1, idx_list_4 },
	{ _sym559_modifier, 1, idx_list_4 },
	{ _sym560_modifier, 1, idx_list_4 },
	{ _sym5614_modifier, 1, idx_list_4 },
	{ _sym5615_modifier, 1, idx_list_4 },
	{ _sym5682_modifier, 1, idx_list_4 },
	{ _sym5683_modifier, 1, idx_list_4 },
	{ _sym5724_modifier, 1, idx_list_4 },
	{ _sym5725_modifier, 1, idx_list_4 },
	{ _sym6123_modifier, 1, idx_list_7 },
	{ _sym6124_modifier, 1, idx_list_7 },
	{ _sym6165_modifier, 1, idx_list_7 },
	{ _sym6166_modifier, 1, idx_list_7 },
	{ _sym6215_modifier, 1, idx_list_7 },
	{ _sym6216_modifier, 1, idx_list_7 },
	{ _sym6557_modifier, 1, idx_list_9 },
	{ _sym6558_modifier, 1, idx_list_9 },
	{ _sym6621_modifier, 1, idx_list_9 },
	{ _sym6622_modifier, 1, idx_list_9 },
	{ _sym6698_modifier, 1, idx_list_9 },
	{ _sym6699_modifier, 1, idx_list_9 },
	{ _sym6798_modifier, 1, idx_list_9 },
	{ _sym6799_modifier, 1, idx_list_9 },
	{ _sym685_modifier, 1, idx_list_4 },
	{ _sym6862_modifier, 1, idx_list_9 },
	{ _sym6863_modifier, 1, idx_list_9 },
	{ _sym6939_modifier, 1, idx_list_9 },
	{ _sym6940_modifier, 1, idx_list_9 },
	{ _sym695_modifier, 1, idx_list_4 },
	{ _sym7236_modifier, 16, idx_list_1 },
	{ _sym7245_modifier, 16, idx_list_1 },
	{ _sym7251_modifier, 16, idx_list_1 },
	{ _sym7260_modifier, 16, idx_list_1 },
	{ _sym7437_modifier, 1, idx_list_4 },
	{ _sym7438_modifier, 1, idx_list_4 },
	{ _sym7487_modifier, 1, idx_list_4 },
	{ _sym7488_modifier, 1, idx_list_4 },
	{ _sym752_modifier, 1, idx_list_4 },
	{ _sym753_modifier, 1, idx_list_4 },
	{ _sym7603_modifier, 1, idx_list_4 },
	{ _sym7604_modifier, 1, idx_list_4 },
	{ _sym7810_modifier, 1, idx_list_4 },
	{ _sym7811_modifier, 1, idx_list_4 },
	{ _sym782_modifier, 1, idx_list_4 },
	{ _sym783_modifier, 1, idx_list_4 },
	{ _sym7852_modifier, 1, idx_list_4 },
	{ _sym7853_modifier, 1, idx_list_4 },
	{ _sym7894_modifier, 1, idx_list_4 },
	{ _sym7895_modifier, 1, idx_list_4 },
	{ _sym7945_modifier, 1, idx_list_4 },
	{ _sym7946_modifier, 1, idx_list_4 },
	{ _sym8013_modifier, 1, idx_list_4 },
	{ _sym8014_modifier, 1, idx_list_4 },
	{ _sym8055_modifier, 1, idx_list_4 },
	{ _sym8056_modifier, 1, idx_list_4 },
	{ _sym812_modifier, 1, idx_list_4 },
	{ _sym813_modifier, 1, idx_list_4 },
	{ _sym986_modifier, 1, idx_list_4 },
	{ _sym987_modifier, 1, idx_list_4 },
	{ _sym994_modifier, 1, idx_list_4 },
	{ _sym995_modifier, 1, idx_list_4 },
	{ NULL, 0, NULL, },
};
