// conv1/Conv2D
// Cycles per IFM: 451584.0
#define L0_K 3
#define L0_S 2
#define L0_Din 224
#define L0_Cin 3
#define L0_Cout 32
#define L0_Ibit 8
#define L0_Wbit 20
#define L0_Mbit 32
#define L0_Abit 3
#define L0_SWU_OutP 1
#define L0_MVTU_InP 3
#define L0_MVTU_OutP 8

// pw_conv_1/Conv2D
// Cycles per IFM: 401408.0
#define L1_K 1
#define L1_S 1
#define L1_Din 56
#define L1_Cin 32
#define L1_Cout 128
#define L1_Ibit 3
#define L1_Wbit 1
#define L1_Mbit 32
#define L1_Abit 3
#define L1_SWU_OutP 1
#define L1_MVTU_InP 8
#define L1_MVTU_OutP 4

// conv_3x3_conv_1/Conv2D
// Cycles per IFM: 2257920.0
#define L2_K 3
#define L2_S 1
#define L2_Din 56
#define L2_Cin 128
#define L2_Cout 160
#define L2_Ibit 3
#define L2_Wbit 1
#define L2_Mbit 32
#define L2_Abit 3
#define L2_SWU_OutP 1
#define L2_MVTU_InP 32
#define L2_MVTU_OutP 8

// pw_conv_2/Conv2D
// Cycles per IFM: 501760.0
#define L3_K 1
#define L3_S 1
#define L3_Din 28
#define L3_Cin 160
#define L3_Cout 128
#define L3_Ibit 3
#define L3_Wbit 1
#define L3_Mbit 32
#define L3_Abit 3
#define L3_SWU_OutP 1
#define L3_MVTU_InP 8
#define L3_MVTU_OutP 4

// conv_3x3_conv_2/Conv2D
// Cycles per IFM: 564480.0
#define L4_K 3
#define L4_S 1
#define L4_Din 28
#define L4_Cin 128
#define L4_Cout 160
#define L4_Ibit 3
#define L4_Wbit 1
#define L4_Mbit 32
#define L4_Abit 3
#define L4_SWU_OutP 1
#define L4_MVTU_InP 32
#define L4_MVTU_OutP 8

// pw_conv_3/Conv2D
// Cycles per IFM: 125440.0
#define L5_K 1
#define L5_S 1
#define L5_Din 14
#define L5_Cin 160
#define L5_Cout 128
#define L5_Ibit 3
#define L5_Wbit 1
#define L5_Mbit 32
#define L5_Abit 3
#define L5_SWU_OutP 1
#define L5_MVTU_InP 8
#define L5_MVTU_OutP 4

// conv_3x3_conv_3/Conv2D
// Cycles per IFM: 141120.0
#define L6_K 3
#define L6_S 1
#define L6_Din 14
#define L6_Cin 128
#define L6_Cout 160
#define L6_Ibit 3
#define L6_Wbit 1
#define L6_Mbit 32
#define L6_Abit 3
#define L6_SWU_OutP 1
#define L6_MVTU_InP 32
#define L6_MVTU_OutP 8

// pw_conv_4/Conv2D
// Cycles per IFM: 125440.0
#define L7_K 1
#define L7_S 1
#define L7_Din 14
#define L7_Cin 160
#define L7_Cout 128
#define L7_Ibit 3
#define L7_Wbit 1
#define L7_Mbit 32
#define L7_Abit 3
#define L7_SWU_OutP 1
#define L7_MVTU_InP 8
#define L7_MVTU_OutP 4

// conv_3x3_conv_4/Conv2D
// Cycles per IFM: 141120.0
#define L8_K 3
#define L8_S 1
#define L8_Din 14
#define L8_Cin 128
#define L8_Cout 160
#define L8_Ibit 3
#define L8_Wbit 1
#define L8_Mbit 32
#define L8_Abit 3
#define L8_SWU_OutP 1
#define L8_MVTU_InP 32
#define L8_MVTU_OutP 8

// pw_conv_5/Conv2D
// Cycles per IFM: 125440.0
#define L9_K 1
#define L9_S 1
#define L9_Din 14
#define L9_Cin 160
#define L9_Cout 128
#define L9_Ibit 3
#define L9_Wbit 1
#define L9_Mbit 32
#define L9_Abit 3
#define L9_SWU_OutP 1
#define L9_MVTU_InP 8
#define L9_MVTU_OutP 4

// conv_3x3_conv_5/Conv2D
// Cycles per IFM: 141120.0
#define L10_K 3
#define L10_S 1
#define L10_Din 14
#define L10_Cin 128
#define L10_Cout 160
#define L10_Ibit 3
#define L10_Wbit 1
#define L10_Mbit 32
#define L10_Abit 3
#define L10_SWU_OutP 1
#define L10_MVTU_InP 32
#define L10_MVTU_OutP 8

// pw_conv_6/Conv2D
// Cycles per IFM: 125440.0
#define L11_K 1
#define L11_S 1
#define L11_Din 14
#define L11_Cin 160
#define L11_Cout 128
#define L11_Ibit 3
#define L11_Wbit 1
#define L11_Mbit 32
#define L11_Abit 3
#define L11_SWU_OutP 1
#define L11_MVTU_InP 8
#define L11_MVTU_OutP 4

// conv_3x3_conv_6/Conv2D
// Cycles per IFM: 141120.0
#define L12_K 3
#define L12_S 1
#define L12_Din 14
#define L12_Cin 128
#define L12_Cout 160
#define L12_Ibit 3
#define L12_Wbit 1
#define L12_Mbit 32
#define L12_Abit 3
#define L12_SWU_OutP 1
#define L12_MVTU_InP 32
#define L12_MVTU_OutP 8

// pw_conv_7/Conv2D
// Cycles per IFM: 125440.0
#define L13_K 1
#define L13_S 1
#define L13_Din 14
#define L13_Cin 160
#define L13_Cout 128
#define L13_Ibit 3
#define L13_Wbit 1
#define L13_Mbit 32
#define L13_Abit 3
#define L13_SWU_OutP 1
#define L13_MVTU_InP 8
#define L13_MVTU_OutP 4

// conv_3x3_conv_7/Conv2D
// Cycles per IFM: 141120.0
#define L14_K 3
#define L14_S 1
#define L14_Din 14
#define L14_Cin 128
#define L14_Cout 160
#define L14_Ibit 3
#define L14_Wbit 1
#define L14_Mbit 32
#define L14_Abit 3
#define L14_SWU_OutP 1
#define L14_MVTU_InP 32
#define L14_MVTU_OutP 8

// conv_class/Conv2D
// Cycles per IFM: 3920.0
#define L15_K 1
#define L15_S 1
#define L15_Din 14
#define L15_Cin 160
#define L15_Cout 12
#define L15_Ibit 3
#define L15_Wbit 1
#define L15_Mbit 32
#define L15_Abit 3
#define L15_SWU_OutP 1
#define L15_MVTU_InP 8
#define L15_MVTU_OutP 12

// conv_obj/Conv2D
// Cycles per IFM: 33712.0
#define L16_K 1
#define L16_S 1
#define L16_Din 14
#define L16_Cin 172
#define L16_Cout 1
#define L16_Ibit 3
#define L16_Wbit 24
#define L16_Mbit 32
#define L16_Abit 3
#define L16_SWU_OutP 1
#define L16_MVTU_InP 1
#define L16_MVTU_OutP 1

// conv_box/Conv2D
// Cycles per IFM: 33712.0
#define L17_K 1
#define L17_S 1
#define L17_Din 14
#define L17_Cin 172
#define L17_Cout 4
#define L17_Ibit 3
#define L17_Wbit 24
#define L17_Mbit 32
#define L17_Abit 3
#define L17_SWU_OutP 1
#define L17_MVTU_InP 1
#define L17_MVTU_OutP 4

// pool1/max_pooling2d/MaxPool
// Cycles per IFM: 34832.0
#define L18_K 3
#define L18_S 2
#define L18_Din 112
#define L18_Cin 32
#define L18_Ibit 3
#define L18_SWU_OutP 1

// pool2/max_pooling2d/MaxPool
// Cycles per IFM: 8792.0
#define L19_K 3
#define L19_S 2
#define L19_Din 56
#define L19_Cin 160
#define L19_Ibit 3
#define L19_SWU_OutP 1

// pool3/max_pooling2d/MaxPool
// Cycles per IFM: 2240.0
#define L20_K 3
#define L20_S 2
#define L20_Din 28
#define L20_Cin 160
#define L20_Ibit 3
#define L20_SWU_OutP 1

#define SCALE_BITS 18
#define FACTOR_SCALE_BITS 22
#define HIGH_PREC_SCALE_BITS 22

