m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog/simulation/modelsim
vfull_adder32verilog
!s110 1665755818
!i10b 1
!s100 =7l`azYO0b0aGi3ZeFWPm1
Ilg7jAY[k43BfHR97:@6MI3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1665495990
8D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog/full_adder32verilog.v
FD:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog/full_adder32verilog.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1665755818.000000
!s107 D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog/full_adder32verilog.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog|D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog/full_adder32verilog.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog
tCvgOpt 0
