# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA01.srcs/sources_1/new/BRAM_reader.vhd" \
"../../../../VGA01.ip_user_files/bd/top/ip/top_BRAM_reader_0_0/sim/top_BRAM_reader_0_0.vhd" \
"../../../../VGA01.ip_user_files/bd/top/sim/top.vhd" \
"../../../../VGA01.gen/sources_1/bd/top/hdl/top_wrapper.vhd" \
"../../../../VGA01.srcs/sim_1/new/tb_top_wrapper.vhd" \

# Do not sort compile order
nosort
