// Seed: 1927853135
module module_0 (
    input tri0 id_0,
    input wor id_1
    , id_20,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wand id_9,
    output tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    input wor id_13,
    input tri id_14,
    output wire id_15,
    input wor id_16,
    input wire id_17,
    output uwire id_18
);
  assign id_11 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1,
    input  tri   id_2,
    output logic id_3
);
  logic [-1 : -1 'b0] id_5;
  always @(id_5 or 1) id_3 <= 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1
  );
endmodule
