<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p186" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_186{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_186{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_186{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_186{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_186{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_186{left:145px;bottom:878px;letter-spacing:0.15px;word-spacing:0.04px;}
#t7_186{left:145px;bottom:775px;letter-spacing:-0.22px;}
#t8_186{left:166px;bottom:774px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t9_186{left:145px;bottom:757px;letter-spacing:-0.11px;}
#ta_186{left:145px;bottom:730px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb_186{left:145px;bottom:713px;letter-spacing:-0.12px;}
#tc_186{left:145px;bottom:696px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_186{left:709px;bottom:697px;letter-spacing:-0.14px;}
#te_186{left:145px;bottom:680px;letter-spacing:-0.24px;}
#tf_186{left:231px;bottom:679px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tg_186{left:466px;bottom:679px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#th_186{left:555px;bottom:679px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#ti_186{left:145px;bottom:662px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#tj_186{left:145px;bottom:646px;letter-spacing:-0.12px;word-spacing:-0.23px;}
#tk_186{left:498px;bottom:647px;letter-spacing:-0.24px;word-spacing:-0.05px;}
#tl_186{left:626px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.24px;}
#tm_186{left:145px;bottom:603px;letter-spacing:0.15px;}
#tn_186{left:145px;bottom:576px;letter-spacing:-0.24px;}
#to_186{left:323px;bottom:576px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tp_186{left:145px;bottom:548px;letter-spacing:-0.11px;}
#tq_186{left:145px;bottom:520px;letter-spacing:-0.24px;}
#tr_186{left:232px;bottom:519px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ts_186{left:706px;bottom:519px;letter-spacing:-0.11px;}
#tt_186{left:232px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tu_186{left:315px;bottom:503px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tv_186{left:409px;bottom:504px;letter-spacing:-0.24px;}
#tw_186{left:448px;bottom:503px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#tx_186{left:529px;bottom:504px;letter-spacing:-0.32px;}
#ty_186{left:545px;bottom:503px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tz_186{left:145px;bottom:474px;letter-spacing:-0.24px;}
#t10_186{left:232px;bottom:451px;letter-spacing:-0.09px;word-spacing:-0.37px;}
#t11_186{left:315px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.31px;}
#t12_186{left:567px;bottom:451px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t13_186{left:232px;bottom:434px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t14_186{left:145px;bottom:406px;letter-spacing:-0.22px;}
#t15_186{left:232px;bottom:405px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t16_186{left:423px;bottom:406px;letter-spacing:-0.24px;}
#t17_186{left:524px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_186{left:701px;bottom:406px;letter-spacing:-0.25px;}
#t19_186{left:232px;bottom:388px;letter-spacing:-0.17px;word-spacing:0.04px;}
#t1a_186{left:280px;bottom:389px;letter-spacing:-0.01px;}
#t1b_186{left:374px;bottom:388px;letter-spacing:-0.09px;}
#t1c_186{left:145px;bottom:360px;}
#t1d_186{left:232px;bottom:359px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1e_186{left:232px;bottom:342px;letter-spacing:-0.12px;word-spacing:-0.56px;}
#t1f_186{left:311px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1g_186{left:562px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1h_186{left:661px;bottom:343px;}
#t1i_186{left:670px;bottom:342px;letter-spacing:-0.1px;word-spacing:-0.58px;}
#t1j_186{left:232px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t1k_186{left:232px;bottom:309px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1l_186{left:402px;bottom:309px;letter-spacing:-0.25px;}
#t1m_186{left:467px;bottom:309px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1n_186{left:145px;bottom:280px;letter-spacing:-0.24px;}
#t1o_186{left:232px;bottom:257px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1p_186{left:568px;bottom:257px;}
#t1q_186{left:578px;bottom:257px;letter-spacing:-0.1px;}
#t1r_186{left:601px;bottom:257px;}
#t1s_186{left:607px;bottom:257px;letter-spacing:-0.1px;word-spacing:-0.1px;}
#t1t_186{left:232px;bottom:240px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1u_186{left:389px;bottom:241px;letter-spacing:-0.22px;}
#t1v_186{left:410px;bottom:240px;letter-spacing:-0.1px;}
#t1w_186{left:232px;bottom:217px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#t1x_186{left:232px;bottom:200px;letter-spacing:-0.09px;word-spacing:-0.97px;}
#t1y_186{left:280px;bottom:201px;letter-spacing:-0.24px;}
#t1z_186{left:357px;bottom:200px;letter-spacing:-0.11px;word-spacing:-0.86px;}
#t20_186{left:232px;bottom:183px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t21_186{left:281px;bottom:184px;letter-spacing:-0.24px;}
#t22_186{left:346px;bottom:183px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t23_186{left:232px;bottom:166px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t24_186{left:232px;bottom:144px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t25_186{left:232px;bottom:127px;letter-spacing:-0.1px;}
#t26_186{left:530px;bottom:128px;letter-spacing:-0.01px;}
#t27_186{left:620px;bottom:127px;}
#t28_186{left:149px;bottom:851px;letter-spacing:0.05px;}
#t29_186{left:203px;bottom:851px;letter-spacing:0.1px;word-spacing:2.99px;}
#t2a_186{left:422px;bottom:851px;letter-spacing:0.1px;word-spacing:2.96px;}
#t2b_186{left:718px;bottom:851px;}
#t2c_186{left:169px;bottom:821px;letter-spacing:-0.13px;}
#t2d_186{left:224px;bottom:821px;}
#t2e_186{left:242px;bottom:821px;}
#t2f_186{left:261px;bottom:821px;}
#t2g_186{left:279px;bottom:821px;}
#t2h_186{left:296px;bottom:821px;}
#t2i_186{left:315px;bottom:821px;letter-spacing:8.05px;}
#t2j_186{left:393px;bottom:821px;letter-spacing:-0.15px;}
#t2k_186{left:551px;bottom:821px;letter-spacing:-0.12px;}

.s1_186{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_186{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_186{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_186{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_186{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s6_186{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_186{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s8_186{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_186{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts186" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg186Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg186" style="-webkit-user-select: none;"><object width="825" height="990" data="186/186.svg" type="image/svg+xml" id="pdf186" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_186" class="t s1_186">ARM Instructions </span>
<span id="t2_186" class="t s2_186">A4-36 </span><span id="t3_186" class="t s1_186">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_186" class="t s2_186">ARM DDI 0100I </span>
<span id="t5_186" class="t s3_186">A4.1.20 </span><span id="t6_186" class="t s3_186">LDM (1) </span>
<span id="t7_186" class="t v0_186 s4_186">LDM </span><span id="t8_186" class="t s5_186">(1) (Load Multiple) loads a non-empty subset, or possibly all, of the general-purpose registers from </span>
<span id="t9_186" class="t s5_186">sequential memory locations. It is useful for block loads, stack operations and procedure exit sequences. </span>
<span id="ta_186" class="t s5_186">The general-purpose registers loaded can include the PC. If they do, the word loaded for the PC is treated </span>
<span id="tb_186" class="t s5_186">as an address and a branch occurs to that address. In ARMv5 and above, bit[0] of the loaded value </span>
<span id="tc_186" class="t s5_186">determines whether execution continues after this branch in ARM state or in Thumb state, as though a </span><span id="td_186" class="t v0_186 s4_186">BX </span>
<span id="te_186" class="t v0_186 s4_186">(loaded_value) </span><span id="tf_186" class="t s5_186">instruction had been executed (but see also </span><span id="tg_186" class="t s6_186">The T and J bits </span><span id="th_186" class="t s5_186">on page A2-15 for operation on </span>
<span id="ti_186" class="t s5_186">non-T variants of ARMv5). In earlier versions of the architecture, bits[1:0] of the loaded value are ignored </span>
<span id="tj_186" class="t s5_186">and execution continues in ARM state, as though the instruction </span><span id="tk_186" class="t v0_186 s4_186">MOV PC,(loaded_value) </span><span id="tl_186" class="t s5_186">had been executed. </span>
<span id="tm_186" class="t s3_186">Syntax </span>
<span id="tn_186" class="t v0_186 s4_186">LDM{&lt;cond&gt;}&lt;addressing_mode&gt; </span><span id="to_186" class="t v0_186 s4_186">&lt;Rn&gt;{!}, &lt;registers&gt; </span>
<span id="tp_186" class="t s5_186">where: </span>
<span id="tq_186" class="t v0_186 s4_186">&lt;cond&gt; </span><span id="tr_186" class="t s5_186">Is the condition under which the instruction is executed. The conditions are defined in </span><span id="ts_186" class="t s6_186">The </span>
<span id="tt_186" class="t s6_186">condition field </span><span id="tu_186" class="t s5_186">on page A3-3. If </span><span id="tv_186" class="t v0_186 s4_186">&lt;cond&gt; </span><span id="tw_186" class="t s5_186">is omitted, the </span><span id="tx_186" class="t v0_186 s4_186">AL </span><span id="ty_186" class="t s5_186">(always) condition is used. </span>
<span id="tz_186" class="t v0_186 s4_186">&lt;addressing_mode&gt; </span>
<span id="t10_186" class="t s5_186">Is described in </span><span id="t11_186" class="t s6_186">Addressing Mode 4 - Load and Store Multiple </span><span id="t12_186" class="t s5_186">on page A5-41. It determines </span>
<span id="t13_186" class="t s5_186">the P, U, and W bits of the instruction. </span>
<span id="t14_186" class="t v0_186 s4_186">&lt;Rn&gt; </span><span id="t15_186" class="t s5_186">Specifies the base register used by </span><span id="t16_186" class="t v0_186 s4_186">&lt;addressing_mode&gt;</span><span id="t17_186" class="t s5_186">. Using R15 as the base register </span><span id="t18_186" class="t v0_186 s4_186">&lt;Rn&gt; </span>
<span id="t19_186" class="t s5_186">gives an </span><span id="t1a_186" class="t s7_186">UNPREDICTABLE </span><span id="t1b_186" class="t s5_186">result. </span>
<span id="t1c_186" class="t v0_186 s4_186">! </span><span id="t1d_186" class="t s5_186">Sets the W bit, causing the instruction to write a modified value back to its base register Rn </span>
<span id="t1e_186" class="t s5_186">as specified in </span><span id="t1f_186" class="t s6_186">Addressing Mode 4 - Load and Store Multiple </span><span id="t1g_186" class="t s5_186">on page A5-41. If </span><span id="t1h_186" class="t v0_186 s4_186">! </span><span id="t1i_186" class="t s5_186">is omitted, </span>
<span id="t1j_186" class="t s5_186">the W bit is 0 and the instruction does not change its base register in this way. (However, if </span>
<span id="t1k_186" class="t s5_186">the base register is included in </span><span id="t1l_186" class="t v0_186 s4_186">&lt;registers&gt;</span><span id="t1m_186" class="t s5_186">, it changes when a value is loaded into it.) </span>
<span id="t1n_186" class="t v0_186 s4_186">&lt;registers&gt; </span>
<span id="t1o_186" class="t s5_186">Is a list of registers, separated by commas and surrounded by </span><span id="t1p_186" class="t v0_186 s4_186">{ </span><span id="t1q_186" class="t s5_186">and </span><span id="t1r_186" class="t v0_186 s4_186">}</span><span id="t1s_186" class="t s5_186">. It specifies the set of </span>
<span id="t1t_186" class="t s5_186">registers to be loaded by the </span><span id="t1u_186" class="t v0_186 s4_186">LDM </span><span id="t1v_186" class="t s5_186">instruction. </span>
<span id="t1w_186" class="t s5_186">The registers are loaded in sequence, the lowest-numbered register from the lowest memory </span>
<span id="t1x_186" class="t s5_186">address (</span><span id="t1y_186" class="t v0_186 s4_186">start_address</span><span id="t1z_186" class="t s5_186">), through to the highest-numbered register from the highest memory </span>
<span id="t20_186" class="t s5_186">address (</span><span id="t21_186" class="t v0_186 s4_186">end_address</span><span id="t22_186" class="t s5_186">). If the PC is specified in the register list (opcode bit[15] is set), </span>
<span id="t23_186" class="t s5_186">the instruction causes a branch to the address (data) loaded into the PC. </span>
<span id="t24_186" class="t s5_186">For each of i=0 to 15, bit[i] in the register_list field of the instruction is 1 if Ri is in the list </span>
<span id="t25_186" class="t s5_186">and 0 otherwise. If bits[15:0] are all zero, the result is </span><span id="t26_186" class="t s7_186">UNPREDICTABLE</span><span id="t27_186" class="t s5_186">. </span>
<span id="t28_186" class="t s8_186">31 </span><span id="t29_186" class="t s8_186">28 27 26 25 24 23 22 21 20 19 </span><span id="t2a_186" class="t s8_186">16 15 </span><span id="t2b_186" class="t s8_186">0 </span>
<span id="t2c_186" class="t s5_186">cond </span><span id="t2d_186" class="t s5_186">1 </span><span id="t2e_186" class="t s5_186">0 </span><span id="t2f_186" class="t s5_186">0 </span><span id="t2g_186" class="t s5_186">P </span><span id="t2h_186" class="t s5_186">U </span><span id="t2i_186" class="t s5_186">0W1 </span><span id="t2j_186" class="t s5_186">Rn </span><span id="t2k_186" class="t s5_186">register_list </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
