ENOMEM	,	V_19
atomic_set	,	F_5
tre_processed_off	,	V_46
HIDMA_EVCA_RING_LEN_REG	,	V_106
spin_lock_init	,	F_44
hidma_is_chan_enabled	,	F_1
dma_addr_t	,	T_4
DMA_IN_PROGRESS	,	V_121
queued	,	V_23
writel_relaxed	,	F_29
"transfer channel did not reset\n"	,	L_6
upper_32_bits	,	F_36
tre_index	,	V_36
dev	,	V_10
len	,	V_90
enable	,	V_71
HIDMA_TRCA_RING_LOW_REG	,	V_100
err_info	,	V_25
lock	,	V_33
HIDMA_CH_SUSPEND	,	V_87
dmam_alloc_coherent	,	F_41
state	,	V_1
val	,	V_60
evch_state	,	V_69
HIDMA_EVCA_WRITE_PTR_REG	,	V_45
HIDMA_EVCA_DOORBELL_REG	,	V_59
HIDMA_EVCA_IRQ_EN_REG	,	V_74
hidma_ll_tre_complete	,	F_10
HIDMA_TRCA_RING_LEN_REG	,	V_102
hidma_tre	,	V_7
int_flags	,	V_96
HIDMA_TRE_MEMCPY	,	V_27
hidma_ll_request	,	F_6
"tre_index [%d] and tre out of sync\n"	,	L_3
current_evre	,	V_49
"transfer channel did not get enabled\n"	,	L_9
HIDMA_CH_SUSPENDED	,	V_85
IRQ_HANDLED	,	V_79
HIDMA_TRE_DEST_HI_IDX	,	V_95
DMA_COMPLETE	,	V_120
rc	,	V_97
"trying to set params on an unused TRE:%d"	,	L_11
hidma_ll_isenabled	,	F_32
tre_iterator	,	V_31
HIDMA_EVCA_IRQ_STAT_REG	,	V_73
"trying to free an unused TRE:%d"	,	L_2
GFP_KERNEL	,	V_112
HIDMA_TRE_LEN_IDX	,	V_91
device	,	V_109
status	,	V_22
hidma_ll_reset	,	F_23
chirq	,	V_70
ENODEV	,	V_116
HIDMA_TRE_SIZE	,	V_35
HIDMA_EVCA_RING_HIGH_REG	,	V_105
flags	,	V_32
"HW reports invalid EVRE write offset\n"	,	L_5
HIDMA_CH_DISABLED	,	V_66
out	,	V_78
"error 0x%x, disabling...\n"	,	L_7
hidma_ll_inthandler	,	F_27
HIDMA_EVCA_RING_LOW_REG	,	V_104
arg	,	V_29
hidma_ll_start	,	F_31
hidma_ll_status	,	F_48
hidma_handle_tre_completion	,	F_18
HIDMA_CH_STATE	,	F_26
initialized	,	V_115
HIDMA_ERR_INT_MASK	,	V_75
HIDMA_CH_CONTROL_MASK	,	V_64
atomic_read	,	F_4
u8	,	T_2
cfg	,	V_51
sz	,	V_111
hidma_cleanup_pending_tre	,	F_22
i	,	V_16
trca	,	V_62
"event channel did not get enabled\n"	,	L_8
EINVAL	,	V_18
tre_write_offset	,	V_82
hidma_ll_setup	,	F_37
tasklet_kill	,	F_47
devm_kcalloc	,	F_40
dma_sig	,	V_20
HIDMA_EVRE_STATUS_ERROR	,	V_77
hidma_ll_set_transfer_params	,	F_34
dma_status	,	V_117
HIDMA_EVRE_CODE_MASK	,	V_56
hidma_ll_enable	,	F_30
data	,	V_15
__iomem	,	T_6
HIDMA_CH_ENABLED	,	V_2
HIDMA_TRE_CFG_IDX	,	V_26
size_t	,	T_7
tre_local	,	V_17
dest	,	V_89
hidma_lldev	,	V_4
hidma_ll_init	,	F_38
kfifo_put	,	F_16
tre_ring	,	V_84
lower_32_bits	,	F_35
"invalid TRE number in transfer params:%d"	,	L_10
u32	,	T_1
atomic_add_unless	,	F_8
pending_tre_list	,	V_34
evre_read_off	,	V_57
tre_ch	,	V_6
evre_write_off	,	V_41
irqflags	,	V_81
chidx	,	V_28
HIDMA_EVCA_INTCTRL_REG	,	V_107
"invalid TRE number in free:%d"	,	L_1
nr_tres	,	V_9
tasklet_schedule	,	F_17
ret	,	V_61
ENABLE_IRQS	,	V_108
HIDMA_EVRE_CFG_IDX	,	V_52
tre	,	V_8
evre_ring_size	,	V_39
HIDMA_EVRE_STATUS_COMPLETE	,	V_119
num_completed	,	V_43
DMA_ERROR	,	V_118
lldev	,	V_5
spin_unlock_irqrestore	,	F_14
trch_state	,	V_68
kfifo_alloc	,	F_43
task	,	V_38
readl_relaxed	,	F_19
spin_lock_irqsave	,	F_13
required_bytes	,	V_110
idx	,	V_21
HIDMA_EVCA_IRQ_CLR_REG	,	V_76
HIDMA_CH_STOPPED	,	V_86
devm_kzalloc	,	F_39
HIDMA_EVRE_ERRINFO_MASK	,	V_54
tasklet_init	,	F_45
err_code	,	V_24
cause	,	V_72
evre_ring_shift	,	V_114
readl_poll_timeout	,	F_25
HIDMA_TRE_SRC_LOW_IDX	,	V_92
HIDMA_EVRE_SIZE	,	V_48
HIDMA_CH_ENABLE	,	V_80
pending_tre_count	,	V_37
dev_err	,	F_3
sig	,	V_13
kfifo_out	,	F_11
HIDMA_EVRE_CODE_BIT_POS	,	V_55
IS_ALIGNED	,	F_42
HIDMA_TRCA_RING_HIGH_REG	,	V_101
HIDMA_EVCA_CTRLSTS_REG	,	V_67
tre_read_off	,	V_58
trepool	,	V_11
"tre count mismatch on completion"	,	L_4
addr	,	V_98
tre_ring_shift	,	V_113
hidma_post_completed	,	F_12
allocated	,	V_12
evca	,	V_44
dev_name	,	V_14
readl	,	F_24
hidma_ll_free	,	F_2
evre_processed_off	,	V_47
writel	,	F_21
src	,	V_88
irqreturn_t	,	T_3
evre_dma	,	V_103
HIDMA_CH_RUNNING	,	V_3
HIDMA_EVRE_ERRINFO_BIT_POS	,	V_53
dev_warn	,	F_15
HIDMA_TRE_DEST_LOW_IDX	,	V_94
hidma_ll_uninit	,	F_46
BIT	,	F_9
evre_iterator	,	V_42
HIDMA_CH_RESET	,	V_65
evre_ring	,	V_50
hidma_ll_disable	,	F_28
u64	,	T_5
tre_ring_size	,	V_40
hidma_ll_queue_request	,	F_33
HIDMA_TRE_SRC_HI_IDX	,	V_93
tre_dma	,	V_99
handoff_fifo	,	V_30
HIDMA_INCREMENT_ITERATOR	,	F_20
callback	,	F_7
HIDMA_TRCA_DOORBELL_REG	,	V_83
HIDMA_TRCA_CTRLSTS_REG	,	V_63
