# EELE 367 Lab8

This lab's goal is to demonstrate utilization of VHDL's componenent interfacing to create a binary string that outputs onto multiple 7 segment displays. 
