

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 17:59:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_24
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.632 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       16|       17|  0.160 us|  0.170 us|   16|   16|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       16|       16|         5|          4|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%br_ln22 = br void %rewind_header" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 9 'br' 'br_ln22' <Predicate = true> <Delay = 1.32>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.split, i1 1, void %for.end"   --->   Operation 10 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_stream_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:18]   --->   Operation 11 'read' 'in_stream_read' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%in_stream_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:19]   --->   Operation 12 'read' 'in_stream_read_1' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%bram_V_rewind = phi i32 0, void %entry, i32 %bram_V_phi, void %for.inc.split, i32 0, void %for.end" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:21]   --->   Operation 13 'phi' 'bram_V_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (1.32ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc.split, void %rewind_init"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 1.32>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%in_stream_read_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:20]   --->   Operation 15 'read' 'in_stream_read_2' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 4.63>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%i1 = phi i2 0, void %entry, i2 %i, void %for.inc.split, i2 0, void %for.end"   --->   Operation 16 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:12]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln12' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%in_stream_read_3 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:21]   --->   Operation 20 'read' 'in_stream_read_3' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%bram_V = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %in_stream_read_3, i8 %in_stream_read_2, i8 %in_stream_read_1, i8 %in_stream_read" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:21]   --->   Operation 21 'bitconcatenate' 'bram_V' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (1.32ns)   --->   "%br_ln22 = br void %for.inc.split" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 22 'br' 'br_ln22' <Predicate = (do_init)> <Delay = 1.32>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%bram_V_phi = phi i32 %bram_V, void %rewind_init, i32 %bram_V_rewind, void %rewind_header"   --->   Operation 23 'phi' 'bram_V_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %i1, i3 0" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %shl_ln" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 25 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (3.30ns)   --->   "%lshr_ln24 = lshr i32 %bram_V_phi, i32 %zext_ln24" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 26 'lshr' 'lshr_ln24' <Predicate = true> <Delay = 3.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %lshr_ln24" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 27 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %trunc_ln24"   --->   Operation 28 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %zext_ln186" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 29 'write' 'write_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 30 [1/1] (1.20ns)   --->   "%i = add i2 %i1, i2 1" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln22 = icmp_eq  i2 %i1, i2 3" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 31 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %rewind_header, void %for.end" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln26 = br void %rewind_header" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:26]   --->   Operation 33 'br' 'br_ln26' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:23]   --->   Operation 35 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 36 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %zext_ln186" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 37 'write' 'write_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%return_ln26 = return void @_ssdm_op_Return" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:26]   --->   Operation 38 'return' 'return_ln26' <Predicate = (icmp_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [7]  (1.32 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.32ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bram.V') with incoming values : ('bram.V', ../../../../OneDrive/Desktop/vitis/bram_B.cpp:21) [22]  (1.32 ns)

 <State 5>: 4.63ns
The critical path consists of the following:
	axis read operation ('in_stream_read_3', ../../../../OneDrive/Desktop/vitis/bram_B.cpp:21) on port 'in_stream' (../../../../OneDrive/Desktop/vitis/bram_B.cpp:21) [18]  (0 ns)
	multiplexor before 'phi' operation ('bram.V') with incoming values : ('bram.V', ../../../../OneDrive/Desktop/vitis/bram_B.cpp:21) [22]  (1.32 ns)
	'phi' operation ('bram.V') with incoming values : ('bram.V', ../../../../OneDrive/Desktop/vitis/bram_B.cpp:21) [22]  (0 ns)
	'lshr' operation ('lshr_ln24', ../../../../OneDrive/Desktop/vitis/bram_B.cpp:24) [28]  (3.31 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
