#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 12 18:53:34 2021
# Process ID: 22261
# Current directory: /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/synth_1
# Command line: vivado -log mult_config_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_config_3.tcl
# Log file: /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/synth_1/mult_config_3.vds
# Journal file: /home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mult_config_3.tcl -notrace
Command: synth_design -top mult_config_3 -part xc7a100tcsg324-1 -directive AreaOptimized_high -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2287.156 ; gain = 0.000 ; free physical = 127 ; free virtual = 5704
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult_config_3' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:87]
INFO: [Synth 8-3491] module 'FAB_mini' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:34' bound to instance 'comp1' of component 'FAB_mini' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'FAB_mini' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:54]
INFO: [Synth 8-3491] module 'basico1' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico1.vhd:34' bound to instance 'basico00' of component 'basico1' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:94]
INFO: [Synth 8-638] synthesizing module 'basico1' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico1.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FA.vhd:34' bound to instance 'UUT' of component 'FA' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FA' (1#1) [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'basico1' (2#1) [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico1.vhd:43]
INFO: [Synth 8-3491] module 'basico2' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico2.vhd:34' bound to instance 'basico01' of component 'basico2' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:103]
INFO: [Synth 8-638] synthesizing module 'basico2' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico2.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FA.vhd:34' bound to instance 'UUT' of component 'FA' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico2.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'basico2' (3#1) [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico2.vhd:44]
INFO: [Synth 8-3491] module 'basico2' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico2.vhd:34' bound to instance 'basico10' of component 'basico2' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:114]
INFO: [Synth 8-3491] module 'basico2' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/basico2.vhd:34' bound to instance 'basico11' of component 'basico2' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'FAB_mini' (4#1) [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:54]
INFO: [Synth 8-3491] module 'FAB_mini' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:34' bound to instance 'comp2' of component 'FAB_mini' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:175]
INFO: [Synth 8-3491] module 'FAB_mini' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:34' bound to instance 'comp3' of component 'FAB_mini' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:196]
INFO: [Synth 8-3491] module 'FAB_mini' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:34' bound to instance 'comp4' of component 'FAB_mini' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:217]
INFO: [Synth 8-3491] module 'FAB_mini' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:34' bound to instance 'comp5' of component 'FAB_mini' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:239]
INFO: [Synth 8-3491] module 'FAB_mini' declared at '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/FAB_mini.vhd:34' bound to instance 'comp6' of component 'FAB_mini' [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'mult_config_3' (5#1) [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.srcs/sources_1/new/mult_conf_3.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.156 ; gain = 0.000 ; free physical = 945 ; free virtual = 6499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.156 ; gain = 0.000 ; free physical = 942 ; free virtual = 6497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.156 ; gain = 0.000 ; free physical = 942 ; free virtual = 6497
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2287.156 ; gain = 0.000 ; free physical = 934 ; free virtual = 6489
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mult_config_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mult_config_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.039 ; gain = 0.000 ; free physical = 834 ; free virtual = 6405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.039 ; gain = 0.000 ; free physical = 834 ; free virtual = 6405
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 900 ; free virtual = 6472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 900 ; free virtual = 6472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 900 ; free virtual = 6472
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mult_config_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                   00010000000000 |                             0000
                    e121 |                   00000010000000 |                             0001
                    e122 |                   00000000001000 |                             0010
                    e123 |                   00000000000001 |                             0011
                    e124 |                   00000000000010 |                             0100
                    e125 |                   00000000000100 |                             0101
                    e126 |                   10000000000000 |                             0110
                  iSTATE |                   00000001000000 |                             1101
*
                     e41 |                   00000000100000 |                             1011
                     e42 |                   00000100000000 |                             1100
                     e81 |                   00000000010000 |                             0111
                     e82 |                   00100000000000 |                             1000
                     e83 |                   01000000000000 |                             1001
                     e84 |                   00001000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mult_config_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 884 ; free virtual = 6460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 72    
+---Registers : 
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	  14 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 35    
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 864 ; free virtual = 6448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 736 ; free virtual = 6328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 722 ; free virtual = 6314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 721 ; free virtual = 6313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 722 ; free virtual = 6314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 722 ; free virtual = 6314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 722 ; free virtual = 6314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 722 ; free virtual = 6314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 721 ; free virtual = 6313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 720 ; free virtual = 6312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    12|
|3     |LUT2 |    26|
|4     |LUT3 |    38|
|5     |LUT4 |    21|
|6     |LUT5 |    64|
|7     |LUT6 |    59|
|8     |FDCE |    48|
|9     |FDPE |     2|
|10    |IBUF |    30|
|11    |OBUF |    25|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.039 ; gain = 31.883 ; free physical = 720 ; free virtual = 6312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2319.039 ; gain = 0.000 ; free physical = 774 ; free virtual = 6367
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2319.047 ; gain = 31.883 ; free physical = 774 ; free virtual = 6367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.047 ; gain = 0.000 ; free physical = 856 ; free virtual = 6453
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.047 ; gain = 0.000 ; free physical = 805 ; free virtual = 6403
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2319.047 ; gain = 32.023 ; free physical = 952 ; free virtual = 6550
INFO: [Common 17-1381] The checkpoint '/home/matiaspc/Escritorio/universidad/tfg/trabajo/trabajo_final/trabajo_final.runs/synth_1/mult_config_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_config_3_utilization_synth.rpt -pb mult_config_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 12 18:54:32 2021...
