

================================================================
== Vivado HLS Report for 'fir_filter_b'
================================================================
* Date:           Mon Dec 21 15:44:33 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.446|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      3|       -|       -|    -|
|Expression       |        -|     58|       0|    1573|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       3|    -|
|Register         |        -|      -|    2392|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     61|    2392|    1576|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      6|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |d_conv_mac_muladddEe_U16  |d_conv_mac_muladddEe  | i0 + i1 * i2 |
    |d_conv_mul_mul_16bkb_U14  |d_conv_mul_mul_16bkb  |    i0 * i1   |
    |d_conv_mul_mul_16cud_U15  |d_conv_mul_mul_16cud  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_10_fu_297_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_11_fu_313_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_12_fu_329_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_13_fu_345_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_14_fu_361_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_15_fu_377_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_16_fu_393_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_17_fu_409_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_18_fu_425_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_19_fu_441_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_1_fu_153_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_20_fu_457_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_21_fu_473_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_22_fu_489_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_23_fu_505_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_24_fu_521_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_25_fu_537_p2            |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_26_fu_553_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_27_fu_569_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_28_fu_585_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_2_fu_169_p2             |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_3_fu_185_p2             |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_4_fu_201_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_5_fu_217_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_6_fu_233_p2             |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_7_fu_249_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_8_fu_265_p2             |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_9_fu_281_p2             |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_fu_137_p2               |     *    |      2|  0|  21|          32|          10|
    |add_ln700_10_fu_664_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_11_fu_668_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_12_fu_672_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_13_fu_727_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_14_fu_731_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_15_fu_678_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_16_fu_682_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_17_fu_686_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_18_fu_692_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_19_fu_696_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_1_fu_632_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_20_fu_737_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_21_fu_741_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_22_fu_700_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_23_fu_704_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_24_fu_708_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_25_fu_714_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_27_fu_749_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_28_fu_754_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_29_fu_759_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_636_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_642_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_646_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_5_fu_718_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_6_fu_722_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_7_fu_650_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_8_fu_654_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_9_fu_658_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_628_p2               |     +    |      0|  0|  32|          32|          32|
    |y_V                               |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     58|  0|1573|        1891|        1291|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln700_12_reg_968          |  32|   0|   32|          0|
    |add_ln700_14_reg_1003         |  32|   0|   32|          0|
    |add_ln700_17_reg_973          |  32|   0|   32|          0|
    |add_ln700_18_reg_978          |  32|   0|   32|          0|
    |add_ln700_19_reg_983          |  31|   0|   32|          1|
    |add_ln700_21_reg_1008         |  32|   0|   32|          0|
    |add_ln700_24_reg_988          |  32|   0|   32|          0|
    |add_ln700_25_reg_993          |  32|   0|   32|          0|
    |add_ln700_26_reg_998          |  26|   0|   26|          0|
    |add_ln700_28_reg_1013         |  32|   0|   32|          0|
    |add_ln700_2_reg_948           |  32|   0|   32|          0|
    |add_ln700_3_reg_953           |  32|   0|   32|          0|
    |add_ln700_4_reg_958           |  32|   0|   32|          0|
    |add_ln700_9_reg_963           |  32|   0|   32|          0|
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |mul_ln700_10_reg_838          |  32|   0|   32|          0|
    |mul_ln700_11_reg_843          |  30|   0|   32|          2|
    |mul_ln700_12_reg_848          |  32|   0|   32|          0|
    |mul_ln700_13_reg_853          |  32|   0|   32|          0|
    |mul_ln700_14_reg_858          |  32|   0|   32|          0|
    |mul_ln700_15_reg_863          |  32|   0|   32|          0|
    |mul_ln700_16_reg_868          |  32|   0|   32|          0|
    |mul_ln700_17_reg_873          |  32|   0|   32|          0|
    |mul_ln700_18_reg_878          |  32|   0|   32|          0|
    |mul_ln700_19_reg_883          |  32|   0|   32|          0|
    |mul_ln700_1_reg_793           |  32|   0|   32|          0|
    |mul_ln700_20_reg_888          |  30|   0|   32|          2|
    |mul_ln700_21_reg_893          |  32|   0|   32|          0|
    |mul_ln700_22_reg_898          |  30|   0|   32|          2|
    |mul_ln700_23_reg_903          |  31|   0|   32|          1|
    |mul_ln700_24_reg_908          |  30|   0|   32|          2|
    |mul_ln700_25_reg_913          |  32|   0|   32|          0|
    |mul_ln700_26_reg_918          |  32|   0|   32|          0|
    |mul_ln700_27_reg_923          |  32|   0|   32|          0|
    |mul_ln700_28_reg_928          |  31|   0|   32|          1|
    |mul_ln700_2_reg_798           |  32|   0|   32|          0|
    |mul_ln700_31_reg_943          |  26|   0|   26|          0|
    |mul_ln700_3_reg_803           |  31|   0|   32|          1|
    |mul_ln700_4_reg_808           |  32|   0|   32|          0|
    |mul_ln700_5_reg_813           |  32|   0|   32|          0|
    |mul_ln700_6_reg_818           |  32|   0|   32|          0|
    |mul_ln700_7_reg_823           |  30|   0|   32|          2|
    |mul_ln700_8_reg_828           |  31|   0|   32|          1|
    |mul_ln700_9_reg_833           |  30|   0|   32|          2|
    |mul_ln700_reg_788             |  32|   0|   32|          0|
    |sext_ln180_reg_933            |  32|   0|   32|          0|
    |shift_reg_V_1_0               |  16|   0|   16|          0|
    |shift_reg_V_1_0_load_reg_938  |  16|   0|   16|          0|
    |shift_reg_V_1_1               |  16|   0|   16|          0|
    |shift_reg_V_1_10              |  32|   0|   32|          0|
    |shift_reg_V_1_11              |  32|   0|   32|          0|
    |shift_reg_V_1_12              |  32|   0|   32|          0|
    |shift_reg_V_1_13              |  32|   0|   32|          0|
    |shift_reg_V_1_14              |  32|   0|   32|          0|
    |shift_reg_V_1_15              |  32|   0|   32|          0|
    |shift_reg_V_1_16              |  32|   0|   32|          0|
    |shift_reg_V_1_17              |  32|   0|   32|          0|
    |shift_reg_V_1_18              |  32|   0|   32|          0|
    |shift_reg_V_1_19              |  32|   0|   32|          0|
    |shift_reg_V_1_2               |  32|   0|   32|          0|
    |shift_reg_V_1_20              |  32|   0|   32|          0|
    |shift_reg_V_1_21              |  32|   0|   32|          0|
    |shift_reg_V_1_22              |  32|   0|   32|          0|
    |shift_reg_V_1_23              |  32|   0|   32|          0|
    |shift_reg_V_1_24              |  32|   0|   32|          0|
    |shift_reg_V_1_25              |  32|   0|   32|          0|
    |shift_reg_V_1_26              |  32|   0|   32|          0|
    |shift_reg_V_1_27              |  32|   0|   32|          0|
    |shift_reg_V_1_28              |  32|   0|   32|          0|
    |shift_reg_V_1_29              |  32|   0|   32|          0|
    |shift_reg_V_1_3               |  32|   0|   32|          0|
    |shift_reg_V_1_30              |  32|   0|   32|          0|
    |shift_reg_V_1_4               |  32|   0|   32|          0|
    |shift_reg_V_1_5               |  32|   0|   32|          0|
    |shift_reg_V_1_6               |  32|   0|   32|          0|
    |shift_reg_V_1_7               |  32|   0|   32|          0|
    |shift_reg_V_1_8               |  32|   0|   32|          0|
    |shift_reg_V_1_9               |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2392|   0| 2409|         17|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|extLd4_loc_channel  |  in |   16|   ap_none  | extLd4_loc_channel |    scalar    |
|y_V                 | out |   32|   ap_vld   |         y_V        |    pointer   |
|y_V_ap_vld          | out |    1|   ap_vld   |         y_V        |    pointer   |
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.05>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %extLd4_loc_channel)" [../sources/d_conv.cpp:24]   --->   Operation 5 'read' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_V_1_30_loa = load i32* @shift_reg_V_1_30, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 6 'load' 'shift_reg_V_1_30_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (7.05ns)   --->   "%mul_ln700 = mul i32 %shift_reg_V_1_30_loa, -473" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 7 'mul' 'mul_ln700' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_V_1_29_loa = load i32* @shift_reg_V_1_29, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 8 'load' 'shift_reg_V_1_29_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_29_loa, i32* @shift_reg_V_1_30, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 9 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (7.05ns)   --->   "%mul_ln700_1 = mul i32 %shift_reg_V_1_29_loa, -417" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 10 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_V_1_28_loa = load i32* @shift_reg_V_1_28, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 11 'load' 'shift_reg_V_1_28_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_28_loa, i32* @shift_reg_V_1_29, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (7.05ns)   --->   "%mul_ln700_2 = mul i32 %shift_reg_V_1_28_loa, -519" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 13 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shift_reg_V_1_27_loa = load i32* @shift_reg_V_1_27, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 14 'load' 'shift_reg_V_1_27_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_27_loa, i32* @shift_reg_V_1_28, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (7.05ns)   --->   "%mul_ln700_3 = mul i32 %shift_reg_V_1_27_loa, -554" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 16 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_V_1_26_loa = load i32* @shift_reg_V_1_26, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 17 'load' 'shift_reg_V_1_26_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_26_loa, i32* @shift_reg_V_1_27, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 18 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (7.05ns)   --->   "%mul_ln700_4 = mul i32 %shift_reg_V_1_26_loa, -485" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 19 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_V_1_25_loa = load i32* @shift_reg_V_1_25, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 20 'load' 'shift_reg_V_1_25_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_25_loa, i32* @shift_reg_V_1_26, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (7.05ns)   --->   "%mul_ln700_5 = mul i32 %shift_reg_V_1_25_loa, -275" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 22 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_V_1_24_loa = load i32* @shift_reg_V_1_24, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 23 'load' 'shift_reg_V_1_24_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_24_loa, i32* @shift_reg_V_1_25, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (7.05ns)   --->   "%mul_ln700_6 = mul i32 %shift_reg_V_1_24_loa, 103" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 25 'mul' 'mul_ln700_6' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_V_1_23_loa = load i32* @shift_reg_V_1_23, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 26 'load' 'shift_reg_V_1_23_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_23_loa, i32* @shift_reg_V_1_24, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (7.05ns)   --->   "%mul_ln700_7 = mul i32 %shift_reg_V_1_23_loa, 660" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 28 'mul' 'mul_ln700_7' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_V_1_22_loa = load i32* @shift_reg_V_1_22, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 29 'load' 'shift_reg_V_1_22_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_22_loa, i32* @shift_reg_V_1_23, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (7.05ns)   --->   "%mul_ln700_8 = mul i32 %shift_reg_V_1_22_loa, 1386" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 31 'mul' 'mul_ln700_8' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_V_1_21_loa = load i32* @shift_reg_V_1_21, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 32 'load' 'shift_reg_V_1_21_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_21_loa, i32* @shift_reg_V_1_22, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (7.05ns)   --->   "%mul_ln700_9 = mul i32 %shift_reg_V_1_21_loa, 2252" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 34 'mul' 'mul_ln700_9' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_V_1_20_loa = load i32* @shift_reg_V_1_20, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 35 'load' 'shift_reg_V_1_20_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_20_loa, i32* @shift_reg_V_1_21, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (7.05ns)   --->   "%mul_ln700_10 = mul i32 %shift_reg_V_1_20_loa, 3203" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 37 'mul' 'mul_ln700_10' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_V_1_19_loa = load i32* @shift_reg_V_1_19, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 38 'load' 'shift_reg_V_1_19_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_19_loa, i32* @shift_reg_V_1_20, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (7.05ns)   --->   "%mul_ln700_11 = mul i32 %shift_reg_V_1_19_loa, 4172" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 40 'mul' 'mul_ln700_11' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shift_reg_V_1_18_loa = load i32* @shift_reg_V_1_18, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 41 'load' 'shift_reg_V_1_18_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_18_loa, i32* @shift_reg_V_1_19, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (7.05ns)   --->   "%mul_ln700_12 = mul i32 %shift_reg_V_1_18_loa, 5079" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 43 'mul' 'mul_ln700_12' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shift_reg_V_1_17_loa = load i32* @shift_reg_V_1_17, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 44 'load' 'shift_reg_V_1_17_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_17_loa, i32* @shift_reg_V_1_18, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (7.05ns)   --->   "%mul_ln700_13 = mul i32 %shift_reg_V_1_17_loa, 5845" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 46 'mul' 'mul_ln700_13' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_V_1_16_loa = load i32* @shift_reg_V_1_16, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 47 'load' 'shift_reg_V_1_16_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_16_loa, i32* @shift_reg_V_1_17, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (7.05ns)   --->   "%mul_ln700_14 = mul i32 %shift_reg_V_1_16_loa, 6401" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 49 'mul' 'mul_ln700_14' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shift_reg_V_1_15_loa = load i32* @shift_reg_V_1_15, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 50 'load' 'shift_reg_V_1_15_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_15_loa, i32* @shift_reg_V_1_16, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (7.05ns)   --->   "%mul_ln700_15 = mul i32 %shift_reg_V_1_15_loa, 6693" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 52 'mul' 'mul_ln700_15' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_V_1_14_loa = load i32* @shift_reg_V_1_14, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 53 'load' 'shift_reg_V_1_14_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_14_loa, i32* @shift_reg_V_1_15, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (7.05ns)   --->   "%mul_ln700_16 = mul i32 %shift_reg_V_1_14_loa, 6693" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 55 'mul' 'mul_ln700_16' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shift_reg_V_1_13_loa = load i32* @shift_reg_V_1_13, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 56 'load' 'shift_reg_V_1_13_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_13_loa, i32* @shift_reg_V_1_14, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (7.05ns)   --->   "%mul_ln700_17 = mul i32 %shift_reg_V_1_13_loa, 6401" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 58 'mul' 'mul_ln700_17' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_V_1_12_loa = load i32* @shift_reg_V_1_12, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 59 'load' 'shift_reg_V_1_12_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_12_loa, i32* @shift_reg_V_1_13, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (7.05ns)   --->   "%mul_ln700_18 = mul i32 %shift_reg_V_1_12_loa, 5845" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 61 'mul' 'mul_ln700_18' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shift_reg_V_1_11_loa = load i32* @shift_reg_V_1_11, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 62 'load' 'shift_reg_V_1_11_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_11_loa, i32* @shift_reg_V_1_12, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (7.05ns)   --->   "%mul_ln700_19 = mul i32 %shift_reg_V_1_11_loa, 5079" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 64 'mul' 'mul_ln700_19' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shift_reg_V_1_10_loa = load i32* @shift_reg_V_1_10, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 65 'load' 'shift_reg_V_1_10_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_10_loa, i32* @shift_reg_V_1_11, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (7.05ns)   --->   "%mul_ln700_20 = mul i32 %shift_reg_V_1_10_loa, 4172" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 67 'mul' 'mul_ln700_20' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shift_reg_V_1_9_load = load i32* @shift_reg_V_1_9, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 68 'load' 'shift_reg_V_1_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_9_load, i32* @shift_reg_V_1_10, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (7.05ns)   --->   "%mul_ln700_21 = mul i32 %shift_reg_V_1_9_load, 3203" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 70 'mul' 'mul_ln700_21' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shift_reg_V_1_8_load = load i32* @shift_reg_V_1_8, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 71 'load' 'shift_reg_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_8_load, i32* @shift_reg_V_1_9, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (7.05ns)   --->   "%mul_ln700_22 = mul i32 %shift_reg_V_1_8_load, 2252" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 73 'mul' 'mul_ln700_22' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shift_reg_V_1_7_load = load i32* @shift_reg_V_1_7, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 74 'load' 'shift_reg_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_7_load, i32* @shift_reg_V_1_8, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (7.05ns)   --->   "%mul_ln700_23 = mul i32 %shift_reg_V_1_7_load, 1386" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 76 'mul' 'mul_ln700_23' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shift_reg_V_1_6_load = load i32* @shift_reg_V_1_6, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 77 'load' 'shift_reg_V_1_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_6_load, i32* @shift_reg_V_1_7, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (7.05ns)   --->   "%mul_ln700_24 = mul i32 %shift_reg_V_1_6_load, 660" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 79 'mul' 'mul_ln700_24' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shift_reg_V_1_5_load = load i32* @shift_reg_V_1_5, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 80 'load' 'shift_reg_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_5_load, i32* @shift_reg_V_1_6, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (7.05ns)   --->   "%mul_ln700_25 = mul i32 %shift_reg_V_1_5_load, 103" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 82 'mul' 'mul_ln700_25' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shift_reg_V_1_4_load = load i32* @shift_reg_V_1_4, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 83 'load' 'shift_reg_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_4_load, i32* @shift_reg_V_1_5, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (7.05ns)   --->   "%mul_ln700_26 = mul i32 %shift_reg_V_1_4_load, -275" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 85 'mul' 'mul_ln700_26' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shift_reg_V_1_3_load = load i32* @shift_reg_V_1_3, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 86 'load' 'shift_reg_V_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_3_load, i32* @shift_reg_V_1_4, align 16" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (7.05ns)   --->   "%mul_ln700_27 = mul i32 %shift_reg_V_1_3_load, -485" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 88 'mul' 'mul_ln700_27' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shift_reg_V_1_2_load = load i32* @shift_reg_V_1_2, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 89 'load' 'shift_reg_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_2_load, i32* @shift_reg_V_1_3, align 4" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (7.05ns)   --->   "%mul_ln700_28 = mul i32 %shift_reg_V_1_2_load, -554" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 91 'mul' 'mul_ln700_28' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shift_reg_V_1_1_load = load i16* @shift_reg_V_1_1, align 2" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 92 'load' 'shift_reg_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i16 %shift_reg_V_1_1_load to i32" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 93 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "store i32 %sext_ln180, i32* @shift_reg_V_1_2, align 8" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shift_reg_V_1_0_load = load i16* @shift_reg_V_1_0, align 2" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 95 'load' 'shift_reg_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i16 %shift_reg_V_1_0_load, i16* @shift_reg_V_1_1, align 2" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "store i16 %data_V, i16* @shift_reg_V_1_0, align 2" [../sources/d_conv.cpp:67->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %data_V to i26" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 98 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln700_31 = mul i26 %sext_ln700, -473" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 99 'mul' 'mul_ln700_31' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.44>
ST_2 : Operation 100 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln700_29 = mul i32 %sext_ln180, -519" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 100 'mul' 'mul_ln700_29' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i16 %shift_reg_V_1_0_load to i26" [../sources/d_conv.cpp:70->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 101 'sext' 'sext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_26)   --->   "%mul_ln700_30 = mul i26 %sext_ln180_1, -417" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 102 'mul' 'mul_ln700_30' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (1.89ns)   --->   "%add_ln700 = add i32 %mul_ln700_1, %mul_ln700" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 103 'add' 'add_ln700' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i32 %mul_ln700_3, %mul_ln700_2" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 104 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 105 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_2 = add i32 %add_ln700, %add_ln700_1" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 105 'add' 'add_ln700_2' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [1/1] (1.89ns)   --->   "%add_ln700_3 = add i32 %mul_ln700_5, %mul_ln700_4" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 106 'add' 'add_ln700_3' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.89ns)   --->   "%add_ln700_4 = add i32 %mul_ln700_7, %mul_ln700_6" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 107 'add' 'add_ln700_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.89ns)   --->   "%add_ln700_7 = add i32 %mul_ln700_9, %mul_ln700_8" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 108 'add' 'add_ln700_7' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_8 = add i32 %mul_ln700_11, %mul_ln700_10" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 109 'add' 'add_ln700_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_9 = add i32 %add_ln700_7, %add_ln700_8" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 110 'add' 'add_ln700_9' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (1.89ns)   --->   "%add_ln700_10 = add i32 %mul_ln700_13, %mul_ln700_12" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 111 'add' 'add_ln700_10' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_11 = add i32 %mul_ln700_15, %mul_ln700_14" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 112 'add' 'add_ln700_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_12 = add i32 %add_ln700_10, %add_ln700_11" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 113 'add' 'add_ln700_12' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (1.89ns)   --->   "%add_ln700_15 = add i32 %mul_ln700_17, %mul_ln700_16" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 114 'add' 'add_ln700_15' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_16 = add i32 %mul_ln700_19, %mul_ln700_18" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 115 'add' 'add_ln700_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_17 = add i32 %add_ln700_15, %add_ln700_16" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 116 'add' 'add_ln700_17' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (1.89ns)   --->   "%add_ln700_18 = add i32 %mul_ln700_21, %mul_ln700_20" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 117 'add' 'add_ln700_18' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.89ns)   --->   "%add_ln700_19 = add i32 %mul_ln700_23, %mul_ln700_22" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 118 'add' 'add_ln700_19' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.89ns)   --->   "%add_ln700_22 = add i32 %mul_ln700_25, %mul_ln700_24" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 119 'add' 'add_ln700_22' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_23 = add i32 %mul_ln700_27, %mul_ln700_26" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 120 'add' 'add_ln700_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_24 = add i32 %add_ln700_22, %add_ln700_23" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 121 'add' 'add_ln700_24' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (1.89ns)   --->   "%add_ln700_25 = add i32 %mul_ln700_29, %mul_ln700_28" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 122 'add' 'add_ln700_25' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln700_26 = add i26 %mul_ln700_31, %mul_ln700_30" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 123 'add' 'add_ln700_26' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.17>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i32 %add_ln700_3, %add_ln700_4" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 124 'add' 'add_ln700_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_6 = add i32 %add_ln700_2, %add_ln700_5" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 125 'add' 'add_ln700_6' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_13 = add i32 %add_ln700_9, %add_ln700_12" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 126 'add' 'add_ln700_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_14 = add i32 %add_ln700_6, %add_ln700_13" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 127 'add' 'add_ln700_14' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_20 = add i32 %add_ln700_18, %add_ln700_19" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 128 'add' 'add_ln700_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_21 = add i32 %add_ln700_17, %add_ln700_20" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 129 'add' 'add_ln700_21' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i26 %add_ln700_26 to i32" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 130 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_27 = add i32 %add_ln700_25, %sext_ln700_1" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 131 'add' 'add_ln700_27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_28 = add i32 %add_ln700_24, %add_ln700_27" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 132 'add' 'add_ln700_28' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 0, [1 x i8]* @p_str1, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [../sources/d_conv.cpp:59->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 133 'specfucore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:60->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 134 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_29 = add i32 %add_ln700_21, %add_ln700_28" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 135 'add' 'add_ln700_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_30 = add i32 %add_ln700_14, %add_ln700_29" [../sources/d_conv.cpp:73->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 136 'add' 'add_ln700_30' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y_V, i32 %add_ln700_30)" [../sources/d_conv.cpp:75->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 137 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "ret void" [../sources/d_conv.cpp:24]   --->   Operation 138 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ extLd4_loc_channel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_V_1_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V               (read        ) [ 00000]
shift_reg_V_1_30_loa (load        ) [ 00000]
mul_ln700            (mul         ) [ 01100]
shift_reg_V_1_29_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_1          (mul         ) [ 01100]
shift_reg_V_1_28_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_2          (mul         ) [ 01100]
shift_reg_V_1_27_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_3          (mul         ) [ 01100]
shift_reg_V_1_26_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_4          (mul         ) [ 01100]
shift_reg_V_1_25_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_5          (mul         ) [ 01100]
shift_reg_V_1_24_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_6          (mul         ) [ 01100]
shift_reg_V_1_23_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_7          (mul         ) [ 01100]
shift_reg_V_1_22_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_8          (mul         ) [ 01100]
shift_reg_V_1_21_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_9          (mul         ) [ 01100]
shift_reg_V_1_20_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_10         (mul         ) [ 01100]
shift_reg_V_1_19_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_11         (mul         ) [ 01100]
shift_reg_V_1_18_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_12         (mul         ) [ 01100]
shift_reg_V_1_17_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_13         (mul         ) [ 01100]
shift_reg_V_1_16_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_14         (mul         ) [ 01100]
shift_reg_V_1_15_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_15         (mul         ) [ 01100]
shift_reg_V_1_14_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_16         (mul         ) [ 01100]
shift_reg_V_1_13_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_17         (mul         ) [ 01100]
shift_reg_V_1_12_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_18         (mul         ) [ 01100]
shift_reg_V_1_11_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_19         (mul         ) [ 01100]
shift_reg_V_1_10_loa (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_20         (mul         ) [ 01100]
shift_reg_V_1_9_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_21         (mul         ) [ 01100]
shift_reg_V_1_8_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_22         (mul         ) [ 01100]
shift_reg_V_1_7_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_23         (mul         ) [ 01100]
shift_reg_V_1_6_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_24         (mul         ) [ 01100]
shift_reg_V_1_5_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_25         (mul         ) [ 01100]
shift_reg_V_1_4_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_26         (mul         ) [ 01100]
shift_reg_V_1_3_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_27         (mul         ) [ 01100]
shift_reg_V_1_2_load (load        ) [ 00000]
store_ln70           (store       ) [ 00000]
mul_ln700_28         (mul         ) [ 01100]
shift_reg_V_1_1_load (load        ) [ 00000]
sext_ln180           (sext        ) [ 01100]
store_ln70           (store       ) [ 00000]
shift_reg_V_1_0_load (load        ) [ 01100]
store_ln70           (store       ) [ 00000]
store_ln67           (store       ) [ 00000]
sext_ln700           (sext        ) [ 00000]
mul_ln700_31         (mul         ) [ 01100]
mul_ln700_29         (mul         ) [ 00000]
sext_ln180_1         (sext        ) [ 00000]
mul_ln700_30         (mul         ) [ 00000]
add_ln700            (add         ) [ 00000]
add_ln700_1          (add         ) [ 00000]
add_ln700_2          (add         ) [ 01010]
add_ln700_3          (add         ) [ 01010]
add_ln700_4          (add         ) [ 01010]
add_ln700_7          (add         ) [ 00000]
add_ln700_8          (add         ) [ 00000]
add_ln700_9          (add         ) [ 01010]
add_ln700_10         (add         ) [ 00000]
add_ln700_11         (add         ) [ 00000]
add_ln700_12         (add         ) [ 01010]
add_ln700_15         (add         ) [ 00000]
add_ln700_16         (add         ) [ 00000]
add_ln700_17         (add         ) [ 01010]
add_ln700_18         (add         ) [ 01010]
add_ln700_19         (add         ) [ 01010]
add_ln700_22         (add         ) [ 00000]
add_ln700_23         (add         ) [ 00000]
add_ln700_24         (add         ) [ 01010]
add_ln700_25         (add         ) [ 01010]
add_ln700_26         (add         ) [ 01010]
add_ln700_5          (add         ) [ 00000]
add_ln700_6          (add         ) [ 00000]
add_ln700_13         (add         ) [ 00000]
add_ln700_14         (add         ) [ 01001]
add_ln700_20         (add         ) [ 00000]
add_ln700_21         (add         ) [ 01001]
sext_ln700_1         (sext        ) [ 00000]
add_ln700_27         (add         ) [ 00000]
add_ln700_28         (add         ) [ 01001]
specfucore_ln59      (specfucore  ) [ 00000]
specpipeline_ln60    (specpipeline) [ 00000]
add_ln700_29         (add         ) [ 00000]
add_ln700_30         (add         ) [ 00000]
write_ln75           (write       ) [ 00000]
ret_ln24             (ret         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="extLd4_loc_channel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extLd4_loc_channel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_V_1_30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_V_1_29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_V_1_28">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_28"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_V_1_27">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_V_1_26">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_26"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_V_1_25">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_V_1_24">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_V_1_23">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_V_1_22">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_V_1_21">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_V_1_20">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_V_1_19">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_reg_V_1_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg_V_1_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_reg_V_1_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="shift_reg_V_1_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="shift_reg_V_1_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="shift_reg_V_1_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="shift_reg_V_1_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="shift_reg_V_1_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_reg_V_1_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shift_reg_V_1_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="shift_reg_V_1_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="shift_reg_V_1_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="shift_reg_V_1_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="shift_reg_V_1_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="shift_reg_V_1_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="shift_reg_V_1_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="shift_reg_V_1_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="shift_reg_V_1_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="shift_reg_V_1_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="data_V_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln75_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shift_reg_V_1_30_loa_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_30_loa/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mul_ln700_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shift_reg_V_1_29_loa_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_29_loa/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln70_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mul_ln700_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shift_reg_V_1_28_loa_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_28_loa/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln70_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mul_ln700_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="11" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shift_reg_V_1_27_loa_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_27_loa/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln70_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mul_ln700_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="11" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shift_reg_V_1_26_loa_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_26_loa/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln70_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mul_ln700_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_4/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="shift_reg_V_1_25_loa_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_25_loa/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln70_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mul_ln700_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_5/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shift_reg_V_1_24_loa_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_24_loa/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln70_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="mul_ln700_6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_6/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shift_reg_V_1_23_loa_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_23_loa/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln70_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mul_ln700_7_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_7/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shift_reg_V_1_22_loa_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_22_loa/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln70_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="mul_ln700_8_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="12" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_8/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shift_reg_V_1_21_loa_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_21_loa/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln70_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="mul_ln700_9_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="13" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_9/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shift_reg_V_1_20_loa_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_20_loa/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln70_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="mul_ln700_10_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="13" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_10/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shift_reg_V_1_19_loa_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_19_loa/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln70_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln700_11_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_11/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="shift_reg_V_1_18_loa_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_18_loa/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln70_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="mul_ln700_12_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="14" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_12/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shift_reg_V_1_17_loa_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_17_loa/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln70_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="mul_ln700_13_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="14" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_13/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shift_reg_V_1_16_loa_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_16_loa/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln70_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="mul_ln700_14_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="14" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_14/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shift_reg_V_1_15_loa_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_15_loa/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln70_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul_ln700_15_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="14" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_15/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="shift_reg_V_1_14_loa_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_14_loa/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln70_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mul_ln700_16_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="14" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_16/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shift_reg_V_1_13_loa_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_13_loa/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln70_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mul_ln700_17_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="14" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_17/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shift_reg_V_1_12_loa_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_12_loa/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln70_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mul_ln700_18_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="14" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_18/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="shift_reg_V_1_11_loa_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_11_loa/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln70_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="mul_ln700_19_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="14" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_19/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="shift_reg_V_1_10_loa_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_10_loa/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln70_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mul_ln700_20_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="14" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_20/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shift_reg_V_1_9_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_9_load/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln70_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="mul_ln700_21_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="13" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_21/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="shift_reg_V_1_8_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_8_load/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln70_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="mul_ln700_22_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="13" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_22/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shift_reg_V_1_7_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_7_load/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln70_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="mul_ln700_23_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="12" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_23/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="shift_reg_V_1_6_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_6_load/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln70_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="mul_ln700_24_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="11" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_24/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shift_reg_V_1_5_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_5_load/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln70_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="mul_ln700_25_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_25/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="shift_reg_V_1_4_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_4_load/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln70_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="mul_ln700_26_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="10" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_26/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="shift_reg_V_1_3_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_3_load/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln70_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="mul_ln700_27_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="10" slack="0"/>
<pin id="572" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_27/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="shift_reg_V_1_2_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln70_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="mul_ln700_28_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="11" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_28/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="shift_reg_V_1_1_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln180_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln70_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="shift_reg_V_1_0_load_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_0_load/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln70_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln67_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln700_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln180_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="1"/>
<pin id="627" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln700_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln700_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="0" index="1" bw="32" slack="1"/>
<pin id="635" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln700_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln700_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln700_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="1"/>
<pin id="649" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln700_7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="1"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln700_8_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln700_9_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln700_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="0" index="1" bw="32" slack="1"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_10/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln700_11_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="0" index="1" bw="32" slack="1"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_11/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln700_12_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_12/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln700_15_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="1"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_15/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln700_16_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_16/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln700_17_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_17/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln700_18_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_18/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln700_19_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="0" index="1" bw="32" slack="1"/>
<pin id="699" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_19/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln700_22_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="0" index="1" bw="32" slack="1"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_22/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln700_23_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="0" index="1" bw="32" slack="1"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_23/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln700_24_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_24/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln700_25_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="27" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_25/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln700_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln700_6_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln700_13_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="0" index="1" bw="32" slack="1"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_13/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln700_14_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_14/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln700_20_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="0" index="1" bw="32" slack="1"/>
<pin id="740" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_20/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln700_21_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_21/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln700_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="26" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln700_27_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="0" index="1" bw="26" slack="0"/>
<pin id="752" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_27/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln700_28_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_28/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln700_29_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="0" index="1" bw="32" slack="1"/>
<pin id="762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_29/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln700_30_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_30/4 "/>
</bind>
</comp>

<comp id="769" class="1007" name="mul_ln700_31_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="26" slack="0"/>
<pin id="772" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_31/1 "/>
</bind>
</comp>

<comp id="775" class="1007" name="mul_ln700_29_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_29/2 "/>
</bind>
</comp>

<comp id="781" class="1007" name="grp_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="0" index="1" bw="26" slack="0"/>
<pin id="784" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="785" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_30/2 add_ln700_26/2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="mul_ln700_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="793" class="1005" name="mul_ln700_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="mul_ln700_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="mul_ln700_3_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="808" class="1005" name="mul_ln700_4_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="mul_ln700_5_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="mul_ln700_6_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_6 "/>
</bind>
</comp>

<comp id="823" class="1005" name="mul_ln700_7_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_7 "/>
</bind>
</comp>

<comp id="828" class="1005" name="mul_ln700_8_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_8 "/>
</bind>
</comp>

<comp id="833" class="1005" name="mul_ln700_9_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_9 "/>
</bind>
</comp>

<comp id="838" class="1005" name="mul_ln700_10_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_10 "/>
</bind>
</comp>

<comp id="843" class="1005" name="mul_ln700_11_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_11 "/>
</bind>
</comp>

<comp id="848" class="1005" name="mul_ln700_12_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_12 "/>
</bind>
</comp>

<comp id="853" class="1005" name="mul_ln700_13_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_13 "/>
</bind>
</comp>

<comp id="858" class="1005" name="mul_ln700_14_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_14 "/>
</bind>
</comp>

<comp id="863" class="1005" name="mul_ln700_15_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_15 "/>
</bind>
</comp>

<comp id="868" class="1005" name="mul_ln700_16_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_16 "/>
</bind>
</comp>

<comp id="873" class="1005" name="mul_ln700_17_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_17 "/>
</bind>
</comp>

<comp id="878" class="1005" name="mul_ln700_18_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_18 "/>
</bind>
</comp>

<comp id="883" class="1005" name="mul_ln700_19_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_19 "/>
</bind>
</comp>

<comp id="888" class="1005" name="mul_ln700_20_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_20 "/>
</bind>
</comp>

<comp id="893" class="1005" name="mul_ln700_21_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_21 "/>
</bind>
</comp>

<comp id="898" class="1005" name="mul_ln700_22_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_22 "/>
</bind>
</comp>

<comp id="903" class="1005" name="mul_ln700_23_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_23 "/>
</bind>
</comp>

<comp id="908" class="1005" name="mul_ln700_24_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_24 "/>
</bind>
</comp>

<comp id="913" class="1005" name="mul_ln700_25_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_25 "/>
</bind>
</comp>

<comp id="918" class="1005" name="mul_ln700_26_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_26 "/>
</bind>
</comp>

<comp id="923" class="1005" name="mul_ln700_27_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_27 "/>
</bind>
</comp>

<comp id="928" class="1005" name="mul_ln700_28_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_28 "/>
</bind>
</comp>

<comp id="933" class="1005" name="sext_ln180_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180 "/>
</bind>
</comp>

<comp id="938" class="1005" name="shift_reg_V_1_0_load_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="1"/>
<pin id="940" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_1_0_load "/>
</bind>
</comp>

<comp id="943" class="1005" name="mul_ln700_31_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="26" slack="1"/>
<pin id="945" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_31 "/>
</bind>
</comp>

<comp id="948" class="1005" name="add_ln700_2_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="add_ln700_3_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="add_ln700_4_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_4 "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_ln700_9_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_9 "/>
</bind>
</comp>

<comp id="968" class="1005" name="add_ln700_12_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_12 "/>
</bind>
</comp>

<comp id="973" class="1005" name="add_ln700_17_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_17 "/>
</bind>
</comp>

<comp id="978" class="1005" name="add_ln700_18_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_18 "/>
</bind>
</comp>

<comp id="983" class="1005" name="add_ln700_19_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_19 "/>
</bind>
</comp>

<comp id="988" class="1005" name="add_ln700_24_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_24 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln700_25_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_25 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln700_26_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="26" slack="1"/>
<pin id="1000" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_26 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="add_ln700_14_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_14 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add_ln700_21_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_21 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln700_28_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="118" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="143" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="159" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="72" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="175" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="191" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="76" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="207" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="78" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="223" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="239" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="82" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="255" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="84" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="86" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="287" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="303" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="90" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="319" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="92" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="335" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="94" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="351" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="96" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="367" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="98" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="383" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="98" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="399" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="96" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="40" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="415" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="94" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="431" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="92" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="42" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="90" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="46" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="44" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="463" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="479" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="495" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="84" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="52" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="50" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="511" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="54" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="527" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="56" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="54" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="543" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="58" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="56" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="559" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="58" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="575" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="74" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="62" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="64" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="62" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="120" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="120" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="640"><net_src comp="628" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="662"><net_src comp="650" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="712"><net_src comp="700" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="726"><net_src comp="718" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="727" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="749" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="768"><net_src comp="763" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="773"><net_src comp="621" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="100" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="72" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="780"><net_src comp="775" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="786"><net_src comp="625" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="102" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="137" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="796"><net_src comp="153" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="801"><net_src comp="169" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="806"><net_src comp="185" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="811"><net_src comp="201" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="816"><net_src comp="217" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="821"><net_src comp="233" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="826"><net_src comp="249" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="831"><net_src comp="265" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="836"><net_src comp="281" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="841"><net_src comp="297" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="846"><net_src comp="313" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="851"><net_src comp="329" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="856"><net_src comp="345" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="861"><net_src comp="361" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="866"><net_src comp="377" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="871"><net_src comp="393" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="876"><net_src comp="409" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="881"><net_src comp="425" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="886"><net_src comp="441" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="891"><net_src comp="457" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="896"><net_src comp="473" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="901"><net_src comp="489" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="906"><net_src comp="505" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="911"><net_src comp="521" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="916"><net_src comp="537" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="921"><net_src comp="553" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="926"><net_src comp="569" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="931"><net_src comp="585" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="936"><net_src comp="595" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="941"><net_src comp="605" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="946"><net_src comp="769" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="951"><net_src comp="636" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="956"><net_src comp="642" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="961"><net_src comp="646" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="966"><net_src comp="658" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="971"><net_src comp="672" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="976"><net_src comp="686" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="981"><net_src comp="692" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="986"><net_src comp="696" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="991"><net_src comp="708" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="996"><net_src comp="714" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1001"><net_src comp="781" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1006"><net_src comp="731" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1011"><net_src comp="741" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1016"><net_src comp="754" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="759" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: extLd4_loc_channel | {}
	Port: y_V | {4 }
	Port: shift_reg_V_1_30 | {1 }
	Port: shift_reg_V_1_29 | {1 }
	Port: shift_reg_V_1_28 | {1 }
	Port: shift_reg_V_1_27 | {1 }
	Port: shift_reg_V_1_26 | {1 }
	Port: shift_reg_V_1_25 | {1 }
	Port: shift_reg_V_1_24 | {1 }
	Port: shift_reg_V_1_23 | {1 }
	Port: shift_reg_V_1_22 | {1 }
	Port: shift_reg_V_1_21 | {1 }
	Port: shift_reg_V_1_20 | {1 }
	Port: shift_reg_V_1_19 | {1 }
	Port: shift_reg_V_1_18 | {1 }
	Port: shift_reg_V_1_17 | {1 }
	Port: shift_reg_V_1_16 | {1 }
	Port: shift_reg_V_1_15 | {1 }
	Port: shift_reg_V_1_14 | {1 }
	Port: shift_reg_V_1_13 | {1 }
	Port: shift_reg_V_1_12 | {1 }
	Port: shift_reg_V_1_11 | {1 }
	Port: shift_reg_V_1_10 | {1 }
	Port: shift_reg_V_1_9 | {1 }
	Port: shift_reg_V_1_8 | {1 }
	Port: shift_reg_V_1_7 | {1 }
	Port: shift_reg_V_1_6 | {1 }
	Port: shift_reg_V_1_5 | {1 }
	Port: shift_reg_V_1_4 | {1 }
	Port: shift_reg_V_1_3 | {1 }
	Port: shift_reg_V_1_2 | {1 }
	Port: shift_reg_V_1_1 | {1 }
	Port: shift_reg_V_1_0 | {1 }
 - Input state : 
	Port: fir_filter_b : extLd4_loc_channel | {1 }
	Port: fir_filter_b : y_V | {}
	Port: fir_filter_b : shift_reg_V_1_30 | {1 }
	Port: fir_filter_b : shift_reg_V_1_29 | {1 }
	Port: fir_filter_b : shift_reg_V_1_28 | {1 }
	Port: fir_filter_b : shift_reg_V_1_27 | {1 }
	Port: fir_filter_b : shift_reg_V_1_26 | {1 }
	Port: fir_filter_b : shift_reg_V_1_25 | {1 }
	Port: fir_filter_b : shift_reg_V_1_24 | {1 }
	Port: fir_filter_b : shift_reg_V_1_23 | {1 }
	Port: fir_filter_b : shift_reg_V_1_22 | {1 }
	Port: fir_filter_b : shift_reg_V_1_21 | {1 }
	Port: fir_filter_b : shift_reg_V_1_20 | {1 }
	Port: fir_filter_b : shift_reg_V_1_19 | {1 }
	Port: fir_filter_b : shift_reg_V_1_18 | {1 }
	Port: fir_filter_b : shift_reg_V_1_17 | {1 }
	Port: fir_filter_b : shift_reg_V_1_16 | {1 }
	Port: fir_filter_b : shift_reg_V_1_15 | {1 }
	Port: fir_filter_b : shift_reg_V_1_14 | {1 }
	Port: fir_filter_b : shift_reg_V_1_13 | {1 }
	Port: fir_filter_b : shift_reg_V_1_12 | {1 }
	Port: fir_filter_b : shift_reg_V_1_11 | {1 }
	Port: fir_filter_b : shift_reg_V_1_10 | {1 }
	Port: fir_filter_b : shift_reg_V_1_9 | {1 }
	Port: fir_filter_b : shift_reg_V_1_8 | {1 }
	Port: fir_filter_b : shift_reg_V_1_7 | {1 }
	Port: fir_filter_b : shift_reg_V_1_6 | {1 }
	Port: fir_filter_b : shift_reg_V_1_5 | {1 }
	Port: fir_filter_b : shift_reg_V_1_4 | {1 }
	Port: fir_filter_b : shift_reg_V_1_3 | {1 }
	Port: fir_filter_b : shift_reg_V_1_2 | {1 }
	Port: fir_filter_b : shift_reg_V_1_1 | {1 }
	Port: fir_filter_b : shift_reg_V_1_0 | {1 }
  - Chain level:
	State 1
		mul_ln700 : 1
		store_ln70 : 1
		mul_ln700_1 : 1
		store_ln70 : 1
		mul_ln700_2 : 1
		store_ln70 : 1
		mul_ln700_3 : 1
		store_ln70 : 1
		mul_ln700_4 : 1
		store_ln70 : 1
		mul_ln700_5 : 1
		store_ln70 : 1
		mul_ln700_6 : 1
		store_ln70 : 1
		mul_ln700_7 : 1
		store_ln70 : 1
		mul_ln700_8 : 1
		store_ln70 : 1
		mul_ln700_9 : 1
		store_ln70 : 1
		mul_ln700_10 : 1
		store_ln70 : 1
		mul_ln700_11 : 1
		store_ln70 : 1
		mul_ln700_12 : 1
		store_ln70 : 1
		mul_ln700_13 : 1
		store_ln70 : 1
		mul_ln700_14 : 1
		store_ln70 : 1
		mul_ln700_15 : 1
		store_ln70 : 1
		mul_ln700_16 : 1
		store_ln70 : 1
		mul_ln700_17 : 1
		store_ln70 : 1
		mul_ln700_18 : 1
		store_ln70 : 1
		mul_ln700_19 : 1
		store_ln70 : 1
		mul_ln700_20 : 1
		store_ln70 : 1
		mul_ln700_21 : 1
		store_ln70 : 1
		mul_ln700_22 : 1
		store_ln70 : 1
		mul_ln700_23 : 1
		store_ln70 : 1
		mul_ln700_24 : 1
		store_ln70 : 1
		mul_ln700_25 : 1
		store_ln70 : 1
		mul_ln700_26 : 1
		store_ln70 : 1
		mul_ln700_27 : 1
		store_ln70 : 1
		mul_ln700_28 : 1
		sext_ln180 : 1
		store_ln70 : 2
		store_ln70 : 1
		mul_ln700_31 : 1
	State 2
		mul_ln700_30 : 1
		add_ln700_2 : 1
		add_ln700_9 : 1
		add_ln700_12 : 1
		add_ln700_17 : 1
		add_ln700_24 : 1
		add_ln700_25 : 1
		add_ln700_26 : 2
	State 3
		add_ln700_6 : 1
		add_ln700_14 : 2
		add_ln700_21 : 1
		add_ln700_27 : 1
		add_ln700_28 : 2
	State 4
		add_ln700_30 : 1
		write_ln75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln700_fu_628    |    0    |    0    |    32   |
|          |    add_ln700_1_fu_632   |    0    |    0    |    32   |
|          |    add_ln700_2_fu_636   |    0    |    0    |    32   |
|          |    add_ln700_3_fu_642   |    0    |    0    |    32   |
|          |    add_ln700_4_fu_646   |    0    |    0    |    32   |
|          |    add_ln700_7_fu_650   |    0    |    0    |    32   |
|          |    add_ln700_8_fu_654   |    0    |    0    |    32   |
|          |    add_ln700_9_fu_658   |    0    |    0    |    32   |
|          |   add_ln700_10_fu_664   |    0    |    0    |    32   |
|          |   add_ln700_11_fu_668   |    0    |    0    |    32   |
|          |   add_ln700_12_fu_672   |    0    |    0    |    32   |
|          |   add_ln700_15_fu_678   |    0    |    0    |    32   |
|          |   add_ln700_16_fu_682   |    0    |    0    |    32   |
|          |   add_ln700_17_fu_686   |    0    |    0    |    32   |
|    add   |   add_ln700_18_fu_692   |    0    |    0    |    32   |
|          |   add_ln700_19_fu_696   |    0    |    0    |    32   |
|          |   add_ln700_22_fu_700   |    0    |    0    |    32   |
|          |   add_ln700_23_fu_704   |    0    |    0    |    32   |
|          |   add_ln700_24_fu_708   |    0    |    0    |    32   |
|          |   add_ln700_25_fu_714   |    0    |    0    |    32   |
|          |    add_ln700_5_fu_718   |    0    |    0    |    32   |
|          |    add_ln700_6_fu_722   |    0    |    0    |    32   |
|          |   add_ln700_13_fu_727   |    0    |    0    |    32   |
|          |   add_ln700_14_fu_731   |    0    |    0    |    32   |
|          |   add_ln700_20_fu_737   |    0    |    0    |    32   |
|          |   add_ln700_21_fu_741   |    0    |    0    |    32   |
|          |   add_ln700_27_fu_749   |    0    |    0    |    32   |
|          |   add_ln700_28_fu_754   |    0    |    0    |    32   |
|          |   add_ln700_29_fu_759   |    0    |    0    |    32   |
|          |   add_ln700_30_fu_763   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln700_fu_137    |    2    |    0    |    21   |
|          |    mul_ln700_1_fu_153   |    2    |    0    |    21   |
|          |    mul_ln700_2_fu_169   |    2    |    0    |    21   |
|          |    mul_ln700_3_fu_185   |    2    |    0    |    21   |
|          |    mul_ln700_4_fu_201   |    2    |    0    |    21   |
|          |    mul_ln700_5_fu_217   |    2    |    0    |    21   |
|          |    mul_ln700_6_fu_233   |    2    |    0    |    21   |
|          |    mul_ln700_7_fu_249   |    2    |    0    |    21   |
|          |    mul_ln700_8_fu_265   |    2    |    0    |    21   |
|          |    mul_ln700_9_fu_281   |    2    |    0    |    21   |
|          |   mul_ln700_10_fu_297   |    2    |    0    |    21   |
|          |   mul_ln700_11_fu_313   |    2    |    0    |    21   |
|          |   mul_ln700_12_fu_329   |    2    |    0    |    21   |
|          |   mul_ln700_13_fu_345   |    2    |    0    |    21   |
|          |   mul_ln700_14_fu_361   |    2    |    0    |    21   |
|    mul   |   mul_ln700_15_fu_377   |    2    |    0    |    21   |
|          |   mul_ln700_16_fu_393   |    2    |    0    |    21   |
|          |   mul_ln700_17_fu_409   |    2    |    0    |    21   |
|          |   mul_ln700_18_fu_425   |    2    |    0    |    21   |
|          |   mul_ln700_19_fu_441   |    2    |    0    |    21   |
|          |   mul_ln700_20_fu_457   |    2    |    0    |    21   |
|          |   mul_ln700_21_fu_473   |    2    |    0    |    21   |
|          |   mul_ln700_22_fu_489   |    2    |    0    |    21   |
|          |   mul_ln700_23_fu_505   |    2    |    0    |    21   |
|          |   mul_ln700_24_fu_521   |    2    |    0    |    21   |
|          |   mul_ln700_25_fu_537   |    2    |    0    |    21   |
|          |   mul_ln700_26_fu_553   |    2    |    0    |    21   |
|          |   mul_ln700_27_fu_569   |    2    |    0    |    21   |
|          |   mul_ln700_28_fu_585   |    2    |    0    |    21   |
|          |   mul_ln700_31_fu_769   |    1    |    0    |    0    |
|          |   mul_ln700_29_fu_775   |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_781       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    data_V_read_fu_120   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln75_write_fu_126 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln180_fu_595    |    0    |    0    |    0    |
|   sext   |    sext_ln700_fu_621    |    0    |    0    |    0    |
|          |   sext_ln180_1_fu_625   |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_746   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    61   |    0    |   1569  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln700_12_reg_968    |   32   |
|    add_ln700_14_reg_1003   |   32   |
|    add_ln700_17_reg_973    |   32   |
|    add_ln700_18_reg_978    |   32   |
|    add_ln700_19_reg_983    |   32   |
|    add_ln700_21_reg_1008   |   32   |
|    add_ln700_24_reg_988    |   32   |
|    add_ln700_25_reg_993    |   32   |
|    add_ln700_26_reg_998    |   26   |
|    add_ln700_28_reg_1013   |   32   |
|     add_ln700_2_reg_948    |   32   |
|     add_ln700_3_reg_953    |   32   |
|     add_ln700_4_reg_958    |   32   |
|     add_ln700_9_reg_963    |   32   |
|    mul_ln700_10_reg_838    |   32   |
|    mul_ln700_11_reg_843    |   32   |
|    mul_ln700_12_reg_848    |   32   |
|    mul_ln700_13_reg_853    |   32   |
|    mul_ln700_14_reg_858    |   32   |
|    mul_ln700_15_reg_863    |   32   |
|    mul_ln700_16_reg_868    |   32   |
|    mul_ln700_17_reg_873    |   32   |
|    mul_ln700_18_reg_878    |   32   |
|    mul_ln700_19_reg_883    |   32   |
|     mul_ln700_1_reg_793    |   32   |
|    mul_ln700_20_reg_888    |   32   |
|    mul_ln700_21_reg_893    |   32   |
|    mul_ln700_22_reg_898    |   32   |
|    mul_ln700_23_reg_903    |   32   |
|    mul_ln700_24_reg_908    |   32   |
|    mul_ln700_25_reg_913    |   32   |
|    mul_ln700_26_reg_918    |   32   |
|    mul_ln700_27_reg_923    |   32   |
|    mul_ln700_28_reg_928    |   32   |
|     mul_ln700_2_reg_798    |   32   |
|    mul_ln700_31_reg_943    |   26   |
|     mul_ln700_3_reg_803    |   32   |
|     mul_ln700_4_reg_808    |   32   |
|     mul_ln700_5_reg_813    |   32   |
|     mul_ln700_6_reg_818    |   32   |
|     mul_ln700_7_reg_823    |   32   |
|     mul_ln700_8_reg_828    |   32   |
|     mul_ln700_9_reg_833    |   32   |
|      mul_ln700_reg_788     |   32   |
|     sext_ln180_reg_933     |   32   |
|shift_reg_V_1_0_load_reg_938|   16   |
+----------------------------+--------+
|            Total           |  1444  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_781 |  p0  |   2  |  16  |   32   ||    3    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  0.466  ||    3    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   61   |    -   |    0   |  1569  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    3   |
|  Register |    -   |    -   |  1444  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   61   |    0   |  1444  |  1572  |
+-----------+--------+--------+--------+--------+
