{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575592251492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575592251492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:30:51 2019 " "Processing started: Thu Dec 05 18:30:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575592251492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592251492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmpacc -c cmpacc " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmpacc -c cmpacc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592251492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575592251883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575592251883 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmpalu.v(72) " "Verilog HDL warning at cmpalu.v(72): extended using \"x\" or \"z\"" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575592259035 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmpalu.v(98) " "Verilog HDL warning at cmpalu.v(98): extended using \"x\" or \"z\"" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575592259035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file cmpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmpalu " "Found entity 1: cmpalu" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592259035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592259035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpacc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmpacc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmpacc_tb " "Found entity 1: cmpacc_tb" {  } { { "cmpacc_tb.sv" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592259035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592259035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmpacc " "Found entity 1: cmpacc" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592259035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592259035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bmpreg.v(43) " "Verilog HDL information at bmpreg.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575592259035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmpreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bmpreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bmpreg " "Found entity 1: bmpreg" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592259035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592259035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmpacc " "Elaborating entity \"cmpacc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575592259066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res cmp_top.v(22) " "Verilog HDL or VHDL warning at cmp_top.v(22): object \"res\" assigned a value but never read" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575592259066 "|cmpacc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmpreg bmpreg:bitmapreg " "Elaborating entity \"bmpreg\" for hierarchy \"bmpreg:bitmapreg\"" {  } { { "cmp_top.v" "bitmapreg" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575592259066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bmpreg.v(55) " "Verilog HDL assignment warning at bmpreg.v(55): truncated value with size 32 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bmpreg.v(69) " "Verilog HDL assignment warning at bmpreg.v(69): truncated value with size 32 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bmpreg.v(83) " "Verilog HDL assignment warning at bmpreg.v(83): truncated value with size 32 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 bmpreg.v(99) " "Verilog HDL assignment warning at bmpreg.v(99): truncated value with size 7 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 bmpreg.v(100) " "Verilog HDL assignment warning at bmpreg.v(100): truncated value with size 7 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|bmpreg:bitmapreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpalu cmpalu:alu " "Elaborating entity \"cmpalu\" for hierarchy \"cmpalu:alu\"" {  } { { "cmp_top.v" "alu" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cmpalu.v(66) " "Verilog HDL assignment warning at cmpalu.v(66): truncated value with size 32 to match size of target (6)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|cmpalu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cmpalu.v(92) " "Verilog HDL assignment warning at cmpalu.v(92): truncated value with size 32 to match size of target (6)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|cmpalu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cmpalu.v(197) " "Verilog HDL assignment warning at cmpalu.v(197): truncated value with size 32 to match size of target (5)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|cmpalu:alu"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cmpalu.v(193) " "Verilog HDL Case Statement warning at cmpalu.v(193): can't check case statement for completeness because the case expression has too many possible states" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 193 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1575592259082 "|cmpacc|cmpalu:alu"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575592260436 "|cmpacc|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] GND " "Pin \"result\[13\]\" is stuck at GND" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575592260436 "|cmpacc|result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[14\] GND " "Pin \"result\[14\]\" is stuck at GND" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575592260436 "|cmpacc|result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575592260436 "|cmpacc|result[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575592260436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575592260577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/output_files/cmpacc.map.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/output_files/cmpacc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592261061 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575592261374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575592261374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4816 " "Implemented 4816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1538 " "Implemented 1538 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575592261717 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575592261717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3261 " "Implemented 3261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575592261717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575592261717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575592261748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:31:01 2019 " "Processing ended: Thu Dec 05 18:31:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575592261748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575592261748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575592261748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592261748 ""}
