// Seed: 3483356811
module module_0 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3
);
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    output logic id_5
);
  initial begin : LABEL_0
    id_5 <= id_0;
    id_5 <= 1 % 1;
  end
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd16
) (
    output wor id_0,
    input uwire _id_1,
    input uwire id_2,
    output supply0 id_3
);
  real [id_1 : 1] id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
