#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000001e6780 .scope module, "xor_gate" "xor_gate" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
o00000000026c6888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000026c67e0_0 .net "in1", 31 0, o00000000026c6888;  0 drivers
o00000000026c68b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000001eee60_0 .net "in2", 31 0, o00000000026c68b8;  0 drivers
v00000000001eef00_0 .var "out", 31 0;
E_00000000026c4490 .event edge, v00000000001eee60_0, v00000000026c67e0_0;
S_00000000001e6900 .scope begin, "XORGATE" "XORGATE" 2 21, 2 21 0, S_00000000001e6780;
 .timescale 0 0;
    .scope S_00000000001e6780;
T_0 ;
    %wait E_00000000026c4490;
    %fork t_1, S_00000000001e6900;
    %jmp t_0;
    .scope S_00000000001e6900;
t_1 ;
    %load/vec4 v00000000026c67e0_0;
    %load/vec4 v00000000001eee60_0;
    %xor;
    %assign/vec4 v00000000001eef00_0, 0;
    %end;
    .scope S_00000000001e6780;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "xor_gate.v";
