{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525705382453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525705382453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 18:03:02 2018 " "Processing started: Mon May 07 18:03:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525705382453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525705382453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525705382453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1525705383039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/leadingzeros_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/leadingzeros_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeadingZeros_counter-Behavioral " "Found design unit 1: LeadingZeros_counter-Behavioral" {  } { { "../LAB 2/VHDL/LeadingZeros_counter.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383630 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeadingZeros_counter " "Found entity 1: LeadingZeros_counter" {  } { { "../LAB 2/VHDL/LeadingZeros_counter.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_FPU-gate_level " "Found design unit 1: MUL_FPU-gate_level" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383645 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_FPU " "Found entity 1: MUL_FPU" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/floatingpointconvertor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/floatingpointconvertor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatingPointConvertor-gate_level " "Found design unit 1: FloatingPointConvertor-gate_level" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383645 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatingPointConvertor " "Found entity 1: FloatingPointConvertor" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/7-segment_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/7-segment_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7_segment-rtl " "Found design unit 1: display_7_segment-rtl" {  } { { "../LAB 2/VHDL/7-Segment_8_bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383661 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7_segment " "Found entity 1: display_7_segment" {  } { { "../LAB 2/VHDL/7-Segment_8_bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpga_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpga_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_design-structural " "Found design unit 1: FPGA_design-structural" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383661 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_design " "Found entity 1: FPGA_design" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../LAB 2/VHDL/ALU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../LAB 2/VHDL/ALU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB_FPU-gate_level " "Found design unit 1: ADD_SUB_FPU-gate_level" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_FPU " "Found entity 1: ADD_SUB_FPU" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-gate_level " "Found design unit 1: ADD-gate_level" {  } { { "../LAB 2/VHDL/ADD.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383692 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../LAB 2/VHDL/ADD.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_selector-gate_level " "Found design unit 1: Arithmetic_selector-gate_level" {  } { { "../LAB 2/VHDL/Arithmetic_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383692 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_selector " "Found entity 1: Arithmetic_selector" {  } { { "../LAB 2/VHDL/Arithmetic_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_selector-gate_level " "Found design unit 1: FPU_selector-gate_level" {  } { { "../LAB 2/VHDL/FPU_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383692 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_selector " "Found entity 1: FPU_selector" {  } { { "../LAB 2/VHDL/FPU_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_Unit-gate_level " "Found design unit 1: FPU_Unit-gate_level" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383712 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_Unit " "Found entity 1: FPU_Unit" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gate_level " "Found design unit 1: full_adder-gate_level" {  } { { "../LAB 2/VHDL/full_adder.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383714 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../LAB 2/VHDL/full_adder.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/max_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/max_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX_MIN-gate_level " "Found design unit 1: MAX_MIN-gate_level" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383714 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX_MIN " "Found entity 1: MAX_MIN" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL-gate_level " "Found design unit 1: MUL-gate_level" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383730 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mux_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mux_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Nbits-Behavioral " "Found design unit 1: MUX_Nbits-Behavioral" {  } { { "../LAB 2/VHDL/MUX_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383730 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Nbits " "Found entity 1: MUX_Nbits" {  } { { "../LAB 2/VHDL/MUX_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/n_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/n_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_dff-strutural " "Found design unit 1: N_dff-strutural" {  } { { "../LAB 2/VHDL/N_dff.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383746 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_dff " "Found entity 1: N_dff" {  } { { "../LAB 2/VHDL/N_dff.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/output_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/output_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Selector-structural " "Found design unit 1: Output_Selector-structural" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383746 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Selector " "Found entity 1: Output_Selector" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_Nbits-behavioral " "Found design unit 1: shift_Nbits-behavioral" {  } { { "../LAB 2/VHDL/shift_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383761 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_Nbits " "Found entity 1: shift_Nbits" {  } { { "../LAB 2/VHDL/shift_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-structural " "Found design unit 1: shift_unit-structural" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383761 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swap-Behavioral " "Found design unit 1: Swap-Behavioral" {  } { { "../LAB 2/VHDL/Swap.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swap " "Found entity 1: Swap" {  } { { "../LAB 2/VHDL/Swap.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-gate_level " "Found design unit 1: xor_gate-gate_level" {  } { { "../LAB 2/VHDL/xor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383777 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "../LAB 2/VHDL/xor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Unit-gate_level " "Found design unit 1: Arithmetic_Unit-gate_level" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383793 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Unit " "Found entity 1: Arithmetic_Unit" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-behavioral " "Found design unit 1: MAC-behavioral" {  } { { "../LAB 2/VHDL/MAC.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383793 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../LAB 2/VHDL/MAC.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/dff_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/dff_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_1bit-behavioral " "Found design unit 1: dff_1bit-behavioral" {  } { { "../LAB 2/VHDL/dff_1bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383814 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_1bit " "Found entity 1: dff_1bit" {  } { { "../LAB 2/VHDL/dff_1bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB-gate_level " "Found design unit 1: ADD_SUB-gate_level" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB " "Found entity 1: ADD_SUB" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/fpga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/fpga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_test-structural " "Found design unit 1: FPGA_test-structural" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705383815 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_test " "Found entity 1: FPGA_test" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705383815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705383815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_design " "Elaborating entity \"FPGA_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1525705383931 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATUS FPGA_design.vhd(31) " "VHDL Signal Declaration warning at FPGA_design.vhd(31): used implicit default value for signal \"STATUS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1525705383931 "|FPGA_design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATUS_from_ALU FPGA_design.vhd(80) " "Verilog HDL or VHDL warning at FPGA_design.vhd(80): object \"STATUS_from_ALU\" assigned a value but never read" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705383931 "|FPGA_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_dff N_dff:A_number " "Elaborating entity \"N_dff\" for hierarchy \"N_dff:A_number\"" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "A_number" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_1bit N_dff:A_number\|dff_1bit:\\N_dffs:0:stage_i " "Elaborating entity \"dff_1bit\" for hierarchy \"N_dff:A_number\|dff_1bit:\\N_dffs:0:stage_i\"" {  } { { "../LAB 2/VHDL/N_dff.vhd" "\\N_dffs:0:stage_i" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_op " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_op\"" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "ALU_op" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Unit ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit " "Elaborating entity \"Arithmetic_Unit\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "ArithmeticUnit" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry Arithmetic_Unit.vhd(106) " "Verilog HDL or VHDL warning at Arithmetic_Unit.vhd(106): object \"carry\" assigned a value but never read" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705383977 "|ALU|Arithmetic_Unit:ArithmeticUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mac_tmp Arithmetic_Unit.vhd(142) " "VHDL Process Statement warning at Arithmetic_Unit.vhd(142): signal \"mac_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525705383977 "|ALU|Arithmetic_Unit:ArithmeticUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "mul_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "mux_bits_A" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "add_sub_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i " "Elaborating entity \"xor_gate\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "\\stage_0:0:stage_i" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705383993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i\"" {  } { { "../LAB 2/VHDL/ADD.vhd" "\\Array_Of_full_adders:0:stage_i" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component " "Elaborating entity \"MAC\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "mac_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX_MIN ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component " "Elaborating entity \"MAX_MIN\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "max_min_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry MAX_MIN.vhd(45) " "Verilog HDL or VHDL warning at MAX_MIN.vhd(45): object \"carry\" assigned a value but never read" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705384116 "|ALU|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B MAX_MIN.vhd(64) " "VHDL Process Statement warning at MAX_MIN.vhd(64): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525705384116 "|ALU|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A MAX_MIN.vhd(66) " "VHDL Process Statement warning at MAX_MIN.vhd(66): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525705384116 "|ALU|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\"" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "stage_0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_selector ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component " "Elaborating entity \"Arithmetic_selector\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "arithmetic_selector_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatingPointConvertor ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert " "Elaborating entity \"FloatingPointConvertor\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "FloatinPointConvert" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeros_counter ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|LeadingZeros_counter:stage_1 " "Elaborating entity \"LeadingZeros_counter\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|LeadingZeros_counter:stage_1\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_5" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_11" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_7" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_9" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_Unit ALU:ALU_op\|FPU_Unit:FPUUnit " "Elaborating entity \"FPU_Unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "FPUUnit" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component " "Elaborating entity \"MUL_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\"" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "mul_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384764 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bias MUL_FPU.vhd(64) " "VHDL Signal Declaration warning at MUL_FPU.vhd(64): used explicit default value for signal \"bias\" because signal was never assigned a value" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525705384764 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|MUL_FPU:mul_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0 " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\"" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "stage_0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeros_counter ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeros_counter:stage_1 " "Elaborating entity \"LeadingZeros_counter\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeros_counter:stage_1\"" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\"" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "stage_2" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component " "Elaborating entity \"ADD_SUB_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\"" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "add_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryFractions ADD_SUB_FPU.vhd(99) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(99): object \"carryFractions\" assigned a value but never read" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705384849 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 ADD_SUB_FPU.vhd(100) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(100): object \"temp2\" assigned a value but never read" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705384849 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ADD_SUB_FPU.vhd(101) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(101): object \"temp\" assigned a value but never read" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705384849 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1 " "Elaborating entity \"Swap\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_2" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_3" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705384996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7 " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_7" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_selector ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector " "Elaborating entity \"FPU_selector\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector\"" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "selector" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|shift_unit:ShiftUnit " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "ShiftUnit" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Selector ALU:ALU_op\|Output_Selector:OutputSelector " "Elaborating entity \"Output_Selector\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "OutputSelector" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385366 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeroes Output_Selector.vhd(51) " "VHDL Signal Declaration warning at Output_Selector.vhd(51): used explicit default value for signal \"zeroes\" because signal was never assigned a value" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525705385366 "|ALU|Output_Selector:OutputSelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG\"" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "MUX_FLAG" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7_segment display_7_segment:convert_7_segment_1 " "Elaborating entity \"display_7_segment\" for hierarchy \"display_7_segment:convert_7_segment_1\"" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "convert_7_segment_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705385381 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "Mult0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525705393742 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "Mult0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525705393742 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1525705393742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525705393826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393826 ""}  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525705393826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/db/mult_h1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705393911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705393911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525705393927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705393927 ""}  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525705393927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lus.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lus.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lus " "Found entity 1: mult_lus" {  } { { "db/mult_lus.tdf" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/db/mult_lus.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705394011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705394011 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "178 " "Ignored 178 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "178 " "Ignored 178 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1525705395027 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1525705395027 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1525705395097 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1525705395097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[0\] GND " "Pin \"STATUS\[0\]\" is stuck at GND" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705396786 "|FPGA_design|STATUS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[1\] GND " "Pin \"STATUS\[1\]\" is stuck at GND" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705396786 "|FPGA_design|STATUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[2\] GND " "Pin \"STATUS\[2\]\" is stuck at GND" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705396786 "|FPGA_design|STATUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[3\] GND " "Pin \"STATUS\[3\]\" is stuck at GND" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705396786 "|FPGA_design|STATUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[4\] GND " "Pin \"STATUS\[4\]\" is stuck at GND" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705396786 "|FPGA_design|STATUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[5\] GND " "Pin \"STATUS\[5\]\" is stuck at GND" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705396786 "|FPGA_design|STATUS[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1525705396786 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_enable High " "Register ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_enable will power up to High" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1525705396803 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_tmp High " "Register ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_tmp will power up to High" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1525705396803 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1525705396803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1525705399525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1525705399525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "866 " "Implemented 866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1525705399794 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1525705399794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "810 " "Implemented 810 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1525705399794 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1525705399794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1525705399794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525705399942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 18:03:19 2018 " "Processing ended: Mon May 07 18:03:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525705399942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525705399942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525705399942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525705399942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525705401344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525705401344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 18:03:21 2018 " "Processing started: Mon May 07 18:03:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525705401344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525705401344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525705401344 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1525705401575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP2C20F484C6 " "Selected device EP2C20F484C6 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1525705401591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525705401627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525705401627 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1525705401892 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1525705401907 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525705402363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525705402363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525705402363 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1525705402363 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 2470 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525705402363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 2471 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525705402363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 2472 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525705402363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1525705402363 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_1\[0\] " "Pin LO_1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_1[0] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 953 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_1\[1\] " "Pin LO_1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_1[1] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 954 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_1\[2\] " "Pin LO_1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_1[2] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 955 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_1\[3\] " "Pin LO_1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_1[3] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 956 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_1\[4\] " "Pin LO_1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_1[4] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 957 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_1\[5\] " "Pin LO_1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_1[5] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 958 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_1\[6\] " "Pin LO_1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_1[6] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 959 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_2\[0\] " "Pin LO_2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_2[0] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 28 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 960 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_2\[1\] " "Pin LO_2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_2[1] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 28 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 961 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_2\[2\] " "Pin LO_2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_2[2] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 28 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 962 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_2\[3\] " "Pin LO_2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_2[3] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 28 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 963 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_2\[4\] " "Pin LO_2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_2[4] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 28 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 964 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_2\[5\] " "Pin LO_2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_2[5] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 28 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 965 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_2\[6\] " "Pin LO_2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO_2[6] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 28 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 966 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_1\[0\] " "Pin HI_1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_1[0] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 967 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_1\[1\] " "Pin HI_1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_1[1] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 968 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_1\[2\] " "Pin HI_1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_1[2] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 969 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_1\[3\] " "Pin HI_1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_1[3] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 970 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_1\[4\] " "Pin HI_1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_1[4] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 971 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_1\[5\] " "Pin HI_1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_1[5] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 972 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_1\[6\] " "Pin HI_1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_1[6] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 973 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_2\[0\] " "Pin HI_2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_2[0] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 30 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 974 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_2\[1\] " "Pin HI_2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_2[1] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 30 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 975 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_2\[2\] " "Pin HI_2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_2[2] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 30 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 976 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_2\[3\] " "Pin HI_2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_2[3] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 30 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 977 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_2\[4\] " "Pin HI_2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_2[4] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 30 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 978 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_2\[5\] " "Pin HI_2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_2[5] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 30 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 979 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_2\[6\] " "Pin HI_2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI_2[6] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 30 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 980 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[0\] " "Pin STATUS\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[0] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 981 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[1\] " "Pin STATUS\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[1] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 982 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[2\] " "Pin STATUS\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[2] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 983 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[3\] " "Pin STATUS\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[3] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 984 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[4\] " "Pin STATUS\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[4] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 985 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[5\] " "Pin STATUS\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[5] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 31 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 986 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPU_SW_8 " "Pin FPU_SW_8 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { FPU_SW_8 } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPU_SW_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 988 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY3 " "Pin KEY3 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { KEY3 } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 992 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[0\] " "Pin numin\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[0] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 945 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 20 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 987 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY1 " "Pin KEY1 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { KEY1 } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 24 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 990 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY2 " "Pin KEY2 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { KEY2 } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 25 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 991 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[3\] " "Pin numin\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[3] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 948 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY0 " "Pin KEY0 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { KEY0 } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 989 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[1\] " "Pin numin\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[1] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 946 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[2\] " "Pin numin\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[2] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 947 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[5\] " "Pin numin\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[5] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 950 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[4\] " "Pin numin\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[4] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 949 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[6\] " "Pin numin\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[6] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 951 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin\[7\] " "Pin numin\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin[7] } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705402401 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1525705402401 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1525705402563 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1525705402617 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705402617 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705402617 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705402617 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705402617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1525705402748 ""}  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 20 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 987 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1525705402748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1525705402964 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1525705402964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1525705402964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1525705402964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1525705402964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1525705402964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1525705403002 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1525705403180 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1525705403180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1525705403180 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 13 34 0 " "Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 13 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1525705403180 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1525705403180 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1525705403180 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705403180 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1525705403180 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1525705403180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705403203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1525705404737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705405268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1525705405268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1525705406919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705406934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1525705407404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1525705408354 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1525705408354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705409194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1525705409194 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1525705409194 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1525705409241 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[0\] 0 " "Pin \"LO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[1\] 0 " "Pin \"LO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[2\] 0 " "Pin \"LO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[3\] 0 " "Pin \"LO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[4\] 0 " "Pin \"LO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[5\] 0 " "Pin \"LO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_1\[6\] 0 " "Pin \"LO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[0\] 0 " "Pin \"LO_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[1\] 0 " "Pin \"LO_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[2\] 0 " "Pin \"LO_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[3\] 0 " "Pin \"LO_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[4\] 0 " "Pin \"LO_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[5\] 0 " "Pin \"LO_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_2\[6\] 0 " "Pin \"LO_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[0\] 0 " "Pin \"HI_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[1\] 0 " "Pin \"HI_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[2\] 0 " "Pin \"HI_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[3\] 0 " "Pin \"HI_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[4\] 0 " "Pin \"HI_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[5\] 0 " "Pin \"HI_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_1\[6\] 0 " "Pin \"HI_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[0\] 0 " "Pin \"HI_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[1\] 0 " "Pin \"HI_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[2\] 0 " "Pin \"HI_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[3\] 0 " "Pin \"HI_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[4\] 0 " "Pin \"HI_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[5\] 0 " "Pin \"HI_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_2\[6\] 0 " "Pin \"HI_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[2\] 0 " "Pin \"STATUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[3\] 0 " "Pin \"STATUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[4\] 0 " "Pin \"STATUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[5\] 0 " "Pin \"STATUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705409279 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1525705409279 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1525705409648 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1525705409748 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1525705410217 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705410518 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1525705410567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1525705410828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525705411440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 18:03:31 2018 " "Processing ended: Mon May 07 18:03:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525705411440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525705411440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525705411440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525705411440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525705412808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525705412823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 18:03:32 2018 " "Processing started: Mon May 07 18:03:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525705412823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525705412823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525705412823 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1525705414287 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1525705414340 ""}
{ "Error" "EPGMIO_FILE_IO_ERROR" "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/output_files/test.pof " "Can't save or open file C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/output_files/test.pof" {  } {  } 0 210006 "Can't save or open file %1!s!" 0 0 "" 0 -1 1525705414757 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Assembler 1  0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525705415042 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 07 18:03:35 2018 " "Processing ended: Mon May 07 18:03:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525705415042 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525705415042 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525705415042 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525705415042 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 28 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 28 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525705415833 ""}
