{
	"cts__timing__setup__tns__pre_repair": -2.29121,
	"cts__timing__setup__ws__pre_repair": -2.29121,
	"cts__clock__skew__setup__pre_repair": 0.119005,
	"cts__clock__skew__hold__pre_repair": 0.119005,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.16388,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.208653,
	"cts__timing__drv__max_cap__pre_repair": 8,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.100723,
	"cts__power__switching__total__pre_repair": 0.0273957,
	"cts__power__leakage__total__pre_repair": 0.0266612,
	"cts__power__total__pre_repair": 0.15478,
	"cts__design__io__pre_repair": 1198,
	"cts__design__die__area__pre_repair": 1.755e+06,
	"cts__design__core__area__pre_repair": 1.69976e+06,
	"cts__design__instance__count__pre_repair": 312807,
	"cts__design__instance__area__pre_repair": 812981,
	"cts__design__instance__count__stdcell__pre_repair": 312783,
	"cts__design__instance__area__stdcell__pre_repair": 484608,
	"cts__design__instance__count__macros__pre_repair": 24,
	"cts__design__instance__area__macros__pre_repair": 328372,
	"cts__design__instance__utilization__pre_repair": 0.478291,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.35337,
	"cts__timing__setup__tns__post_repair": -2.29121,
	"cts__timing__setup__ws__post_repair": -2.29121,
	"cts__clock__skew__setup__post_repair": 0.119005,
	"cts__clock__skew__hold__post_repair": 0.119005,
	"cts__timing__drv__max_slew_limit__post_repair": 0.16388,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.208653,
	"cts__timing__drv__max_cap__post_repair": 8,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.100733,
	"cts__power__switching__total__post_repair": 0.0274079,
	"cts__power__leakage__total__post_repair": 0.0266616,
	"cts__power__total__post_repair": 0.154803,
	"cts__design__io__post_repair": 1198,
	"cts__design__die__area__post_repair": 1.755e+06,
	"cts__design__core__area__post_repair": 1.69976e+06,
	"cts__design__instance__count__post_repair": 312808,
	"cts__design__instance__area__post_repair": 812987,
	"cts__design__instance__count__stdcell__post_repair": 312784,
	"cts__design__instance__area__stdcell__post_repair": 484615,
	"cts__design__instance__count__macros__post_repair": 24,
	"cts__design__instance__area__macros__post_repair": 328372,
	"cts__design__instance__utilization__post_repair": 0.478294,
	"cts__design__instance__utilization__stdcell__post_repair": 0.353375,
	"cts__design__instance__displacement__total": 9887.46,
	"cts__design__instance__displacement__mean": 0.0315,
	"cts__design__instance__displacement__max": 59.5615,
	"cts__route__wirelength__estimated": 6.45573e+06,
	"cts__design__instance__count__setup_buffer": 10,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 392.83,
	"cts__design__instance__displacement__mean": 0.001,
	"cts__design__instance__displacement__max": 3.5075,
	"cts__route__wirelength__estimated": 6.45752e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.792297,
	"cts__timing__setup__ws": -0.792297,
	"cts__clock__skew__setup": 0.119494,
	"cts__clock__skew__hold": 0.119494,
	"cts__timing__drv__max_slew_limit": 0.164844,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.208624,
	"cts__timing__drv__max_cap": 7,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.100745,
	"cts__power__switching__total": 0.0274373,
	"cts__power__leakage__total": 0.0266935,
	"cts__power__total": 0.154876,
	"cts__design__io": 1198,
	"cts__design__die__area": 1.755e+06,
	"cts__design__core__area": 1.69976e+06,
	"cts__design__instance__count": 312821,
	"cts__design__instance__area": 813573,
	"cts__design__instance__count__stdcell": 312797,
	"cts__design__instance__area__stdcell": 485200,
	"cts__design__instance__count__macros": 24,
	"cts__design__instance__area__macros": 328372,
	"cts__design__instance__utilization": 0.478639,
	"cts__design__instance__utilization__stdcell": 0.353802
}