modelsim/
simulation/
designs/leon3-gr-xc3s-1500/alibs.do
designs/leon3-gr-xc3s-1500/dumpdata.txt
designs/leon3-gr-xc3s-1500/fmref.tcl
designs/leon3-gr-xc3s-1500/leon3mp.lct
designs/leon3-gr-xc3s-1500/leon3mp.ldf
designs/leon3-gr-xc3s-1500/leon3mp.npl
designs/leon3-gr-xc3s-1500/leon3mp.syn
designs/leon3-gr-xc3s-1500/leon3mp.xise
designs/leon3-gr-xc3s-1500/leon3mp_dc.tcl
designs/leon3-gr-xc3s-1500/leon3mp_libero.prj
designs/leon3-gr-xc3s-1500/leon3mp_precision.tcl
designs/leon3-gr-xc3s-1500/leon3mp_precrun.tcl
designs/leon3-gr-xc3s-1500/leon3mp_rtl_fpro.fl
designs/leon3-gr-xc3s-1500/leon3mp_synplify.npl
designs/leon3-gr-xc3s-1500/leon3mp_synplify_win32.npl
designs/leon3-gr-xc3s-1500/leon3mp_win32.npl
designs/leon3-gr-xc3s-1500/libero_sim_files
designs/leon3-gr-xc3s-1500/libero_simlist
designs/leon3-gr-xc3s-1500/libero_syn_files
designs/leon3-gr-xc3s-1500/libero_synlist
designs/leon3-gr-xc3s-1500/make.ghdl
designs/leon3-gr-xc3s-1500/make.riviera
designs/leon3-gr-xc3s-1500/riviera_ws_create.do
designs/leon3-gr-xc3s-1500/testbench.mpf
designs/leon3-gr-xc3s-1500/transcript
designs/leon3-gr-xc3s-1500/verilog.txt
designs/leon3-gr-xc3s-1500/vish_stacktrace.vstf
designs/leon3-gr-xc3s-1500/vsim.wlf
