<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>Minimal_SoC</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./Minimal_SoC.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./Minimal_SoC_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./Minimal_SoC_DataSheet.xml</name><userFileType>log</userFileType></file><file fileid="3"><name>./Minimal_SoC_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="4"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="5"><name>./COREABC_0/Minimal_SoC_COREABC_0_COREABC.cxf</name><userFileType>CXF</userFileType></file><file fileid="6"><name>../../Actel/DirectCore/COREABC/3.8.102/COREABC.cxf</name><userFileType>CXF</userFileType></file><file fileid="7"><name>../../Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf</name><userFileType>CXF</userFileType></file><file fileid="8"><name>../../Actel/DirectCore/COREAPBSRAM/2.0.102/COREAPBSRAM.cxf</name><userFileType>CXF</userFileType></file><file fileid="9"><name>../../Actel/DirectCore/CORESPI/5.2.104/CORESPI.cxf</name><userFileType>CXF</userFileType></file><file fileid="10"><name>../../Actel/DirectCore/CoreTimer/2.0.103/CoreTimer.cxf</name><userFileType>CXF</userFileType></file><file fileid="11"><name>../../Actel/DirectCore/CoreUARTapb/5.7.100/CoreUARTapb.cxf</name><userFileType>CXF</userFileType></file><file fileid="12"><name>./CoreUARTapb_0/Minimal_SoC_CoreUARTapb_0_CoreUARTapb.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="13"><name>./Minimal_SoC.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="COREABC" id_vendor="Actel" id_version="3.8.102" module_class="SpiritModule" name="COREABC" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreAPB3" id_vendor="Actel" id_version="4.2.100" module_class="SpiritModule" name="CoreAPB3" state="GOOD" type="3"/><module id_library="DirectCore" id_name="COREAPBSRAM" id_vendor="Actel" id_version="2.0.102" module_class="SpiritModule" name="COREAPBSRAM" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CORESPI" id_vendor="Actel" id_version="5.2.104" module_class="SpiritModule" name="CORESPI" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreTimer" id_vendor="Actel" id_version="2.0.103" module_class="SpiritModule" name="CoreTimer" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreUARTapb" id_vendor="Actel" id_version="5.7.100" module_class="SpiritModule" name="CoreUARTapb" state="GOOD" type="3"/><module module_class="ComponentModule" name="AND3_core::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="Minimal_SoC_with_PLL::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><model><signals><signal><name>NSYSRESET</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SYSCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RX</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISCLKO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISDI</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SCL_MCU</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SCL_Sensor</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Power_Down</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDA_MCU</name><direction>inout</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>BIBUF</padMacro><padMacroPin>PAD</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>SDA_Sensors</name><direction>inout</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>BIBUF</padMacro><padMacroPin>PAD</padMacroPin><used>true</used></vendorExtensions></signal></signals></model></Component>