<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4748" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4748{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4748{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4748{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4748{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_4748{left:78px;bottom:1043px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_4748{left:164px;bottom:1043px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_4748{left:100px;bottom:1020px;letter-spacing:-0.12px;}
#t8_4748{left:101px;bottom:1004px;letter-spacing:-0.13px;}
#t9_4748{left:230px;bottom:1004px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ta_4748{left:467px;bottom:1004px;letter-spacing:-0.16px;}
#tb_4748{left:645px;bottom:1004px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tc_4748{left:87px;bottom:979px;letter-spacing:-0.18px;}
#td_4748{left:143px;bottom:979px;letter-spacing:-0.14px;}
#te_4748{left:85px;bottom:955px;letter-spacing:-0.15px;}
#tf_4748{left:146px;bottom:955px;letter-spacing:-0.12px;}
#tg_4748{left:189px;bottom:955px;letter-spacing:-0.15px;}
#th_4748{left:445px;bottom:955px;letter-spacing:-0.13px;}
#ti_4748{left:538px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4748{left:538px;bottom:933px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tk_4748{left:86px;bottom:909px;letter-spacing:-0.17px;}
#tl_4748{left:142px;bottom:909px;letter-spacing:-0.15px;}
#tm_4748{left:189px;bottom:909px;letter-spacing:-0.16px;}
#tn_4748{left:445px;bottom:909px;letter-spacing:-0.12px;}
#to_4748{left:538px;bottom:909px;letter-spacing:-0.12px;}
#tp_4748{left:538px;bottom:888px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tq_4748{left:538px;bottom:871px;letter-spacing:-0.11px;}
#tr_4748{left:538px;bottom:854px;letter-spacing:-0.1px;}
#ts_4748{left:189px;bottom:830px;letter-spacing:-0.12px;}
#tt_4748{left:538px;bottom:830px;letter-spacing:-0.14px;}
#tu_4748{left:189px;bottom:805px;letter-spacing:-0.15px;}
#tv_4748{left:445px;bottom:805px;letter-spacing:-0.14px;}
#tw_4748{left:538px;bottom:805px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4748{left:538px;bottom:784px;letter-spacing:-0.11px;}
#ty_4748{left:538px;bottom:767px;letter-spacing:-0.12px;}
#tz_4748{left:189px;bottom:742px;letter-spacing:-0.14px;}
#t10_4748{left:538px;bottom:742px;letter-spacing:-0.14px;}
#t11_4748{left:189px;bottom:718px;letter-spacing:-0.13px;}
#t12_4748{left:445px;bottom:718px;letter-spacing:-0.13px;}
#t13_4748{left:538px;bottom:718px;letter-spacing:-0.12px;}
#t14_4748{left:538px;bottom:697px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_4748{left:538px;bottom:680px;letter-spacing:-0.11px;}
#t16_4748{left:538px;bottom:663px;letter-spacing:-0.12px;}
#t17_4748{left:538px;bottom:646px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_4748{left:189px;bottom:622px;letter-spacing:-0.17px;}
#t19_4748{left:445px;bottom:622px;letter-spacing:-0.13px;}
#t1a_4748{left:538px;bottom:622px;letter-spacing:-0.12px;}
#t1b_4748{left:538px;bottom:600px;letter-spacing:-0.11px;}
#t1c_4748{left:538px;bottom:584px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1d_4748{left:538px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_4748{left:189px;bottom:542px;letter-spacing:-0.14px;}
#t1f_4748{left:538px;bottom:542px;letter-spacing:-0.14px;}
#t1g_4748{left:189px;bottom:518px;letter-spacing:-0.15px;}
#t1h_4748{left:445px;bottom:518px;letter-spacing:-0.13px;}
#t1i_4748{left:538px;bottom:518px;letter-spacing:-0.12px;}
#t1j_4748{left:538px;bottom:496px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_4748{left:538px;bottom:480px;letter-spacing:-0.11px;}
#t1l_4748{left:189px;bottom:455px;letter-spacing:-0.14px;}
#t1m_4748{left:445px;bottom:455px;letter-spacing:-0.14px;}
#t1n_4748{left:538px;bottom:455px;letter-spacing:-0.12px;}
#t1o_4748{left:538px;bottom:434px;letter-spacing:-0.11px;}
#t1p_4748{left:538px;bottom:412px;letter-spacing:-0.11px;}
#t1q_4748{left:538px;bottom:391px;letter-spacing:-0.11px;}
#t1r_4748{left:538px;bottom:370px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_4748{left:189px;bottom:345px;letter-spacing:-0.14px;}
#t1t_4748{left:538px;bottom:345px;letter-spacing:-0.14px;}
#t1u_4748{left:189px;bottom:321px;letter-spacing:-0.14px;}
#t1v_4748{left:445px;bottom:321px;letter-spacing:-0.14px;}
#t1w_4748{left:538px;bottom:321px;letter-spacing:-0.11px;}
#t1x_4748{left:538px;bottom:299px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1y_4748{left:538px;bottom:283px;letter-spacing:-0.11px;}
#t1z_4748{left:189px;bottom:258px;letter-spacing:-0.14px;}
#t20_4748{left:445px;bottom:258px;letter-spacing:-0.14px;}
#t21_4748{left:538px;bottom:258px;letter-spacing:-0.12px;}
#t22_4748{left:538px;bottom:237px;letter-spacing:-0.11px;}
#t23_4748{left:538px;bottom:220px;letter-spacing:-0.12px;}
#t24_4748{left:189px;bottom:195px;letter-spacing:-0.14px;}
#t25_4748{left:538px;bottom:195px;letter-spacing:-0.14px;}
#t26_4748{left:81px;bottom:171px;letter-spacing:-0.17px;}
#t27_4748{left:142px;bottom:171px;letter-spacing:-0.17px;}
#t28_4748{left:189px;bottom:171px;letter-spacing:-0.14px;}
#t29_4748{left:445px;bottom:171px;letter-spacing:-0.16px;}
#t2a_4748{left:538px;bottom:171px;letter-spacing:-0.12px;}
#t2b_4748{left:538px;bottom:150px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2c_4748{left:538px;bottom:133px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_4748{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4748{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4748{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4748{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4748{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4748{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4748" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4748Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4748" style="-webkit-user-select: none;"><object width="935" height="1210" data="4748/4748.svg" type="image/svg+xml" id="pdf4748" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4748" class="t s1_4748">2-226 </span><span id="t2_4748" class="t s1_4748">Vol. 4 </span>
<span id="t3_4748" class="t s2_4748">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4748" class="t s3_4748">The MSRs listed in Table 2-29 also apply to processors based on Haswell-E microarchitecture (see Section 2.14). </span>
<span id="t5_4748" class="t s4_4748">Table 2-29. </span><span id="t6_4748" class="t s4_4748">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span>
<span id="t7_4748" class="t s5_4748">Register </span>
<span id="t8_4748" class="t s5_4748">Address </span><span id="t9_4748" class="t s5_4748">Register Name / Bit Fields </span><span id="ta_4748" class="t s5_4748">Scope </span><span id="tb_4748" class="t s5_4748">Bit Description </span>
<span id="tc_4748" class="t s5_4748">Hex </span><span id="td_4748" class="t s5_4748">Dec </span>
<span id="te_4748" class="t s6_4748">3BH </span><span id="tf_4748" class="t s6_4748">59 </span><span id="tg_4748" class="t s6_4748">IA32_TSC_ADJUST </span><span id="th_4748" class="t s6_4748">Thread </span><span id="ti_4748" class="t s6_4748">Per-Logical-Processor TSC ADJUST (R/W) </span>
<span id="tj_4748" class="t s6_4748">See Table 2-2. </span>
<span id="tk_4748" class="t s6_4748">CEH </span><span id="tl_4748" class="t s6_4748">206 </span><span id="tm_4748" class="t s6_4748">MSR_PLATFORM_INFO </span><span id="tn_4748" class="t s6_4748">Package </span><span id="to_4748" class="t s6_4748">Platform Information </span>
<span id="tp_4748" class="t s6_4748">Contains power management and other model </span>
<span id="tq_4748" class="t s6_4748">specific features enumeration. See </span>
<span id="tr_4748" class="t s6_4748">http://biosbits.org. </span>
<span id="ts_4748" class="t s6_4748">7:0 </span><span id="tt_4748" class="t s6_4748">Reserved </span>
<span id="tu_4748" class="t s6_4748">15:8 </span><span id="tv_4748" class="t s6_4748">Package </span><span id="tw_4748" class="t s6_4748">Maximum Non-Turbo Ratio (R/O) </span>
<span id="tx_4748" class="t s6_4748">This is the ratio of the frequency that invariant TSC </span>
<span id="ty_4748" class="t s6_4748">runs at. Frequency = ratio * 100 MHz. </span>
<span id="tz_4748" class="t s6_4748">27:16 </span><span id="t10_4748" class="t s6_4748">Reserved </span>
<span id="t11_4748" class="t s6_4748">28 </span><span id="t12_4748" class="t s6_4748">Package </span><span id="t13_4748" class="t s6_4748">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t14_4748" class="t s6_4748">When set to 1, indicates that Programmable Ratio </span>
<span id="t15_4748" class="t s6_4748">Limit for Turbo mode is enabled. When set to 0, </span>
<span id="t16_4748" class="t s6_4748">indicates Programmable Ratio Limit for Turbo mode </span>
<span id="t17_4748" class="t s6_4748">is disabled. </span>
<span id="t18_4748" class="t s6_4748">29 </span><span id="t19_4748" class="t s6_4748">Package </span><span id="t1a_4748" class="t s6_4748">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="t1b_4748" class="t s6_4748">When set to 1, indicates that TDP Limit for Turbo </span>
<span id="t1c_4748" class="t s6_4748">mode is programmable. When set to 0, indicates TDP </span>
<span id="t1d_4748" class="t s6_4748">Limit for Turbo mode is not programmable. </span>
<span id="t1e_4748" class="t s6_4748">31:30 </span><span id="t1f_4748" class="t s6_4748">Reserved </span>
<span id="t1g_4748" class="t s6_4748">32 </span><span id="t1h_4748" class="t s6_4748">Package </span><span id="t1i_4748" class="t s6_4748">Low Power Mode Support (LPM) (R/O) </span>
<span id="t1j_4748" class="t s6_4748">When set to 1, indicates that LPM is supported. </span>
<span id="t1k_4748" class="t s6_4748">When set to 0, indicates LPM is not supported. </span>
<span id="t1l_4748" class="t s6_4748">34:33 </span><span id="t1m_4748" class="t s6_4748">Package </span><span id="t1n_4748" class="t s6_4748">Number of ConfigTDP Levels (R/O) </span>
<span id="t1o_4748" class="t s6_4748">00: Only Base TDP level available. </span>
<span id="t1p_4748" class="t s6_4748">01: One additional TDP level available. </span>
<span id="t1q_4748" class="t s6_4748">02: Two additional TDP level available. </span>
<span id="t1r_4748" class="t s6_4748">03: Reserved </span>
<span id="t1s_4748" class="t s6_4748">39:35 </span><span id="t1t_4748" class="t s6_4748">Reserved </span>
<span id="t1u_4748" class="t s6_4748">47:40 </span><span id="t1v_4748" class="t s6_4748">Package </span><span id="t1w_4748" class="t s6_4748">Maximum Efficiency Ratio (R/O) </span>
<span id="t1x_4748" class="t s6_4748">This is the minimum ratio (maximum efficiency) that </span>
<span id="t1y_4748" class="t s6_4748">the processor can operate, in units of 100MHz. </span>
<span id="t1z_4748" class="t s6_4748">55:48 </span><span id="t20_4748" class="t s6_4748">Package </span><span id="t21_4748" class="t s6_4748">Minimum Operating Ratio (R/O) </span>
<span id="t22_4748" class="t s6_4748">Contains the minimum supported operating ratio in </span>
<span id="t23_4748" class="t s6_4748">units of 100 MHz. </span>
<span id="t24_4748" class="t s6_4748">63:56 </span><span id="t25_4748" class="t s6_4748">Reserved </span>
<span id="t26_4748" class="t s6_4748">186H </span><span id="t27_4748" class="t s6_4748">390 </span><span id="t28_4748" class="t s6_4748">IA32_PERFEVTSEL0 </span><span id="t29_4748" class="t s6_4748">Thread </span><span id="t2a_4748" class="t s6_4748">Performance Event Select for Counter 0 (R/W) </span>
<span id="t2b_4748" class="t s6_4748">Supports all fields described inTable 2-2 and the </span>
<span id="t2c_4748" class="t s6_4748">fields below. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
