<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5M300T_ES" family="PolarFire" package="fcg484"/><componentInstances/><component name="BaseDesign::work"/><component name="PF_CCC_0::work"/><component name="PF_OSC_0::work"/><component name="CoreAPB3_0::work"/><component name="COREAHBTOAPB3_0::work"/><component name="CoreAHBL_0::work"/><component name="CoreGPIO_IN::work"/><component name="CoreGPIO_OUT::work"/><component name="CoreTimer_0::work"/><component name="CoreTimer_1::work"/><component name="CoreUARTapb_0::work"/><component name="CoreJTAGDebug_0::work"/><component name="PF_SRAM_0::work"/><component name="MiV_RV32IMA_L1_AXI_0::work"/><component name="CoreAXITOAHBL_0::work"/><component name="CoreAXITOAHBL_1::work"/><component name="PF_INIT_MONITOR_0::work"/><component name="CoreRESET_PF_0::work"/><SmartGen version="8.0"/></workspace>