{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 23:14:48 2025 " "Info: Processing started: Wed Dec 17 23:14:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_4 -c Lab_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_4 -c Lab_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CU:inst\|inst38 " "Info: Detected gated clock \"CU:inst\|inst38\" as buffer" {  } { { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 328 872 936 376 "inst38" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|inst38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst\|inst27 " "Info: Detected gated clock \"CU:inst\|inst27\" as buffer" {  } { { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 600 536 600 648 "inst27" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 31 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 32 11 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Detected ripple clock \"CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " "Info: Detected gated clock \"CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 33 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0 " "Info: Detected gated clock \"CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 35 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst\|inst26 " "Info: Detected gated clock \"CU:inst\|inst26\" as buffer" {  } { { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { -80 304 368 -32 "inst26" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst\|inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] register CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 147.89 MHz 6.762 ns Internal " "Info: Clock \"clk\" has Internal fmax of 147.89 MHz between source register \"CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]\" (period= 6.762 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.597 ns + Longest register register " "Info: + Longest register to register delay is 1.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X23_Y9_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 0.268 ns CU:inst\|inst26 2 COMB LCCOMB_X23_Y9_N8 5 " "Info: 2: + IC(0.215 ns) + CELL(0.053 ns) = 0.268 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 5; COMB Node = 'CU:inst\|inst26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst26 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { -80 304 368 -32 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.053 ns) 0.630 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 3 COMB LCCOMB_X22_Y9_N28 3 " "Info: 3: + IC(0.309 ns) + CELL(0.053 ns) = 0.630 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 3; COMB Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { CU:inst|inst26 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.746 ns) 1.597 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 4 REG LCFF_X22_Y9_N3 10 " "Info: 4: + IC(0.221 ns) + CELL(0.746 ns) = 1.597 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.852 ns ( 53.35 % ) " "Info: Total cell delay = 0.852 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 46.65 % ) " "Info: Total interconnect delay = 0.745 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst26 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.597 ns" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst|inst26 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.215ns 0.309ns 0.221ns } { 0.000ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.600 ns - Smallest " "Info: - Smallest clock skew is -1.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.718 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 2.718 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 2 REG LCFF_X22_Y9_N3 10 " "Info: 2: + IC(1.246 ns) + CELL(0.618 ns) = 2.718 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.16 % ) " "Info: Total cell delay = 1.472 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.246 ns ( 45.84 % ) " "Info: Total interconnect delay = 1.246 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.318 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.712 ns) 2.812 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 2 REG LCFF_X22_Y9_N1 10 " "Info: 2: + IC(1.246 ns) + CELL(0.712 ns) = 2.812 ns; Loc. = LCFF_X22_Y9_N1; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.228 ns) 3.328 ns CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] 3 COMB LCCOMB_X22_Y9_N22 21 " "Info: 3: + IC(0.288 ns) + CELL(0.228 ns) = 3.328 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 21; COMB Node = 'CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.618 ns) 4.318 ns CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X23_Y9_N27 6 " "Info: 4: + IC(0.372 ns) + CELL(0.618 ns) = 4.318 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.412 ns ( 55.86 % ) " "Info: Total cell delay = 2.412 ns ( 55.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.906 ns ( 44.14 % ) " "Info: Total interconnect delay = 1.906 ns ( 44.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst26 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.597 ns" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst|inst26 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.215ns 0.309ns 0.221ns } { 0.000ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] CU:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\] clk 4.961 ns " "Info: Found hold time violation between source  pin or register \"CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]\" and destination pin or register \"CU:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\]\" for clock \"clk\" (Hold time is 4.961 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.306 ns + Largest " "Info: + Largest clock skew is 6.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.024 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.712 ns) 2.812 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 2 REG LCFF_X22_Y9_N1 10 " "Info: 2: + IC(1.246 ns) + CELL(0.712 ns) = 2.812 ns; Loc. = LCFF_X22_Y9_N1; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.228 ns) 3.328 ns CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] 3 COMB LCCOMB_X22_Y9_N22 21 " "Info: 3: + IC(0.288 ns) + CELL(0.228 ns) = 3.328 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 21; COMB Node = 'CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.712 ns) 4.412 ns CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X23_Y9_N27 6 " "Info: 4: + IC(0.372 ns) + CELL(0.712 ns) = 4.412 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.228 ns) 5.003 ns CU:inst\|inst27 5 COMB LCCOMB_X22_Y9_N16 25 " "Info: 5: + IC(0.363 ns) + CELL(0.228 ns) = 5.003 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 25; COMB Node = 'CU:inst\|inst27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst27 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 600 536 600 648 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.225 ns) 5.799 ns CU:inst\|inst38 6 COMB LCCOMB_X21_Y10_N12 1 " "Info: 6: + IC(0.571 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 1; COMB Node = 'CU:inst\|inst38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { CU:inst|inst27 CU:inst|inst38 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 328 872 936 376 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 7.743 ns CU:inst\|inst38~clkctrl 7 COMB CLKCTRL_G1 9 " "Info: 7: + IC(1.944 ns) + CELL(0.000 ns) = 7.743 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'CU:inst\|inst38~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { CU:inst|inst38 CU:inst|inst38~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 328 872 936 376 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 9.024 ns CU:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\] 8 REG LCFF_X23_Y9_N11 1 " "Info: 8: + IC(0.663 ns) + CELL(0.618 ns) = 9.024 ns; Loc. = LCFF_X23_Y9_N11; Fanout = 1; REG Node = 'CU:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CU:inst|inst38~clkctrl CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns ( 39.64 % ) " "Info: Total cell delay = 3.577 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.447 ns ( 60.36 % ) " "Info: Total interconnect delay = 5.447 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst27 CU:inst|inst38 CU:inst|inst38~clkctrl CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst|inst27 {} CU:inst|inst38 {} CU:inst|inst38~clkctrl {} CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns 0.363ns 0.571ns 1.944ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.718 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 2.718 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X22_Y9_N5 9 " "Info: 2: + IC(1.246 ns) + CELL(0.618 ns) = 2.718 ns; Loc. = LCFF_X22_Y9_N5; Fanout = 9; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.16 % ) " "Info: Total cell delay = 1.472 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.246 ns ( 45.84 % ) " "Info: Total interconnect delay = 1.246 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst27 CU:inst|inst38 CU:inst|inst38~clkctrl CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst|inst27 {} CU:inst|inst38 {} CU:inst|inst38~clkctrl {} CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns 0.363ns 0.571ns 1.944ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.400 ns - Shortest register register " "Info: - Shortest register to register delay is 1.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 1 REG LCFF_X22_Y9_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N5; Fanout = 9; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.053 ns) 0.311 ns CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] 2 COMB LCCOMB_X22_Y9_N10 20 " "Info: 2: + IC(0.258 ns) + CELL(0.053 ns) = 0.311 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 20; COMB Node = 'CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.311 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.225 ns) 0.886 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~18 3 COMB LCCOMB_X23_Y9_N6 2 " "Info: 3: + IC(0.350 ns) + CELL(0.225 ns) = 0.886 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~18 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 1.245 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~19 4 COMB LCCOMB_X23_Y9_N10 3 " "Info: 4: + IC(0.306 ns) + CELL(0.053 ns) = 1.245 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 3; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~18 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.400 ns CU:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X23_Y9_N11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.400 ns; Loc. = LCFF_X23_Y9_N11; Fanout = 1; REG Node = 'CU:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~19 CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.486 ns ( 34.71 % ) " "Info: Total cell delay = 0.486 ns ( 34.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.914 ns ( 65.29 % ) " "Info: Total interconnect delay = 0.914 ns ( 65.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~18 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~19 CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~18 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~19 {} CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.258ns 0.350ns 0.306ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst27 CU:inst|inst38 CU:inst|inst38~clkctrl CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst|inst27 {} CU:inst|inst38 {} CU:inst|inst38~clkctrl {} CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns 0.363ns 0.571ns 1.944ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~18 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~19 CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~18 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]~19 {} CU:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.258ns 0.350ns 0.306ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] enable clk 3.772 ns register " "Info: tsu for register \"CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]\" (data pin = \"enable\", clock pin = \"clk\") is 3.772 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns + Longest pin register " "Info: + Longest pin to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns enable 1 PIN PIN_AA8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'enable'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 96 -296 -128 112 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.230 ns) + CELL(0.346 ns) 5.433 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 2 COMB LCCOMB_X22_Y9_N28 3 " "Info: 2: + IC(4.230 ns) + CELL(0.346 ns) = 5.433 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 3; COMB Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { enable CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.746 ns) 6.400 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X22_Y9_N3 10 " "Info: 3: + IC(0.221 ns) + CELL(0.746 ns) = 6.400 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 30.45 % ) " "Info: Total cell delay = 1.949 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.451 ns ( 69.55 % ) " "Info: Total interconnect delay = 4.451 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { enable CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { enable {} enable~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 4.230ns 0.221ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.718 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 2.718 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 2 REG LCFF_X22_Y9_N3 10 " "Info: 2: + IC(1.246 ns) + CELL(0.618 ns) = 2.718 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.16 % ) " "Info: Total cell delay = 1.472 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.246 ns ( 45.84 % ) " "Info: Total interconnect delay = 1.246 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { enable CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { enable {} enable~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 4.230ns 0.221ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[8\] CU:inst\|inst21 14.928 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[8\]\" through register \"CU:inst\|inst21\" is 14.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.024 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.712 ns) 2.812 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 2 REG LCFF_X22_Y9_N1 10 " "Info: 2: + IC(1.246 ns) + CELL(0.712 ns) = 2.812 ns; Loc. = LCFF_X22_Y9_N1; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.228 ns) 3.328 ns CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] 3 COMB LCCOMB_X22_Y9_N22 21 " "Info: 3: + IC(0.288 ns) + CELL(0.228 ns) = 3.328 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 21; COMB Node = 'CU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.712 ns) 4.412 ns CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X23_Y9_N27 6 " "Info: 4: + IC(0.372 ns) + CELL(0.712 ns) = 4.412 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'CU:inst\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.228 ns) 5.003 ns CU:inst\|inst27 5 COMB LCCOMB_X22_Y9_N16 25 " "Info: 5: + IC(0.363 ns) + CELL(0.228 ns) = 5.003 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 25; COMB Node = 'CU:inst\|inst27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst27 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 600 536 600 648 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.225 ns) 5.799 ns CU:inst\|inst38 6 COMB LCCOMB_X21_Y10_N12 1 " "Info: 6: + IC(0.571 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 1; COMB Node = 'CU:inst\|inst38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { CU:inst|inst27 CU:inst|inst38 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 328 872 936 376 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 7.743 ns CU:inst\|inst38~clkctrl 7 COMB CLKCTRL_G1 9 " "Info: 7: + IC(1.944 ns) + CELL(0.000 ns) = 7.743 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'CU:inst\|inst38~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { CU:inst|inst38 CU:inst|inst38~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 328 872 936 376 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 9.024 ns CU:inst\|inst21 8 REG LCFF_X21_Y10_N19 2 " "Info: 8: + IC(0.663 ns) + CELL(0.618 ns) = 9.024 ns; Loc. = LCFF_X21_Y10_N19; Fanout = 2; REG Node = 'CU:inst\|inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CU:inst|inst38~clkctrl CU:inst|inst21 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 432 872 936 512 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns ( 39.64 % ) " "Info: Total cell delay = 3.577 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.447 ns ( 60.36 % ) " "Info: Total interconnect delay = 5.447 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst27 CU:inst|inst38 CU:inst|inst38~clkctrl CU:inst|inst21 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst|inst27 {} CU:inst|inst38 {} CU:inst|inst38~clkctrl {} CU:inst|inst21 {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns 0.363ns 0.571ns 1.944ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 432 872 936 512 "inst21" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.810 ns + Longest register pin " "Info: + Longest register to pin delay is 5.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst\|inst21 1 REG LCFF_X21_Y10_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N19; Fanout = 2; REG Node = 'CU:inst\|inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|inst21 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/CU.bdf" { { 432 872 936 512 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 1.082 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[8\]~21 2 COMB LCCOMB_X22_Y9_N8 2 " "Info: 2: + IC(1.029 ns) + CELL(0.053 ns) = 1.082 ns; Loc. = LCCOMB_X22_Y9_N8; Fanout = 2; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[8\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CU:inst|inst21 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.053 ns) 1.712 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[8\]~25 3 COMB LCCOMB_X21_Y10_N14 1 " "Info: 3: + IC(0.577 ns) + CELL(0.053 ns) = 1.712 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 1; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[8\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~21 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(2.144 ns) 5.810 ns data\[8\] 4 PIN PIN_K22 0 " "Info: 4: + IC(1.954 ns) + CELL(2.144 ns) = 5.810 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'data\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~25 data[8] } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { -88 48 224 -72 "data\[8..0\]" "" } { 104 56 304 120 "data\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.250 ns ( 38.73 % ) " "Info: Total cell delay = 2.250 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.560 ns ( 61.27 % ) " "Info: Total interconnect delay = 3.560 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.810 ns" { CU:inst|inst21 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~21 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~25 data[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.810 ns" { CU:inst|inst21 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~21 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~25 {} data[8] {} } { 0.000ns 1.029ns 0.577ns 1.954ns } { 0.000ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] CU:inst|inst27 CU:inst|inst38 CU:inst|inst38~clkctrl CU:inst|inst21 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CU:inst|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} CU:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst|inst27 {} CU:inst|inst38 {} CU:inst|inst38~clkctrl {} CU:inst|inst21 {} } { 0.000ns 0.000ns 1.246ns 0.288ns 0.372ns 0.363ns 0.571ns 1.944ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.810 ns" { CU:inst|inst21 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~21 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~25 data[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.810 ns" { CU:inst|inst21 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~21 {} lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]~25 {} data[8] {} } { 0.000ns 1.029ns 0.577ns 1.954ns } { 0.000ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk control\[0\] 6.788 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"control\[0\]\" is 6.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.134 ns) 6.788 ns control\[0\] 2 PIN PIN_R18 0 " "Info: 2: + IC(3.800 ns) + CELL(2.134 ns) = 6.788 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'control\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.934 ns" { clk control[0] } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { -104 48 224 -88 "control\[3..0\]" "" } { 200 288 400 216 "control\[0\]" "" } { -72 288 400 -56 "control\[0\]" "" } { 0 288 560 16 "control\[1\]" "" } { 384 288 400 400 "control\[0\]" "" } { 296 288 672 312 "control\[2\]" "" } { 40 330 616 56 "control\[3\]" "" } { 120 56 288 136 "control\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.988 ns ( 44.02 % ) " "Info: Total cell delay = 2.988 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 55.98 % ) " "Info: Total interconnect delay = 3.800 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.788 ns" { clk control[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.788 ns" { clk {} clk~combout {} control[0] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 0.854ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] enable clk -3.533 ns register " "Info: th for register \"CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]\" (data pin = \"enable\", clock pin = \"clk\") is -3.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.718 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 80 -296 -128 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 2.718 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 2 REG LCFF_X22_Y9_N3 10 " "Info: 2: + IC(1.246 ns) + CELL(0.618 ns) = 2.718 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.16 % ) " "Info: Total cell delay = 1.472 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.246 ns ( 45.84 % ) " "Info: Total interconnect delay = 1.246 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns enable 1 PIN PIN_AA8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'enable'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Lab_4.bdf" "" { Schematic "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/Lab_4.bdf" { { 96 -296 -128 112 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.230 ns) + CELL(0.346 ns) 5.433 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 2 COMB LCCOMB_X22_Y9_N28 3 " "Info: 2: + IC(4.230 ns) + CELL(0.346 ns) = 5.433 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 3; COMB Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { enable CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.746 ns) 6.400 ns CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X22_Y9_N3 10 " "Info: 3: + IC(0.221 ns) + CELL(0.746 ns) = 6.400 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 10; REG Node = 'CU:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/atyme/Documents/SiFOtestGood1 Ч копи€/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 30.45 % ) " "Info: Total cell delay = 1.949 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.451 ns ( 69.55 % ) " "Info: Total interconnect delay = 4.451 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { enable CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { enable {} enable~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 4.230ns 0.221ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.246ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { enable CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { enable {} enable~combout {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CU:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 4.230ns 0.221ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 17 23:14:48 2025 " "Info: Processing ended: Wed Dec 17 23:14:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
