<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='71' type='void llvm::DstOp::DstOp(const llvm::TargetRegisterClass * TRC)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='511' u='c' c='_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='512' u='c' c='_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='959' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorASHRERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2286' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2304' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2309' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE'/>
