$date
	Sun Oct 23 09:48:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#764459
b1 !
1"
#764462
b1 &
b1 %
1$
#764463
0"
#764466
1#
#764470
b0 &
0#
b0 %
0$
#1827488
b1010 !
1"
#1827490
b1010 &
b1010 %
1$
#1827491
0"
#1827494
b101 &
b101 %
#1827498
b10000 &
b10000 %
#1827502
b1000 &
b1000 %
#1827506
b100 &
b100 %
#1827510
b10 &
b10 %
#1827514
b1 &
b1 %
1#
#1827518
b0 &
0#
b0 %
0$
#2752381
b10100 !
1"
#2752382
b10100 &
b10100 %
1$
#2752383
0"
#2752386
b1010 &
b1010 %
#2752390
b101 &
b101 %
#2752394
b10000 &
b10000 %
#2752398
b1000 &
b1000 %
#2752402
b100 &
b100 %
#2752406
b10 &
b10 %
#2752410
b1 &
b1 %
1#
#2752414
b0 &
0#
b0 %
0$
#4500012
