With DMA, the CPU first initiates the transfer, then it does other operations while the transfer is in progress, and it finally receives an<SPAN>&nbsp;</SPAN><A title=Interrupt href="https://en.wikipedia.org/wiki/Interrupt">interrupt</A><SPAN>&nbsp;</SPAN>from the DMA controller (DMAC) when the operation is done 
<P></P>
<P><SPAN class=extract>DAM &#23436;&#25104;&#36716;&#25442;&#20043;&#21518;&#65292;&#20250;&#30001;&#35841;&#21521;&#22788;&#29702;&#22120;&#21457;&#36865;&#20013;&#26029;&#65311;DMA &#25511;&#21046;&#22120;</SPAN></P><SPAN class=extract>
<P>&#22788;&#29702;&#22120;&#22914;&#26524;&#24819;&#25191;&#34892; DMA &#25805;&#20316;&#65292;&#39318;&#20808;&#24517;&#39035;&#21021;&#22987;&#21270;&#36716;&#25442;</P></SPAN>