/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/*
 * MT41K512M16TNA-125:E
 * 15 row + 3 bank + 10 col + 1 rank + 3 width = 32 = 4 GB
 * tRCD 13125 ps
 * tRP 13125 ps
 * tCL 13125 ps
 * 400M DDR clock = .4G = 2500 ps/clocks
 * 13125ps / 2500ps/clocks = 5.25 clocks
 */

DATA 4, MX6_MMDC_P0_MDPDC, 0x0002002d
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000
/*
 * tRFC:0x68:105(0x69) clocks		(260000/2499)
 * tXS:0x6c:109(0x6d) clocks		(270000/2499)
 * tXP:b'010': 3 clocks			(6000/2499)
 * tXPDLL:b'1001': 10(0xa) clocks	(24000/2499)
 * tFAW:b'10100': 21(0x15) clocks	(50000/2499)
 * tCL:b'0011': 6 clocks		(13125/2499)
 */
DATA 4, MX6_MMDC_P0_MDCFG0, 0x686c5343
/*
 * tRCD:b'101': 6 clocks		(13125/2499)
 * tRP:b'101': 6 clocks			(13125/2499)
 * tRC:b'10100': 21(0x15) clocks	(50625/2499)
 * tRAS:b'01111': 16(0x10) clocks	(37500/2499)
 * tRPA:b'1': 7 clocks			(tRP[+1]) 6
 * b'000'
 * tWR:b'110': 7 clocks			(15000/2499)
 * tMRD:b'1011': 12(0xc) clocks		(min 4 clocks)4
 * b'00'
 * tCWL:b'011': 5 clocks		(tCL-1)
 */
DATA 4, MX6_MMDC_P0_MDCFG1, 0xb68f8d63
/*
 * b'0000000'
 * tDLLK:0x1ff(9 bits), 512(0x200) clocks (Jedec for DDR3)
 * b'0000000'
 * tRTP:b'011': 4 clocks		(7500/2499)
 * tWTR:same bank b'011': 4 clocks	(7500/2499)
 * tRRD:b'100': 5 clocks		(10000/2499)
 */
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01ff00dc
/*
 * RTW_SAME: 2 cycles,
 * WTR_DIFF: 3 cycles,
 * WTW_DIFF: 3 cycles,
 * RTW_DIFF: 2 cycles,
 * RTR_DIFF: 2 cycles
 */
DATA 4, MX6_MMDC_P0_MDRWD, 0x000026d2
/*
 * tXPR:0x6c: 109(0x6d) cycles,	(270000/2499)
 * SDE_to_RST:0x10: 14 cycles, (Jedec)
 * RST_to_CKE:0x23: 33 cycles	(Jedec)
 */
DATA 4, MX6_MMDC_P0_MDOR, 0x006c1023
DATA 4, MX6_MMDC_P0_MDOTC, 0x00333030
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556d
/* end of CS0 US 0x90000000-1  */
DATA 4, MX6_MMDC_P0_MDASP, 0x00000047
/* row:15 bits, rank=1 */
DATA 4, MX6_MMDC_P0_MDCTL, 0xc41a0000
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008032	/* MR2, tCWL=5, RZQ/2 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x0400803a
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033	/* MR3 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x0000803b
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031	/* MR1 Rtt=RZQ/4 OD=RZQ/6*/
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048039
/* A12 - 1 dll on(fast exit), tCL 6 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x17208030	/* MR0 FastExit, tWR=7, Dll reset, tCL=6*/
DATA 4, MX6_MMDC_P0_MDSCR, 0x17208038
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040	/* ZQ calibration */
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008048
/* force a calibration */
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xa1390003
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xa1390003
/* 8 refreshes at a time */
DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00022227

DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x424e024e
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x02380238
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x4224022c
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x021e0222
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x4545494f
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x45474943
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x37392929
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x2e2e3028
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x0052005c
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x00420046
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x002d002c
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x002b003e

DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
