/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az220-516
+ date
Tue Sep 13 20:30:05 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1663101005
+ CACTUS_STARTTIME=1663101005
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Sep 13 2022 (20:22:24)
Run date:          Sep 13 2022 (20:30:06+0000)
Run host:          fv-az220-516.shdwizndlbjulinwhzhdmup5sb.jx.internal.cloudapp.net (pid=101196)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az220-516
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110660KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=db7f1e4c-d464-264d-9d81-1cf6ea1506b1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1019-azure, OSVersion="#24~20.04.1-Ubuntu SMP Tue Aug 23 15:52:52 UTC 2022", HostName=fv-az220-516, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110660KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00285212 sec
      iterations=10000000... time=0.030827 sec
      iterations=100000000... time=0.306981 sec
      iterations=400000000... time=1.22022 sec
      iterations=400000000... time=0.905894 sec
      result: 2.54515 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00352563 sec
      iterations=10000000... time=0.0337381 sec
      iterations=100000000... time=0.334112 sec
      iterations=300000000... time=0.97491 sec
      iterations=600000000... time=1.94996 sec
      result: 9.84633 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00225962 sec
      iterations=10000000... time=0.0201312 sec
      iterations=100000000... time=0.198616 sec
      iterations=600000000... time=1.19709 sec
      result: 8.01944 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000119101 sec
      iterations=10000... time=0.00115471 sec
      iterations=100000... time=0.015319 sec
      iterations=1000000... time=0.134563 sec
      iterations=8000000... time=1.15797 sec
      result: 1.44747 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000461004 sec
      iterations=10000... time=0.00467294 sec
      iterations=100000... time=0.0527812 sec
      iterations=1000000... time=0.491736 sec
      iterations=2000000... time=1.00142 sec
      result: 5.00708 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.77e-05 sec
      iterations=1000... time=0.000274803 sec
      iterations=10000... time=0.00309073 sec
      iterations=100000... time=0.0278769 sec
      iterations=1000000... time=0.289919 sec
      iterations=4000000... time=1.16213 sec
      result: 84.5892 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.6e-06 sec
      iterations=10... time=6.13e-05 sec
      iterations=100... time=0.000543504 sec
      iterations=1000... time=0.00495064 sec
      iterations=10000... time=0.046584 sec
      iterations=100000... time=0.438196 sec
      iterations=300000... time=1.36763 sec
      result: 43.1274 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.3e-06 sec
      iterations=10000... time=2.5501e-05 sec
      iterations=100000... time=0.000243302 sec
      iterations=1000000... time=0.00267452 sec
      iterations=10000000... time=0.0271761 sec
      iterations=100000000... time=0.288829 sec
      iterations=400000000... time=1.1567 sec
      result: 0.361468 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.77e-05 sec
      iterations=10000... time=0.000148602 sec
      iterations=100000... time=0.00209782 sec
      iterations=1000000... time=0.0172806 sec
      iterations=10000000... time=0.178934 sec
      iterations=60000000... time=1.11094 sec
      result: 2.31445 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.601e-06 sec
      iterations=100... time=4.67e-05 sec
      iterations=1000... time=0.000308002 sec
      iterations=10000... time=0.00326523 sec
      iterations=100000... time=0.0331113 sec
      iterations=1000000... time=0.316495 sec
      iterations=3000000... time=0.927868 sec
      iterations=6000000... time=1.87884 sec
      result: 78.4824 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=8.1401e-05 sec
      iterations=100... time=0.00100761 sec
      iterations=1000... time=0.00834797 sec
      iterations=10000... time=0.086705 sec
      iterations=100000... time=0.918458 sec
      iterations=200000... time=1.8736 sec
      result: 20.9871 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.57e-05 sec
      iterations=10... time=0.000271102 sec
      iterations=100... time=0.00265642 sec
      iterations=1000... time=0.0272914 sec
      iterations=10000... time=0.248284 sec
      iterations=40000... time=1.00645 sec
      result: 0.0686767 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.92e-05 sec
      iterations=10... time=0.000473304 sec
      iterations=100... time=0.00397103 sec
      iterations=1000... time=0.0386494 sec
      iterations=10000... time=0.402376 sec
      iterations=30000... time=1.24513 sec
      result: 0.29315 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00573155 sec
      iterations=10... time=0.061669 sec
      iterations=100... time=0.593459 sec
      iterations=200... time=1.30576 sec
      result: 0.376851 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00316613 sec
      iterations=10000000... time=0.0297999 sec
      iterations=100000000... time=0.313909 sec
      iterations=400000000... time=1.22604 sec
      iterations=400000000... time=0.923683 sec
      result: 2.64592 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00343118 sec
      iterations=10000000... time=0.0344688 sec
      iterations=100000000... time=0.307628 sec
      iterations=400000000... time=1.31255 sec
      result: 9.75202 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00214297 sec
      iterations=10000000... time=0.0188252 sec
      iterations=100000000... time=0.194135 sec
      iterations=600000000... time=1.2243 sec
      result: 7.84124 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149051 sec
      iterations=10000... time=0.00147761 sec
      iterations=100000... time=0.0149721 sec
      iterations=1000000... time=0.146423 sec
      iterations=8000000... time=1.33031 sec
      result: 1.66288 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000380303 sec
      iterations=10000... time=0.00608045 sec
      iterations=100000... time=0.0487202 sec
      iterations=1000000... time=0.449946 sec
      iterations=2000000... time=0.936383 sec
      iterations=4000000... time=1.96008 sec
      result: 4.90021 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=2.65e-06 sec
      iterations=100... time=2.4351e-05 sec
      iterations=1000... time=0.000241202 sec
      iterations=10000... time=0.00302727 sec
      iterations=100000... time=0.0304746 sec
      iterations=1000000... time=0.303344 sec
      iterations=4000000... time=1.24977 sec
      result: 78.6576 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.1505e-06 sec
      iterations=10... time=4.62e-05 sec
      iterations=100... time=0.000483355 sec
      iterations=1000... time=0.00505454 sec
      iterations=10000... time=0.0463162 sec
      iterations=100000... time=0.485724 sec
      iterations=200000... time=0.933482 sec
      iterations=400000... time=1.90491 sec
      result: 41.2844 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.35e-06 sec
      iterations=10000... time=2.5351e-05 sec
      iterations=100000... time=0.000305752 sec
      iterations=1000000... time=0.00311777 sec
      iterations=10000000... time=0.0286876 sec
      iterations=100000000... time=0.299228 sec
      iterations=400000000... time=1.17264 sec
      result: 0.366451 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.84e-05 sec
      iterations=10000... time=0.000153451 sec
      iterations=100000... time=0.00156706 sec
      iterations=1000000... time=0.0181454 sec
      iterations=10000000... time=0.185755 sec
      iterations=60000000... time=1.16503 sec
      result: 2.42716 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.05e-06 sec
      iterations=100... time=2.685e-05 sec
      iterations=1000... time=0.000264852 sec
      iterations=10000... time=0.00275672 sec
      iterations=100000... time=0.0333001 sec
      iterations=1000000... time=0.315275 sec
      iterations=3000000... time=0.941616 sec
      iterations=6000000... time=1.89684 sec
      result: 77.7376 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9e-06 sec
      iterations=10... time=8.9501e-05 sec
      iterations=100... time=0.00101621 sec
      iterations=1000... time=0.0100241 sec
      iterations=10000... time=0.096187 sec
      iterations=100000... time=0.953006 sec
      iterations=200000... time=1.82619 sec
      result: 21.532 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.75e-06 sec
      iterations=10... time=2.51e-05 sec
      iterations=100... time=0.000411404 sec
      iterations=1000... time=0.00327938 sec
      iterations=10000... time=0.0293461 sec
      iterations=100000... time=0.292436 sec
      iterations=400000... time=1.19248 sec
      result: 0.244532 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.18505e-05 sec
      iterations=10... time=0.000121301 sec
      iterations=100... time=0.00131696 sec
      iterations=1000... time=0.0137235 sec
      iterations=10000... time=0.147122 sec
      iterations=70000... time=0.994862 sec
      iterations=140000... time=2.05923 sec
      result: 0.396497 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00158651 sec
      iterations=10... time=0.016062 sec
      iterations=100... time=0.157153 sec
      iterations=700... time=1.15917 sec
      result: 1.48577 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Sep 13 20:31:10 UTC 2022
+ echo Done.
Done.
  Elapsed time: 65.0 s
