INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pranay/VLSI/practice/practice_solutions/all_gates/all_gatestb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module all_gatestb
