// Seed: 359747372
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  logic [7:0] id_3;
  assign id_4[-1] = -1;
  genvar id_5;
  localparam id_6 = 1;
  wire id_7;
  generate
    assign id_3 = id_6;
  endgenerate
  assign module_1.id_6 = 0;
  always id_6[-1] = -1;
  parameter id_8 = -1'b0;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    output wire id_7,
    input wand id_8,
    output tri id_9
);
  assign id_7 = -1 && id_4;
  assign id_3 = id_8;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign id_9 = -1'b0;
  wire id_13 = -1;
endmodule
