ram_2port_2048x32.v,verilog,xil_defaultlib,../../../../RISCV_Tutorial.srcs/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
