Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 20 18:08:23 2024
| Host         : DESKTOP-74SC214 running 64-bit major release  (build 9200)
| Command      : report_utilization -file pl_eth_10g_wrapper_utilization_placed.rpt -pb pl_eth_10g_wrapper_utilization_placed.pb
| Design       : pl_eth_10g_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 17935 |     0 |          0 |    274080 |  6.54 |
|   LUT as Logic             | 17169 |     0 |          0 |    274080 |  6.26 |
|   LUT as Memory            |   766 |     0 |          0 |    144000 |  0.53 |
|     LUT as Distributed RAM |   382 |     0 |            |           |       |
|     LUT as Shift Register  |   384 |     0 |            |           |       |
| CLB Registers              | 27664 |     0 |          0 |    548160 |  5.05 |
|   Register as Flip Flop    | 27664 |     0 |          0 |    548160 |  5.05 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   672 |     0 |          0 |     34260 |  1.96 |
| F7 Muxes                   |   165 |     0 |          0 |    137040 |  0.12 |
| F8 Muxes                   |     0 |     0 |          0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 261   |          Yes |           - |          Set |
| 286   |          Yes |           - |        Reset |
| 1898  |          Yes |         Set |            - |
| 25219 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  5089 |     0 |          0 |     34260 | 14.85 |
|   CLBL                                     |  2387 |     0 |            |           |       |
|   CLBM                                     |  2702 |     0 |            |           |       |
| LUT as Logic                               | 17169 |     0 |          0 |    274080 |  6.26 |
|   using O5 output only                     |   547 |       |            |           |       |
|   using O6 output only                     | 12533 |       |            |           |       |
|   using O5 and O6                          |  4089 |       |            |           |       |
| LUT as Memory                              |   766 |     0 |          0 |    144000 |  0.53 |
|   LUT as Distributed RAM                   |   382 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     8 |       |            |           |       |
|     using O5 and O6                        |   374 |       |            |           |       |
|   LUT as Shift Register                    |   384 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   260 |       |            |           |       |
|     using O5 and O6                        |   124 |       |            |           |       |
| CLB Registers                              | 27664 |     0 |          0 |    548160 |  5.05 |
|   Register driven from within the CLB      | 12425 |       |            |           |       |
|   Register driven from outside the CLB     | 15239 |       |            |           |       |
|     LUT in front of the register is unused | 11821 |       |            |           |       |
|     LUT in front of the register is used   |  3418 |       |            |           |       |
| Unique Control Sets                        |  1070 |       |          0 |     68520 |  1.56 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  137 |     0 |          0 |       912 | 15.02 |
|   RAMB36/FIFO*    |  135 |     0 |          0 |       912 | 14.80 |
|     RAMB36E2 only |  135 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |      1824 |  0.22 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    1 |     1 |          0 |       328 |  0.30 |
| HPIOB_M          |    0 |     0 |          0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    1 |     1 |          0 |        60 |  1.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       404 |  1.98 |
|   BUFGCE             |    3 |     0 |          0 |       116 |  2.59 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    4 |     0 |          0 |       168 |  2.38 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     1 |          0 |        24 |   4.17 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 |  16.67 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 25219 |            Register |
| LUT6          |  6983 |                 CLB |
| LUT2          |  5427 |                 CLB |
| LUT3          |  3200 |                 CLB |
| LUT5          |  2936 |                 CLB |
| LUT4          |  2361 |                 CLB |
| FDSE          |  1898 |            Register |
| CARRY8        |   672 |                 CLB |
| RAMD32        |   646 |                 CLB |
| SRL16E        |   356 |                 CLB |
| LUT1          |   351 |                 CLB |
| FDCE          |   286 |            Register |
| FDPE          |   261 |            Register |
| MUXF7         |   165 |                 CLB |
| SRLC32E       |   152 |                 CLB |
| RAMB36E2      |   135 |            BLOCKRAM |
| RAMS32        |   110 |                 CLB |
| RAMB18E2      |     4 |            BLOCKRAM |
| BUFG_GT       |     4 |               Clock |
| BUFGCE        |     3 |               Clock |
| BUFG_GT_SYNC  |     2 |               Clock |
| PS8           |     1 |            Advanced |
| OBUF          |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
| BUFG_PS       |     1 |               Clock |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


