<?xml version="1.0" encoding="UTF-8"?>
<!--

 Copyright Â© 2009-2020 Intel Corporation. All rights reserved.

 The information contained herein is the exclusive property of
 Intel Corporation and may not be disclosed, examined, or reproduced in
 whole or in part without explicit written authorization from the Company.

-->
<bag
  xmlns:boolean="http://www.w3.org/2001/XMLSchema#boolean"
  xmlns:byte="http://www.w3.org/2001/XMLSchema#byte"
  xmlns:short="http://www.w3.org/2001/XMLSchema#short"
  xmlns:int="http://www.w3.org/2001/XMLSchema#int"
  xmlns:long="http://www.w3.org/2001/XMLSchema#long"
  xmlns:unsignedByte="http://www.w3.org/2001/XMLSchema#unsignedByte"
  xmlns:unsignedShort="http://www.w3.org/2001/XMLSchema#unsignedShort"
  xmlns:unsignedInt="http://www.w3.org/2001/XMLSchema#unsignedInt"
  xmlns:unsignedLong="http://www.w3.org/2001/XMLSchema#unsignedLong"
  xmlns:float="http://www.w3.org/2001/XMLSchema#float"
  xmlns:double="http://www..org/2001/XMLSchema#double"
  xmlns:null="http://www.intel.com/2009/BagSchema#null"
  xmlns:blob="http://www.intel.com/2009/BagSchema#blob"
  >
  <internal>
    <int:schemaVersion>1</int:schemaVersion>
    <int:contentVersion>1</int:contentVersion>
  </internal>
  <queryLibrary xsl:version="1.0" xmlns:xsl="http://www.w3.org/1999/XSL/Transform" xmlns:str="http://exslt.org/strings" str:keep_str_namespace=""
    xmlns:exsl="http://exslt.org/common" exsl:keep_exsl_namespace="" syntax="norules">
    <derivedQuery id="QPIFPGADataReadGB" displayName="%QPI_FPGADataReadGB">
    </derivedQuery>
    <derivedQuery id="QPIFPGADataWrittenGB" displayName="%QPI_FPGADataWrittenGB">
    </derivedQuery>
    <derivedQuery id="QPIFPGADataTransferredGB" displayName="%QPI_FPGADataTransferredGB">
    </derivedQuery>
     <derivedQuery id="SummaryFpgaQpiBandwidth" displayName="%FPGA_QPI_Bandwidth">
     </derivedQuery>
    <derivedQuery id="PCIEFPGADataReadGB_L0" displayName="%PCIEFPGADataReadGB_L0">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataWrittenGB_L0" displayName="%PCIEFPGADataWrittenGB_L0">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataReadGB_L1" displayName="%PCIEFPGADataReadGB_L1">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataWrittenGB_L1" displayName="%PCIEFPGADataWrittenGB_L1">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataTransferredGB_L0" displayName="%FPGAPCIeLink0Bandwidth">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataTransferredGB_L1" displayName="%FPGAPCIeLink1Bandwidth">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataTransferredGB" displayName="%PCIE_FPGADataTransferredGB">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataReadGB" displayName="%PCIE_FPGADataReadGB">
    </derivedQuery>
    <derivedQuery id="PCIEFPGADataWrittenGB" displayName="%PCIE_FPGADataWrittenGB">
    </derivedQuery>
    <derivedQuery id="SummaryFpgaPcieBandwidth_L0" displayName="%FPGAPCIeLink0Bandwidth">
    </derivedQuery>
    <derivedQuery id="SummaryFpgaPcieBandwidth_L1" displayName="%FPGAPCIeLink1Bandwidth">
    </derivedQuery>
    <derivedQuery id="FPGADataReadMissRatio" displayName="%FPGADataReadMissRatio">
    </derivedQuery>
    <derivedQuery id="FPGADataWriteMissRatio" displayName="%FPGADataWriteMissRatio">
    </derivedQuery>
    <derivedQuery id="FPGADataReadAccesses">
    </derivedQuery>
    <derivedQuery id="FPGADataReadMisses">
    </derivedQuery>
    <derivedQuery id="FPGADataWriteAccesses">
    </derivedQuery>
    <derivedQuery id="FPGADataWriteMisses">
    </derivedQuery>
  </queryLibrary>
</bag>
