// Seed: 2419725732
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_28;
  assign id_12 = id_7;
  wire id_29;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply0 id_6
);
  always @(posedge ~id_4 or negedge id_0) $display(1);
  wire id_8, id_9, id_10, id_11;
  wire id_12, id_13, id_14, id_15;
  module_0(
      id_8,
      id_11,
      id_11,
      id_13,
      id_9,
      id_15,
      id_15,
      id_8,
      id_11,
      id_12,
      id_9,
      id_10,
      id_10,
      id_12,
      id_8,
      id_11,
      id_10,
      id_12,
      id_14,
      id_10,
      id_10,
      id_15,
      id_10,
      id_12,
      id_8,
      id_9,
      id_9
  );
  tri id_16 = 1;
  and (id_6, id_2, id_4, id_3, id_12, id_5);
  wire id_17;
endmodule
