{"Source Block": ["oh/elink/hdl/eclocks.v@90:108@HdlStmProcess", "\treset_counter[RCW-1:0] <= reset_counter[RCW-1:0]+1'b1;\n\theartbeat              <= ~(|reset_counter[RCW-1:0]);\n     end\n   \n   //two clock synchronizer\n   always @ (posedge sys_clk)\n     begin\n\tcclk_locked_reg <=  cclk_locked;\n\tcclk_locked_sync <= cclk_locked_reg;\t\n\tpll_locked_sync   <= cclk_locked & lclk_locked;\t\n\treset_sync        <= (reset | ~elink_en);\n\treset_in          <= reset_sync;\n\tpll_locked        <= pll_locked_sync;\t\n     end\n   \n`define RESET_ALL       3'b000\n`define START_PLL       3'b001\n`define STOP_PLL        3'b010\n`define START_EPIPHANY  3'b011\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[97, "\tcclk_locked_reg <=  cclk_locked;\n"], [98, "\tcclk_locked_sync <= cclk_locked_reg;\t\n"]], "Add": [[98, "\tcclk_locked_reg   <= cclk_locked;\n"], [98, "\tcclk_locked_sync  <= cclk_locked_reg;\t\n"]]}}