Classic Timing Analyzer report for Mem4b
Thu Dec 20 10:08:27 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'iKEY[0]'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.154 ns                                       ; iSW[1]                                                                                                      ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; --         ; iKEY[0]  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 16.313 ns                                      ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[3]                                                                                                  ; iKEY[0]    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.602 ns                                      ; iSW[0]                                                                                                      ; oHEX0_D[0]                                                                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.189 ns                                      ; iSW[4]                                                                                                      ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0  ; --         ; iKEY[0]  ; 0            ;
; Clock Setup: 'iKEY[0]'       ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a3~porta_memory_reg0  ; iKEY[0]    ; iKEY[0]  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                             ;                                                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; iKEY[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iKEY[0]'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg1 ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a1~porta_memory_reg0 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg2 ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a2~porta_memory_reg0 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3 ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a3~porta_memory_reg0 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-------+--------------+------------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                          ; To Clock ;
+-------+--------------+------------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.154 ns   ; iSW[1] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; iKEY[0]  ;
; N/A   ; None         ; 2.917 ns   ; iSW[3] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; iKEY[0]  ;
; N/A   ; None         ; 2.842 ns   ; iSW[0] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; iKEY[0]  ;
; N/A   ; None         ; 2.777 ns   ; iSW[6] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg2  ; iKEY[0]  ;
; N/A   ; None         ; 2.763 ns   ; iSW[5] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg1  ; iKEY[0]  ;
; N/A   ; None         ; 2.713 ns   ; iSW[8] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; iKEY[0]  ;
; N/A   ; None         ; 2.711 ns   ; iSW[7] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3  ; iKEY[0]  ;
; N/A   ; None         ; 2.585 ns   ; iSW[2] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; iKEY[0]  ;
; N/A   ; None         ; 2.458 ns   ; iSW[4] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0  ; iKEY[0]  ;
+-------+--------------+------------+--------+-------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                       ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                        ; To         ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 16.313 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; oHEX2_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 16.313 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; oHEX2_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 16.313 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; oHEX2_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 16.313 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; oHEX2_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 16.313 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 15.331 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; oHEX2_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 15.331 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; oHEX2_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 15.331 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; oHEX2_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 15.331 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; oHEX2_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 15.331 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 14.134 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; oHEX2_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 14.134 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; oHEX2_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 14.134 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; oHEX2_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 14.134 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; oHEX2_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 14.134 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 13.441 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; oHEX2_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 13.441 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; oHEX2_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 13.441 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; oHEX2_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 13.441 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; oHEX2_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 13.441 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 11.940 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; oHEX2_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 11.940 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; oHEX2_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 11.940 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; oHEX2_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 11.940 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; oHEX2_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 11.940 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 11.921 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; oHEX2_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.921 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; oHEX2_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.921 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; oHEX2_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.921 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; oHEX2_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.921 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 11.718 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; oHEX2_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 11.718 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; oHEX2_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 11.718 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; oHEX2_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 11.718 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; oHEX2_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 11.718 ns  ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; oHEX2_D[6] ; iKEY[0]    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+--------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To         ;
+-------+-------------------+-----------------+--------+------------+
; N/A   ; None              ; 12.602 ns       ; iSW[0] ; oHEX0_D[0] ;
; N/A   ; None              ; 12.563 ns       ; iSW[1] ; oHEX0_D[0] ;
; N/A   ; None              ; 12.394 ns       ; iSW[3] ; oHEX0_D[0] ;
; N/A   ; None              ; 12.351 ns       ; iSW[2] ; oHEX0_D[0] ;
; N/A   ; None              ; 11.977 ns       ; iSW[0] ; oHEX0_D[1] ;
; N/A   ; None              ; 11.964 ns       ; iSW[1] ; oHEX0_D[1] ;
; N/A   ; None              ; 11.770 ns       ; iSW[3] ; oHEX0_D[1] ;
; N/A   ; None              ; 11.726 ns       ; iSW[2] ; oHEX0_D[1] ;
; N/A   ; None              ; 11.715 ns       ; iSW[0] ; oHEX0_D[3] ;
; N/A   ; None              ; 11.706 ns       ; iSW[1] ; oHEX0_D[3] ;
; N/A   ; None              ; 11.669 ns       ; iSW[6] ; oHEX1_D[0] ;
; N/A   ; None              ; 11.602 ns       ; iSW[5] ; oHEX1_D[0] ;
; N/A   ; None              ; 11.505 ns       ; iSW[3] ; oHEX0_D[3] ;
; N/A   ; None              ; 11.490 ns       ; iSW[7] ; oHEX1_D[0] ;
; N/A   ; None              ; 11.481 ns       ; iSW[0] ; oHEX0_D[4] ;
; N/A   ; None              ; 11.465 ns       ; iSW[1] ; oHEX0_D[4] ;
; N/A   ; None              ; 11.463 ns       ; iSW[2] ; oHEX0_D[3] ;
; N/A   ; None              ; 11.460 ns       ; iSW[0] ; oHEX0_D[5] ;
; N/A   ; None              ; 11.446 ns       ; iSW[1] ; oHEX0_D[5] ;
; N/A   ; None              ; 11.273 ns       ; iSW[3] ; oHEX0_D[4] ;
; N/A   ; None              ; 11.262 ns       ; iSW[4] ; oHEX1_D[0] ;
; N/A   ; None              ; 11.254 ns       ; iSW[3] ; oHEX0_D[5] ;
; N/A   ; None              ; 11.248 ns       ; iSW[1] ; oHEX0_D[2] ;
; N/A   ; None              ; 11.240 ns       ; iSW[0] ; oHEX0_D[6] ;
; N/A   ; None              ; 11.240 ns       ; iSW[0] ; oHEX0_D[2] ;
; N/A   ; None              ; 11.229 ns       ; iSW[1] ; oHEX0_D[6] ;
; N/A   ; None              ; 11.226 ns       ; iSW[2] ; oHEX0_D[4] ;
; N/A   ; None              ; 11.207 ns       ; iSW[2] ; oHEX0_D[5] ;
; N/A   ; None              ; 11.061 ns       ; iSW[3] ; oHEX0_D[2] ;
; N/A   ; None              ; 11.033 ns       ; iSW[3] ; oHEX0_D[6] ;
; N/A   ; None              ; 11.014 ns       ; iSW[2] ; oHEX0_D[2] ;
; N/A   ; None              ; 10.988 ns       ; iSW[2] ; oHEX0_D[6] ;
; N/A   ; None              ; 10.888 ns       ; iSW[6] ; oHEX1_D[3] ;
; N/A   ; None              ; 10.877 ns       ; iSW[6] ; oHEX1_D[1] ;
; N/A   ; None              ; 10.846 ns       ; iSW[5] ; oHEX1_D[3] ;
; N/A   ; None              ; 10.840 ns       ; iSW[5] ; oHEX1_D[1] ;
; N/A   ; None              ; 10.709 ns       ; iSW[7] ; oHEX1_D[3] ;
; N/A   ; None              ; 10.698 ns       ; iSW[7] ; oHEX1_D[1] ;
; N/A   ; None              ; 10.636 ns       ; iSW[6] ; oHEX1_D[2] ;
; N/A   ; None              ; 10.626 ns       ; iSW[6] ; oHEX1_D[4] ;
; N/A   ; None              ; 10.611 ns       ; iSW[6] ; oHEX1_D[5] ;
; N/A   ; None              ; 10.602 ns       ; iSW[5] ; oHEX1_D[2] ;
; N/A   ; None              ; 10.599 ns       ; iSW[5] ; oHEX1_D[5] ;
; N/A   ; None              ; 10.557 ns       ; iSW[5] ; oHEX1_D[4] ;
; N/A   ; None              ; 10.479 ns       ; iSW[4] ; oHEX1_D[3] ;
; N/A   ; None              ; 10.469 ns       ; iSW[4] ; oHEX1_D[1] ;
; N/A   ; None              ; 10.461 ns       ; iSW[7] ; oHEX1_D[5] ;
; N/A   ; None              ; 10.461 ns       ; iSW[7] ; oHEX1_D[2] ;
; N/A   ; None              ; 10.447 ns       ; iSW[7] ; oHEX1_D[4] ;
; N/A   ; None              ; 10.392 ns       ; iSW[6] ; oHEX1_D[6] ;
; N/A   ; None              ; 10.327 ns       ; iSW[5] ; oHEX1_D[6] ;
; N/A   ; None              ; 10.230 ns       ; iSW[4] ; oHEX1_D[5] ;
; N/A   ; None              ; 10.229 ns       ; iSW[4] ; oHEX1_D[2] ;
; N/A   ; None              ; 10.217 ns       ; iSW[7] ; oHEX1_D[6] ;
; N/A   ; None              ; 10.217 ns       ; iSW[4] ; oHEX1_D[4] ;
; N/A   ; None              ; 9.986 ns        ; iSW[4] ; oHEX1_D[6] ;
+-------+-------------------+-----------------+--------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                        ;
+---------------+-------------+-----------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                          ; To Clock ;
+---------------+-------------+-----------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.189 ns ; iSW[4] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0  ; iKEY[0]  ;
; N/A           ; None        ; -2.316 ns ; iSW[2] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; iKEY[0]  ;
; N/A           ; None        ; -2.442 ns ; iSW[7] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3  ; iKEY[0]  ;
; N/A           ; None        ; -2.444 ns ; iSW[8] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; iKEY[0]  ;
; N/A           ; None        ; -2.494 ns ; iSW[5] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg1  ; iKEY[0]  ;
; N/A           ; None        ; -2.508 ns ; iSW[6] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg2  ; iKEY[0]  ;
; N/A           ; None        ; -2.573 ns ; iSW[0] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; iKEY[0]  ;
; N/A           ; None        ; -2.648 ns ; iSW[3] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; iKEY[0]  ;
; N/A           ; None        ; -2.885 ns ; iSW[1] ; RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; iKEY[0]  ;
+---------------+-------------+-----------+--------+-------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 20 10:08:27 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mem4b -c Mem4b --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iKEY[0]" is an undefined clock
Info: Clock "iKEY[0]" Internal fmax is restricted to 200.0 MHz between source memory "RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X84_Y4; Fanout = 0; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "iKEY[0]" to destination memory is 3.684 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY[0]'
                Info: 2: + IC(2.207 ns) + CELL(0.635 ns) = 3.684 ns; Loc. = M4K_X84_Y4; Fanout = 0; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.477 ns ( 40.09 % )
                Info: Total interconnect delay = 2.207 ns ( 59.91 % )
            Info: - Longest clock path from clock "iKEY[0]" to source memory is 3.709 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY[0]'
                Info: 2: + IC(2.207 ns) + CELL(0.660 ns) = 3.709 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.502 ns ( 40.50 % )
                Info: Total interconnect delay = 2.207 ns ( 59.50 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1" (data pin = "iSW[1]", clock pin = "iKEY[0]") is 3.154 ns
    Info: + Longest pin to memory delay is 6.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 8; PIN Node = 'iSW[1]'
        Info: 2: + IC(5.855 ns) + CELL(0.142 ns) = 6.829 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 0.974 ns ( 14.26 % )
        Info: Total interconnect delay = 5.855 ns ( 85.74 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "iKEY[0]" to destination memory is 3.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.207 ns) + CELL(0.661 ns) = 3.710 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.503 ns ( 40.51 % )
        Info: Total interconnect delay = 2.207 ns ( 59.49 % )
Info: tco from clock "iKEY[0]" to destination pin "oHEX2_D[3]" through memory "RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg" is 16.313 ns
    Info: + Longest clock path from clock "iKEY[0]" to source memory is 3.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.207 ns) + CELL(0.661 ns) = 3.710 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.503 ns ( 40.51 % )
        Info: Total interconnect delay = 2.207 ns ( 59.49 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 12.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X84_Y4; Fanout = 7; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2]'
        Info: 3: + IC(0.937 ns) + CELL(0.438 ns) = 4.368 ns; Loc. = LCCOMB_X76_Y4_N14; Fanout = 1; COMB Node = 'BinToHex4:bin3|oHEX0_D[3]~3'
        Info: 4: + IC(5.218 ns) + CELL(2.808 ns) = 12.394 ns; Loc. = PIN_AG4; Fanout = 0; PIN Node = 'oHEX2_D[3]'
        Info: Total cell delay = 6.239 ns ( 50.34 % )
        Info: Total interconnect delay = 6.155 ns ( 49.66 % )
Info: Longest tpd from source pin "iSW[0]" to destination pin "oHEX0_D[0]" is 12.602 ns
    Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 8; PIN Node = 'iSW[0]'
    Info: 2: + IC(6.555 ns) + CELL(0.438 ns) = 7.815 ns; Loc. = LCCOMB_X24_Y4_N8; Fanout = 1; COMB Node = 'BinToHex4:bin1|oHEX0_D[0]~0'
    Info: 3: + IC(2.019 ns) + CELL(2.768 ns) = 12.602 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oHEX0_D[0]'
    Info: Total cell delay = 4.028 ns ( 31.96 % )
    Info: Total interconnect delay = 8.574 ns ( 68.04 % )
Info: th for memory "RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0" (data pin = "iSW[4]", clock pin = "iKEY[0]") is -2.189 ns
    Info: + Longest clock path from clock "iKEY[0]" to destination memory is 3.709 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.207 ns) + CELL(0.660 ns) = 3.709 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.502 ns ( 40.50 % )
        Info: Total interconnect delay = 2.207 ns ( 59.50 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 6.132 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 8; PIN Node = 'iSW[4]'
        Info: 2: + IC(5.194 ns) + CELL(0.106 ns) = 6.132 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 0.938 ns ( 15.30 % )
        Info: Total interconnect delay = 5.194 ns ( 84.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Dec 20 10:08:27 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


