{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546148687892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546148687892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 13:44:47 2018 " "Processing started: Sun Dec 30 13:44:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546148687892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546148687892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546148687892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1546148688413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688482 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_clock.v(71) " "Verilog HDL Module Instantiation warning at top_clock.v(71): ignored dangling comma in List of Port Connections" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1546148688485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sg7.v 1 1 " "Found 1 design units, including 1 entities, in source file sg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SG7 " "Found entity 1: SG7" {  } { { "SG7.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/SG7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.v 1 1 " "Found 1 design units, including 1 entities, in source file freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688496 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "clock.v(46) " "Verilog HDL Event Control warning at clock.v(46): event expression contains \"\|\" or \"\|\|\"" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 46 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1546148688499 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "clock.v(74) " "Verilog HDL Event Control warning at clock.v(74): event expression contains \"\|\" or \"\|\|\"" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 74 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1546148688499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546148688502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546148688502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_clock " "Elaborating entity \"top_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546148688535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:U1 " "Elaborating entity \"freq\" for hierarchy \"freq:U1\"" {  } { { "top_clock.v" "U1" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546148688947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688954 "|top_clock|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(39) " "Verilog HDL assignment warning at freq.v(39): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688955 "|top_clock|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(58) " "Verilog HDL assignment warning at freq.v(58): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688955 "|top_clock|freq:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:U2 " "Elaborating entity \"key\" for hierarchy \"key:U2\"" {  } { { "top_clock.v" "U2" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546148688959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:U3 " "Elaborating entity \"clock\" for hierarchy \"clock:U3\"" {  } { { "top_clock.v" "U3" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546148688968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(40) " "Verilog HDL assignment warning at clock.v(40): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688972 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(66) " "Verilog HDL assignment warning at clock.v(66): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688972 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(68) " "Verilog HDL assignment warning at clock.v(68): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688972 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(87) " "Verilog HDL assignment warning at clock.v(87): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688972 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(89) " "Verilog HDL assignment warning at clock.v(89): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688972 "|top_clock|clock:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:U4 " "Elaborating entity \"alarm\" for hierarchy \"alarm:U4\"" {  } { { "top_clock.v" "U4" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546148688975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm.v(28) " "Verilog HDL assignment warning at alarm.v(28): truncated value with size 32 to match size of target (8)" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688978 "|top_clock|alarm:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm.v(48) " "Verilog HDL assignment warning at alarm.v(48): truncated value with size 32 to match size of target (8)" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688978 "|top_clock|alarm:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:U5 " "Elaborating entity \"watch\" for hierarchy \"watch:U5\"" {  } { { "top_clock.v" "U5" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546148688980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(27) " "Verilog HDL assignment warning at watch.v(27): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688983 "|top_clock|watch:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 watch.v(51) " "Verilog HDL assignment warning at watch.v(51): truncated value with size 32 to match size of target (8)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688983 "|top_clock|watch:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 watch.v(69) " "Verilog HDL assignment warning at watch.v(69): truncated value with size 32 to match size of target (8)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688983 "|top_clock|watch:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U6 " "Elaborating entity \"display\" for hierarchy \"display:U6\"" {  } { { "top_clock.v" "U6" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546148688985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display.v(44) " "Verilog HDL assignment warning at display.v(44): truncated value with size 8 to match size of target (4)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546148688989 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"hour\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1546148688989 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minute display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"minute\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1546148688989 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"second\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1546148688989 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[0\] display.v(30) " "Inferred latch for \"second\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[1\] display.v(30) " "Inferred latch for \"second\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[2\] display.v(30) " "Inferred latch for \"second\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[3\] display.v(30) " "Inferred latch for \"second\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[4\] display.v(30) " "Inferred latch for \"second\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[5\] display.v(30) " "Inferred latch for \"second\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[6\] display.v(30) " "Inferred latch for \"second\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[7\] display.v(30) " "Inferred latch for \"second\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688990 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[0\] display.v(30) " "Inferred latch for \"minute\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[1\] display.v(30) " "Inferred latch for \"minute\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[2\] display.v(30) " "Inferred latch for \"minute\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[3\] display.v(30) " "Inferred latch for \"minute\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[4\] display.v(30) " "Inferred latch for \"minute\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[5\] display.v(30) " "Inferred latch for \"minute\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[6\] display.v(30) " "Inferred latch for \"minute\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[7\] display.v(30) " "Inferred latch for \"minute\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688991 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[0\] display.v(30) " "Inferred latch for \"hour\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[1\] display.v(30) " "Inferred latch for \"hour\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[2\] display.v(30) " "Inferred latch for \"hour\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[3\] display.v(30) " "Inferred latch for \"hour\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[4\] display.v(30) " "Inferred latch for \"hour\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[5\] display.v(30) " "Inferred latch for \"hour\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[6\] display.v(30) " "Inferred latch for \"hour\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[7\] display.v(30) " "Inferred latch for \"hour\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546148688992 "|top_clock|display:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SG7 display:U6\|SG7:U1 " "Elaborating entity \"SG7\" for hierarchy \"display:U6\|SG7:U1\"" {  } { { "display.v" "U1" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546148688995 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689156 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1546148689157 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1546148689880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[0\] " "Latch display:U6\|second\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689932 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[1\] " "Latch display:U6\|second\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689932 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[2\] " "Latch display:U6\|second\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689932 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[3\] " "Latch display:U6\|second\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689932 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[4\] " "Latch display:U6\|second\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689932 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[5\] " "Latch display:U6\|second\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689933 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[6\] " "Latch display:U6\|second\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689933 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[7\] " "Latch display:U6\|second\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689933 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[0\] " "Latch display:U6\|minute\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689933 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[1\] " "Latch display:U6\|minute\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689933 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[2\] " "Latch display:U6\|minute\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689933 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[3\] " "Latch display:U6\|minute\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689933 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[4\] " "Latch display:U6\|minute\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689934 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[5\] " "Latch display:U6\|minute\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689934 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[6\] " "Latch display:U6\|minute\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689934 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[7\] " "Latch display:U6\|minute\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689934 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[0\] " "Latch display:U6\|hour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689934 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[1\] " "Latch display:U6\|hour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689934 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[2\] " "Latch display:U6\|hour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689934 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[3\] " "Latch display:U6\|hour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689935 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[4\] " "Latch display:U6\|hour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689935 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[5\] " "Latch display:U6\|hour\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689935 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[6\] " "Latch display:U6\|hour\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689935 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[7\] " "Latch display:U6\|hour\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546148689935 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546148689935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546148690241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546148690697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546148690697 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[1\] " "No output dependent on input pin \"key_in\[1\]\"" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546148690813 "|top_clock|key_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1546148690813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "399 " "Implemented 399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546148690816 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546148690816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546148690816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546148690815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546148690871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 13:44:50 2018 " "Processing ended: Sun Dec 30 13:44:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546148690871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546148690871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546148690871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546148690871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546148696347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546148696347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 13:44:55 2018 " "Processing started: Sun Dec 30 13:44:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546148696347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546148696347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546148696348 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546148696461 ""}
{ "Info" "0" "" "Project  = top_clock" {  } {  } 0 0 "Project  = top_clock" 0 0 "Fitter" 0 0 1546148696462 ""}
{ "Info" "0" "" "Revision = top_clock" {  } {  } 0 0 "Revision = top_clock" 0 0 "Fitter" 0 0 1546148696462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1546148696618 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_clock 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546148696646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546148696723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546148696723 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546148696925 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546148697647 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 75 " "No exact pin location assignment(s) for 24 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[0\] " "Pin clock_hour\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[0] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[1\] " "Pin clock_hour\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[1] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[2\] " "Pin clock_hour\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[2] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[3\] " "Pin clock_hour\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[3] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[4\] " "Pin clock_hour\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[4] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[5\] " "Pin clock_hour\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[5] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[6\] " "Pin clock_hour\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[6] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[7\] " "Pin clock_hour\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[7] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[0\] " "Pin clock_minute\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[0] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[1\] " "Pin clock_minute\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[1] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[2\] " "Pin clock_minute\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[2] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[3\] " "Pin clock_minute\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[3] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[4\] " "Pin clock_minute\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[4] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[5\] " "Pin clock_minute\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[5] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[6\] " "Pin clock_minute\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[6] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[7\] " "Pin clock_minute\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[7] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[0\] " "Pin clock_second\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[0] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[1\] " "Pin clock_second\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[1] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[2\] " "Pin clock_second\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[2] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[3\] " "Pin clock_second\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[3] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[4\] " "Pin clock_second\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[4] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[5\] " "Pin clock_second\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[5] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[6\] " "Pin clock_second\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[6] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[7\] " "Pin clock_second\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[7] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546148698626 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1546148698626 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1546148706863 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1546148706879 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1546148707191 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 31 global CLKCTRL_G6 " "clk~inputCLKENA0 with 31 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1546148707202 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "key_in\[2\]~inputCLKENA0 8 global CLKCTRL_G4 " "key_in\[2\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1546148707202 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "key_in\[3\]~inputCLKENA0 8 global CLKCTRL_G7 " "key_in\[3\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1546148707202 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1546148707202 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1546148707468 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546148707479 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1546148708627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546148708631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546148708631 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1546148708636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1546148708637 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1546148708638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546148708648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546148708657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546148708658 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546148708659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546148708659 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546148708660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546148708661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1546148708662 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546148708662 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546148708884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546148719941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546148720833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546148720846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546148725569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546148725569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546148727479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546148736215 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546148736215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546148739695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546148739695 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546148739695 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546148741585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546148741721 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1546148741721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546148742944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546148743025 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1546148743025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546148744072 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546148750325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/output_files/top_clock.fit.smsg " "Generated suppressed messages file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/output_files/top_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546148751462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1840 " "Peak virtual memory: 1840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546148752086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 13:45:52 2018 " "Processing ended: Sun Dec 30 13:45:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546148752086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546148752086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546148752086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546148752086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546148755437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546148755437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 13:45:55 2018 " "Processing started: Sun Dec 30 13:45:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546148755437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1546148755437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1546148755437 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1546148764015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546148767473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 13:46:07 2018 " "Processing ended: Sun Dec 30 13:46:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546148767473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546148767473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546148767473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1546148767473 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1546148769219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1546148772952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546148772953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 13:46:12 2018 " "Processing started: Sun Dec 30 13:46:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546148772953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546148772953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_clock -c top_clock " "Command: quartus_sta top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546148772953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1546148773068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1546148773942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546148774019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546148774019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1546148775446 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1546148775555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1546148775555 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_in\[2\] key_in\[2\] " "create_clock -period 1.000 -name key_in\[2\] key_in\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq:U1\|clk_1s freq:U1\|clk_1s " "create_clock -period 1.000 -name freq:U1\|clk_1s freq:U1\|clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_in\[3\] key_in\[3\] " "create_clock -period 1.000 -name key_in\[3\] key_in\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name watch:U5\|clk_1m watch:U5\|clk_1m " "create_clock -period 1.000 -name watch:U5\|clk_1m watch:U5\|clk_1m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_b\[0\] key_b\[0\] " "create_clock -period 1.000 -name key_b\[0\] key_b\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq:U1\|clk_1ms freq:U1\|clk_1ms " "create_clock -period 1.000 -name freq:U1\|clk_1ms freq:U1\|clk_1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1546148775560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775565 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1546148775566 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1546148775577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1546148775623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546148775623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.508 " "Worst-case setup slack is -3.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508             -53.858 key_b\[0\]  " "   -3.508             -53.858 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.230             -25.832 watch:U5\|clk_1m  " "   -3.230             -25.832 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897             -11.146 freq:U1\|clk_1ms  " "   -2.897             -11.146 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818             -80.361 clk  " "   -2.818             -80.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.694             -45.767 freq:U1\|clk_1s  " "   -2.694             -45.767 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.233             -34.501 key_in\[2\]  " "   -2.233             -34.501 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212             -30.605 key_in\[3\]  " "   -2.212             -30.605 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148775625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.852 " "Worst-case hold slack is -1.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852             -37.024 key_b\[0\]  " "   -1.852             -37.024 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082              -2.043 clk  " "   -1.082              -2.043 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.056             -10.876 key_in\[2\]  " "   -1.056             -10.876 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.967              -0.967 freq:U1\|clk_1s  " "   -0.967              -0.967 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571              -4.537 key_in\[3\]  " "   -0.571              -4.537 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 freq:U1\|clk_1ms  " "    0.343               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 watch:U5\|clk_1m  " "    0.635               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148775632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148775635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148775638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.432 " "Worst-case minimum pulse width slack is -0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432             -11.457 key_in\[2\]  " "   -0.432             -11.457 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.301 clk  " "   -0.394             -17.301 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.403 freq:U1\|clk_1s  " "   -0.394             -11.403 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.518 key_in\[3\]  " "   -0.394              -9.518 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.288 watch:U5\|clk_1m  " "   -0.394              -4.288 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.580 freq:U1\|clk_1ms  " "   -0.394              -2.580 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 key_b\[0\]  " "    0.181               0.000 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148775641 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1546148775679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1546148775732 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1546148775732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1546148777356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1546148777448 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546148777448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.362 " "Worst-case setup slack is -3.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.362             -53.028 key_b\[0\]  " "   -3.362             -53.028 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.148             -25.172 watch:U5\|clk_1m  " "   -3.148             -25.172 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885             -78.928 clk  " "   -2.885             -78.928 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -11.099 freq:U1\|clk_1ms  " "   -2.863             -11.099 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692             -44.892 freq:U1\|clk_1s  " "   -2.692             -44.892 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180             -32.992 key_in\[2\]  " "   -2.180             -32.992 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105             -29.965 key_in\[3\]  " "   -2.105             -29.965 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148777451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.875 " "Worst-case hold slack is -1.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875             -37.607 key_b\[0\]  " "   -1.875             -37.607 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046             -11.056 key_in\[2\]  " "   -1.046             -11.056 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -1.895 clk  " "   -1.002              -1.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -0.854 freq:U1\|clk_1s  " "   -0.854              -0.854 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -4.491 key_in\[3\]  " "   -0.577              -4.491 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 freq:U1\|clk_1ms  " "    0.313               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 watch:U5\|clk_1m  " "    0.632               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148777460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148777464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148777468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.454 " "Worst-case minimum pulse width slack is -0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454             -12.679 key_in\[2\]  " "   -0.454             -12.679 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.954 clk  " "   -0.394             -18.954 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.939 freq:U1\|clk_1s  " "   -0.394             -11.939 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.647 key_in\[3\]  " "   -0.394             -10.647 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.216 watch:U5\|clk_1m  " "   -0.394              -4.216 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.670 freq:U1\|clk_1ms  " "   -0.394              -2.670 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 key_b\[0\]  " "    0.153               0.000 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148777472 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1546148777508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1546148777655 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1546148777655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1546148779089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1546148779178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546148779178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.119 " "Worst-case setup slack is -2.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119             -32.642 key_b\[0\]  " "   -2.119             -32.642 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038             -16.300 watch:U5\|clk_1m  " "   -2.038             -16.300 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.870              -7.300 freq:U1\|clk_1ms  " "   -1.870              -7.300 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722             -29.032 freq:U1\|clk_1s  " "   -1.722             -29.032 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273             -34.738 clk  " "   -1.273             -34.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051             -12.544 key_in\[3\]  " "   -1.051             -12.544 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895             -12.752 key_in\[2\]  " "   -0.895             -12.752 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148779182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.181 " "Worst-case hold slack is -1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181             -23.822 key_b\[0\]  " "   -1.181             -23.822 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775              -0.775 freq:U1\|clk_1s  " "   -0.775              -0.775 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684              -6.106 key_in\[2\]  " "   -0.684              -6.106 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.479              -0.878 clk  " "   -0.479              -0.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434              -3.256 key_in\[3\]  " "   -0.434              -3.256 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 freq:U1\|clk_1ms  " "    0.161               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 watch:U5\|clk_1m  " "    0.301               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148779189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148779192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148779197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.448 " "Worst-case minimum pulse width slack is -0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -5.536 key_in\[2\]  " "   -0.448              -5.536 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -3.073 key_in\[3\]  " "   -0.353              -3.073 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -3.419 clk  " "   -0.350              -3.419 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.823 freq:U1\|clk_1s  " "   -0.079              -0.823 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.712 key_b\[0\]  " "   -0.066              -0.712 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.177 freq:U1\|clk_1ms  " "   -0.045              -0.177 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 watch:U5\|clk_1m  " "    0.081               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148779200 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1546148779243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1546148779862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546148779862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.973 " "Worst-case setup slack is -1.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973             -15.784 watch:U5\|clk_1m  " "   -1.973             -15.784 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945             -30.298 key_b\[0\]  " "   -1.945             -30.298 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845              -7.236 freq:U1\|clk_1ms  " "   -1.845              -7.236 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704             -28.555 freq:U1\|clk_1s  " "   -1.704             -28.555 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169             -29.927 clk  " "   -1.169             -29.927 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893             -10.609 key_in\[3\]  " "   -0.893             -10.609 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788             -10.812 key_in\[2\]  " "   -0.788             -10.812 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148779917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.217 " "Worst-case hold slack is -1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217             -24.891 key_b\[0\]  " "   -1.217             -24.891 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -0.719 freq:U1\|clk_1s  " "   -0.719              -0.719 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654              -6.300 key_in\[2\]  " "   -0.654              -6.300 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528              -0.987 clk  " "   -0.528              -0.987 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -3.237 key_in\[3\]  " "   -0.428              -3.237 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 freq:U1\|clk_1ms  " "    0.132               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 watch:U5\|clk_1m  " "    0.269               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148779926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148779931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546148779936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.459 " "Worst-case minimum pulse width slack is -0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -5.868 key_in\[2\]  " "   -0.459              -5.868 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382              -3.691 key_in\[3\]  " "   -0.382              -3.691 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -3.457 clk  " "   -0.357              -3.457 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.556 key_b\[0\]  " "   -0.055              -0.556 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.529 freq:U1\|clk_1s  " "   -0.050              -0.529 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.096 freq:U1\|clk_1ms  " "   -0.025              -0.096 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 watch:U5\|clk_1m  " "    0.098               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546148779940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546148781944 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546148781945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546148782071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 13:46:22 2018 " "Processing ended: Sun Dec 30 13:46:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546148782071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546148782071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546148782071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546148782071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546148787531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546148787532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 13:46:27 2018 " "Processing started: Sun Dec 30 13:46:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546148787532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546148787532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546148787532 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1546148788760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_clock.vo D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim// simulation " "Generated file top_clock.vo in folder \"D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546148789125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546148790411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 13:46:30 2018 " "Processing ended: Sun Dec 30 13:46:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546148790411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546148790411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546148790411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546148790411 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus II Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546148792989 ""}
