# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rotateLED.srcs/sources_1/imports/ECE2700/Lab2/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivder.v" \
"../../../../rotateLED.srcs/sources_1/imports/ECE2700/Lab5/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/DFF.v" \
"../../../../rotateLED.srcs/sources_1/new/Dregister.v" \
"../../../../rotateLED.srcs/sources_1/imports/ECE2700/Lab5/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/dlatch.v" \
"../../../../rotateLED.srcs/sources_1/imports/new/mux.v" \
"../../../../rotateLED.srcs/sources_1/new/rotateLED.v" \
"../../../../rotateLED.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
