{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707134923577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707134923592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 17:38:43 2024 " "Processing started: Mon Feb 05 17:38:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707134923592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134923592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_sync -c router_sync " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_sync -c router_sync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134923592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707134924155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707134924155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707134934048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134934048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_sync " "Elaborating entity \"router_sync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707134934079 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enb router_sync.v(21) " "Verilog HDL Always Construct warning at router_sync.v(21): inferring latch(es) for variable \"write_enb\", which holds its previous value in one or more paths through the always construct" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707134934079 "|router_sync"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_full router_sync.v(34) " "Verilog HDL Always Construct warning at router_sync.v(34): inferring latch(es) for variable \"fifo_full\", which holds its previous value in one or more paths through the always construct" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707134934079 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_full router_sync.v(34) " "Inferred latch for \"fifo_full\" at router_sync.v(34)" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134934079 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[0\] router_sync.v(21) " "Inferred latch for \"write_enb\[0\]\" at router_sync.v(21)" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134934079 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[1\] router_sync.v(21) " "Inferred latch for \"write_enb\[1\]\" at router_sync.v(21)" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134934079 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[2\] router_sync.v(21) " "Inferred latch for \"write_enb\[2\]\" at router_sync.v(21)" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134934079 "|router_sync"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_enb\[0\]\$latch " "Latch write_enb\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp_data\[0\] " "Ports D and ENA on the latch are fed by the same signal temp_data\[0\]" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707134934407 ""}  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707134934407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_enb\[1\]\$latch " "Latch write_enb\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp_data\[0\] " "Ports D and ENA on the latch are fed by the same signal temp_data\[0\]" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707134934407 ""}  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707134934407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_enb\[2\]\$latch " "Latch write_enb\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp_data\[0\] " "Ports D and ENA on the latch are fed by the same signal temp_data\[0\]" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707134934407 ""}  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707134934407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_full\$latch " "Latch fifo_full\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp_data\[1\] " "Ports D and ENA on the latch are fed by the same signal temp_data\[1\]" {  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707134934407 ""}  } { { "router_sync.v" "" { Text "D:/project/SYNCHRONIZER/router_sync.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707134934407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707134934644 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707134934644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707134934644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707134934644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707134934706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 17:38:54 2024 " "Processing ended: Mon Feb 05 17:38:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707134934706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707134934706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707134934706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707134934706 ""}
