
-------------------Building Processor with VHDL from Scratch--------------------------

The processor designing is divided into following sections:-

Section1: Building Instruction(IR)+ Arithmetic Unit(AR)
-Instruction Reg Size= 32 bits
-Adding and Testing Arithmetic Unit

Section2: Building Logic Unit(LU)
-Adding LU to existing RTL
-Testing Logical Operations

Section3: Adding Conditional flags
-Adding Conditional flags to existing RTL
-Testing Conditional flags Operations
Section4: Adding Program and Data Memory
-Harvard Architecture Memory Model is used
-Adding Program(PM) and Data Memory(DM)
-Testing Operation of PM and DM

Section5: Adding Branch and Jump Instructions
-Building control path FSM
-Adding Branch and Jump Instructions  to existing RTL
-Testing Operation of Branch and Jump Instructions


--------------Stimuli/Program Data to manually generate instructions on Register------

00001000000000010000000000000011 
00001000010000010000000000000001
00010000100000100000000000000000
00010000110000010000000000000111
00101001000000000000100000000000
00110001010000010000000000111111
00001001100000010101010101010101
00111010000011010110000000111111
00010010110101010000000000000000
00001011000000011000000000000001       
00001011010000011000000000000010
00010011100110000110100000000000
01100000000111000000000000000000
01111000000000000000000000000000


-----------------Stimuli/Program Data for new ports(sys-rst, clk)in place of IR----------
00001000000000010000000000000011 
00001000010000010000000000000001
00010000100000100000000000000000
00010000110000010000000000000111
00101001000000000000100000000000
00110001010000010000000000111111
00001001100000010101010101010101
00111010000011010110000000111111
00010010110101010000000000000000
00001011000000011000000000000001       
00001011010000011000000000000010
00010011100110000110100000000000
01100000000111000000000000000000
01111000000000000000000000000000
11011000000000000000000000000000


-----------------Stimuli/Program Data for testing branch instructions----------

00001000000000010000000000000101
00001000010000010000000000000110
00001000100000010000000000000000
00001000110000010000000000000110
00010000100000000001000000000000
00011000110001110000000000000001
11000000000000000000000000000100
00001001010001000000000000000000
11011000000000000000000000000000

