$date
	Sat Oct 31 01:07:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & rst $end
$scope module G1 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ' QF $end
$var wire 1 $ clock $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 ! Q $end
$scope module G1 $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
x%
1$
x#
x"
x!
$end
#1
0)
0!
0$
1&
#2
1)
1!
1$
1'
0(
0#
1"
1%
0&
#3
0$
#4
0!
1$
0'
0)
1#
0"
#5
0$
#6
1$
#7
0$
#8
1$
1'
1(
0#
1"
0%
#9
0$
#10
1$
0'
0(
1#
0"
#11
0$
#12
1!
1$
0'
0(
1"
1%
#13
0$
#14
1'
1(
0!
1$
#15
0$
#16
0'
0(
1!
1$
#17
0$
#18
1$
1'
1)
0#
0"
#19
0$
#20
0!
1$
0'
0)
1#
#21
0$
#22
1$
0#
#23
0$
#24
1$
#25
0$
