<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="APP_SPI" id="APP_SPI">
  
  
  <register acronym="HL_REV" description="         IP Revision Identifier (X.Y.R) Used by software to track  features bugs and compatibility   " id="HL_REV" offset="0x0" width="32">
    
  <bitfield begin="31" description="         Used to distinguish between old scheme and current - (RO   )   " end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="         Reserved These bits are initialized to zero and writes to  them are ignored - (RO  )   " end="28" id="RSVD" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="         Function indicates a software compatible module family If  there is no level of software compatibility a new Func  number [and hence REVISION] should be assigned - (RO  )   " end="16" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="         RTL Version [R] maintained by IP design owner RTL follows a  numbering such as XYRZ which are explained in this table R  changes ONLY when: [1] PDS uploads occur which may have been  due to spec changes [2] Bug fixes occur [3] Resets to '0'  when X or Y changes Design team has an internal 'Z'  [customer invisible] number which increments on every drop  that happens due to DV and RTL updates Z resets to 0 when R  increments - (RO  )   " end="11" id="R_RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="         Major Revision [X] maintained by IP specification owner X  changes ONLY when: [1] There is a major feature addition An  example would be adding Master Mode to Utopia Level2 The  Func field [or Class/Type in old PID format] will remain the  same X does NOT change due to: [1] Bug fixes [2] Change in  feature parameters - (RO  )   " end="8" id="X_MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="         Indicates a special version for a particular device  Consequence of use may avoid use of standard Chip Support  Library [CSL] / Drivers - (RO  )   " end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Minor Revision [Y] maintained by IP specification owner Y  changes ONLY when: [1] Features are scaled [up or down]  Flexibility exists in that this feature scalability may  either be represented in the Y change or a specific register  in the IP that indicates which features are exactly  available [2] When feature creeps from Is-Not list to Is  list But this may not be the case once it sees silicon; in  which case X will change Y does NOT change due to: [1] Bug  fixes [2] Typos or clarifications [3] major  functional/feature change/addition/deletion Instead these  changes may be reflected via R S X as applicable Spec  owner maintains a customer-invisible number 'S' which  changes due to: [1] Typos/clarifications [2] Bug  documentation Note that this bug is not due to a spec change  but due to implementation Nevertheless the spec tracks the  IP bugs An RTL release [say for silicon PG11] that occurs  due to bug fix should document the corresponding spec number  [XYS] in its release notes - (RO  )   " end="0" id="Y_MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="HL_HWINFO" description="         Information about the IP module's hardware configuration  i.e. typically the module's HDL generics (if any). Actual  field format and encoding is up to the module's designer to  decide.   " id="HL_HWINFO" offset="0x4" width="32">
    
  <bitfield begin="31" description="         Reserved These bits are initialized to zero and writes to  them are ignored - (RO  )   " end="7" id="RSVD" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="         This bit field indicates whether the retention mode is  supported using the pin PIRFFRET - (RO  )   " end="6" id="RETMODE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         FIFO number of byte generic parameter This register defines  the value of FFNBYTE generic parameter only MSB bits from 8  down to 4 are taken into account - (RO  )   " end="1" id="FFNBYTE" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="0" description="         Use of a FIFO enable: This bit field indicates if a FIFO is  integrated within controller design with its management -  (RO  )   " end="0" id="USEFIFO" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="HL_SYSCONFIG" description="         Clock management configuration    " id="HL_SYSCONFIG" offset="0x10" width="32">
    
  <bitfield begin="31" description="         Reserved - (RO  )    " end="4" id="RSVD" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="         Configuration of the local target state management mode By  definition target can handle read/write transaction as long  as it is out of IDLE state - (RW  )   " end="2" id="IDLEMODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="         Sensitivity to emulation [debug] suspend input signal - (RW  )   " end="1" id="FREEEMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Software reset [Optional] - (RW  )    " end="0" id="SOFTRESET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="REVISION" description="         This register contains the hard coded RTL revision number.    " id="REVISION" offset="0x100" width="32">
    
  <bitfield begin="31" description="         Reads returns 0 - (RO  )    " end="8" id="RESERVED_13" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         IP revision [7:4] Major revision [3:0] Minor revision  Examples: 0x10 for 10 0x21 for 21 - (RO " end="0" id="REV" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="SYSCONFIG" description="         This register allows controlling various parameters of the  OCP interface.   " id="SYSCONFIG" offset="0x110" width="32">
    
  <bitfield begin="31" description="         Reads returns 0 - (RO  )    " end="10" id="RESERVED_14" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description="         Clocks activity during wake up mode period - (RW  )    " end="8" id="CLOCKACTIVITY" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="         Reads returns 0 - (RO  )    " end="5" id="RESERVED_15" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description="         Power management - (RW  )    " end="3" id="SIDLEMODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="         WakeUp feature control - (RW  )    " end="2" id="ENAWAKEUP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Software reset During reads it always returns 0 - (RW  )    " end="1" id="SOFTRESET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Internal OCP Clock gating strategy - (RW  )    " end="0" id="AUTOIDLE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SYSSTATUS" description="         This register provides status information about the module  excluding the interrupt status information   " id="SYSSTATUS" offset="0x114" width="32">
    
  <bitfield begin="31" description="         Reserved for module specific status information Read returns  0 - (RO  )   " end="1" id="RESERVED_16" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="         Internal Reset Monitoring - (RO  )    " end="0" id="RESETDONE" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IRQSTATUS" description="         The interrupt status regroups all the status of the module  internal events that can generate an interrupt   " id="IRQSTATUS" offset="0x118" width="32">
    
  <bitfield begin="31" description="         Reads returns 0 - (RO  )    " end="18" id="RESERVED_8" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description="         End of word count event when a channel is enabled using the  FIFO buffer and the channel had sent the number of SPI word  defined by MCSPI_XFERLEVEL[WCNT]  - (RW  )   " end="17" id="EOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         Wake Up event in slave mode when an active control signal is  detected on the SPIEN line programmed in the field  MCSPI_CH0CONF[SPIENSLV]  - (RW  )   " end="16" id="WKS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         Reads returns 0 - (RO  )    " end="15" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Receiver register is full or almost full Only when Channel 3  is enabled  - (RW  )   " end="14" id="RX3_FULL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Transmitter register underflow Only when Channel 3 is  enabled The transmitter register is empty [not updated by  Host or DMA with new data] before its time slot assignment  Exception: No TX_underflow event when no data has been  loaded into the transmitter register since channel has been  enabled  - (RW  )   " end="13" id="TX3_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Transmitter register is empty or almost empty Note: Enabling  the channel automatically rises this event  - (RW  )   " end="12" id="TX3_EMPTY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Reads returns 0 - (RO  )    " end="11" id="RESERVED_9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Receiver register full or almost full Channel 2  - (RW  )    " end="10" id="RX2_FULL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Transmitter register underflow Channel 2  - (RW  )    " end="9" id="TX2_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Transmitter register empty or almost empty Channel 2  - (RW  )   " end="8" id="TX2_EMPTY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Reads returns 0 - (RO  )    " end="7" id="RESERVED_10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Receiver register full or almost full Channel 1  - (RW  )    " end="6" id="RX1_FULL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Transmitter register underflow Channel 1  - (RW  )    " end="5" id="TX1_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Transmitter register empty or almost empty Channel 1  - (RW  )   " end="4" id="TX1_EMPTY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Receiver register overflow [slave mode only] Channel 0  -  (RW  )   " end="3" id="RX0_OVERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Receiver register full or almost full Channel 0  - (RW  )    " end="2" id="RX0_FULL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Transmitter register underflow Channel 0  - (RW  )    " end="1" id="TX0_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Transmitter register empty or almost empty Channel 0  - (RW  )   " end="0" id="TX0_EMPTY" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="IRQENABLE" description="         This register allows to enable/disable the module internal  sources of interrupt on an event-by-event basis.   " id="IRQENABLE" offset="0x11C" width="32">
    
  <bitfield begin="31" description="         Reads return 0 - (RO  )    " end="18" id="RESERVED_5" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description="         End of Word count Interrupt Enable - (RW  )    " end="17" id="EOW_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         Wake Up event interrupt Enable in slave mode when an active  control signal is detected on the SPIEN line programmed in  the field MCSPI_CH0CONF[SPIENSLV] - (RW  )   " end="16" id="WKE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         Reads returns 0 - (RO  )    " end="15" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Receiver register Full Interrupt Enable Ch 3 - (RW  )    " end="14" id="RX3_FULL_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Transmitter register Underflow Interrupt Enable Ch 3 - (RW  )   " end="13" id="TX3_UNDERFLOW_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Transmitter register Empty Interrupt Enable Ch3 - (RW  )    " end="12" id="TX3_EMPTY_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Reads return 0 - (RO  )    " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Receiver register Full Interrupt Enable Ch 2 - (RW  )    " end="10" id="RX2_FULL_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Transmitter register Underflow Interrupt Enable Ch 2 - (RW  )   " end="9" id="TX2_UNDERFLOW_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Transmitter register Empty Interrupt Enable Ch 2 - (RW  )    " end="8" id="TX2_EMPTY_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Reads return 0 - (RO  )    " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Receiver register Full Interrupt Enable Ch 1 - (RW  )    " end="6" id="RX1_FULL_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Transmitter register Underflow Interrupt Enable Ch 1 - (RW  )   " end="5" id="TX1_UNDERFLOW_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Transmitter register Empty Interrupt Enable Ch 1 - (RW  )    " end="4" id="TX1_EMPTY_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Receiver register Overflow Interrupt Enable Ch 0 - (RW  )    " end="3" id="RX0_OVERFLOW_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Receiver register Full Interrupt Enable Ch 0 - (RW  )    " end="2" id="RX0_FULL_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Transmitter register Underflow Interrupt Enable Ch 0 - (RW  )   " end="1" id="TX0_UNDERFLOW_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Transmitter register Empty Interrupt Enable Ch 0 - (RW  )    " end="0" id="TX0_EMPTY_ENABLE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="WAKEUPENABLE" description="         The wakeup enable register allows to enable/disable the  module internal sources of wakeup on event-by-event basis.   " id="WAKEUPENABLE" offset="0x120" width="32">
    
  <bitfield begin="31" description="         Reads returns 0 - (RO  )    " end="1" id="RESERVED_18" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="         WakeUp functionality in slave mode when an active control  signal is detected on the SPIEN line programmed in the field  MCSPI_CH0CONF[SPIENSLV] - (RW  )   " end="0" id="WKEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SYST" description="         This register is used to check the correctness of the system  interconnect either internally to peripheral bus or  externally to device IO pads when the module is configured  in system test (SYSTEST) mode.   " id="SYST" offset="0x124" width="32">
    
  <bitfield begin="31" description="         Reads returns 0 - (RO  )    " end="12" id="RESERVED_17" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description="         Set status bit - (RW  )    " end="11" id="SSB" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Set the direction of the SPIEN[3:0] lines and SPICLK line -  (RW  )   " end="10" id="SPIENDIR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Set the direction of the SPIDAT[1] - (RW  )    " end="9" id="SPIDATDIR1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Set the direction of the SPIDAT[0] - (RW  )    " end="8" id="SPIDATDIR0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         SWAKEUP output [signal data value of internal signal to  system] The signal is driven high or low according to the  value written into this register bit - (RW  )   " end="7" id="WAKD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         SPICLK line [signal data value] If MCSPI_SYST[SPIENDIR] = 1  [input mode direction] this bit returns the value on the  CLKSPI line [high or low] and a write into this bit has no  effect If MCSPI_SYST[SPIENDIR] = 0 [output mode direction]  the CLKSPI line is driven high or low according to the value  written into this register - (RW  )   " end="6" id="SPICLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         SPIDAT[1] line [signal data value] If MCSPI_SYST[SPIDATDIR1]  = 0 [output mode direction] the SPIDAT[1] line is driven  high or low according to the value written into this  register If MCSPI_SYST[SPIDATDIR1] = 1 [input mode  direction] this bit returns the value on the SPIDAT[1] line  [high or low] and a write into this bit has no effect  -  (RW  )   " end="5" id="SPIDAT_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         SPIDAT[0] line [signal data value] If MCSPI_SYST[SPIDATDIR0]  = 0 [output mode direction] the SPIDAT[0] line is driven  high or low according to the value written into this  register If MCSPI_SYST[SPIDATDIR0] = 1 [input mode  direction] this bit returns the value on the SPIDAT[0] line  [high or low] and a write into this bit has no effect  -  (RW  )   " end="4" id="SPIDAT_0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         SPIEN[3] line [signal data value] If MCSPI_SYST[SPIENDIR] =  0 [output mode direction] the SPIENT[3] line is driven high  or low according to the value written into this register If  MCSPI_SYST[SPIENDIR] = 1 [input mode direction] this bit  returns the value on the SPIEN[3] line [high or low] and a  write into this bit has no effect - (RW  )   " end="3" id="SPIEN_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         SPIEN[2] line [signal data value] If MCSPI_SYST[SPIENDIR] =  0 [output mode direction] the SPIENT[2] line is driven high  or low according to the value written into this register If  MCSPI_SYST[SPIENDIR] = 1 [input mode direction] this bit  returns the value on the SPIEN[2] line [high or low] and a  write into this bit has no effect - (RW  )   " end="2" id="SPIEN_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         SPIEN[1] line [signal data value] If MCSPI_SYST[SPIENDIR] =  0 [output mode direction] the SPIENT[1] line is driven high  or low according to the value written into this register If  MCSPI_SYST[SPIENDIR] = 1 [input mode direction] this bit  returns the value on the SPIEN[1] line [high or low] and a  write into this bit has no effect - (RW  )   " end="1" id="SPIEN_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         SPIEN[0] line [signal data value] If MCSPI_SYST[SPIENDIR] =  0 [output mode direction] the SPIENT[0] line is driven high  or low according to the value written into this register If  MCSPI_SYST[SPIENDIR] = 1 [input mode direction] this bit  returns the value on the SPIEN[0] line [high or low] and a  write into this bit has no effect - (RW  )   " end="0" id="SPIEN_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MODULCTRL" description="         This register is dedicated to the configuration of the  serial port interface.   " id="MODULCTRL" offset="0x128" width="32">
    
  <bitfield begin="31" description="         Reads returns 0 - (RO  )    " end="9" id="RESERVED_11" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description="         FIFO DMA Address 256-bit aligned This register is used when  a FIFO is managed by the module and DMA connected to the  controller provides only 256 bit aligned address If this bit  is set the enabled channel which uses the FIFO has its datas  managed through MCSPI_DAFTX and MCSPI_DAFRX registers  instead of MCSPI_TX[i] and MCSPI_RX[i] registers - (RW  )   " end="8" id="FDAA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Multiple word ocp access: This register can only be used  when a channel is enabled using a FIFO It allows the system  to perform multiple SPI word access for a single 32-bit OCP  word access This is possible for WL &lt; 16 - (RW  )   " end="7" id="MOA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Initial spi delay for first transfer: This register is an  option only available in SINGLE master mode The controller  waits for a delay to transmit the first spi word after  channel enabled and corresponding TX register filled This  Delay is based on SPI output frequency clock No clock  output provided to the boundary and chip select is not  active in 4 pin mode within this period  - (RW  )   " end="4" id="INITDLY" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="         Enables the system test mode - (RW  )    " end="3" id="SYSTEM_TEST" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Master/ Slave  - (RW  )    " end="2" id="MS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Pin mode selection: This register is used to configure the  SPI pin mode in master or slave mode If asserted the  controller only use SIMOSOMI and SPICLK clock pin for spi  transfers - (RW  )   " end="1" id="PIN34" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Single channel / Multi Channel [master mode only] - (RW  )    " end="0" id="SINGLE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH0CONF" description="         This register is dedicated to the configuration of the  channel 0   " id="CH0CONF" offset="0x12C" width="32">
    
  <bitfield begin="31" description="         read returns 0 - (RO  )    " end="30" id="RESERVED_0" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="         Clock divider granularity This register defines the  granularity of channel clock divider: power of two or one  clock cycle granularity When this bit is set the register  MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum  of 4096 clock divider ratio Then The clock divider ratio is  a concatenation of MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW  )   " end="29" id="CLKG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="         FIFO enabled for receive:Only one channel can have this bit  field set - (RW  )   " end="28" id="FFER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         FIFO enabled for Transmit:Only one channel can have this bit  field set - (RW  )   " end="27" id="FFEW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="         Chip Select Time Control This 2-bits field defines the  number of interface clock cycles between CS toggling and  first or last edge of SPI clock - (RW  )   " end="25" id="TCS0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="24" description="         Start bit polarity - (RW  )    " end="24" id="SBPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="         Start bit enable for SPI transfer - (RW  )    " end="23" id="SBE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         Channel 0 only and slave mode only: SPI slave select signal  detection Reserved bits for other cases - (RW  )   " end="21" id="SPIENSLV" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="         Manual SPIEN assertion to keep SPIEN active between SPI  words [single channel master mode only]  - (RW  )   " end="20" id="FORCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="         Turbo mode - (RW  )    " end="19" id="TURBO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="         Input Select - (RW  )    " end="18" id="IS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="         Transmission Enable for data line 1 [SPIDATAGZEN[1]]  - (RW  )   " end="17" id="DPE1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         Transmission Enable for data line 0 [SPIDATAGZEN[0]]  - (RW  )   " end="16" id="DPE0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         DMA Read request The DMA Read request line is asserted when  the channel is enabled and a new data is available in the  receive register of the channel The DMA Read request line is  deasserted on read completion of the receive register of the  channel - (RW  )   " end="15" id="DMAR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         DMA Write request The DMA Write request line is asserted  when The channel is enabled and the transmitter register of  the channel is empty The DMA Write request line is  deasserted on load completion of the transmitter register of  the channel - (RW  )   " end="14" id="DMAW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Transmit/Receive modes - (RW  )    " end="12" id="TRM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="         SPI word length - (RW  )    " end="7" id="WL" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="6" description="         SPIEN polarity - (RW  )    " end="6" id="EPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Frequency divider for SPICLK [only when the module is a  Master SPI device] A programmable clock divider divides the  SPI reference clock [CLKSPIREF] with a 4-bit value and  results in a new clock SPICLK available to shift-in and  shift-out data By default the clock divider ratio has a  power of two granularity when MCSPI_CHCONF[CLKG] is cleared  Otherwise this register is the 4 LSB bit of a 12-bit  register concatenated with clock divider extension  MCSPI_CHCTRL[EXTCLK] registerThe value description below  defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0  - (RW  )   " end="2" id="CLKD" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="         SPICLK polarity - (RW  )    " end="1" id="POL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         SPICLK phase - (RW  )    " end="0" id="PHA" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH0STAT" description="         This register provides status information about transmitter  and receiver registers of channel 0   " id="CH0STAT" offset="0x130" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="7" id="RESERVED_2" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="         Channel &quot;i&quot; FIFO Receive Buffer Full Status - (RO  )    " end="6" id="RXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Channel &quot;i&quot; FIFO Receive Buffer Empty Status - (RO  )    " end="5" id="RXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Channel &quot;i&quot; FIFO Transmit Buffer Full Status - (RO  )    " end="4" id="TXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Channel &quot;i&quot; FIFO Transmit Buffer Empty Status - (RO  )    " end="3" id="TXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Channel &quot;i&quot; End of transfer Status The definitions of  beginning and end of transfer vary with master versus slave  and the transfer format [Transmit/Receive modes Turbo mode]  See dedicated chapters for details - (RO  )   " end="2" id="EOT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Channel &quot;i&quot; Transmitter Register Status - (RO  )    " end="1" id="TXS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Channel &quot;i&quot; Receiver Register Status - (RO  )    " end="0" id="RXS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH0CTRL" description="         This register is dedicated to enable the channel 0    " id="CH0CTRL" offset="0x134" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="16" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="         Clock ratio extension: This register is used to concatenate  with MCSPI_CHCONF[CLKD] register for clock ratio only when  granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1]  Then the max value reached is 4096 clock divider ratio -  (RW  )   " end="8" id="EXTCLK" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="         Read returns 0 - (RO  )    " end="1" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="         Channel Enable - (RW  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="TX0" description="         This register contains a single SPI word to transmit on the  serial link  what ever SPI word length is.   " id="TX0" offset="0x138" width="32">
    
  <bitfield begin="31" description="         Channel 0 Data to transmit - (RW  )    " end="0" id="TDATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX0" description="         This register contains a single SPI word received through  the serial link what ever SPI word length is.   " id="RX0" offset="0x13C" width="32">
    
  <bitfield begin="31" description="         Channel 0 Received Data - (RO  )    " end="0" id="RDATA" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CONF" description="         This register is dedicated to the configuration of the  channel.   " id="CH1CONF" offset="0x140" width="32">
    
  <bitfield begin="31" description="         read returns 0 - (RO  )    " end="30" id="RESERVED_0" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="         Clock divider granularity This register defines the  granularity of channel clock divider: power of two or one  clock cycle granularity When this bit is set the register  MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum  of 4096 clock divider ratio Then The clock divider ratio is  a concatenation of MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW  )   " end="29" id="CLKG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="         FIFO enabled for receive:Only one channel can have this bit  field set - (RW  )   " end="28" id="FFER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         FIFO enabled for Transmit:Only one channel can have this bit  field set - (RW  )   " end="27" id="FFEW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="         Chip Select Time Control This 2-bits field defines the  number of interface clock cycles between CS toggling and  first or last edge of SPI clock - (RW  )   " end="25" id="TCS1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="24" description="         Start bit polarity - (RW  )    " end="24" id="SBPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="         Start bit enable for SPI transfer - (RW  )    " end="23" id="SBE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         read returns 0 - (RO  )    " end="21" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="20" description="         Manual SPIEN assertion to keep SPIEN active between SPI  words [single channel master mode only]  - (RW  )   " end="20" id="FORCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="         Turbo mode - (RW  )    " end="19" id="TURBO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="         Input Select - (RW  )    " end="18" id="IS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="         Transmission Enable for data line 1 [SPIDATAGZEN[1]]  - (RW  )   " end="17" id="DPE1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         Transmission Enable for data line 0 [SPIDATAGZEN[0]]  - (RW  )   " end="16" id="DPE0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         DMA Read request The DMA Read request line is asserted when  the channel is enabled and a new data is available in the  receive register of the channel The DMA Read request line is  deasserted on read completion of the receive register of the  channel - (RW  )   " end="15" id="DMAR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         DMA Write request The DMA Write request line is asserted  when The channel is enabled and the transmitter register of  the channel is empty The DMA Write request line is  deasserted on load completion of the transmitter register of  the channel - (RW  )   " end="14" id="DMAW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Transmit/Receive modes - (RW  )    " end="12" id="TRM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="         SPI word length - (RW  )    " end="7" id="WL" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="6" description="         SPIEN polarity - (RW  )    " end="6" id="EPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Frequency divider for SPICLK [only when the module is a  Master SPI device] A programmable clock divider divides the  SPI reference clock [CLKSPIREF] with a 4-bit value and  results in a new clock SPICLK available to shift-in and  shift-out data By default the clock divider ratio has a  power of two granularity when MCSPI_CHCONF[CLKG] is cleared  Otherwise this register is the 4 LSB bit of a 12-bit  register concatenated with clock divider extension  MCSPI_CHCTRL[EXTCLK] registerThe value description below  defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0  - (RW  )   " end="2" id="CLKD" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="         SPICLK polarity - (RW  )    " end="1" id="POL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         SPICLK phase - (RW  )    " end="0" id="PHA" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH1STAT" description="         This register provides status information about transmitter  and receiver registers of channel 1   " id="CH1STAT" offset="0x144" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="7" id="RESERVED_2" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="         Channel &quot;i&quot; FIFO Receive Buffer Full Status - (RO  )    " end="6" id="RXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Channel &quot;i&quot; FIFO Receive Buffer Empty Status - (RO  )    " end="5" id="RXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Channel &quot;i&quot; FIFO Transmit Buffer Full Status - (RO  )    " end="4" id="TXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Channel &quot;i&quot; FIFO Transmit Buffer Empty Status - (RO  )    " end="3" id="TXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Channel &quot;i&quot; End of transfer Status The definitions of  beginning and end of transfer vary with master versus slave  and the transfer format [Transmit/Receive modes Turbo mode]  See dedicated chapters for details - (RO  )   " end="2" id="EOT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Channel &quot;i&quot; Transmitter Register Status - (RO  )    " end="1" id="TXS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Channel &quot;i&quot; Receiver Register Status - (RO  )    " end="0" id="RXS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH1CTRL" description="         This register is dedicated to enable the channel 1    " id="CH1CTRL" offset="0x148" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="16" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="         Clock ratio extension: This register is used to concatenate  with MCSPI_CHCONF[CLKD] register for clock ratio only when  granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1]  Then the max value reached is 4096 clock divider ratio -  (RW  )   " end="8" id="EXTCLK" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="         Read returns 0 - (RO  )    " end="1" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="         Channel Enable - (RW  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="TX1" description="         This register contains a single SPI word to transmit on the  serial link  what ever SPI word length is.   " id="TX1" offset="0x14C" width="32">
    
  <bitfield begin="31" description="         Channel 1 Data to transmit - (RW  )    " end="0" id="TDATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX1" description="         This register contains a single SPI word received through  the serial link what ever SPI word length is.   " id="RX1" offset="0x150" width="32">
    
  <bitfield begin="31" description="         Channel 1 Received Data - (RO  )    " end="0" id="RDATA" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CONF" description="         This register is dedicated to the configuration of the  channel 2   " id="CH2CONF" offset="0x154" width="32">
    
  <bitfield begin="31" description="         read returns 0 - (RO  )    " end="30" id="RESERVED_0" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="         Clock divider granularity This register defines the  granularity of channel clock divider: power of two or one  clock cycle granularity When this bit is set the register  MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum  of 4096 clock divider ratio Then The clock divider ratio is  a concatenation of MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW  )   " end="29" id="CLKG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="         FIFO enabled for receive:Only one channel can have this bit  field set - (RW  )   " end="28" id="FFER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         FIFO enabled for Transmit:Only one channel can have this bit  field set - (RW  )   " end="27" id="FFEW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="         Chip Select Time Control This 2-bits field defines the  number of interface clock cycles between CS toggling and  first or last edge of SPI clock - (RW  )   " end="25" id="TCS2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="24" description="         Start bit polarity - (RW  )    " end="24" id="SBPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="         Start bit enable for SPI transfer - (RW  )    " end="23" id="SBE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         read returns 0 - (RO  )    " end="21" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="20" description="         Manual SPIEN assertion to keep SPIEN active between SPI  words [single channel master mode only]  - (RW  )   " end="20" id="FORCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="         Turbo mode - (RW  )    " end="19" id="TURBO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="         Input Select - (RW  )    " end="18" id="IS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="         Transmission Enable for data line 1 [SPIDATAGZEN[1]]  - (RW  )   " end="17" id="DPE1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         Transmission Enable for data line 0 [SPIDATAGZEN[0]]  - (RW  )   " end="16" id="DPE0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         DMA Read request The DMA Read request line is asserted when  the channel is enabled and a new data is available in the  receive register of the channel The DMA Read request line is  deasserted on read completion of the receive register of the  channel - (RW  )   " end="15" id="DMAR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         DMA Write request The DMA Write request line is asserted  when The channel is enabled and the transmitter register of  the channel is empty The DMA Write request line is  deasserted on load completion of the transmitter register of  the channel - (RW  )   " end="14" id="DMAW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Transmit/Receive modes - (RW  )    " end="12" id="TRM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="         SPI word length - (RW  )    " end="7" id="WL" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="6" description="         SPIEN polarity - (RW  )    " end="6" id="EPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Frequency divider for SPICLK [only when the module is a  Master SPI device] A programmable clock divider divides the  SPI reference clock [CLKSPIREF] with a 4-bit value and  results in a new clock SPICLK available to shift-in and  shift-out data By default the clock divider ratio has a  power of two granularity when MCSPI_CHCONF[CLKG] is cleared  Otherwise this register is the 4 LSB bit of a 12-bit  register concatenated with clock divider extension  MCSPI_CHCTRL[EXTCLK] registerThe value description below  defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0  - (RW  )   " end="2" id="CLKD" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="         SPICLK polarity - (RW  )    " end="1" id="POL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         SPICLK phase - (RW  )    " end="0" id="PHA" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH2STAT" description="         This register provides status information about transmitter  and receiver registers of channel 2   " id="CH2STAT" offset="0x158" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="7" id="RESERVED_2" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="         Channel &quot;i&quot; FIFO Receive Buffer Full Status - (RO  )    " end="6" id="RXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Channel &quot;i&quot; FIFO Receive Buffer Empty Status - (RO  )    " end="5" id="RXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Channel &quot;i&quot; FIFO Transmit Buffer Full Status - (RO  )    " end="4" id="TXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Channel &quot;i&quot; FIFO Transmit Buffer Empty Status - (RO  )    " end="3" id="TXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Channel &quot;i&quot; End of transfer Status The definitions of  beginning and end of transfer vary with master versus slave  and the transfer format [Transmit/Receive modes Turbo mode]  See dedicated chapters for details - (RO  )   " end="2" id="EOT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Channel &quot;i&quot; Transmitter Register Status - (RO  )    " end="1" id="TXS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Channel &quot;i&quot; Receiver Register Status - (RO  )    " end="0" id="RXS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH2CTRL" description="         This register is dedicated to enable the channel 2    " id="CH2CTRL" offset="0x15C" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="16" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="         Clock ratio extension: This register is used to concatenate  with MCSPI_CHCONF[CLKD] register for clock ratio only when  granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1]  Then the max value reached is 4096 clock divider ratio -  (RW  )   " end="8" id="EXTCLK" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="         Read returns 0 - (RO  )    " end="1" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="         Channel Enable - (RW  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="TX2" description="         This register contains a single SPI word to transmit on the  serial link  what ever SPI word length is.   " id="TX2" offset="0x160" width="32">
    
  <bitfield begin="31" description="         Channel 2 Data to transmit - (RW  )    " end="0" id="TDATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX2" description="         This register contains a single SPI word received through  the serial link what ever SPI word length is.   " id="RX2" offset="0x164" width="32">
    
  <bitfield begin="31" description="         Channel 2 Received Data - (RO  )    " end="0" id="RDATA" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CONF" description="         This register is dedicated to the configuration of the  channel 3   " id="CH3CONF" offset="0x168" width="32">
    
  <bitfield begin="31" description="         read returns 0 - (RO  )    " end="30" id="RESERVED_0" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="         Clock divider granularity This register defines the  granularity of channel clock divider: power of two or one  clock cycle granularity When this bit is set the register  MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum  of 4096 clock divider ratio Then The clock divider ratio is  a concatenation of MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW  )   " end="29" id="CLKG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="         FIFO enabled for receive:Only one channel can have this bit  field set - (RW  )   " end="28" id="FFER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         FIFO enabled for Transmit:Only one channel can have this bit  field set - (RW  )   " end="27" id="FFEW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="         Chip Select Time Control This 2-bits field defines the  number of interface clock cycles between CS toggling and  first or last edge of SPI clock - (RW  )   " end="25" id="TCS3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="24" description="         Start bit polarity - (RW  )    " end="24" id="SBPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="         Start bit enable for SPI transfer - (RW  )    " end="23" id="SBE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         read returns 0 - (RO  )    " end="21" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="20" description="         Manual SPIEN assertion to keep SPIEN active between SPI  words [single channel master mode only]  - (RW  )   " end="20" id="FORCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="         Turbo mode - (RW  )    " end="19" id="TURBO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="         Input Select - (RW  )    " end="18" id="IS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="         Transmission Enable for data line 1 [SPIDATAGZEN[1]]  - (RW  )   " end="17" id="DPE1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         Transmission Enable for data line 0 [SPIDATAGZEN[0]]  - (RW  )   " end="16" id="DPE0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         DMA Read request The DMA Read request line is asserted when  the channel is enabled and a new data is available in the  receive register of the channel The DMA Read request line is  deasserted on read completion of the receive register of the  channel - (RW  )   " end="15" id="DMAR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         DMA Write request The DMA Write request line is asserted  when The channel is enabled and the transmitter register of  the channel is empty The DMA Write request line is  deasserted on load completion of the transmitter register of  the channel - (RW  )   " end="14" id="DMAW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Transmit/Receive modes - (RW  )    " end="12" id="TRM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="         SPI word length - (RW  )    " end="7" id="WL" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="6" description="         SPIEN polarity - (RW  )    " end="6" id="EPOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Frequency divider for SPICLK [only when the module is a  Master SPI device] A programmable clock divider divides the  SPI reference clock [CLKSPIREF] with a 4-bit value and  results in a new clock SPICLK available to shift-in and  shift-out data By default the clock divider ratio has a  power of two granularity when MCSPI_CHCONF[CLKG] is cleared  Otherwise this register is the 4 LSB bit of a 12-bit  register concatenated with clock divider extension  MCSPI_CHCTRL[EXTCLK] registerThe value description below  defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0  - (RW  )   " end="2" id="CLKD" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="         SPICLK polarity - (RW  )    " end="1" id="POL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         SPICLK phase - (RW  )    " end="0" id="PHA" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH3STAT" description="         This register provides status information about transmitter  and receiver registers of channel 3   " id="CH3STAT" offset="0x16C" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="7" id="RESERVED_2" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="         Channel &quot;i&quot; FIFO Receive Buffer Full Status - (RO  )    " end="6" id="RXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Channel &quot;i&quot; FIFO Receive Buffer Empty Status - (RO  )    " end="5" id="RXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Channel &quot;i&quot; FIFO Transmit Buffer Full Status - (RO  )    " end="4" id="TXFFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Channel &quot;i&quot; FIFO Transmit Buffer Empty Status - (RO  )    " end="3" id="TXFFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Channel &quot;i&quot; End of transfer Status The definitions of  beginning and end of transfer vary with master versus slave  and the transfer format [Transmit/Receive modes Turbo mode]  See dedicated chapters for details - (RO  )   " end="2" id="EOT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Channel &quot;i&quot; Transmitter Register Status - (RO  )    " end="1" id="TXS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Channel &quot;i&quot; Receiver Register Status - (RO  )    " end="0" id="RXS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CH3CTRL" description="         This register is dedicated to enable the channel 3    " id="CH3CTRL" offset="0x170" width="32">
    
  <bitfield begin="31" description="         Read returns 0 - (RO  )    " end="16" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="         Clock ratio extension: This register is used to concatenate  with MCSPI_CHCONF[CLKD] register for clock ratio only when  granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1]  Then the max value reached is 4096 clock divider ratio -  (RW  )   " end="8" id="EXTCLK" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="         Read returns 0 - (RO  )    " end="1" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="         Channel Enable - (RW  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="TX3" description="         This register contains a single SPI word to transmit on the  serial link  what ever SPI word length is.   " id="TX3" offset="0x174" width="32">
    
  <bitfield begin="31" description="         Channel 3 Data to transmit - (RW  )    " end="0" id="TDATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX3" description="         This register contains a single SPI word received through  the serial link what ever SPI word length is.   " id="RX3" offset="0x178" width="32">
    
  <bitfield begin="31" description="         Channel 3 Received Data - (RO  )    " end="0" id="RDATA" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="XFERLEVEL" description="         This register provides transfer levels needed while using  FIFO buffer during transfer.   " id="XFERLEVEL" offset="0x17C" width="32">
    
  <bitfield begin="31" description="         Spi word counterThis register holds the programmable value  of number of SPI word to be transferred on channel which is  using the FIFO bufferWhen transfer had started a read back  in this register returns the current SPI word transfer index  - (RW  )   " end="16" id="WCNT" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Buffer Almost Full This register holds the programmable  almost full level value used to determine almost full buffer  condition If the user wants an interrupt or a DMA read  request to be issued during a receive operation when the  data buffer holds at least n bytes then the buffer  MCSPI_MODULCTRL[AFL] must be set with n-1The size of this  register is defined by the generic parameter FFNBYTE - (RW  )   " end="8" id="AFL" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="         Buffer Almost EmptyThis register holds the programmable  almost empty level value used to determine almost empty  buffer condition If the user wants an interrupt or a DMA  write request to be issued during a transmit operation when  the data buffer is able to receive n bytes then the buffer  MCSPI_MODULCTRL[AEL] must be set with n-1 - (RW  )   " end="0" id="AEL" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DAFTX" description="         This register contains the  SPI words to transmit on the  serial link when FIFO used and DMA address is aligned on 256  bit.This register is an image of one of MCSPI_TX(i) register  corresponding to the channel which have its FIFO enabled.   " id="DAFTX" offset="0x180" width="32">
    
  <bitfield begin="31" description="         FIFO Data to transmit with DMA 256 bit aligned address This  Register is only is used when MCSPI_MODULCTRL[FDAA] is set  to &quot;1&quot; and only one of the MCSPI_CH[i]CONF[FFEW] of enabled  channels is set If these conditions are not respected any  access to this register return a null value - (RW  )   " end="0" id="DAFTDATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DAFRX" description="         This register contains the  SPI words to received on the  serial link when FIFO used and DMA address is aligned on 256  bit.This register is an image of one of MCSPI_RX(i) register  corresponding to the channel which have its FIFO enabled.   " id="DAFRX" offset="0x1A0" width="32">
    
  <bitfield begin="31" description="         FIFO Data to transmit with DMA 256 bit aligned address This  Register is only is used when MCSPI_MODULCTRL[FDAA] is set  to &quot;1&quot; and only one of the MCSPI_CH[i]CONF[FFEW] of enabled  channels is set If these conditions are not respected any  access to this register return a null value - (RO  )   " end="0" id="DAFRDATA" rwaccess="R" width="32"></bitfield>
  </register>
</module>
