
STATION_F407VE_SSD1963.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f6cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00033548  0801f860  0801f860  0002f860  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08052da8  08052da8  00070238  2**0
                  CONTENTS
  4 .ARM          00000008  08052da8  08052da8  00062da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08052db0  08052db0  00070238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08052db0  08052db0  00062db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08052db4  08052db4  00062db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  08052db8  00070000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00070238  2**0
                  CONTENTS
 10 .bss          000007d4  20000238  20000238  00070238  2**3
                  ALLOC
 11 ._user_heap_stack 00000c04  20000a0c  20000a0c  00070238  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00070238  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cbb8  00000000  00000000  00070268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034bf  00000000  00000000  0008ce20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  000902e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000078  00000000  00000000  00090328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a494  00000000  00000000  000903a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfd2e  00000000  00000000  000aa834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017a562  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e08  00000000  00000000  0017a5b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00025038  00000000  00000000  001813bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000238 	.word	0x20000238
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801f844 	.word	0x0801f844

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000023c 	.word	0x2000023c
 80001cc:	0801f844 	.word	0x0801f844

080001d0 <AT24XX_IsConnected>:
#include "at24.h"

extern I2C_HandleTypeDef AT24XX_I2C;

bool AT24XX_IsConnected(void) {
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
	if (HAL_I2C_IsDeviceReady(&AT24XX_I2C, AT24XX_ADDRESS << 1, 1, AT24XX_I2C_TIMEOUT) == HAL_OK)
 80001d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001d8:	2201      	movs	r2, #1
 80001da:	21ae      	movs	r1, #174	; 0xae
 80001dc:	4805      	ldr	r0, [pc, #20]	; (80001f4 <AT24XX_IsConnected+0x24>)
 80001de:	f00d ffb9 	bl	800e154 <HAL_I2C_IsDeviceReady>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d101      	bne.n	80001ec <AT24XX_IsConnected+0x1c>
		return 1;
 80001e8:	2301      	movs	r3, #1
 80001ea:	e001      	b.n	80001f0 <AT24XX_IsConnected+0x20>
	else
		return 0;
 80001ec:	2300      	movs	r3, #0
 80001ee:	bf00      	nop
}
 80001f0:	4618      	mov	r0, r3
 80001f2:	bd80      	pop	{r7, pc}
 80001f4:	200002bc 	.word	0x200002bc

080001f8 <AT24XX_Save>:

bool AT24XX_Save(uint16_t address, void *data, size_t size_of_data) {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b088      	sub	sp, #32
 80001fc:	af04      	add	r7, sp, #16
 80001fe:	4603      	mov	r3, r0
 8000200:	60b9      	str	r1, [r7, #8]
 8000202:	607a      	str	r2, [r7, #4]
 8000204:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 4) || (AT24XX_SIZE_KBIT == 8) || (AT24XX_SIZE_KBIT == 16))
	if(size_of_data > 16)
		return 0;
#endif
#if ((AT24XX_SIZE_KBIT == 32) || (AT24XX_SIZE_KBIT == 64) || (AT24XX_SIZE_KBIT == 128))
	if(size_of_data > 32)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	2b20      	cmp	r3, #32
 800020a:	d901      	bls.n	8000210 <AT24XX_Save+0x18>
		return 0;
 800020c:	2300      	movs	r3, #0
 800020e:	e017      	b.n	8000240 <AT24XX_Save+0x48>
#endif

#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Write(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
#else
		if (HAL_I2C_Mem_Write(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	b29b      	uxth	r3, r3
 8000214:	89fa      	ldrh	r2, [r7, #14]
 8000216:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800021a:	9102      	str	r1, [sp, #8]
 800021c:	9301      	str	r3, [sp, #4]
 800021e:	68bb      	ldr	r3, [r7, #8]
 8000220:	9300      	str	r3, [sp, #0]
 8000222:	2310      	movs	r3, #16
 8000224:	21ae      	movs	r1, #174	; 0xae
 8000226:	4808      	ldr	r0, [pc, #32]	; (8000248 <AT24XX_Save+0x50>)
 8000228:	f00d f80e 	bl	800d248 <HAL_I2C_Mem_Write>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d104      	bne.n	800023c <AT24XX_Save+0x44>
#endif
{

			HAL_Delay(5);
 8000232:	2005      	movs	r0, #5
 8000234:	f006 fed0 	bl	8006fd8 <HAL_Delay>
			return 1;
 8000238:	2301      	movs	r3, #1
 800023a:	e001      	b.n	8000240 <AT24XX_Save+0x48>
} else
	return 0;
 800023c:	2300      	movs	r3, #0
 800023e:	bf00      	nop
}
 8000240:	4618      	mov	r0, r3
 8000242:	3710      	adds	r7, #16
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	200002bc 	.word	0x200002bc

0800024c <AT24XX_Load>:

bool AT24XX_Load(uint16_t address, void *data, size_t size_of_data) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b088      	sub	sp, #32
 8000250:	af04      	add	r7, sp, #16
 8000252:	4603      	mov	r3, r0
 8000254:	60b9      	str	r1, [r7, #8]
 8000256:	607a      	str	r2, [r7, #4]
 8000258:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Read(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
#else
		if (HAL_I2C_Mem_Read(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	b29b      	uxth	r3, r3
 800025e:	89fa      	ldrh	r2, [r7, #14]
 8000260:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000264:	9102      	str	r1, [sp, #8]
 8000266:	9301      	str	r3, [sp, #4]
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	2310      	movs	r3, #16
 800026e:	21ae      	movs	r1, #174	; 0xae
 8000270:	4806      	ldr	r0, [pc, #24]	; (800028c <AT24XX_Load+0x40>)
 8000272:	f00d f8e3 	bl	800d43c <HAL_I2C_Mem_Read>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d101      	bne.n	8000280 <AT24XX_Load+0x34>
#endif
{
	return 1;
 800027c:	2301      	movs	r3, #1
 800027e:	e001      	b.n	8000284 <AT24XX_Load+0x38>
} else
	return 0;
 8000280:	2300      	movs	r3, #0
 8000282:	bf00      	nop
}
 8000284:	4618      	mov	r0, r3
 8000286:	3710      	adds	r7, #16
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	200002bc 	.word	0x200002bc

08000290 <AT24XX_Read>:

uint8_t AT24XX_Read(uint16_t address) {
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	80fb      	strh	r3, [r7, #6]
	uint16_t dt[1] = {0};
 800029a:	2300      	movs	r3, #0
 800029c:	81bb      	strh	r3, [r7, #12]
	AT24XX_Load(address, dt, 1);
 800029e:	f107 010c 	add.w	r1, r7, #12
 80002a2:	88fb      	ldrh	r3, [r7, #6]
 80002a4:	2201      	movs	r2, #1
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ffd0 	bl	800024c <AT24XX_Load>
	return dt[0];
 80002ac:	89bb      	ldrh	r3, [r7, #12]
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	bf00      	nop
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	3710      	adds	r7, #16
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}

080002ba <AT24XX_Write>:

void AT24XX_Write(uint16_t address, uint8_t val) {
 80002ba:	b580      	push	{r7, lr}
 80002bc:	b084      	sub	sp, #16
 80002be:	af00      	add	r7, sp, #0
 80002c0:	4603      	mov	r3, r0
 80002c2:	460a      	mov	r2, r1
 80002c4:	80fb      	strh	r3, [r7, #6]
 80002c6:	4613      	mov	r3, r2
 80002c8:	717b      	strb	r3, [r7, #5]
	uint8_t save[] = {val};
 80002ca:	797b      	ldrb	r3, [r7, #5]
 80002cc:	733b      	strb	r3, [r7, #12]
	AT24XX_Save(address, save, 1);
 80002ce:	f107 010c 	add.w	r1, r7, #12
 80002d2:	88fb      	ldrh	r3, [r7, #6]
 80002d4:	2201      	movs	r2, #1
 80002d6:	4618      	mov	r0, r3
 80002d8:	f7ff ff8e 	bl	80001f8 <AT24XX_Save>
}
 80002dc:	bf00      	nop
 80002de:	3710      	adds	r7, #16
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <AT24XX_Update>:

void AT24XX_Update(uint16_t address, uint8_t val) {
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	460a      	mov	r2, r1
 80002ee:	80fb      	strh	r3, [r7, #6]
 80002f0:	4613      	mov	r3, r2
 80002f2:	717b      	strb	r3, [r7, #5]
	if (AT24XX_Read(address) != val) AT24XX_Write(address, val);
 80002f4:	88fb      	ldrh	r3, [r7, #6]
 80002f6:	4618      	mov	r0, r3
 80002f8:	f7ff ffca 	bl	8000290 <AT24XX_Read>
 80002fc:	4603      	mov	r3, r0
 80002fe:	461a      	mov	r2, r3
 8000300:	797b      	ldrb	r3, [r7, #5]
 8000302:	4293      	cmp	r3, r2
 8000304:	d005      	beq.n	8000312 <AT24XX_Update+0x2e>
 8000306:	797a      	ldrb	r2, [r7, #5]
 8000308:	88fb      	ldrh	r3, [r7, #6]
 800030a:	4611      	mov	r1, r2
 800030c:	4618      	mov	r0, r3
 800030e:	f7ff ffd4 	bl	80002ba <AT24XX_Write>
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}

0800031a <round_eps>:
uint16_t dig_H1, dig_H3;
int16_t dig_H2, dig_H4, dig_H5, dig_H6;
int32_t t_fine;

float round_eps(double v,
                double eps) {                                                                                        // round_eps(1.234, 0.05) = 1.25
 800031a:	b580      	push	{r7, lr}
 800031c:	b084      	sub	sp, #16
 800031e:	af00      	add	r7, sp, #0
 8000320:	ed87 0b02 	vstr	d0, [r7, #8]
 8000324:	ed87 1b00 	vstr	d1, [r7]
    return floor(v / eps + 0.5) * eps;                        // round_eps(1.234, 0.01) = 1.23
 8000328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800032c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000330:	f019 fa1c 	bl	801976c <__aeabi_ddiv>
 8000334:	4602      	mov	r2, r0
 8000336:	460b      	mov	r3, r1
 8000338:	4610      	mov	r0, r2
 800033a:	4619      	mov	r1, r3
 800033c:	f04f 0200 	mov.w	r2, #0
 8000340:	4b10      	ldr	r3, [pc, #64]	; (8000384 <round_eps+0x6a>)
 8000342:	f018 ff33 	bl	80191ac <__adddf3>
 8000346:	4602      	mov	r2, r0
 8000348:	460b      	mov	r3, r1
 800034a:	ec43 2b17 	vmov	d7, r2, r3
 800034e:	eeb0 0a47 	vmov.f32	s0, s14
 8000352:	eef0 0a67 	vmov.f32	s1, s15
 8000356:	f01e fadb 	bl	801e910 <floor>
 800035a:	ec51 0b10 	vmov	r0, r1, d0
 800035e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000362:	f019 f8d9 	bl	8019518 <__aeabi_dmul>
 8000366:	4602      	mov	r2, r0
 8000368:	460b      	mov	r3, r1
 800036a:	4610      	mov	r0, r2
 800036c:	4619      	mov	r1, r3
 800036e:	f019 fbcb 	bl	8019b08 <__aeabi_d2f>
 8000372:	4603      	mov	r3, r0
 8000374:	ee07 3a90 	vmov	s15, r3
}                                                                                        // round_eps(1.235, 0.01) = 1.24
 8000378:	eeb0 0a67 	vmov.f32	s0, s15
 800037c:	3710      	adds	r7, #16
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	3fe00000 	.word	0x3fe00000

08000388 <round_nth>:

float round_nth(float v, int8_t n)                    // round_nth(1.235, 1) = 0.
{                                                                                        // round_nth(1.235, 0) = 1.
 8000388:	b5b0      	push	{r4, r5, r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000392:	4603      	mov	r3, r0
 8000394:	70fb      	strb	r3, [r7, #3]
    return round_eps(v, pow(10., n));                    // round_nth(1.235, -1) = 1.2
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	f019 f866 	bl	8019468 <__aeabi_f2d>
 800039c:	4604      	mov	r4, r0
 800039e:	460d      	mov	r5, r1
 80003a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80003a4:	4618      	mov	r0, r3
 80003a6:	f019 f84d 	bl	8019444 <__aeabi_i2d>
 80003aa:	4602      	mov	r2, r0
 80003ac:	460b      	mov	r3, r1
 80003ae:	ec43 2b11 	vmov	d1, r2, r3
 80003b2:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80003e0 <round_nth+0x58>
 80003b6:	f01e fb2b 	bl	801ea10 <pow>
 80003ba:	eeb0 7a40 	vmov.f32	s14, s0
 80003be:	eef0 7a60 	vmov.f32	s15, s1
 80003c2:	eeb0 1a47 	vmov.f32	s2, s14
 80003c6:	eef0 1a67 	vmov.f32	s3, s15
 80003ca:	ec45 4b10 	vmov	d0, r4, r5
 80003ce:	f7ff ffa4 	bl	800031a <round_eps>
 80003d2:	eef0 7a40 	vmov.f32	s15, s0
}                                                                                        // round_nth(1.235, -2) = 1.24
 80003d6:	eeb0 0a67 	vmov.f32	s0, s15
 80003da:	3708      	adds	r7, #8
 80003dc:	46bd      	mov	sp, r7
 80003de:	bdb0      	pop	{r4, r5, r7, pc}
 80003e0:	00000000 	.word	0x00000000
 80003e4:	40240000 	.word	0x40240000

080003e8 <BME280_getTemperature>:

float BME280_getTemperature(int8_t n) {
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af02      	add	r7, sp, #8
 80003ee:	4603      	mov	r3, r0
 80003f0:	71fb      	strb	r3, [r7, #7]
    uint32_t temp_raw;
    float tempf;
    uint8_t cmd[4];

    cmd[0] = 0xFA; // temp_msb
 80003f2:	23fa      	movs	r3, #250	; 0xfa
 80003f4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 80003f6:	f107 0208 	add.w	r2, r7, #8
 80003fa:	2364      	movs	r3, #100	; 0x64
 80003fc:	9300      	str	r3, [sp, #0]
 80003fe:	2301      	movs	r3, #1
 8000400:	21ec      	movs	r1, #236	; 0xec
 8000402:	482f      	ldr	r0, [pc, #188]	; (80004c0 <BME280_getTemperature+0xd8>)
 8000404:	f00b fba5 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, BME280_I2C_TIMEOUT);
 8000408:	f107 0308 	add.w	r3, r7, #8
 800040c:	1c5a      	adds	r2, r3, #1
 800040e:	2364      	movs	r3, #100	; 0x64
 8000410:	9300      	str	r3, [sp, #0]
 8000412:	2303      	movs	r3, #3
 8000414:	21ec      	movs	r1, #236	; 0xec
 8000416:	482a      	ldr	r0, [pc, #168]	; (80004c0 <BME280_getTemperature+0xd8>)
 8000418:	f00b fc98 	bl	800bd4c <HAL_I2C_Master_Receive>

    temp_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 800041c:	7a7b      	ldrb	r3, [r7, #9]
 800041e:	031a      	lsls	r2, r3, #12
 8000420:	7abb      	ldrb	r3, [r7, #10]
 8000422:	011b      	lsls	r3, r3, #4
 8000424:	4313      	orrs	r3, r2
 8000426:	7afa      	ldrb	r2, [r7, #11]
 8000428:	0912      	lsrs	r2, r2, #4
 800042a:	b2d2      	uxtb	r2, r2
 800042c:	4313      	orrs	r3, r2
 800042e:	617b      	str	r3, [r7, #20]

    int32_t temp;

    temp =
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	08db      	lsrs	r3, r3, #3
 8000434:	4a23      	ldr	r2, [pc, #140]	; (80004c4 <BME280_getTemperature+0xdc>)
 8000436:	8812      	ldrh	r2, [r2, #0]
 8000438:	0052      	lsls	r2, r2, #1
 800043a:	1a9b      	subs	r3, r3, r2
 800043c:	4a22      	ldr	r2, [pc, #136]	; (80004c8 <BME280_getTemperature+0xe0>)
 800043e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000442:	fb02 f303 	mul.w	r3, r2, r3
 8000446:	0ada      	lsrs	r2, r3, #11
            ((((((temp_raw >> 4) - dig_T1) * ((temp_raw >> 4) - dig_T1)) >> 12) * dig_T3) >> 14);
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	091b      	lsrs	r3, r3, #4
 800044c:	491d      	ldr	r1, [pc, #116]	; (80004c4 <BME280_getTemperature+0xdc>)
 800044e:	8809      	ldrh	r1, [r1, #0]
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	6979      	ldr	r1, [r7, #20]
 8000454:	0909      	lsrs	r1, r1, #4
 8000456:	481b      	ldr	r0, [pc, #108]	; (80004c4 <BME280_getTemperature+0xdc>)
 8000458:	8800      	ldrh	r0, [r0, #0]
 800045a:	1a09      	subs	r1, r1, r0
 800045c:	fb01 f303 	mul.w	r3, r1, r3
 8000460:	0b1b      	lsrs	r3, r3, #12
 8000462:	491a      	ldr	r1, [pc, #104]	; (80004cc <BME280_getTemperature+0xe4>)
 8000464:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000468:	fb01 f303 	mul.w	r3, r1, r3
 800046c:	0b9b      	lsrs	r3, r3, #14
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 800046e:	4413      	add	r3, r2
    temp =
 8000470:	613b      	str	r3, [r7, #16]

    t_fine = temp;
 8000472:	4a17      	ldr	r2, [pc, #92]	; (80004d0 <BME280_getTemperature+0xe8>)
 8000474:	693b      	ldr	r3, [r7, #16]
 8000476:	6013      	str	r3, [r2, #0]
    temp = (temp * 5 + 128) >> 8;
 8000478:	693a      	ldr	r2, [r7, #16]
 800047a:	4613      	mov	r3, r2
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	4413      	add	r3, r2
 8000480:	3380      	adds	r3, #128	; 0x80
 8000482:	121b      	asrs	r3, r3, #8
 8000484:	613b      	str	r3, [r7, #16]
    tempf = (float) temp;
 8000486:	693b      	ldr	r3, [r7, #16]
 8000488:	ee07 3a90 	vmov	s15, r3
 800048c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000490:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((tempf / 100.0f), n);
 8000494:	edd7 7a03 	vldr	s15, [r7, #12]
 8000498:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80004d4 <BME280_getTemperature+0xec>
 800049c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80004a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a4:	4618      	mov	r0, r3
 80004a6:	eeb0 0a47 	vmov.f32	s0, s14
 80004aa:	f7ff ff6d 	bl	8000388 <round_nth>
 80004ae:	eef0 7a40 	vmov.f32	s15, s0
 80004b2:	bf00      	nop
}
 80004b4:	eeb0 0a67 	vmov.f32	s0, s15
 80004b8:	3718      	adds	r7, #24
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	200002bc 	.word	0x200002bc
 80004c4:	20000258 	.word	0x20000258
 80004c8:	2000025a 	.word	0x2000025a
 80004cc:	2000025c 	.word	0x2000025c
 80004d0:	2000027c 	.word	0x2000027c
 80004d4:	42c80000 	.word	0x42c80000

080004d8 <BME280_getHumidity>:

float BME280_getHumidity(int8_t n) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af02      	add	r7, sp, #8
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]
    uint32_t hum_raw;
    float humf;
    uint8_t cmd[4];

    cmd[0] = 0xFD; // hum_msb
 80004e2:	23fd      	movs	r3, #253	; 0xfd
 80004e4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 80004e6:	f107 0208 	add.w	r2, r7, #8
 80004ea:	2364      	movs	r3, #100	; 0x64
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2301      	movs	r3, #1
 80004f0:	21ec      	movs	r1, #236	; 0xec
 80004f2:	4840      	ldr	r0, [pc, #256]	; (80005f4 <BME280_getHumidity+0x11c>)
 80004f4:	f00b fb2d 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 2, BME280_I2C_TIMEOUT);
 80004f8:	f107 0308 	add.w	r3, r7, #8
 80004fc:	1c5a      	adds	r2, r3, #1
 80004fe:	2364      	movs	r3, #100	; 0x64
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	2302      	movs	r3, #2
 8000504:	21ec      	movs	r1, #236	; 0xec
 8000506:	483b      	ldr	r0, [pc, #236]	; (80005f4 <BME280_getHumidity+0x11c>)
 8000508:	f00b fc20 	bl	800bd4c <HAL_I2C_Master_Receive>

    hum_raw = (cmd[1] << 8) | cmd[2];
 800050c:	7a7b      	ldrb	r3, [r7, #9]
 800050e:	021b      	lsls	r3, r3, #8
 8000510:	7aba      	ldrb	r2, [r7, #10]
 8000512:	4313      	orrs	r3, r2
 8000514:	617b      	str	r3, [r7, #20]

    int32_t v_x1;

    v_x1 = t_fine - 76800;
 8000516:	4b38      	ldr	r3, [pc, #224]	; (80005f8 <BME280_getHumidity+0x120>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 800051e:	613b      	str	r3, [r7, #16]
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	039b      	lsls	r3, r3, #14
 8000524:	4a35      	ldr	r2, [pc, #212]	; (80005fc <BME280_getHumidity+0x124>)
 8000526:	f9b2 2000 	ldrsh.w	r2, [r2]
 800052a:	0512      	lsls	r2, r2, #20
 800052c:	1a9b      	subs	r3, r3, r2
 800052e:	4a34      	ldr	r2, [pc, #208]	; (8000600 <BME280_getHumidity+0x128>)
 8000530:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000534:	4611      	mov	r1, r2
 8000536:	693a      	ldr	r2, [r7, #16]
 8000538:	fb01 f202 	mul.w	r2, r1, r2
 800053c:	1a9b      	subs	r3, r3, r2
 800053e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8000542:	0bdb      	lsrs	r3, r3, #15
 8000544:	4a2f      	ldr	r2, [pc, #188]	; (8000604 <BME280_getHumidity+0x12c>)
 8000546:	f9b2 2000 	ldrsh.w	r2, [r2]
 800054a:	4611      	mov	r1, r2
 800054c:	693a      	ldr	r2, [r7, #16]
 800054e:	fb01 f202 	mul.w	r2, r1, r2
 8000552:	1292      	asrs	r2, r2, #10
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 8000554:	492c      	ldr	r1, [pc, #176]	; (8000608 <BME280_getHumidity+0x130>)
 8000556:	8809      	ldrh	r1, [r1, #0]
 8000558:	4608      	mov	r0, r1
 800055a:	6939      	ldr	r1, [r7, #16]
 800055c:	fb00 f101 	mul.w	r1, r0, r1
 8000560:	12c9      	asrs	r1, r1, #11
 8000562:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8000566:	fb01 f202 	mul.w	r2, r1, r2
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 800056a:	1292      	asrs	r2, r2, #10
 800056c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
                                            (int32_t) dig_H2 + 8192) >> 14));
 8000570:	4926      	ldr	r1, [pc, #152]	; (800060c <BME280_getHumidity+0x134>)
 8000572:	f9b1 1000 	ldrsh.w	r1, [r1]
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 8000576:	fb01 f202 	mul.w	r2, r1, r2
                                            (int32_t) dig_H2 + 8192) >> 14));
 800057a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800057e:	1392      	asrs	r2, r2, #14
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8000580:	fb02 f303 	mul.w	r3, r2, r3
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8000584:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 - (((((v_x1 >> 15) * (v_x1 >> 15)) >> 7) * (int32_t) dig_H1) >> 4));
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	13db      	asrs	r3, r3, #15
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	13d2      	asrs	r2, r2, #15
 800058e:	fb02 f303 	mul.w	r3, r2, r3
 8000592:	11db      	asrs	r3, r3, #7
 8000594:	4a1e      	ldr	r2, [pc, #120]	; (8000610 <BME280_getHumidity+0x138>)
 8000596:	8812      	ldrh	r2, [r2, #0]
 8000598:	fb02 f303 	mul.w	r3, r2, r3
 800059c:	111b      	asrs	r3, r3, #4
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 < 0 ? 0 : v_x1);
 80005a4:	693b      	ldr	r3, [r7, #16]
 80005a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80005aa:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 > 419430400 ? 419430400 : v_x1);
 80005ac:	693b      	ldr	r3, [r7, #16]
 80005ae:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80005b2:	bfa8      	it	ge
 80005b4:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80005b8:	613b      	str	r3, [r7, #16]

    humf = (float) (v_x1 >> 12);
 80005ba:	693b      	ldr	r3, [r7, #16]
 80005bc:	131b      	asrs	r3, r3, #12
 80005be:	ee07 3a90 	vmov	s15, r3
 80005c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005c6:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((humf / 1024.0f), n);
 80005ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80005ce:	eddf 6a11 	vldr	s13, [pc, #68]	; 8000614 <BME280_getHumidity+0x13c>
 80005d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80005d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005da:	4618      	mov	r0, r3
 80005dc:	eeb0 0a47 	vmov.f32	s0, s14
 80005e0:	f7ff fed2 	bl	8000388 <round_nth>
 80005e4:	eef0 7a40 	vmov.f32	s15, s0
 80005e8:	bf00      	nop
}
 80005ea:	eeb0 0a67 	vmov.f32	s0, s15
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200002bc 	.word	0x200002bc
 80005f8:	2000027c 	.word	0x2000027c
 80005fc:	20000276 	.word	0x20000276
 8000600:	20000278 	.word	0x20000278
 8000604:	2000027a 	.word	0x2000027a
 8000608:	20000272 	.word	0x20000272
 800060c:	20000274 	.word	0x20000274
 8000610:	20000270 	.word	0x20000270
 8000614:	44800000 	.word	0x44800000

08000618 <BME280_getPressure>:

float BME280_getPressure(void) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af02      	add	r7, sp, #8
    uint32_t press_raw;
    float pressf;
    uint8_t cmd[4];

    cmd[0] = 0xF7; // press_msb
 800061e:	23f7      	movs	r3, #247	; 0xf7
 8000620:	703b      	strb	r3, [r7, #0]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 8000622:	463a      	mov	r2, r7
 8000624:	2364      	movs	r3, #100	; 0x64
 8000626:	9300      	str	r3, [sp, #0]
 8000628:	2301      	movs	r3, #1
 800062a:	21ec      	movs	r1, #236	; 0xec
 800062c:	485d      	ldr	r0, [pc, #372]	; (80007a4 <BME280_getPressure+0x18c>)
 800062e:	f00b fa90 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, BME280_I2C_TIMEOUT);
 8000632:	463b      	mov	r3, r7
 8000634:	1c5a      	adds	r2, r3, #1
 8000636:	2364      	movs	r3, #100	; 0x64
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2303      	movs	r3, #3
 800063c:	21ec      	movs	r1, #236	; 0xec
 800063e:	4859      	ldr	r0, [pc, #356]	; (80007a4 <BME280_getPressure+0x18c>)
 8000640:	f00b fb84 	bl	800bd4c <HAL_I2C_Master_Receive>

    press_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 8000644:	787b      	ldrb	r3, [r7, #1]
 8000646:	031a      	lsls	r2, r3, #12
 8000648:	78bb      	ldrb	r3, [r7, #2]
 800064a:	011b      	lsls	r3, r3, #4
 800064c:	4313      	orrs	r3, r2
 800064e:	78fa      	ldrb	r2, [r7, #3]
 8000650:	0912      	lsrs	r2, r2, #4
 8000652:	b2d2      	uxtb	r2, r2
 8000654:	4313      	orrs	r3, r2
 8000656:	613b      	str	r3, [r7, #16]

    int32_t var1, var2;
    uint32_t press;

    var1 = (t_fine >> 1) - 64000;
 8000658:	4b53      	ldr	r3, [pc, #332]	; (80007a8 <BME280_getPressure+0x190>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	105b      	asrs	r3, r3, #1
 800065e:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 8000662:	60fb      	str	r3, [r7, #12]
    var2 = (((var1 >> 2) * (var1 >> 2)) >> 11) * dig_P6;
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	109b      	asrs	r3, r3, #2
 8000668:	68fa      	ldr	r2, [r7, #12]
 800066a:	1092      	asrs	r2, r2, #2
 800066c:	fb02 f303 	mul.w	r3, r2, r3
 8000670:	12db      	asrs	r3, r3, #11
 8000672:	4a4e      	ldr	r2, [pc, #312]	; (80007ac <BME280_getPressure+0x194>)
 8000674:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000678:	fb02 f303 	mul.w	r3, r2, r3
 800067c:	60bb      	str	r3, [r7, #8]
    var2 = var2 + ((var1 * dig_P5) << 1);
 800067e:	4b4c      	ldr	r3, [pc, #304]	; (80007b0 <BME280_getPressure+0x198>)
 8000680:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000684:	461a      	mov	r2, r3
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	fb02 f303 	mul.w	r3, r2, r3
 800068c:	005b      	lsls	r3, r3, #1
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	4413      	add	r3, r2
 8000692:	60bb      	str	r3, [r7, #8]
    var2 = (var2 >> 2) + (dig_P4 << 16);
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	109a      	asrs	r2, r3, #2
 8000698:	4b46      	ldr	r3, [pc, #280]	; (80007b4 <BME280_getPressure+0x19c>)
 800069a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800069e:	041b      	lsls	r3, r3, #16
 80006a0:	4413      	add	r3, r2
 80006a2:	60bb      	str	r3, [r7, #8]
    var1 = (((dig_P3 * (((var1 >> 2) * (var1 >> 2)) >> 13)) >> 3) + ((dig_P2 * var1) >> 1)) >> 18;
 80006a4:	4b44      	ldr	r3, [pc, #272]	; (80007b8 <BME280_getPressure+0x1a0>)
 80006a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006aa:	4619      	mov	r1, r3
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	109b      	asrs	r3, r3, #2
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	1092      	asrs	r2, r2, #2
 80006b4:	fb02 f303 	mul.w	r3, r2, r3
 80006b8:	135b      	asrs	r3, r3, #13
 80006ba:	fb01 f303 	mul.w	r3, r1, r3
 80006be:	10da      	asrs	r2, r3, #3
 80006c0:	4b3e      	ldr	r3, [pc, #248]	; (80007bc <BME280_getPressure+0x1a4>)
 80006c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006c6:	4619      	mov	r1, r3
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	fb01 f303 	mul.w	r3, r1, r3
 80006ce:	105b      	asrs	r3, r3, #1
 80006d0:	4413      	add	r3, r2
 80006d2:	149b      	asrs	r3, r3, #18
 80006d4:	60fb      	str	r3, [r7, #12]
    var1 = ((32768 + var1) * dig_P1) >> 15;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80006dc:	4a38      	ldr	r2, [pc, #224]	; (80007c0 <BME280_getPressure+0x1a8>)
 80006de:	8812      	ldrh	r2, [r2, #0]
 80006e0:	fb02 f303 	mul.w	r3, r2, r3
 80006e4:	13db      	asrs	r3, r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
    if (var1 == 0) {
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d102      	bne.n	80006f4 <BME280_getPressure+0xdc>
        return 0;
 80006ee:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80007c4 <BME280_getPressure+0x1ac>
 80006f2:	e04f      	b.n	8000794 <BME280_getPressure+0x17c>
    }
    press = (((1048576 - press_raw) - (var2 >> 12))) * 3125;
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	131b      	asrs	r3, r3, #12
 80006f8:	461a      	mov	r2, r3
 80006fa:	693b      	ldr	r3, [r7, #16]
 80006fc:	4413      	add	r3, r2
 80006fe:	4a32      	ldr	r2, [pc, #200]	; (80007c8 <BME280_getPressure+0x1b0>)
 8000700:	fb02 f303 	mul.w	r3, r2, r3
 8000704:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
 8000708:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
 800070c:	617b      	str	r3, [r7, #20]
    if (press < 0x80000000) {
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	2b00      	cmp	r3, #0
 8000712:	db06      	blt.n	8000722 <BME280_getPressure+0x10a>
        press = (press << 1) / var1;
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	005a      	lsls	r2, r3, #1
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	fbb2 f3f3 	udiv	r3, r2, r3
 800071e:	617b      	str	r3, [r7, #20]
 8000720:	e005      	b.n	800072e <BME280_getPressure+0x116>
    } else {
        press = (press / var1) * 2;
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	fbb2 f3f3 	udiv	r3, r2, r3
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	617b      	str	r3, [r7, #20]
    }
    var1 = ((int32_t) dig_P9 * ((int32_t)(((press >> 3) * (press >> 3)) >> 13))) >> 12;
 800072e:	4b27      	ldr	r3, [pc, #156]	; (80007cc <BME280_getPressure+0x1b4>)
 8000730:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000734:	4619      	mov	r1, r3
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	08db      	lsrs	r3, r3, #3
 800073a:	697a      	ldr	r2, [r7, #20]
 800073c:	08d2      	lsrs	r2, r2, #3
 800073e:	fb02 f303 	mul.w	r3, r2, r3
 8000742:	0b5b      	lsrs	r3, r3, #13
 8000744:	fb01 f303 	mul.w	r3, r1, r3
 8000748:	131b      	asrs	r3, r3, #12
 800074a:	60fb      	str	r3, [r7, #12]
    var2 = (((int32_t)(press >> 2)) * (int32_t) dig_P8) >> 13;
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	089b      	lsrs	r3, r3, #2
 8000750:	461a      	mov	r2, r3
 8000752:	4b1f      	ldr	r3, [pc, #124]	; (80007d0 <BME280_getPressure+0x1b8>)
 8000754:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000758:	fb02 f303 	mul.w	r3, r2, r3
 800075c:	135b      	asrs	r3, r3, #13
 800075e:	60bb      	str	r3, [r7, #8]
    press = (press + ((var1 + var2 + dig_P7) >> 4));
 8000760:	68fa      	ldr	r2, [r7, #12]
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	4413      	add	r3, r2
 8000766:	4a1b      	ldr	r2, [pc, #108]	; (80007d4 <BME280_getPressure+0x1bc>)
 8000768:	f9b2 2000 	ldrsh.w	r2, [r2]
 800076c:	4413      	add	r3, r2
 800076e:	111b      	asrs	r3, r3, #4
 8000770:	461a      	mov	r2, r3
 8000772:	697b      	ldr	r3, [r7, #20]
 8000774:	4413      	add	r3, r2
 8000776:	617b      	str	r3, [r7, #20]

    pressf = (float) press;
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	ee07 3a90 	vmov	s15, r3
 800077e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000782:	edc7 7a01 	vstr	s15, [r7, #4]
    return (pressf / 100.0f);
 8000786:	edd7 7a01 	vldr	s15, [r7, #4]
 800078a:	eddf 6a13 	vldr	s13, [pc, #76]	; 80007d8 <BME280_getPressure+0x1c0>
 800078e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000792:	bf00      	nop
}
 8000794:	eef0 7a47 	vmov.f32	s15, s14
 8000798:	eeb0 0a67 	vmov.f32	s0, s15
 800079c:	3718      	adds	r7, #24
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200002bc 	.word	0x200002bc
 80007a8:	2000027c 	.word	0x2000027c
 80007ac:	20000268 	.word	0x20000268
 80007b0:	20000266 	.word	0x20000266
 80007b4:	20000264 	.word	0x20000264
 80007b8:	20000262 	.word	0x20000262
 80007bc:	20000260 	.word	0x20000260
 80007c0:	2000025e 	.word	0x2000025e
 80007c4:	00000000 	.word	0x00000000
 80007c8:	fffff3cb 	.word	0xfffff3cb
 80007cc:	2000026e 	.word	0x2000026e
 80007d0:	2000026c 	.word	0x2000026c
 80007d4:	2000026a 	.word	0x2000026a
 80007d8:	42c80000 	.word	0x42c80000

080007dc <BME280_Init>:

void BME280_Init(void) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b088      	sub	sp, #32
 80007e0:	af02      	add	r7, sp, #8
    uint8_t cmd[18];

    cmd[0] = 0xF2; // ctrl_hum
 80007e2:	23f2      	movs	r3, #242	; 0xf2
 80007e4:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x05; // Humidity oversampling x16
 80007e6:	2305      	movs	r3, #5
 80007e8:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, BME280_I2C_TIMEOUT);
 80007ea:	1d3a      	adds	r2, r7, #4
 80007ec:	2364      	movs	r3, #100	; 0x64
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	2302      	movs	r3, #2
 80007f2:	21ec      	movs	r1, #236	; 0xec
 80007f4:	4882      	ldr	r0, [pc, #520]	; (8000a00 <BME280_Init+0x224>)
 80007f6:	f00b f9ac 	bl	800bb52 <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF4; // ctrl_meas
 80007fa:	23f4      	movs	r3, #244	; 0xf4
 80007fc:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xB7; // Temparature oversampling x16, Pressure oversampling x16, Normal mode
 80007fe:	23b7      	movs	r3, #183	; 0xb7
 8000800:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, BME280_I2C_TIMEOUT);
 8000802:	1d3a      	adds	r2, r7, #4
 8000804:	2364      	movs	r3, #100	; 0x64
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	21ec      	movs	r1, #236	; 0xec
 800080c:	487c      	ldr	r0, [pc, #496]	; (8000a00 <BME280_Init+0x224>)
 800080e:	f00b f9a0 	bl	800bb52 <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF5; // config
 8000812:	23f5      	movs	r3, #245	; 0xf5
 8000814:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xa0; // Standby BME280_I2C_TIMEOUTms, Filter off
 8000816:	23a0      	movs	r3, #160	; 0xa0
 8000818:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, BME280_I2C_TIMEOUT);
 800081a:	1d3a      	adds	r2, r7, #4
 800081c:	2364      	movs	r3, #100	; 0x64
 800081e:	9300      	str	r3, [sp, #0]
 8000820:	2302      	movs	r3, #2
 8000822:	21ec      	movs	r1, #236	; 0xec
 8000824:	4876      	ldr	r0, [pc, #472]	; (8000a00 <BME280_Init+0x224>)
 8000826:	f00b f994 	bl	800bb52 <HAL_I2C_Master_Transmit>

    cmd[0] = 0x88; // read dig_T regs
 800082a:	2388      	movs	r3, #136	; 0x88
 800082c:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 800082e:	1d3a      	adds	r2, r7, #4
 8000830:	2364      	movs	r3, #100	; 0x64
 8000832:	9300      	str	r3, [sp, #0]
 8000834:	2301      	movs	r3, #1
 8000836:	21ec      	movs	r1, #236	; 0xec
 8000838:	4871      	ldr	r0, [pc, #452]	; (8000a00 <BME280_Init+0x224>)
 800083a:	f00b f98a 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 6, BME280_I2C_TIMEOUT);
 800083e:	1d3a      	adds	r2, r7, #4
 8000840:	2364      	movs	r3, #100	; 0x64
 8000842:	9300      	str	r3, [sp, #0]
 8000844:	2306      	movs	r3, #6
 8000846:	21ec      	movs	r1, #236	; 0xec
 8000848:	486d      	ldr	r0, [pc, #436]	; (8000a00 <BME280_Init+0x224>)
 800084a:	f00b fa7f 	bl	800bd4c <HAL_I2C_Master_Receive>

    dig_T1 = (cmd[1] << 8) | cmd[0];
 800084e:	797b      	ldrb	r3, [r7, #5]
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	b21a      	sxth	r2, r3
 8000854:	793b      	ldrb	r3, [r7, #4]
 8000856:	b21b      	sxth	r3, r3
 8000858:	4313      	orrs	r3, r2
 800085a:	b21b      	sxth	r3, r3
 800085c:	b29a      	uxth	r2, r3
 800085e:	4b69      	ldr	r3, [pc, #420]	; (8000a04 <BME280_Init+0x228>)
 8000860:	801a      	strh	r2, [r3, #0]
    dig_T2 = (cmd[3] << 8) | cmd[2];
 8000862:	79fb      	ldrb	r3, [r7, #7]
 8000864:	021b      	lsls	r3, r3, #8
 8000866:	b21a      	sxth	r2, r3
 8000868:	79bb      	ldrb	r3, [r7, #6]
 800086a:	b21b      	sxth	r3, r3
 800086c:	4313      	orrs	r3, r2
 800086e:	b21a      	sxth	r2, r3
 8000870:	4b65      	ldr	r3, [pc, #404]	; (8000a08 <BME280_Init+0x22c>)
 8000872:	801a      	strh	r2, [r3, #0]
    dig_T3 = (cmd[5] << 8) | cmd[4];
 8000874:	7a7b      	ldrb	r3, [r7, #9]
 8000876:	021b      	lsls	r3, r3, #8
 8000878:	b21a      	sxth	r2, r3
 800087a:	7a3b      	ldrb	r3, [r7, #8]
 800087c:	b21b      	sxth	r3, r3
 800087e:	4313      	orrs	r3, r2
 8000880:	b21a      	sxth	r2, r3
 8000882:	4b62      	ldr	r3, [pc, #392]	; (8000a0c <BME280_Init+0x230>)
 8000884:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0x8E; // read dig_P regs
 8000886:	238e      	movs	r3, #142	; 0x8e
 8000888:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 800088a:	1d3a      	adds	r2, r7, #4
 800088c:	2364      	movs	r3, #100	; 0x64
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	2301      	movs	r3, #1
 8000892:	21ec      	movs	r1, #236	; 0xec
 8000894:	485a      	ldr	r0, [pc, #360]	; (8000a00 <BME280_Init+0x224>)
 8000896:	f00b f95c 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 18, BME280_I2C_TIMEOUT);
 800089a:	1d3a      	adds	r2, r7, #4
 800089c:	2364      	movs	r3, #100	; 0x64
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	2312      	movs	r3, #18
 80008a2:	21ec      	movs	r1, #236	; 0xec
 80008a4:	4856      	ldr	r0, [pc, #344]	; (8000a00 <BME280_Init+0x224>)
 80008a6:	f00b fa51 	bl	800bd4c <HAL_I2C_Master_Receive>

    dig_P1 = (cmd[1] << 8) | cmd[0];
 80008aa:	797b      	ldrb	r3, [r7, #5]
 80008ac:	021b      	lsls	r3, r3, #8
 80008ae:	b21a      	sxth	r2, r3
 80008b0:	793b      	ldrb	r3, [r7, #4]
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	4313      	orrs	r3, r2
 80008b6:	b21b      	sxth	r3, r3
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	4b55      	ldr	r3, [pc, #340]	; (8000a10 <BME280_Init+0x234>)
 80008bc:	801a      	strh	r2, [r3, #0]
    dig_P2 = (cmd[3] << 8) | cmd[2];
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	b21a      	sxth	r2, r3
 80008c4:	79bb      	ldrb	r3, [r7, #6]
 80008c6:	b21b      	sxth	r3, r3
 80008c8:	4313      	orrs	r3, r2
 80008ca:	b21a      	sxth	r2, r3
 80008cc:	4b51      	ldr	r3, [pc, #324]	; (8000a14 <BME280_Init+0x238>)
 80008ce:	801a      	strh	r2, [r3, #0]
    dig_P3 = (cmd[5] << 8) | cmd[4];
 80008d0:	7a7b      	ldrb	r3, [r7, #9]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	b21a      	sxth	r2, r3
 80008d6:	7a3b      	ldrb	r3, [r7, #8]
 80008d8:	b21b      	sxth	r3, r3
 80008da:	4313      	orrs	r3, r2
 80008dc:	b21a      	sxth	r2, r3
 80008de:	4b4e      	ldr	r3, [pc, #312]	; (8000a18 <BME280_Init+0x23c>)
 80008e0:	801a      	strh	r2, [r3, #0]
    dig_P4 = (cmd[7] << 8) | cmd[6];
 80008e2:	7afb      	ldrb	r3, [r7, #11]
 80008e4:	021b      	lsls	r3, r3, #8
 80008e6:	b21a      	sxth	r2, r3
 80008e8:	7abb      	ldrb	r3, [r7, #10]
 80008ea:	b21b      	sxth	r3, r3
 80008ec:	4313      	orrs	r3, r2
 80008ee:	b21a      	sxth	r2, r3
 80008f0:	4b4a      	ldr	r3, [pc, #296]	; (8000a1c <BME280_Init+0x240>)
 80008f2:	801a      	strh	r2, [r3, #0]
    dig_P5 = (cmd[9] << 8) | cmd[8];
 80008f4:	7b7b      	ldrb	r3, [r7, #13]
 80008f6:	021b      	lsls	r3, r3, #8
 80008f8:	b21a      	sxth	r2, r3
 80008fa:	7b3b      	ldrb	r3, [r7, #12]
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	4313      	orrs	r3, r2
 8000900:	b21a      	sxth	r2, r3
 8000902:	4b47      	ldr	r3, [pc, #284]	; (8000a20 <BME280_Init+0x244>)
 8000904:	801a      	strh	r2, [r3, #0]
    dig_P6 = (cmd[11] << 8) | cmd[10];
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	021b      	lsls	r3, r3, #8
 800090a:	b21a      	sxth	r2, r3
 800090c:	7bbb      	ldrb	r3, [r7, #14]
 800090e:	b21b      	sxth	r3, r3
 8000910:	4313      	orrs	r3, r2
 8000912:	b21a      	sxth	r2, r3
 8000914:	4b43      	ldr	r3, [pc, #268]	; (8000a24 <BME280_Init+0x248>)
 8000916:	801a      	strh	r2, [r3, #0]
    dig_P7 = (cmd[13] << 8) | cmd[12];
 8000918:	7c7b      	ldrb	r3, [r7, #17]
 800091a:	021b      	lsls	r3, r3, #8
 800091c:	b21a      	sxth	r2, r3
 800091e:	7c3b      	ldrb	r3, [r7, #16]
 8000920:	b21b      	sxth	r3, r3
 8000922:	4313      	orrs	r3, r2
 8000924:	b21a      	sxth	r2, r3
 8000926:	4b40      	ldr	r3, [pc, #256]	; (8000a28 <BME280_Init+0x24c>)
 8000928:	801a      	strh	r2, [r3, #0]
    dig_P8 = (cmd[15] << 8) | cmd[14];
 800092a:	7cfb      	ldrb	r3, [r7, #19]
 800092c:	021b      	lsls	r3, r3, #8
 800092e:	b21a      	sxth	r2, r3
 8000930:	7cbb      	ldrb	r3, [r7, #18]
 8000932:	b21b      	sxth	r3, r3
 8000934:	4313      	orrs	r3, r2
 8000936:	b21a      	sxth	r2, r3
 8000938:	4b3c      	ldr	r3, [pc, #240]	; (8000a2c <BME280_Init+0x250>)
 800093a:	801a      	strh	r2, [r3, #0]
    dig_P9 = (cmd[17] << 8) | cmd[16];
 800093c:	7d7b      	ldrb	r3, [r7, #21]
 800093e:	021b      	lsls	r3, r3, #8
 8000940:	b21a      	sxth	r2, r3
 8000942:	7d3b      	ldrb	r3, [r7, #20]
 8000944:	b21b      	sxth	r3, r3
 8000946:	4313      	orrs	r3, r2
 8000948:	b21a      	sxth	r2, r3
 800094a:	4b39      	ldr	r3, [pc, #228]	; (8000a30 <BME280_Init+0x254>)
 800094c:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0xA1; // read dig_H regs
 800094e:	23a1      	movs	r3, #161	; 0xa1
 8000950:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 8000952:	1d3a      	adds	r2, r7, #4
 8000954:	2364      	movs	r3, #100	; 0x64
 8000956:	9300      	str	r3, [sp, #0]
 8000958:	2301      	movs	r3, #1
 800095a:	21ec      	movs	r1, #236	; 0xec
 800095c:	4828      	ldr	r0, [pc, #160]	; (8000a00 <BME280_Init+0x224>)
 800095e:	f00b f8f8 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 8000962:	1d3a      	adds	r2, r7, #4
 8000964:	2364      	movs	r3, #100	; 0x64
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2301      	movs	r3, #1
 800096a:	21ec      	movs	r1, #236	; 0xec
 800096c:	4824      	ldr	r0, [pc, #144]	; (8000a00 <BME280_Init+0x224>)
 800096e:	f00b f9ed 	bl	800bd4c <HAL_I2C_Master_Receive>

    cmd[1] = 0xE1; // read dig_H regs
 8000972:	23e1      	movs	r3, #225	; 0xe1
 8000974:	717b      	strb	r3, [r7, #5]

    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, &cmd[1], 1, BME280_I2C_TIMEOUT);
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	1c5a      	adds	r2, r3, #1
 800097a:	2364      	movs	r3, #100	; 0x64
 800097c:	9300      	str	r3, [sp, #0]
 800097e:	2301      	movs	r3, #1
 8000980:	21ec      	movs	r1, #236	; 0xec
 8000982:	481f      	ldr	r0, [pc, #124]	; (8000a00 <BME280_Init+0x224>)
 8000984:	f00b f8e5 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 7, BME280_I2C_TIMEOUT);
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	2364      	movs	r3, #100	; 0x64
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	2307      	movs	r3, #7
 8000992:	21ec      	movs	r1, #236	; 0xec
 8000994:	481a      	ldr	r0, [pc, #104]	; (8000a00 <BME280_Init+0x224>)
 8000996:	f00b f9d9 	bl	800bd4c <HAL_I2C_Master_Receive>

    dig_H1 = cmd[0];
 800099a:	793b      	ldrb	r3, [r7, #4]
 800099c:	b29a      	uxth	r2, r3
 800099e:	4b25      	ldr	r3, [pc, #148]	; (8000a34 <BME280_Init+0x258>)
 80009a0:	801a      	strh	r2, [r3, #0]
    dig_H2 = (cmd[2] << 8) | cmd[1];
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	021b      	lsls	r3, r3, #8
 80009a6:	b21a      	sxth	r2, r3
 80009a8:	797b      	ldrb	r3, [r7, #5]
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	4313      	orrs	r3, r2
 80009ae:	b21a      	sxth	r2, r3
 80009b0:	4b21      	ldr	r3, [pc, #132]	; (8000a38 <BME280_Init+0x25c>)
 80009b2:	801a      	strh	r2, [r3, #0]
    dig_H3 = cmd[3];
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <BME280_Init+0x260>)
 80009ba:	801a      	strh	r2, [r3, #0]
    dig_H4 = (cmd[4] << 4) | (cmd[5] & 0x0f);
 80009bc:	7a3b      	ldrb	r3, [r7, #8]
 80009be:	011b      	lsls	r3, r3, #4
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	7a7b      	ldrb	r3, [r7, #9]
 80009c4:	b21b      	sxth	r3, r3
 80009c6:	f003 030f 	and.w	r3, r3, #15
 80009ca:	b21b      	sxth	r3, r3
 80009cc:	4313      	orrs	r3, r2
 80009ce:	b21a      	sxth	r2, r3
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <BME280_Init+0x264>)
 80009d2:	801a      	strh	r2, [r3, #0]
    dig_H5 = (cmd[6] << 4) | ((cmd[5] >> 4) & 0x0f);
 80009d4:	7abb      	ldrb	r3, [r7, #10]
 80009d6:	011b      	lsls	r3, r3, #4
 80009d8:	b21a      	sxth	r2, r3
 80009da:	7a7b      	ldrb	r3, [r7, #9]
 80009dc:	091b      	lsrs	r3, r3, #4
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	b21b      	sxth	r3, r3
 80009e2:	f003 030f 	and.w	r3, r3, #15
 80009e6:	b21b      	sxth	r3, r3
 80009e8:	4313      	orrs	r3, r2
 80009ea:	b21a      	sxth	r2, r3
 80009ec:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <BME280_Init+0x268>)
 80009ee:	801a      	strh	r2, [r3, #0]
    dig_H6 = cmd[7];
 80009f0:	7afb      	ldrb	r3, [r7, #11]
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <BME280_Init+0x26c>)
 80009f6:	801a      	strh	r2, [r3, #0]
}
 80009f8:	bf00      	nop
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	200002bc 	.word	0x200002bc
 8000a04:	20000258 	.word	0x20000258
 8000a08:	2000025a 	.word	0x2000025a
 8000a0c:	2000025c 	.word	0x2000025c
 8000a10:	2000025e 	.word	0x2000025e
 8000a14:	20000260 	.word	0x20000260
 8000a18:	20000262 	.word	0x20000262
 8000a1c:	20000264 	.word	0x20000264
 8000a20:	20000266 	.word	0x20000266
 8000a24:	20000268 	.word	0x20000268
 8000a28:	2000026a 	.word	0x2000026a
 8000a2c:	2000026c 	.word	0x2000026c
 8000a30:	2000026e 	.word	0x2000026e
 8000a34:	20000270 	.word	0x20000270
 8000a38:	20000274 	.word	0x20000274
 8000a3c:	20000272 	.word	0x20000272
 8000a40:	20000276 	.word	0x20000276
 8000a44:	20000278 	.word	0x20000278
 8000a48:	2000027a 	.word	0x2000027a

08000a4c <fahrenheit>:

float fahrenheit(float celsius) {
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	ed87 0a01 	vstr	s0, [r7, #4]
    return celsius * 9 / 5 + 32;
 8000a56:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a5a:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8000a5e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a62:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8000a66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a6a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000a80 <fahrenheit+0x34>
 8000a6e:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8000a72:	eeb0 0a67 	vmov.f32	s0, s15
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	42000000 	.word	0x42000000

08000a84 <calculate_humidex>:

double calculate_humidex(double temperature, double humidity) {
 8000a84:	b5b0      	push	{r4, r5, r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	ed87 0b02 	vstr	d0, [r7, #8]
 8000a8e:	ed87 1b00 	vstr	d1, [r7]
    double e;
    e = (6.112 * pow(10, (7.5 * temperature / (237.7 + temperature))) * humidity / 100);
 8000a92:	f04f 0200 	mov.w	r2, #0
 8000a96:	4b3a      	ldr	r3, [pc, #232]	; (8000b80 <calculate_humidex+0xfc>)
 8000a98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000a9c:	f018 fd3c 	bl	8019518 <__aeabi_dmul>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	4614      	mov	r4, r2
 8000aa6:	461d      	mov	r5, r3
 8000aa8:	a32d      	add	r3, pc, #180	; (adr r3, 8000b60 <calculate_humidex+0xdc>)
 8000aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000aae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ab2:	f018 fb7b 	bl	80191ac <__adddf3>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	460b      	mov	r3, r1
 8000aba:	4620      	mov	r0, r4
 8000abc:	4629      	mov	r1, r5
 8000abe:	f018 fe55 	bl	801976c <__aeabi_ddiv>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	ec43 2b17 	vmov	d7, r2, r3
 8000aca:	eeb0 1a47 	vmov.f32	s2, s14
 8000ace:	eef0 1a67 	vmov.f32	s3, s15
 8000ad2:	ed9f 0b25 	vldr	d0, [pc, #148]	; 8000b68 <calculate_humidex+0xe4>
 8000ad6:	f01d ff9b 	bl	801ea10 <pow>
 8000ada:	ec51 0b10 	vmov	r0, r1, d0
 8000ade:	a324      	add	r3, pc, #144	; (adr r3, 8000b70 <calculate_humidex+0xec>)
 8000ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae4:	f018 fd18 	bl	8019518 <__aeabi_dmul>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	460b      	mov	r3, r1
 8000aec:	4610      	mov	r0, r2
 8000aee:	4619      	mov	r1, r3
 8000af0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000af4:	f018 fd10 	bl	8019518 <__aeabi_dmul>
 8000af8:	4602      	mov	r2, r0
 8000afa:	460b      	mov	r3, r1
 8000afc:	4610      	mov	r0, r2
 8000afe:	4619      	mov	r1, r3
 8000b00:	f04f 0200 	mov.w	r2, #0
 8000b04:	4b1f      	ldr	r3, [pc, #124]	; (8000b84 <calculate_humidex+0x100>)
 8000b06:	f018 fe31 	bl	801976c <__aeabi_ddiv>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double humidex = temperature + 0.55555555 * (e - 10.0);
 8000b12:	f04f 0200 	mov.w	r2, #0
 8000b16:	4b1c      	ldr	r3, [pc, #112]	; (8000b88 <calculate_humidex+0x104>)
 8000b18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000b1c:	f018 fb44 	bl	80191a8 <__aeabi_dsub>
 8000b20:	4602      	mov	r2, r0
 8000b22:	460b      	mov	r3, r1
 8000b24:	4610      	mov	r0, r2
 8000b26:	4619      	mov	r1, r3
 8000b28:	a313      	add	r3, pc, #76	; (adr r3, 8000b78 <calculate_humidex+0xf4>)
 8000b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b2e:	f018 fcf3 	bl	8019518 <__aeabi_dmul>
 8000b32:	4602      	mov	r2, r0
 8000b34:	460b      	mov	r3, r1
 8000b36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000b3a:	f018 fb37 	bl	80191ac <__adddf3>
 8000b3e:	4602      	mov	r2, r0
 8000b40:	460b      	mov	r3, r1
 8000b42:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return humidex;
 8000b46:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000b4a:	ec43 2b17 	vmov	d7, r2, r3
}
 8000b4e:	eeb0 0a47 	vmov.f32	s0, s14
 8000b52:	eef0 0a67 	vmov.f32	s1, s15
 8000b56:	3720      	adds	r7, #32
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8000b5c:	f3af 8000 	nop.w
 8000b60:	66666666 	.word	0x66666666
 8000b64:	406db666 	.word	0x406db666
 8000b68:	00000000 	.word	0x00000000
 8000b6c:	40240000 	.word	0x40240000
 8000b70:	20c49ba6 	.word	0x20c49ba6
 8000b74:	401872b0 	.word	0x401872b0
 8000b78:	6ecb8fb6 	.word	0x6ecb8fb6
 8000b7c:	3fe1c71c 	.word	0x3fe1c71c
 8000b80:	401e0000 	.word	0x401e0000
 8000b84:	40590000 	.word	0x40590000
 8000b88:	40240000 	.word	0x40240000

08000b8c <calculate_humidityAbsolute>:

double calculate_humidityAbsolute(double temperature, double humidityRelative) {
 8000b8c:	b5b0      	push	{r4, r5, r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	ed87 0b02 	vstr	d0, [r7, #8]
 8000b96:	ed87 1b00 	vstr	d1, [r7]
    return 6.112 * pow(2.71828, ((17.67 * temperature) / (temperature + 243.5)) * humidityRelative * 2.1674) /
 8000b9a:	a32f      	add	r3, pc, #188	; (adr r3, 8000c58 <calculate_humidityAbsolute+0xcc>)
 8000b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ba0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ba4:	f018 fcb8 	bl	8019518 <__aeabi_dmul>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	460b      	mov	r3, r1
 8000bac:	4614      	mov	r4, r2
 8000bae:	461d      	mov	r5, r3
 8000bb0:	a32b      	add	r3, pc, #172	; (adr r3, 8000c60 <calculate_humidityAbsolute+0xd4>)
 8000bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000bba:	f018 faf7 	bl	80191ac <__adddf3>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	4629      	mov	r1, r5
 8000bc6:	f018 fdd1 	bl	801976c <__aeabi_ddiv>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	460b      	mov	r3, r1
 8000bce:	4610      	mov	r0, r2
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000bd6:	f018 fc9f 	bl	8019518 <__aeabi_dmul>
 8000bda:	4602      	mov	r2, r0
 8000bdc:	460b      	mov	r3, r1
 8000bde:	4610      	mov	r0, r2
 8000be0:	4619      	mov	r1, r3
 8000be2:	a321      	add	r3, pc, #132	; (adr r3, 8000c68 <calculate_humidityAbsolute+0xdc>)
 8000be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000be8:	f018 fc96 	bl	8019518 <__aeabi_dmul>
 8000bec:	4602      	mov	r2, r0
 8000bee:	460b      	mov	r3, r1
 8000bf0:	ec43 2b17 	vmov	d7, r2, r3
 8000bf4:	eeb0 1a47 	vmov.f32	s2, s14
 8000bf8:	eef0 1a67 	vmov.f32	s3, s15
 8000bfc:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8000c50 <calculate_humidityAbsolute+0xc4>
 8000c00:	f01d ff06 	bl	801ea10 <pow>
 8000c04:	ec51 0b10 	vmov	r0, r1, d0
 8000c08:	a319      	add	r3, pc, #100	; (adr r3, 8000c70 <calculate_humidityAbsolute+0xe4>)
 8000c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c0e:	f018 fc83 	bl	8019518 <__aeabi_dmul>
 8000c12:	4602      	mov	r2, r0
 8000c14:	460b      	mov	r3, r1
 8000c16:	4614      	mov	r4, r2
 8000c18:	461d      	mov	r5, r3
           (273.15 + temperature);
 8000c1a:	a317      	add	r3, pc, #92	; (adr r3, 8000c78 <calculate_humidityAbsolute+0xec>)
 8000c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c20:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000c24:	f018 fac2 	bl	80191ac <__adddf3>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	460b      	mov	r3, r1
    return 6.112 * pow(2.71828, ((17.67 * temperature) / (temperature + 243.5)) * humidityRelative * 2.1674) /
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	4629      	mov	r1, r5
 8000c30:	f018 fd9c 	bl	801976c <__aeabi_ddiv>
 8000c34:	4602      	mov	r2, r0
 8000c36:	460b      	mov	r3, r1
 8000c38:	ec43 2b17 	vmov	d7, r2, r3
}
 8000c3c:	eeb0 0a47 	vmov.f32	s0, s14
 8000c40:	eef0 0a67 	vmov.f32	s1, s15
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bdb0      	pop	{r4, r5, r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	f3af 8000 	nop.w
 8000c50:	95aaf790 	.word	0x95aaf790
 8000c54:	4005bf09 	.word	0x4005bf09
 8000c58:	1eb851ec 	.word	0x1eb851ec
 8000c5c:	4031ab85 	.word	0x4031ab85
 8000c60:	00000000 	.word	0x00000000
 8000c64:	406e7000 	.word	0x406e7000
 8000c68:	cfaacd9f 	.word	0xcfaacd9f
 8000c6c:	400156d5 	.word	0x400156d5
 8000c70:	20c49ba6 	.word	0x20c49ba6
 8000c74:	401872b0 	.word	0x401872b0
 8000c78:	66666666 	.word	0x66666666
 8000c7c:	40711266 	.word	0x40711266

08000c80 <decToBcd>:

extern I2C_HandleTypeDef DS3231_I2C;

uint8_t rtcBuffer[19], rtcBufferSet[17];

uint8_t decToBcd(uint8_t val) {
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	71fb      	strb	r3, [r7, #7]
    return ((val / 10 * 16) + (val % 10));
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	4a0c      	ldr	r2, [pc, #48]	; (8000cc0 <decToBcd+0x40>)
 8000c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c92:	08db      	lsrs	r3, r3, #3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	011b      	lsls	r3, r3, #4
 8000c98:	b2d8      	uxtb	r0, r3
 8000c9a:	79fa      	ldrb	r2, [r7, #7]
 8000c9c:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <decToBcd+0x40>)
 8000c9e:	fba3 1302 	umull	r1, r3, r3, r2
 8000ca2:	08d9      	lsrs	r1, r3, #3
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	440b      	add	r3, r1
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	4403      	add	r3, r0
 8000cb2:	b2db      	uxtb	r3, r3
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	cccccccd 	.word	0xcccccccd

08000cc4 <bcdToDec>:

uint8_t bcdToDec(uint8_t val) {
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
    return ((val / 16 * 10) + (val % 16));
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	091b      	lsrs	r3, r3, #4
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	0092      	lsls	r2, r2, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f003 030f 	and.w	r3, r3, #15
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	4413      	add	r3, r2
 8000ce8:	b2db      	uxtb	r3, r3
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <DS3231_Update>:

void DS3231_Update(void) {
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b084      	sub	sp, #16
 8000cfa:	af02      	add	r7, sp, #8
    uint8_t cmd = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, &cmd, 1, DS3231_I2C_TIMEOUT);
 8000d00:	1dfa      	adds	r2, r7, #7
 8000d02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2301      	movs	r3, #1
 8000d0a:	21d0      	movs	r1, #208	; 0xd0
 8000d0c:	4827      	ldr	r0, [pc, #156]	; (8000dac <DS3231_Update+0xb6>)
 8000d0e:	f00a ff20 	bl	800bb52 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&DS3231_I2C, DS3231_ADDRESS, rtcBuffer, 19, DS3231_I2C_TIMEOUT);
 8000d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d16:	9300      	str	r3, [sp, #0]
 8000d18:	2313      	movs	r3, #19
 8000d1a:	4a25      	ldr	r2, [pc, #148]	; (8000db0 <DS3231_Update+0xba>)
 8000d1c:	21d0      	movs	r1, #208	; 0xd0
 8000d1e:	4823      	ldr	r0, [pc, #140]	; (8000dac <DS3231_Update+0xb6>)
 8000d20:	f00b f814 	bl	800bd4c <HAL_I2C_Master_Receive>
    rtcBufferSet[1] = rtcBuffer[0];
 8000d24:	4b22      	ldr	r3, [pc, #136]	; (8000db0 <DS3231_Update+0xba>)
 8000d26:	781a      	ldrb	r2, [r3, #0]
 8000d28:	4b22      	ldr	r3, [pc, #136]	; (8000db4 <DS3231_Update+0xbe>)
 8000d2a:	705a      	strb	r2, [r3, #1]
    rtcBufferSet[2] = rtcBuffer[1];
 8000d2c:	4b20      	ldr	r3, [pc, #128]	; (8000db0 <DS3231_Update+0xba>)
 8000d2e:	785a      	ldrb	r2, [r3, #1]
 8000d30:	4b20      	ldr	r3, [pc, #128]	; (8000db4 <DS3231_Update+0xbe>)
 8000d32:	709a      	strb	r2, [r3, #2]
    rtcBufferSet[3] = rtcBuffer[2];
 8000d34:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <DS3231_Update+0xba>)
 8000d36:	789a      	ldrb	r2, [r3, #2]
 8000d38:	4b1e      	ldr	r3, [pc, #120]	; (8000db4 <DS3231_Update+0xbe>)
 8000d3a:	70da      	strb	r2, [r3, #3]
    rtcBufferSet[4] = rtcBuffer[3];
 8000d3c:	4b1c      	ldr	r3, [pc, #112]	; (8000db0 <DS3231_Update+0xba>)
 8000d3e:	78da      	ldrb	r2, [r3, #3]
 8000d40:	4b1c      	ldr	r3, [pc, #112]	; (8000db4 <DS3231_Update+0xbe>)
 8000d42:	711a      	strb	r2, [r3, #4]
    rtcBufferSet[5] = rtcBuffer[4];
 8000d44:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <DS3231_Update+0xba>)
 8000d46:	791a      	ldrb	r2, [r3, #4]
 8000d48:	4b1a      	ldr	r3, [pc, #104]	; (8000db4 <DS3231_Update+0xbe>)
 8000d4a:	715a      	strb	r2, [r3, #5]
    rtcBufferSet[6] = rtcBuffer[5];
 8000d4c:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <DS3231_Update+0xba>)
 8000d4e:	795a      	ldrb	r2, [r3, #5]
 8000d50:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <DS3231_Update+0xbe>)
 8000d52:	719a      	strb	r2, [r3, #6]
    rtcBufferSet[7] = rtcBuffer[6];
 8000d54:	4b16      	ldr	r3, [pc, #88]	; (8000db0 <DS3231_Update+0xba>)
 8000d56:	799a      	ldrb	r2, [r3, #6]
 8000d58:	4b16      	ldr	r3, [pc, #88]	; (8000db4 <DS3231_Update+0xbe>)
 8000d5a:	71da      	strb	r2, [r3, #7]
    rtcBufferSet[8] = rtcBuffer[7];
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <DS3231_Update+0xba>)
 8000d5e:	79da      	ldrb	r2, [r3, #7]
 8000d60:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <DS3231_Update+0xbe>)
 8000d62:	721a      	strb	r2, [r3, #8]
    rtcBufferSet[9] = rtcBuffer[8];
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <DS3231_Update+0xba>)
 8000d66:	7a1a      	ldrb	r2, [r3, #8]
 8000d68:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <DS3231_Update+0xbe>)
 8000d6a:	725a      	strb	r2, [r3, #9]
    rtcBufferSet[10] = rtcBuffer[9];
 8000d6c:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <DS3231_Update+0xba>)
 8000d6e:	7a5a      	ldrb	r2, [r3, #9]
 8000d70:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <DS3231_Update+0xbe>)
 8000d72:	729a      	strb	r2, [r3, #10]
    rtcBufferSet[11] = rtcBuffer[10];
 8000d74:	4b0e      	ldr	r3, [pc, #56]	; (8000db0 <DS3231_Update+0xba>)
 8000d76:	7a9a      	ldrb	r2, [r3, #10]
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <DS3231_Update+0xbe>)
 8000d7a:	72da      	strb	r2, [r3, #11]
    rtcBufferSet[12] = rtcBuffer[11];
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <DS3231_Update+0xba>)
 8000d7e:	7ada      	ldrb	r2, [r3, #11]
 8000d80:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <DS3231_Update+0xbe>)
 8000d82:	731a      	strb	r2, [r3, #12]
    rtcBufferSet[13] = rtcBuffer[12];
 8000d84:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <DS3231_Update+0xba>)
 8000d86:	7b1a      	ldrb	r2, [r3, #12]
 8000d88:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <DS3231_Update+0xbe>)
 8000d8a:	735a      	strb	r2, [r3, #13]
    rtcBufferSet[14] = rtcBuffer[13];
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <DS3231_Update+0xba>)
 8000d8e:	7b5a      	ldrb	r2, [r3, #13]
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <DS3231_Update+0xbe>)
 8000d92:	739a      	strb	r2, [r3, #14]
    rtcBufferSet[15] = rtcBuffer[14];
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <DS3231_Update+0xba>)
 8000d96:	7b9a      	ldrb	r2, [r3, #14]
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <DS3231_Update+0xbe>)
 8000d9a:	73da      	strb	r2, [r3, #15]
    rtcBufferSet[16] = rtcBuffer[15];
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <DS3231_Update+0xba>)
 8000d9e:	7bda      	ldrb	r2, [r3, #15]
 8000da0:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <DS3231_Update+0xbe>)
 8000da2:	741a      	strb	r2, [r3, #16]
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200002bc 	.word	0x200002bc
 8000db0:	20000280 	.word	0x20000280
 8000db4:	20000294 	.word	0x20000294

08000db8 <DS3231_getSec>:

uint8_t DS3231_getSec(void) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000dbc:	f7ff ff9b 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[0]);
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <DS3231_getSec+0x18>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ff7d 	bl	8000cc4 <bcdToDec>
 8000dca:	4603      	mov	r3, r0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000280 	.word	0x20000280

08000dd4 <DS3231_getMin>:

uint8_t DS3231_getMin(void) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000dd8:	f7ff ff8d 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[1]);
 8000ddc:	4b03      	ldr	r3, [pc, #12]	; (8000dec <DS3231_getMin+0x18>)
 8000dde:	785b      	ldrb	r3, [r3, #1]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ff6f 	bl	8000cc4 <bcdToDec>
 8000de6:	4603      	mov	r3, r0
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000280 	.word	0x20000280

08000df0 <DS3231_getHrs>:

uint8_t DS3231_getHrs(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000df4:	f7ff ff7f 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[2]);
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <DS3231_getHrs+0x18>)
 8000dfa:	789b      	ldrb	r3, [r3, #2]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ff61 	bl	8000cc4 <bcdToDec>
 8000e02:	4603      	mov	r3, r0
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000280 	.word	0x20000280

08000e0c <DS3231_getDay>:

uint8_t DS3231_getDay(void) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e10:	f7ff ff71 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[3]);
 8000e14:	4b03      	ldr	r3, [pc, #12]	; (8000e24 <DS3231_getDay+0x18>)
 8000e16:	78db      	ldrb	r3, [r3, #3]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff53 	bl	8000cc4 <bcdToDec>
 8000e1e:	4603      	mov	r3, r0
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20000280 	.word	0x20000280

08000e28 <DS3231_getDate>:

uint8_t DS3231_getDate(void) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e2c:	f7ff ff63 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[4]);
 8000e30:	4b03      	ldr	r3, [pc, #12]	; (8000e40 <DS3231_getDate+0x18>)
 8000e32:	791b      	ldrb	r3, [r3, #4]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff ff45 	bl	8000cc4 <bcdToDec>
 8000e3a:	4603      	mov	r3, r0
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000280 	.word	0x20000280

08000e44 <DS3231_getMonth>:

uint8_t DS3231_getMonth(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e48:	f7ff ff55 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[5]);
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <DS3231_getMonth+0x18>)
 8000e4e:	795b      	ldrb	r3, [r3, #5]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff37 	bl	8000cc4 <bcdToDec>
 8000e56:	4603      	mov	r3, r0
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000280 	.word	0x20000280

08000e60 <DS3231_getYear>:

uint8_t DS3231_getYear(void) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e64:	f7ff ff47 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[6]);
 8000e68:	4b03      	ldr	r3, [pc, #12]	; (8000e78 <DS3231_getYear+0x18>)
 8000e6a:	799b      	ldrb	r3, [r3, #6]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff29 	bl	8000cc4 <bcdToDec>
 8000e72:	4603      	mov	r3, r0
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000280 	.word	0x20000280

08000e7c <DS3231_getAlarm1Sec>:

uint8_t DS3231_getAlarm1Sec(void) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e80:	f7ff ff39 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[7]);
 8000e84:	4b03      	ldr	r3, [pc, #12]	; (8000e94 <DS3231_getAlarm1Sec+0x18>)
 8000e86:	79db      	ldrb	r3, [r3, #7]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff1b 	bl	8000cc4 <bcdToDec>
 8000e8e:	4603      	mov	r3, r0
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000280 	.word	0x20000280

08000e98 <DS3231_getAlarm1Min>:

uint8_t DS3231_getAlarm1Min(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e9c:	f7ff ff2b 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[8]);
 8000ea0:	4b03      	ldr	r3, [pc, #12]	; (8000eb0 <DS3231_getAlarm1Min+0x18>)
 8000ea2:	7a1b      	ldrb	r3, [r3, #8]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff0d 	bl	8000cc4 <bcdToDec>
 8000eaa:	4603      	mov	r3, r0
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000280 	.word	0x20000280

08000eb4 <DS3231_getAlarm1Hour>:

uint8_t DS3231_getAlarm1Hour(void) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000eb8:	f7ff ff1d 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[9]);
 8000ebc:	4b03      	ldr	r3, [pc, #12]	; (8000ecc <DS3231_getAlarm1Hour+0x18>)
 8000ebe:	7a5b      	ldrb	r3, [r3, #9]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff feff 	bl	8000cc4 <bcdToDec>
 8000ec6:	4603      	mov	r3, r0
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000280 	.word	0x20000280

08000ed0 <DS3231_getAlarm1Day>:

uint8_t DS3231_getAlarm1Day(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000ed4:	f7ff ff0f 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[10]);
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <DS3231_getAlarm1Day+0x18>)
 8000eda:	7a9b      	ldrb	r3, [r3, #10]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff fef1 	bl	8000cc4 <bcdToDec>
 8000ee2:	4603      	mov	r3, r0
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000280 	.word	0x20000280

08000eec <DS3231_getAlarm1Date>:

uint8_t DS3231_getAlarm1Date(void) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000ef0:	f7ff ff01 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[11]);
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <DS3231_getAlarm1Date+0x18>)
 8000ef6:	7adb      	ldrb	r3, [r3, #11]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fee3 	bl	8000cc4 <bcdToDec>
 8000efe:	4603      	mov	r3, r0
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000280 	.word	0x20000280

08000f08 <DS3231_getAlarm2Min>:

uint8_t DS3231_getAlarm2Min(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f0c:	f7ff fef3 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[12]);
 8000f10:	4b03      	ldr	r3, [pc, #12]	; (8000f20 <DS3231_getAlarm2Min+0x18>)
 8000f12:	7b1b      	ldrb	r3, [r3, #12]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fed5 	bl	8000cc4 <bcdToDec>
 8000f1a:	4603      	mov	r3, r0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000280 	.word	0x20000280

08000f24 <DS3231_getAlarm2Hour>:

uint8_t DS3231_getAlarm2Hour(void) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f28:	f7ff fee5 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[13]);
 8000f2c:	4b03      	ldr	r3, [pc, #12]	; (8000f3c <DS3231_getAlarm2Hour+0x18>)
 8000f2e:	7b5b      	ldrb	r3, [r3, #13]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fec7 	bl	8000cc4 <bcdToDec>
 8000f36:	4603      	mov	r3, r0
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000280 	.word	0x20000280

08000f40 <DS3231_getAlarm2Day>:

uint8_t DS3231_getAlarm2Day(void) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f44:	f7ff fed7 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[14]);
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <DS3231_getAlarm2Day+0x18>)
 8000f4a:	7b9b      	ldrb	r3, [r3, #14]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff feb9 	bl	8000cc4 <bcdToDec>
 8000f52:	4603      	mov	r3, r0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000280 	.word	0x20000280

08000f5c <DS3231_getAlarm2Date>:

uint8_t DS3231_getAlarm2Date(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f60:	f7ff fec9 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[15]);
 8000f64:	4b03      	ldr	r3, [pc, #12]	; (8000f74 <DS3231_getAlarm2Date+0x18>)
 8000f66:	7bdb      	ldrb	r3, [r3, #15]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff feab 	bl	8000cc4 <bcdToDec>
 8000f6e:	4603      	mov	r3, r0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000280 	.word	0x20000280

08000f78 <DS3231_getTemp>:

double DS3231_getTemp(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f7e:	f7ff feba 	bl	8000cf6 <DS3231_Update>
    uint8_t tempMSB = rtcBuffer[17];
 8000f82:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <DS3231_getTemp+0x88>)
 8000f84:	7c5b      	ldrb	r3, [r3, #17]
 8000f86:	73fb      	strb	r3, [r7, #15]
    uint8_t tempLSB = rtcBuffer[18];
 8000f88:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <DS3231_getTemp+0x88>)
 8000f8a:	7c9b      	ldrb	r3, [r3, #18]
 8000f8c:	73bb      	strb	r3, [r7, #14]
    double t = 0.0;
 8000f8e:	f04f 0200 	mov.w	r2, #0
 8000f92:	f04f 0300 	mov.w	r3, #0
 8000f96:	e9c7 2300 	strd	r2, r3, [r7]
    tempLSB >>= 6;
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	099b      	lsrs	r3, r3, #6
 8000f9e:	73bb      	strb	r3, [r7, #14]
    tempLSB &= 0x03;
 8000fa0:	7bbb      	ldrb	r3, [r7, #14]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	73bb      	strb	r3, [r7, #14]
    t = ((double) tempLSB);
 8000fa8:	7bbb      	ldrb	r3, [r7, #14]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f018 fa3a 	bl	8019424 <__aeabi_ui2d>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	e9c7 2300 	strd	r2, r3, [r7]
    t *= 0.25;
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <DS3231_getTemp+0x8c>)
 8000fbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fc2:	f018 faa9 	bl	8019518 <__aeabi_dmul>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	e9c7 2300 	strd	r2, r3, [r7]
    t += tempMSB;
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f018 fa37 	bl	8019444 <__aeabi_i2d>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fde:	f018 f8e5 	bl	80191ac <__adddf3>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	e9c7 2300 	strd	r2, r3, [r7]
    return t;
 8000fea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fee:	ec43 2b17 	vmov	d7, r2, r3
}
 8000ff2:	eeb0 0a47 	vmov.f32	s0, s14
 8000ff6:	eef0 0a67 	vmov.f32	s1, s15
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000280 	.word	0x20000280
 8001004:	3fd00000 	.word	0x3fd00000

08001008 <DS3231_setSec>:

void DS3231_setSec(uint8_t value) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af02      	add	r7, sp, #8
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001012:	f7ff fe70 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[1] = decToBcd(value);
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fe31 	bl	8000c80 <decToBcd>
 800101e:	4603      	mov	r3, r0
 8001020:	461a      	mov	r2, r3
 8001022:	4b07      	ldr	r3, [pc, #28]	; (8001040 <DS3231_setSec+0x38>)
 8001024:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001026:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2311      	movs	r3, #17
 800102e:	4a04      	ldr	r2, [pc, #16]	; (8001040 <DS3231_setSec+0x38>)
 8001030:	21d0      	movs	r1, #208	; 0xd0
 8001032:	4804      	ldr	r0, [pc, #16]	; (8001044 <DS3231_setSec+0x3c>)
 8001034:	f00a fd8d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000294 	.word	0x20000294
 8001044:	200002bc 	.word	0x200002bc

08001048 <DS3231_setMin>:

void DS3231_setMin(uint8_t value) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001052:	f7ff fe50 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[2] = decToBcd(value);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fe11 	bl	8000c80 <decToBcd>
 800105e:	4603      	mov	r3, r0
 8001060:	461a      	mov	r2, r3
 8001062:	4b07      	ldr	r3, [pc, #28]	; (8001080 <DS3231_setMin+0x38>)
 8001064:	709a      	strb	r2, [r3, #2]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2311      	movs	r3, #17
 800106e:	4a04      	ldr	r2, [pc, #16]	; (8001080 <DS3231_setMin+0x38>)
 8001070:	21d0      	movs	r1, #208	; 0xd0
 8001072:	4804      	ldr	r0, [pc, #16]	; (8001084 <DS3231_setMin+0x3c>)
 8001074:	f00a fd6d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000294 	.word	0x20000294
 8001084:	200002bc 	.word	0x200002bc

08001088 <DS3231_setHrs>:

void DS3231_setHrs(uint8_t value) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af02      	add	r7, sp, #8
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001092:	f7ff fe30 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[3] = decToBcd(value);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fdf1 	bl	8000c80 <decToBcd>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <DS3231_setHrs+0x38>)
 80010a4:	70da      	strb	r2, [r3, #3]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80010a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2311      	movs	r3, #17
 80010ae:	4a04      	ldr	r2, [pc, #16]	; (80010c0 <DS3231_setHrs+0x38>)
 80010b0:	21d0      	movs	r1, #208	; 0xd0
 80010b2:	4804      	ldr	r0, [pc, #16]	; (80010c4 <DS3231_setHrs+0x3c>)
 80010b4:	f00a fd4d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000294 	.word	0x20000294
 80010c4:	200002bc 	.word	0x200002bc

080010c8 <DS3231_setDay>:

void DS3231_setDay(uint8_t value) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af02      	add	r7, sp, #8
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80010d2:	f7ff fe10 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[4] = decToBcd(value);
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fdd1 	bl	8000c80 <decToBcd>
 80010de:	4603      	mov	r3, r0
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b07      	ldr	r3, [pc, #28]	; (8001100 <DS3231_setDay+0x38>)
 80010e4:	711a      	strb	r2, [r3, #4]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80010e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	2311      	movs	r3, #17
 80010ee:	4a04      	ldr	r2, [pc, #16]	; (8001100 <DS3231_setDay+0x38>)
 80010f0:	21d0      	movs	r1, #208	; 0xd0
 80010f2:	4804      	ldr	r0, [pc, #16]	; (8001104 <DS3231_setDay+0x3c>)
 80010f4:	f00a fd2d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000294 	.word	0x20000294
 8001104:	200002bc 	.word	0x200002bc

08001108 <DS3231_setDate>:

void DS3231_setDate(uint8_t value) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af02      	add	r7, sp, #8
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001112:	f7ff fdf0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[5] = decToBcd(value);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fdb1 	bl	8000c80 <decToBcd>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	4b07      	ldr	r3, [pc, #28]	; (8001140 <DS3231_setDate+0x38>)
 8001124:	715a      	strb	r2, [r3, #5]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001126:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2311      	movs	r3, #17
 800112e:	4a04      	ldr	r2, [pc, #16]	; (8001140 <DS3231_setDate+0x38>)
 8001130:	21d0      	movs	r1, #208	; 0xd0
 8001132:	4804      	ldr	r0, [pc, #16]	; (8001144 <DS3231_setDate+0x3c>)
 8001134:	f00a fd0d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000294 	.word	0x20000294
 8001144:	200002bc 	.word	0x200002bc

08001148 <DS3231_setMonth>:

void DS3231_setMonth(uint8_t value) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af02      	add	r7, sp, #8
 800114e:	4603      	mov	r3, r0
 8001150:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001152:	f7ff fdd0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[6] = decToBcd(value);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fd91 	bl	8000c80 <decToBcd>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	4b07      	ldr	r3, [pc, #28]	; (8001180 <DS3231_setMonth+0x38>)
 8001164:	719a      	strb	r2, [r3, #6]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001166:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2311      	movs	r3, #17
 800116e:	4a04      	ldr	r2, [pc, #16]	; (8001180 <DS3231_setMonth+0x38>)
 8001170:	21d0      	movs	r1, #208	; 0xd0
 8001172:	4804      	ldr	r0, [pc, #16]	; (8001184 <DS3231_setMonth+0x3c>)
 8001174:	f00a fced 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000294 	.word	0x20000294
 8001184:	200002bc 	.word	0x200002bc

08001188 <DS3231_setYear>:

void DS3231_setYear(uint8_t value) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af02      	add	r7, sp, #8
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001192:	f7ff fdb0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[7] = decToBcd(value);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fd71 	bl	8000c80 <decToBcd>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <DS3231_setYear+0x38>)
 80011a4:	71da      	strb	r2, [r3, #7]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80011a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2311      	movs	r3, #17
 80011ae:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <DS3231_setYear+0x38>)
 80011b0:	21d0      	movs	r1, #208	; 0xd0
 80011b2:	4804      	ldr	r0, [pc, #16]	; (80011c4 <DS3231_setYear+0x3c>)
 80011b4:	f00a fccd 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000294 	.word	0x20000294
 80011c4:	200002bc 	.word	0x200002bc

080011c8 <DS3231_setAlarm1Sec>:

void DS3231_setAlarm1Sec(uint8_t value) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af02      	add	r7, sp, #8
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80011d2:	f7ff fd90 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[8] = decToBcd(value);
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fd51 	bl	8000c80 <decToBcd>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b07      	ldr	r3, [pc, #28]	; (8001200 <DS3231_setAlarm1Sec+0x38>)
 80011e4:	721a      	strb	r2, [r3, #8]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80011e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2311      	movs	r3, #17
 80011ee:	4a04      	ldr	r2, [pc, #16]	; (8001200 <DS3231_setAlarm1Sec+0x38>)
 80011f0:	21d0      	movs	r1, #208	; 0xd0
 80011f2:	4804      	ldr	r0, [pc, #16]	; (8001204 <DS3231_setAlarm1Sec+0x3c>)
 80011f4:	f00a fcad 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000294 	.word	0x20000294
 8001204:	200002bc 	.word	0x200002bc

08001208 <DS3231_setAlarm1Min>:

void DS3231_setAlarm1Min(uint8_t value) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af02      	add	r7, sp, #8
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001212:	f7ff fd70 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[9] = decToBcd(value);
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff fd31 	bl	8000c80 <decToBcd>
 800121e:	4603      	mov	r3, r0
 8001220:	461a      	mov	r2, r3
 8001222:	4b07      	ldr	r3, [pc, #28]	; (8001240 <DS3231_setAlarm1Min+0x38>)
 8001224:	725a      	strb	r2, [r3, #9]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2311      	movs	r3, #17
 800122e:	4a04      	ldr	r2, [pc, #16]	; (8001240 <DS3231_setAlarm1Min+0x38>)
 8001230:	21d0      	movs	r1, #208	; 0xd0
 8001232:	4804      	ldr	r0, [pc, #16]	; (8001244 <DS3231_setAlarm1Min+0x3c>)
 8001234:	f00a fc8d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000294 	.word	0x20000294
 8001244:	200002bc 	.word	0x200002bc

08001248 <DS3231_setAlarm1Hour>:

void DS3231_setAlarm1Hour(uint8_t value) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af02      	add	r7, sp, #8
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001252:	f7ff fd50 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[10] = decToBcd(value);
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fd11 	bl	8000c80 <decToBcd>
 800125e:	4603      	mov	r3, r0
 8001260:	461a      	mov	r2, r3
 8001262:	4b07      	ldr	r3, [pc, #28]	; (8001280 <DS3231_setAlarm1Hour+0x38>)
 8001264:	729a      	strb	r2, [r3, #10]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2311      	movs	r3, #17
 800126e:	4a04      	ldr	r2, [pc, #16]	; (8001280 <DS3231_setAlarm1Hour+0x38>)
 8001270:	21d0      	movs	r1, #208	; 0xd0
 8001272:	4804      	ldr	r0, [pc, #16]	; (8001284 <DS3231_setAlarm1Hour+0x3c>)
 8001274:	f00a fc6d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000294 	.word	0x20000294
 8001284:	200002bc 	.word	0x200002bc

08001288 <DS3231_setAlarm1Day>:

void DS3231_setAlarm1Day(uint8_t value) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af02      	add	r7, sp, #8
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001292:	f7ff fd30 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[11] = decToBcd(value);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fcf1 	bl	8000c80 <decToBcd>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <DS3231_setAlarm1Day+0x38>)
 80012a4:	72da      	strb	r2, [r3, #11]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80012a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2311      	movs	r3, #17
 80012ae:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <DS3231_setAlarm1Day+0x38>)
 80012b0:	21d0      	movs	r1, #208	; 0xd0
 80012b2:	4804      	ldr	r0, [pc, #16]	; (80012c4 <DS3231_setAlarm1Day+0x3c>)
 80012b4:	f00a fc4d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000294 	.word	0x20000294
 80012c4:	200002bc 	.word	0x200002bc

080012c8 <DS3231_setAlarm1Date>:

void DS3231_setAlarm1Date(uint8_t value) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80012d2:	f7ff fd10 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[12] = decToBcd(value);
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fcd1 	bl	8000c80 <decToBcd>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b07      	ldr	r3, [pc, #28]	; (8001300 <DS3231_setAlarm1Date+0x38>)
 80012e4:	731a      	strb	r2, [r3, #12]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80012e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2311      	movs	r3, #17
 80012ee:	4a04      	ldr	r2, [pc, #16]	; (8001300 <DS3231_setAlarm1Date+0x38>)
 80012f0:	21d0      	movs	r1, #208	; 0xd0
 80012f2:	4804      	ldr	r0, [pc, #16]	; (8001304 <DS3231_setAlarm1Date+0x3c>)
 80012f4:	f00a fc2d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000294 	.word	0x20000294
 8001304:	200002bc 	.word	0x200002bc

08001308 <DS3231_setAlarm2Min>:

void DS3231_setAlarm2Min(uint8_t value) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af02      	add	r7, sp, #8
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001312:	f7ff fcf0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[13] = decToBcd(value);
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fcb1 	bl	8000c80 <decToBcd>
 800131e:	4603      	mov	r3, r0
 8001320:	461a      	mov	r2, r3
 8001322:	4b07      	ldr	r3, [pc, #28]	; (8001340 <DS3231_setAlarm2Min+0x38>)
 8001324:	735a      	strb	r2, [r3, #13]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2311      	movs	r3, #17
 800132e:	4a04      	ldr	r2, [pc, #16]	; (8001340 <DS3231_setAlarm2Min+0x38>)
 8001330:	21d0      	movs	r1, #208	; 0xd0
 8001332:	4804      	ldr	r0, [pc, #16]	; (8001344 <DS3231_setAlarm2Min+0x3c>)
 8001334:	f00a fc0d 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001338:	bf00      	nop
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20000294 	.word	0x20000294
 8001344:	200002bc 	.word	0x200002bc

08001348 <DS3231_setAlarm2Hour>:

void DS3231_setAlarm2Hour(uint8_t value) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af02      	add	r7, sp, #8
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001352:	f7ff fcd0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[14] = decToBcd(value);
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fc91 	bl	8000c80 <decToBcd>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	4b07      	ldr	r3, [pc, #28]	; (8001380 <DS3231_setAlarm2Hour+0x38>)
 8001364:	739a      	strb	r2, [r3, #14]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2311      	movs	r3, #17
 800136e:	4a04      	ldr	r2, [pc, #16]	; (8001380 <DS3231_setAlarm2Hour+0x38>)
 8001370:	21d0      	movs	r1, #208	; 0xd0
 8001372:	4804      	ldr	r0, [pc, #16]	; (8001384 <DS3231_setAlarm2Hour+0x3c>)
 8001374:	f00a fbed 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000294 	.word	0x20000294
 8001384:	200002bc 	.word	0x200002bc

08001388 <DS3231_setAlarm2Day>:

void DS3231_setAlarm2Day(uint8_t value) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af02      	add	r7, sp, #8
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001392:	f7ff fcb0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[15] = decToBcd(value);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fc71 	bl	8000c80 <decToBcd>
 800139e:	4603      	mov	r3, r0
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <DS3231_setAlarm2Day+0x38>)
 80013a4:	73da      	strb	r2, [r3, #15]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80013a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2311      	movs	r3, #17
 80013ae:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <DS3231_setAlarm2Day+0x38>)
 80013b0:	21d0      	movs	r1, #208	; 0xd0
 80013b2:	4804      	ldr	r0, [pc, #16]	; (80013c4 <DS3231_setAlarm2Day+0x3c>)
 80013b4:	f00a fbcd 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000294 	.word	0x20000294
 80013c4:	200002bc 	.word	0x200002bc

080013c8 <DS3231_setAlarm2Date>:

void DS3231_setAlarm2Date(uint8_t value) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80013d2:	f7ff fc90 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[16] = decToBcd(value);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fc51 	bl	8000c80 <decToBcd>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <DS3231_setAlarm2Date+0x38>)
 80013e4:	741a      	strb	r2, [r3, #16]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80013e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2311      	movs	r3, #17
 80013ee:	4a04      	ldr	r2, [pc, #16]	; (8001400 <DS3231_setAlarm2Date+0x38>)
 80013f0:	21d0      	movs	r1, #208	; 0xd0
 80013f2:	4804      	ldr	r0, [pc, #16]	; (8001404 <DS3231_setAlarm2Date+0x3c>)
 80013f4:	f00a fbad 	bl	800bb52 <HAL_I2C_Master_Transmit>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000294 	.word	0x20000294
 8001404:	200002bc 	.word	0x200002bc

08001408 <DS3231_getUnix>:

uint64_t DS3231_getUnix(uint64_t zoneCorrection) {
 8001408:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800140c:	b088      	sub	sp, #32
 800140e:	af00      	add	r7, sp, #0
 8001410:	e9c7 0100 	strd	r0, r1, [r7]
    uint8_t timeYear = DS3231_getYear();
 8001414:	f7ff fd24 	bl	8000e60 <DS3231_getYear>
 8001418:	4603      	mov	r3, r0
 800141a:	773b      	strb	r3, [r7, #28]
    uint8_t timeMonth = DS3231_getMonth();
 800141c:	f7ff fd12 	bl	8000e44 <DS3231_getMonth>
 8001420:	4603      	mov	r3, r0
 8001422:	76fb      	strb	r3, [r7, #27]
    uint8_t timeDate = DS3231_getDate();
 8001424:	f7ff fd00 	bl	8000e28 <DS3231_getDate>
 8001428:	4603      	mov	r3, r0
 800142a:	76bb      	strb	r3, [r7, #26]
    uint8_t timeHour = DS3231_getHrs();
 800142c:	f7ff fce0 	bl	8000df0 <DS3231_getHrs>
 8001430:	4603      	mov	r3, r0
 8001432:	767b      	strb	r3, [r7, #25]
    uint8_t timeMin = DS3231_getMin();
 8001434:	f7ff fcce 	bl	8000dd4 <DS3231_getMin>
 8001438:	4603      	mov	r3, r0
 800143a:	763b      	strb	r3, [r7, #24]
    uint8_t timeSec = DS3231_getSec();
 800143c:	f7ff fcbc 	bl	8000db8 <DS3231_getSec>
 8001440:	4603      	mov	r3, r0
 8001442:	75fb      	strb	r3, [r7, #23]

    const uint8_t dim[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8001444:	4a35      	ldr	r2, [pc, #212]	; (800151c <DS3231_getUnix+0x114>)
 8001446:	f107 0308 	add.w	r3, r7, #8
 800144a:	ca07      	ldmia	r2, {r0, r1, r2}
 800144c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t dc;
    dc = timeDate;
 8001450:	7ebb      	ldrb	r3, [r7, #26]
 8001452:	83fb      	strh	r3, [r7, #30]
    for (uint8_t i = 0; i < (timeMonth - 1); i++)
 8001454:	2300      	movs	r3, #0
 8001456:	777b      	strb	r3, [r7, #29]
 8001458:	e00b      	b.n	8001472 <DS3231_getUnix+0x6a>
        dc += dim[i];
 800145a:	7f7b      	ldrb	r3, [r7, #29]
 800145c:	3320      	adds	r3, #32
 800145e:	443b      	add	r3, r7
 8001460:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001464:	b29a      	uxth	r2, r3
 8001466:	8bfb      	ldrh	r3, [r7, #30]
 8001468:	4413      	add	r3, r2
 800146a:	83fb      	strh	r3, [r7, #30]
    for (uint8_t i = 0; i < (timeMonth - 1); i++)
 800146c:	7f7b      	ldrb	r3, [r7, #29]
 800146e:	3301      	adds	r3, #1
 8001470:	777b      	strb	r3, [r7, #29]
 8001472:	7f7a      	ldrb	r2, [r7, #29]
 8001474:	7efb      	ldrb	r3, [r7, #27]
 8001476:	3b01      	subs	r3, #1
 8001478:	429a      	cmp	r2, r3
 800147a:	dbee      	blt.n	800145a <DS3231_getUnix+0x52>
    if ((timeMonth > 2) && (((timeYear) % 4) == 0))
 800147c:	7efb      	ldrb	r3, [r7, #27]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d908      	bls.n	8001494 <DS3231_getUnix+0x8c>
 8001482:	7f3b      	ldrb	r3, [r7, #28]
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d102      	bne.n	8001494 <DS3231_getUnix+0x8c>
        ++dc;
 800148e:	8bfb      	ldrh	r3, [r7, #30]
 8001490:	3301      	adds	r3, #1
 8001492:	83fb      	strh	r3, [r7, #30]
    dc = dc + (365 * (timeYear)) + (((timeYear) + 3) / 4) - 1;
 8001494:	7f3b      	ldrb	r3, [r7, #28]
 8001496:	b29b      	uxth	r3, r3
 8001498:	461a      	mov	r2, r3
 800149a:	00d2      	lsls	r2, r2, #3
 800149c:	441a      	add	r2, r3
 800149e:	00d2      	lsls	r2, r2, #3
 80014a0:	4413      	add	r3, r2
 80014a2:	461a      	mov	r2, r3
 80014a4:	0091      	lsls	r1, r2, #2
 80014a6:	461a      	mov	r2, r3
 80014a8:	460b      	mov	r3, r1
 80014aa:	4413      	add	r3, r2
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	8bfb      	ldrh	r3, [r7, #30]
 80014b0:	4413      	add	r3, r2
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	7f3b      	ldrb	r3, [r7, #28]
 80014b6:	3303      	adds	r3, #3
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	da00      	bge.n	80014be <DS3231_getUnix+0xb6>
 80014bc:	3303      	adds	r3, #3
 80014be:	109b      	asrs	r3, r3, #2
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	4413      	add	r3, r2
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	3b01      	subs	r3, #1
 80014c8:	83fb      	strh	r3, [r7, #30]
    return ((((((dc * 24L) + timeHour) * 60) + timeMin) * 60) + timeSec) + 946684800 + zoneCorrection;
 80014ca:	8bfa      	ldrh	r2, [r7, #30]
 80014cc:	4613      	mov	r3, r2
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4413      	add	r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	461a      	mov	r2, r3
 80014d6:	7e7b      	ldrb	r3, [r7, #25]
 80014d8:	441a      	add	r2, r3
 80014da:	4613      	mov	r3, r2
 80014dc:	011b      	lsls	r3, r3, #4
 80014de:	1a9b      	subs	r3, r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	461a      	mov	r2, r3
 80014e4:	7e3b      	ldrb	r3, [r7, #24]
 80014e6:	441a      	add	r2, r3
 80014e8:	4613      	mov	r3, r2
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	1a9b      	subs	r3, r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	461a      	mov	r2, r3
 80014f2:	7dfb      	ldrb	r3, [r7, #23]
 80014f4:	441a      	add	r2, r3
 80014f6:	4b0a      	ldr	r3, [pc, #40]	; (8001520 <DS3231_getUnix+0x118>)
 80014f8:	4413      	add	r3, r2
 80014fa:	17da      	asrs	r2, r3, #31
 80014fc:	461c      	mov	r4, r3
 80014fe:	4615      	mov	r5, r2
 8001500:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001504:	eb14 0802 	adds.w	r8, r4, r2
 8001508:	eb45 0903 	adc.w	r9, r5, r3
 800150c:	4642      	mov	r2, r8
 800150e:	464b      	mov	r3, r9
}
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	3720      	adds	r7, #32
 8001516:	46bd      	mov	sp, r7
 8001518:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800151c:	0805265c 	.word	0x0805265c
 8001520:	386d4380 	.word	0x386d4380

08001524 <normalize>:

double normalize(double v) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	ed87 0b00 	vstr	d0, [r7]
    v = v - floor(v);
 800152e:	ed97 0b00 	vldr	d0, [r7]
 8001532:	f01d f9ed 	bl	801e910 <floor>
 8001536:	ec53 2b10 	vmov	r2, r3, d0
 800153a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800153e:	f017 fe33 	bl	80191a8 <__aeabi_dsub>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	e9c7 2300 	strd	r2, r3, [r7]
    if (v < 0)
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001556:	f018 fa51 	bl	80199fc <__aeabi_dcmplt>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00a      	beq.n	8001576 <normalize+0x52>
        v = v + 1;
 8001560:	f04f 0200 	mov.w	r2, #0
 8001564:	4b09      	ldr	r3, [pc, #36]	; (800158c <normalize+0x68>)
 8001566:	e9d7 0100 	ldrd	r0, r1, [r7]
 800156a:	f017 fe1f 	bl	80191ac <__adddf3>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	e9c7 2300 	strd	r2, r3, [r7]
    return v;
 8001576:	e9d7 2300 	ldrd	r2, r3, [r7]
 800157a:	ec43 2b17 	vmov	d7, r2, r3
}
 800157e:	eeb0 0a47 	vmov.f32	s0, s14
 8001582:	eef0 0a67 	vmov.f32	s1, s15
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	3ff00000 	.word	0x3ff00000

08001590 <DS3231_getMoonDay>:

float DS3231_getMoonDay(void) {
 8001590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001594:	b0a0      	sub	sp, #128	; 0x80
 8001596:	af00      	add	r7, sp, #0
    uint16_t Y = DS3231_getYear() + 2000;
 8001598:	f7ff fc62 	bl	8000e60 <DS3231_getYear>
 800159c:	4603      	mov	r3, r0
 800159e:	b29b      	uxth	r3, r3
 80015a0:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80015a4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
    uint8_t M = DS3231_getMonth();
 80015a8:	f7ff fc4c 	bl	8000e44 <DS3231_getMonth>
 80015ac:	4603      	mov	r3, r0
 80015ae:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
    uint8_t D = DS3231_getDate();
 80015b2:	f7ff fc39 	bl	8000e28 <DS3231_getDate>
 80015b6:	4603      	mov	r3, r0
 80015b8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
    float moonDay;
    double I;
    uint64_t YY, MM, K1, K2, K3, JD;
    YY = Y - floor((12 - M) / 10);
 80015bc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80015c0:	4618      	mov	r0, r3
 80015c2:	f017 ff3f 	bl	8019444 <__aeabi_i2d>
 80015c6:	4604      	mov	r4, r0
 80015c8:	460d      	mov	r5, r1
 80015ca:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80015ce:	f1c3 010c 	rsb	r1, r3, #12
 80015d2:	4b99      	ldr	r3, [pc, #612]	; (8001838 <DS3231_getMoonDay+0x2a8>)
 80015d4:	fb83 2301 	smull	r2, r3, r3, r1
 80015d8:	109a      	asrs	r2, r3, #2
 80015da:	17cb      	asrs	r3, r1, #31
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	4618      	mov	r0, r3
 80015e0:	f017 ff30 	bl	8019444 <__aeabi_i2d>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4620      	mov	r0, r4
 80015ea:	4629      	mov	r1, r5
 80015ec:	f017 fddc 	bl	80191a8 <__aeabi_dsub>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f018 faee 	bl	8019bd8 <__aeabi_d2ulz>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    MM = M + 9;
 8001604:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8001608:	3309      	adds	r3, #9
 800160a:	17da      	asrs	r2, r3, #31
 800160c:	61bb      	str	r3, [r7, #24]
 800160e:	61fa      	str	r2, [r7, #28]
 8001610:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001614:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    if (MM >= 12) {
 8001618:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800161c:	2a0c      	cmp	r2, #12
 800161e:	f173 0300 	sbcs.w	r3, r3, #0
 8001622:	d30b      	bcc.n	800163c <DS3231_getMoonDay+0xac>
        MM = MM - 12;
 8001624:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001628:	f1b2 010c 	subs.w	r1, r2, #12
 800162c:	6139      	str	r1, [r7, #16]
 800162e:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001638:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    }
    K1 = floor(365.25 * (YY + 4712));
 800163c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001640:	f241 2168 	movw	r1, #4712	; 0x1268
 8001644:	1851      	adds	r1, r2, r1
 8001646:	6339      	str	r1, [r7, #48]	; 0x30
 8001648:	f143 0300 	adc.w	r3, r3, #0
 800164c:	637b      	str	r3, [r7, #52]	; 0x34
 800164e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001652:	f017 ff2b 	bl	80194ac <__aeabi_ul2d>
 8001656:	a36e      	add	r3, pc, #440	; (adr r3, 8001810 <DS3231_getMoonDay+0x280>)
 8001658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165c:	f017 ff5c 	bl	8019518 <__aeabi_dmul>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
 8001664:	ec43 2b17 	vmov	d7, r2, r3
 8001668:	eeb0 0a47 	vmov.f32	s0, s14
 800166c:	eef0 0a67 	vmov.f32	s1, s15
 8001670:	f01d f94e 	bl	801e910 <floor>
 8001674:	ec53 2b10 	vmov	r2, r3, d0
 8001678:	4610      	mov	r0, r2
 800167a:	4619      	mov	r1, r3
 800167c:	f018 faac 	bl	8019bd8 <__aeabi_d2ulz>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    K2 = floor(30.6 * MM + 0.5);
 8001688:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800168c:	f017 ff0e 	bl	80194ac <__aeabi_ul2d>
 8001690:	a361      	add	r3, pc, #388	; (adr r3, 8001818 <DS3231_getMoonDay+0x288>)
 8001692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001696:	f017 ff3f 	bl	8019518 <__aeabi_dmul>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	4b65      	ldr	r3, [pc, #404]	; (800183c <DS3231_getMoonDay+0x2ac>)
 80016a8:	f017 fd80 	bl	80191ac <__adddf3>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	ec43 2b17 	vmov	d7, r2, r3
 80016b4:	eeb0 0a47 	vmov.f32	s0, s14
 80016b8:	eef0 0a67 	vmov.f32	s1, s15
 80016bc:	f01d f928 	bl	801e910 <floor>
 80016c0:	ec53 2b10 	vmov	r2, r3, d0
 80016c4:	4610      	mov	r0, r2
 80016c6:	4619      	mov	r1, r3
 80016c8:	f018 fa86 	bl	8019bd8 <__aeabi_d2ulz>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    K3 = floor(floor((YY / 100) + 49) * 0.75) - 38;
 80016d4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80016d8:	f04f 0264 	mov.w	r2, #100	; 0x64
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	f018 fa98 	bl	8019c14 <__aeabi_uldivmod>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	f112 0131 	adds.w	r1, r2, #49	; 0x31
 80016ec:	62b9      	str	r1, [r7, #40]	; 0x28
 80016ee:	f143 0300 	adc.w	r3, r3, #0
 80016f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016f4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80016f8:	f017 fed8 	bl	80194ac <__aeabi_ul2d>
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	4b4f      	ldr	r3, [pc, #316]	; (8001840 <DS3231_getMoonDay+0x2b0>)
 8001702:	f017 ff09 	bl	8019518 <__aeabi_dmul>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	ec43 2b17 	vmov	d7, r2, r3
 800170e:	eeb0 0a47 	vmov.f32	s0, s14
 8001712:	eef0 0a67 	vmov.f32	s1, s15
 8001716:	f01d f8fb 	bl	801e910 <floor>
 800171a:	ec51 0b10 	vmov	r0, r1, d0
 800171e:	f04f 0200 	mov.w	r2, #0
 8001722:	4b48      	ldr	r3, [pc, #288]	; (8001844 <DS3231_getMoonDay+0x2b4>)
 8001724:	f017 fd40 	bl	80191a8 <__aeabi_dsub>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f018 fa52 	bl	8019bd8 <__aeabi_d2ulz>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    JD = K1 + K2 + D + 59;
 800173c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001740:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001744:	eb10 0a02 	adds.w	sl, r0, r2
 8001748:	eb41 0b03 	adc.w	fp, r1, r3
 800174c:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8001750:	2200      	movs	r2, #0
 8001752:	623b      	str	r3, [r7, #32]
 8001754:	627a      	str	r2, [r7, #36]	; 0x24
 8001756:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800175a:	460b      	mov	r3, r1
 800175c:	eb1a 0803 	adds.w	r8, sl, r3
 8001760:	4613      	mov	r3, r2
 8001762:	eb4b 0903 	adc.w	r9, fp, r3
 8001766:	f118 033b 	adds.w	r3, r8, #59	; 0x3b
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	f149 0300 	adc.w	r3, r9, #0
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001776:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
    if (JD > 2299160) {
 800177a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800177e:	4932      	ldr	r1, [pc, #200]	; (8001848 <DS3231_getMoonDay+0x2b8>)
 8001780:	428a      	cmp	r2, r1
 8001782:	f173 0300 	sbcs.w	r3, r3, #0
 8001786:	d30c      	bcc.n	80017a2 <DS3231_getMoonDay+0x212>
        JD = JD - K3;
 8001788:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800178c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001790:	1a84      	subs	r4, r0, r2
 8001792:	603c      	str	r4, [r7, #0]
 8001794:	eb61 0303 	sbc.w	r3, r1, r3
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800179e:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
    }
    I = normalize((JD - 2451550.1) / 29.530588853);
 80017a2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80017a6:	f017 fe81 	bl	80194ac <__aeabi_ul2d>
 80017aa:	a31d      	add	r3, pc, #116	; (adr r3, 8001820 <DS3231_getMoonDay+0x290>)
 80017ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b0:	f017 fcfa 	bl	80191a8 <__aeabi_dsub>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	a31a      	add	r3, pc, #104	; (adr r3, 8001828 <DS3231_getMoonDay+0x298>)
 80017be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c2:	f017 ffd3 	bl	801976c <__aeabi_ddiv>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	ec43 2b17 	vmov	d7, r2, r3
 80017ce:	eeb0 0a47 	vmov.f32	s0, s14
 80017d2:	eef0 0a67 	vmov.f32	s1, s15
 80017d6:	f7ff fea5 	bl	8001524 <normalize>
 80017da:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
    moonDay = I * 29.53;
 80017de:	a314      	add	r3, pc, #80	; (adr r3, 8001830 <DS3231_getMoonDay+0x2a0>)
 80017e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80017e8:	f017 fe96 	bl	8019518 <__aeabi_dmul>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	f018 f988 	bl	8019b08 <__aeabi_d2f>
 80017f8:	4603      	mov	r3, r0
 80017fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    return moonDay;
 80017fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017fe:	ee07 3a90 	vmov	s15, r3
}
 8001802:	eeb0 0a67 	vmov.f32	s0, s15
 8001806:	3780      	adds	r7, #128	; 0x80
 8001808:	46bd      	mov	sp, r7
 800180a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800180e:	bf00      	nop
 8001810:	00000000 	.word	0x00000000
 8001814:	4076d400 	.word	0x4076d400
 8001818:	9999999a 	.word	0x9999999a
 800181c:	403e9999 	.word	0x403e9999
 8001820:	0ccccccd 	.word	0x0ccccccd
 8001824:	4142b42f 	.word	0x4142b42f
 8001828:	abcb41d5 	.word	0xabcb41d5
 800182c:	403d87d4 	.word	0x403d87d4
 8001830:	147ae148 	.word	0x147ae148
 8001834:	403d87ae 	.word	0x403d87ae
 8001838:	66666667 	.word	0x66666667
 800183c:	3fe00000 	.word	0x3fe00000
 8001840:	3fe80000 	.word	0x3fe80000
 8001844:	40430000 	.word	0x40430000
 8001848:	00231519 	.word	0x00231519

0800184c <map>:
#define WAIT_REMOTE_SENSOR_SEC 100
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
double map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 800184c:	b590      	push	{r4, r7, lr}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	4604      	mov	r4, r0
 8001854:	4608      	mov	r0, r1
 8001856:	4611      	mov	r1, r2
 8001858:	461a      	mov	r2, r3
 800185a:	4623      	mov	r3, r4
 800185c:	80fb      	strh	r3, [r7, #6]
 800185e:	4603      	mov	r3, r0
 8001860:	80bb      	strh	r3, [r7, #4]
 8001862:	460b      	mov	r3, r1
 8001864:	807b      	strh	r3, [r7, #2]
 8001866:	4613      	mov	r3, r2
 8001868:	803b      	strh	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800186a:	88fa      	ldrh	r2, [r7, #6]
 800186c:	88bb      	ldrh	r3, [r7, #4]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	8b39      	ldrh	r1, [r7, #24]
 8001872:	883a      	ldrh	r2, [r7, #0]
 8001874:	1a8a      	subs	r2, r1, r2
 8001876:	fb03 f202 	mul.w	r2, r3, r2
 800187a:	8879      	ldrh	r1, [r7, #2]
 800187c:	88bb      	ldrh	r3, [r7, #4]
 800187e:	1acb      	subs	r3, r1, r3
 8001880:	fb92 f2f3 	sdiv	r2, r2, r3
 8001884:	883b      	ldrh	r3, [r7, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4618      	mov	r0, r3
 800188a:	f017 fddb 	bl	8019444 <__aeabi_i2d>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	ec43 2b17 	vmov	d7, r2, r3
}
 8001896:	eeb0 0a47 	vmov.f32	s0, s14
 800189a:	eef0 0a67 	vmov.f32	s1, s15
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd90      	pop	{r4, r7, pc}

080018a4 <byteL>:

uint8_t byteL(uint16_t val) {
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
	return (val & 0xFF);
 80018ae:	88fb      	ldrh	r3, [r7, #6]
 80018b0:	b2db      	uxtb	r3, r3
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <byteH>:

uint8_t byteH(uint16_t val) {
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	80fb      	strh	r3, [r7, #6]
	return ((val >> 8) & 0xFF);
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	b2db      	uxtb	r3, r3
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <byteS>:

uint16_t byteS(uint8_t byteL, uint8_t byteH) {
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	460a      	mov	r2, r1
 80018e6:	71fb      	strb	r3, [r7, #7]
 80018e8:	4613      	mov	r3, r2
 80018ea:	71bb      	strb	r3, [r7, #6]
	return (byteH << 8) | byteL;
 80018ec:	79bb      	ldrb	r3, [r7, #6]
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	4313      	orrs	r3, r2
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	b29b      	uxth	r3, r3
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <HAL_UART_RxCpltCallback>:

uint8_t rx_buffer[UART_RX_BUFFER_SIZE];
uint8_t rx_index = 0;
uint8_t rx_data;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a0b      	ldr	r2, [pc, #44]	; (8001944 <HAL_UART_RxCpltCallback+0x3c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d10f      	bne.n	800193a <HAL_UART_RxCpltCallback+0x32>
		rx_buffer[rx_index++] = rx_data;
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_UART_RxCpltCallback+0x40>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	1c5a      	adds	r2, r3, #1
 8001920:	b2d1      	uxtb	r1, r2
 8001922:	4a09      	ldr	r2, [pc, #36]	; (8001948 <HAL_UART_RxCpltCallback+0x40>)
 8001924:	7011      	strb	r1, [r2, #0]
 8001926:	461a      	mov	r2, r3
 8001928:	4b08      	ldr	r3, [pc, #32]	; (800194c <HAL_UART_RxCpltCallback+0x44>)
 800192a:	7819      	ldrb	r1, [r3, #0]
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <HAL_UART_RxCpltCallback+0x48>)
 800192e:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8001930:	2201      	movs	r2, #1
 8001932:	4906      	ldr	r1, [pc, #24]	; (800194c <HAL_UART_RxCpltCallback+0x44>)
 8001934:	4807      	ldr	r0, [pc, #28]	; (8001954 <HAL_UART_RxCpltCallback+0x4c>)
 8001936:	f014 fc8d 	bl	8016254 <HAL_UART_Receive_IT>
		//		HAL_UART_Receive_DMA(&huart1, &rx_data, 1);
	}
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40011000 	.word	0x40011000
 8001948:	20000974 	.word	0x20000974
 800194c:	20000975 	.word	0x20000975
 8001950:	20000964 	.word	0x20000964
 8001954:	200004d8 	.word	0x200004d8

08001958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195a:	b0bb      	sub	sp, #236	; 0xec
 800195c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800195e:	f005 fa55 	bl	8006e0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001962:	f001 ff41 	bl	80037e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001966:	f002 f8ff 	bl	8003b68 <MX_GPIO_Init>
  MX_FSMC_Init();
 800196a:	f002 f9d7 	bl	8003d1c <MX_FSMC_Init>
  MX_I2C1_Init();
 800196e:	f001 ffd9 	bl	8003924 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001972:	f002 f8a7 	bl	8003ac4 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8001976:	f002 f86f 	bl	8003a58 <MX_SPI3_Init>
  MX_SPI2_Init();
 800197a:	f002 f837 	bl	80039ec <MX_SPI2_Init>
  MX_DMA_Init();
 800197e:	f002 f8cb 	bl	8003b18 <MX_DMA_Init>
  MX_DAC_Init();
 8001982:	f001 ff9b 	bl	80038bc <MX_DAC_Init>
  MX_SPI1_Init();
 8001986:	f001 fffb 	bl	8003980 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	LCD_Init();
 800198a:	f003 fce3 	bl	8005354 <LCD_Init>
	XPT2046_Init();
 800198e:	f005 f947 	bl	8006c20 <XPT2046_Init>
	BME280_Init();
 8001992:	f7fe ff23 	bl	80007dc <BME280_Init>
	W25Q_Init();
 8001996:	f005 f883 	bl	8006aa0 <W25Q_Init>

	LCD_Rect_Fill(0, 0, 800, 480, BLUE);
 800199a:	23ff      	movs	r3, #255	; 0xff
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80019a2:	f44f 7248 	mov.w	r2, #800	; 0x320
 80019a6:	2100      	movs	r1, #0
 80019a8:	2000      	movs	r0, #0
 80019aa:	f002 faff 	bl	8003fac <LCD_Rect_Fill>
	LCD_Rect_Fill(1, 1, 798, 478, BLACK);
 80019ae:	2300      	movs	r3, #0
 80019b0:	9300      	str	r3, [sp, #0]
 80019b2:	f44f 73ef 	mov.w	r3, #478	; 0x1de
 80019b6:	f240 321e 	movw	r2, #798	; 0x31e
 80019ba:	2101      	movs	r1, #1
 80019bc:	2001      	movs	r0, #1
 80019be:	f002 faf5 	bl	8003fac <LCD_Rect_Fill>


	unsigned int id = W25Q_Read_ID();
 80019c2:	f005 f83d 	bl	8006a40 <W25Q_Read_ID>
 80019c6:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
	char str1[30];
	sprintf(str1,"ID:0x%X\r\n",id);
 80019ca:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80019ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80019d2:	49a2      	ldr	r1, [pc, #648]	; (8001c5c <main+0x304>)
 80019d4:	4618      	mov	r0, r3
 80019d6:	f019 f97f 	bl	801acd8 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 80019da:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80019de:	4618      	mov	r0, r3
 80019e0:	f017 fb86 	bl	80190f0 <strlen>
 80019e4:	4603      	mov	r3, r0
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80019ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019f0:	489b      	ldr	r0, [pc, #620]	; (8001c60 <main+0x308>)
 80019f2:	f014 fab6 	bl	8015f62 <HAL_UART_Transmit>
//	sprintf(str1,"Block Count: %u\r\n",(unsigned int)w25_info.BlockCount);
//	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
//	sprintf(str1,"Capacity: %u KB\r\n",(unsigned int)w25_info.NumKB);
//	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);

	for (uint16_t i = 0; i < 155; i++) hT[i] = byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 80019f6:	2300      	movs	r3, #0
 80019f8:	f8a7 30de 	strh.w	r3, [r7, #222]	; 0xde
 80019fc:	e027      	b.n	8001a4e <main+0xf6>
 80019fe:	f8b7 30de 	ldrh.w	r3, [r7, #222]	; 0xde
 8001a02:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7fe fc3f 	bl	8000290 <AT24XX_Read>
 8001a12:	4603      	mov	r3, r0
 8001a14:	461c      	mov	r4, r3
 8001a16:	f8b7 30de 	ldrh.w	r3, [r7, #222]	; 0xde
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fc33 	bl	8000290 <AT24XX_Read>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f7ff ff54 	bl	80018dc <byteS>
 8001a34:	4603      	mov	r3, r0
 8001a36:	461a      	mov	r2, r3
 8001a38:	f8b7 30de 	ldrh.w	r3, [r7, #222]	; 0xde
 8001a3c:	b211      	sxth	r1, r2
 8001a3e:	4a89      	ldr	r2, [pc, #548]	; (8001c64 <main+0x30c>)
 8001a40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001a44:	f8b7 30de 	ldrh.w	r3, [r7, #222]	; 0xde
 8001a48:	3301      	adds	r3, #1
 8001a4a:	f8a7 30de 	strh.w	r3, [r7, #222]	; 0xde
 8001a4e:	f8b7 30de 	ldrh.w	r3, [r7, #222]	; 0xde
 8001a52:	2b9a      	cmp	r3, #154	; 0x9a
 8001a54:	d9d3      	bls.n	80019fe <main+0xa6>
	for (uint16_t i = 0; i < 155; i++) hH[i] = byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 8001a56:	2300      	movs	r3, #0
 8001a58:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8001a5c:	e027      	b.n	8001aae <main+0x156>
 8001a5e:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8001a62:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fc0f 	bl	8000290 <AT24XX_Read>
 8001a72:	4603      	mov	r3, r0
 8001a74:	461c      	mov	r4, r3
 8001a76:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fc03 	bl	8000290 <AT24XX_Read>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4620      	mov	r0, r4
 8001a90:	f7ff ff24 	bl	80018dc <byteS>
 8001a94:	4603      	mov	r3, r0
 8001a96:	461a      	mov	r2, r3
 8001a98:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8001a9c:	b211      	sxth	r1, r2
 8001a9e:	4a72      	ldr	r2, [pc, #456]	; (8001c68 <main+0x310>)
 8001aa0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001aa4:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8001aae:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8001ab2:	2b9a      	cmp	r3, #154	; 0x9a
 8001ab4:	d9d3      	bls.n	8001a5e <main+0x106>
	for (uint16_t i = 0; i < 155; i++) hP[i] = byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
 8001abc:	e027      	b.n	8001b0e <main+0x1b6>
 8001abe:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001ac2:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fbdf 	bl	8000290 <AT24XX_Read>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	461c      	mov	r4, r3
 8001ad6:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7fe fbd3 	bl	8000290 <AT24XX_Read>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4619      	mov	r1, r3
 8001aee:	4620      	mov	r0, r4
 8001af0:	f7ff fef4 	bl	80018dc <byteS>
 8001af4:	4603      	mov	r3, r0
 8001af6:	461a      	mov	r2, r3
 8001af8:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001afc:	b211      	sxth	r1, r2
 8001afe:	4a5b      	ldr	r2, [pc, #364]	; (8001c6c <main+0x314>)
 8001b00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001b04:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001b08:	3301      	adds	r3, #1
 8001b0a:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
 8001b0e:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001b12:	2b9a      	cmp	r3, #154	; 0x9a
 8001b14:	d9d3      	bls.n	8001abe <main+0x166>


	//	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);

	uint8_t uartTransmit[] = "UART OK\r\n";
 8001b16:	4a56      	ldr	r2, [pc, #344]	; (8001c70 <main+0x318>)
 8001b18:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b1e:	c303      	stmia	r3!, {r0, r1}
 8001b20:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 8001b22:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 8001b26:	2364      	movs	r3, #100	; 0x64
 8001b28:	220a      	movs	r2, #10
 8001b2a:	484d      	ldr	r0, [pc, #308]	; (8001c60 <main+0x308>)
 8001b2c:	f014 fa19 	bl	8015f62 <HAL_UART_Transmit>

	uint8_t uartTransmit_IT[] = "UART INTERRUPT OK\r\n";
 8001b30:	4b50      	ldr	r3, [pc, #320]	; (8001c74 <main+0x31c>)
 8001b32:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8001b36:	461d      	mov	r5, r3
 8001b38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b3c:	682b      	ldr	r3, [r5, #0]
 8001b3e:	6023      	str	r3, [r4, #0]
	HAL_UART_Transmit_IT(&huart1, uartTransmit_IT, sizeof(uartTransmit_IT));
 8001b40:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001b44:	2214      	movs	r2, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	4845      	ldr	r0, [pc, #276]	; (8001c60 <main+0x308>)
 8001b4a:	f014 fb3e 	bl	80161ca <HAL_UART_Transmit_IT>

	//	uint8_t uartTransmit_DMA[] = "UART DMA OK\r\n";
	//	HAL_UART_Transmit_DMA(&huart1, uartTransmit_DMA, sizeof(uartTransmit_DMA));

	HAL_UART_Receive_IT(&huart1, &rx_data, UART_RX_BUFFER_SIZE);
 8001b4e:	2210      	movs	r2, #16
 8001b50:	4949      	ldr	r1, [pc, #292]	; (8001c78 <main+0x320>)
 8001b52:	4843      	ldr	r0, [pc, #268]	; (8001c60 <main+0x308>)
 8001b54:	f014 fb7e 	bl	8016254 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == GPIO_PIN_SET) {
 8001b58:	2120      	movs	r1, #32
 8001b5a:	4848      	ldr	r0, [pc, #288]	; (8001c7c <main+0x324>)
 8001b5c:	f009 fdf0 	bl	800b740 <HAL_GPIO_ReadPin>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d12c      	bne.n	8001bc0 <main+0x268>

			uint16_t touchX = getX();
 8001b66:	f005 f91d 	bl	8006da4 <getX>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
			uint16_t touchY = getY();
 8001b70:	f005 f932 	bl	8006dd8 <getY>
 8001b74:	4603      	mov	r3, r0
 8001b76:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
			if (touchX && touchY && touchX != 0x0DB)
 8001b7a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d012      	beq.n	8001ba8 <main+0x250>
 8001b82:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00e      	beq.n	8001ba8 <main+0x250>
 8001b8a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8001b8e:	2bdb      	cmp	r3, #219	; 0xdb
 8001b90:	d00a      	beq.n	8001ba8 <main+0x250>
			{
				LCD_Rect_Fill(touchX, touchY, 1, 1, WHITE);
 8001b92:	f8b7 10a8 	ldrh.w	r1, [r7, #168]	; 0xa8
 8001b96:	f8b7 00aa 	ldrh.w	r0, [r7, #170]	; 0xaa
 8001b9a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f002 fa02 	bl	8003fac <LCD_Rect_Fill>
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	2180      	movs	r1, #128	; 0x80
 8001bac:	4834      	ldr	r0, [pc, #208]	; (8001c80 <main+0x328>)
 8001bae:	f009 fddf 	bl	800b770 <HAL_GPIO_WritePin>
			touchX = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
			touchY = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8001bbe:	e004      	b.n	8001bca <main+0x272>
		} else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2180      	movs	r1, #128	; 0x80
 8001bc4:	482e      	ldr	r0, [pc, #184]	; (8001c80 <main+0x328>)
 8001bc6:	f009 fdd3 	bl	800b770 <HAL_GPIO_WritePin>


		//		if (millis / 1000 % 2 == 0)
		////		else
		//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
		rtcSec = DS3231_getSec();
 8001bca:	f7ff f8f5 	bl	8000db8 <DS3231_getSec>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b2c      	ldr	r3, [pc, #176]	; (8001c84 <main+0x32c>)
 8001bd4:	701a      	strb	r2, [r3, #0]

		char clockPrint[13];

		if (rtcSecLast != rtcSec) {
 8001bd6:	4b2c      	ldr	r3, [pc, #176]	; (8001c88 <main+0x330>)
 8001bd8:	781a      	ldrb	r2, [r3, #0]
 8001bda:	4b2a      	ldr	r3, [pc, #168]	; (8001c84 <main+0x32c>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d0ba      	beq.n	8001b58 <main+0x200>

			rtcMin = DS3231_getMin();
 8001be2:	f7ff f8f7 	bl	8000dd4 <DS3231_getMin>
 8001be6:	4603      	mov	r3, r0
 8001be8:	461a      	mov	r2, r3
 8001bea:	4b28      	ldr	r3, [pc, #160]	; (8001c8c <main+0x334>)
 8001bec:	701a      	strb	r2, [r3, #0]

			LCD_Circle(170, 35, 8, 0, 1, ORANGE);
 8001bee:	4b28      	ldr	r3, [pc, #160]	; (8001c90 <main+0x338>)
 8001bf0:	9301      	str	r3, [sp, #4]
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	2123      	movs	r1, #35	; 0x23
 8001bfc:	20aa      	movs	r0, #170	; 0xaa
 8001bfe:	f002 fe19 	bl	8004834 <LCD_Circle>
			LCD_Circle(170, 75, 8, 0, 1, ORANGE);
 8001c02:	4b23      	ldr	r3, [pc, #140]	; (8001c90 <main+0x338>)
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	2301      	movs	r3, #1
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	2208      	movs	r2, #8
 8001c0e:	214b      	movs	r1, #75	; 0x4b
 8001c10:	20aa      	movs	r0, #170	; 0xaa
 8001c12:	f002 fe0f 	bl	8004834 <LCD_Circle>

			if (rtcSec % 2 != 0) {
 8001c16:	4b1b      	ldr	r3, [pc, #108]	; (8001c84 <main+0x32c>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d037      	beq.n	8001c94 <main+0x33c>
				LCD_Circle(170, 35, 7, 1, 1, ORANGE);
 8001c24:	4b1a      	ldr	r3, [pc, #104]	; (8001c90 <main+0x338>)
 8001c26:	9301      	str	r3, [sp, #4]
 8001c28:	2301      	movs	r3, #1
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	2207      	movs	r2, #7
 8001c30:	2123      	movs	r1, #35	; 0x23
 8001c32:	20aa      	movs	r0, #170	; 0xaa
 8001c34:	f002 fdfe 	bl	8004834 <LCD_Circle>
				LCD_Circle(170, 75, 7, 1, 1, ORANGE);
 8001c38:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <main+0x338>)
 8001c3a:	9301      	str	r3, [sp, #4]
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	2301      	movs	r3, #1
 8001c42:	2207      	movs	r2, #7
 8001c44:	214b      	movs	r1, #75	; 0x4b
 8001c46:	20aa      	movs	r0, #170	; 0xaa
 8001c48:	f002 fdf4 	bl	8004834 <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c52:	480a      	ldr	r0, [pc, #40]	; (8001c7c <main+0x324>)
 8001c54:	f009 fd8c 	bl	800b770 <HAL_GPIO_WritePin>
 8001c58:	e036      	b.n	8001cc8 <main+0x370>
 8001c5a:	bf00      	nop
 8001c5c:	0805266c 	.word	0x0805266c
 8001c60:	200004d8 	.word	0x200004d8
 8001c64:	200005bc 	.word	0x200005bc
 8001c68:	200006f4 	.word	0x200006f4
 8001c6c:	2000082c 	.word	0x2000082c
 8001c70:	080526d4 	.word	0x080526d4
 8001c74:	080526e0 	.word	0x080526e0
 8001c78:	20000975 	.word	0x20000975
 8001c7c:	40020800 	.word	0x40020800
 8001c80:	40020000 	.word	0x40020000
 8001c84:	2000056d 	.word	0x2000056d
 8001c88:	20000000 	.word	0x20000000
 8001c8c:	2000056e 	.word	0x2000056e
 8001c90:	00ffa500 	.word	0x00ffa500
			}
			else {
				LCD_Circle(170, 35, 7, 1, 1, BLACK);
 8001c94:	2300      	movs	r3, #0
 8001c96:	9301      	str	r3, [sp, #4]
 8001c98:	2301      	movs	r3, #1
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	2123      	movs	r1, #35	; 0x23
 8001ca2:	20aa      	movs	r0, #170	; 0xaa
 8001ca4:	f002 fdc6 	bl	8004834 <LCD_Circle>
				LCD_Circle(170, 75, 7, 1, 1, BLACK);
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	2301      	movs	r3, #1
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	2207      	movs	r2, #7
 8001cb4:	214b      	movs	r1, #75	; 0x4b
 8001cb6:	20aa      	movs	r0, #170	; 0xaa
 8001cb8:	f002 fdbc 	bl	8004834 <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cc2:	48bb      	ldr	r0, [pc, #748]	; (8001fb0 <main+0x658>)
 8001cc4:	f009 fd54 	bl	800b770 <HAL_GPIO_WritePin>
			}

			if (rtcMinLast != rtcMin) {
 8001cc8:	4bba      	ldr	r3, [pc, #744]	; (8001fb4 <main+0x65c>)
 8001cca:	781a      	ldrb	r2, [r3, #0]
 8001ccc:	4bba      	ldr	r3, [pc, #744]	; (8001fb8 <main+0x660>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	f001 808c 	beq.w	8002dee <main+0x1496>

				rtcHrs = DS3231_getHrs();
 8001cd6:	f7ff f88b 	bl	8000df0 <DS3231_getHrs>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4bb7      	ldr	r3, [pc, #732]	; (8001fbc <main+0x664>)
 8001ce0:	701a      	strb	r2, [r3, #0]

				sprintf(clockPrint, "%02d", rtcMinLast);
 8001ce2:	4bb4      	ldr	r3, [pc, #720]	; (8001fb4 <main+0x65c>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001cec:	49b4      	ldr	r1, [pc, #720]	; (8001fc0 <main+0x668>)
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f018 fff2 	bl	801acd8 <siprintf>
				LCD_Font(178, 100, clockPrint, &DejaVu_Sans_128, 1, BLACK);
 8001cf4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	9301      	str	r3, [sp, #4]
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	4bb0      	ldr	r3, [pc, #704]	; (8001fc4 <main+0x66c>)
 8001d02:	2164      	movs	r1, #100	; 0x64
 8001d04:	20b2      	movs	r0, #178	; 0xb2
 8001d06:	f003 faab 	bl	8005260 <LCD_Font>
				sprintf(clockPrint, "%02d", rtcMin);
 8001d0a:	4bab      	ldr	r3, [pc, #684]	; (8001fb8 <main+0x660>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d14:	49aa      	ldr	r1, [pc, #680]	; (8001fc0 <main+0x668>)
 8001d16:	4618      	mov	r0, r3
 8001d18:	f018 ffde 	bl	801acd8 <siprintf>
				LCD_Font(178, 100, clockPrint, &DejaVu_Sans_128, 1, ORANGE);
 8001d1c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001d20:	4ba9      	ldr	r3, [pc, #676]	; (8001fc8 <main+0x670>)
 8001d22:	9301      	str	r3, [sp, #4]
 8001d24:	2301      	movs	r3, #1
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	4ba6      	ldr	r3, [pc, #664]	; (8001fc4 <main+0x66c>)
 8001d2a:	2164      	movs	r1, #100	; 0x64
 8001d2c:	20b2      	movs	r0, #178	; 0xb2
 8001d2e:	f003 fa97 	bl	8005260 <LCD_Font>

				if (rtcHrsLast != rtcHrs) {
 8001d32:	4ba6      	ldr	r3, [pc, #664]	; (8001fcc <main+0x674>)
 8001d34:	781a      	ldrb	r2, [r3, #0]
 8001d36:	4ba1      	ldr	r3, [pc, #644]	; (8001fbc <main+0x664>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	f000 80fb 	beq.w	8001f36 <main+0x5de>

					rtcDay = DS3231_getDay();
 8001d40:	f7ff f864 	bl	8000e0c <DS3231_getDay>
 8001d44:	4603      	mov	r3, r0
 8001d46:	461a      	mov	r2, r3
 8001d48:	4ba1      	ldr	r3, [pc, #644]	; (8001fd0 <main+0x678>)
 8001d4a:	701a      	strb	r2, [r3, #0]
					rtcDate = DS3231_getDate();
 8001d4c:	f7ff f86c 	bl	8000e28 <DS3231_getDate>
 8001d50:	4603      	mov	r3, r0
 8001d52:	461a      	mov	r2, r3
 8001d54:	4b9f      	ldr	r3, [pc, #636]	; (8001fd4 <main+0x67c>)
 8001d56:	701a      	strb	r2, [r3, #0]
					rtcMonth = DS3231_getMonth();
 8001d58:	f7ff f874 	bl	8000e44 <DS3231_getMonth>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4b9d      	ldr	r3, [pc, #628]	; (8001fd8 <main+0x680>)
 8001d62:	701a      	strb	r2, [r3, #0]
					rtcYear = DS3231_getYear();
 8001d64:	f7ff f87c 	bl	8000e60 <DS3231_getYear>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4b9b      	ldr	r3, [pc, #620]	; (8001fdc <main+0x684>)
 8001d6e:	701a      	strb	r2, [r3, #0]

					sprintf(clockPrint, "%02d", rtcHrsLast);
 8001d70:	4b96      	ldr	r3, [pc, #600]	; (8001fcc <main+0x674>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d7a:	4991      	ldr	r1, [pc, #580]	; (8001fc0 <main+0x668>)
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f018 ffab 	bl	801acd8 <siprintf>
					LCD_Font(0, 100, clockPrint, &DejaVu_Sans_128, 1, BLACK);
 8001d82:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001d86:	2300      	movs	r3, #0
 8001d88:	9301      	str	r3, [sp, #4]
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	4b8d      	ldr	r3, [pc, #564]	; (8001fc4 <main+0x66c>)
 8001d90:	2164      	movs	r1, #100	; 0x64
 8001d92:	2000      	movs	r0, #0
 8001d94:	f003 fa64 	bl	8005260 <LCD_Font>
					sprintf(clockPrint, "%02d", rtcHrs);
 8001d98:	4b88      	ldr	r3, [pc, #544]	; (8001fbc <main+0x664>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001da2:	4987      	ldr	r1, [pc, #540]	; (8001fc0 <main+0x668>)
 8001da4:	4618      	mov	r0, r3
 8001da6:	f018 ff97 	bl	801acd8 <siprintf>
					LCD_Font(0, 100, clockPrint, &DejaVu_Sans_128, 1, ORANGE);
 8001daa:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001dae:	4b86      	ldr	r3, [pc, #536]	; (8001fc8 <main+0x670>)
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	2301      	movs	r3, #1
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	4b83      	ldr	r3, [pc, #524]	; (8001fc4 <main+0x66c>)
 8001db8:	2164      	movs	r1, #100	; 0x64
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f003 fa50 	bl	8005260 <LCD_Font>

					if (rtcDayLast != rtcDay) {
 8001dc0:	4b87      	ldr	r3, [pc, #540]	; (8001fe0 <main+0x688>)
 8001dc2:	781a      	ldrb	r2, [r3, #0]
 8001dc4:	4b82      	ldr	r3, [pc, #520]	; (8001fd0 <main+0x678>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	f000 80a8 	beq.w	8001f1e <main+0x5c6>

						static const char* days[7] = { "MON", "TUE", "WED", "THU", "FRI", "SAT", "SUN" };
						LCD_Font(5, 140, days[(7 + rtcDay - 2) % 7], &DejaVu_Sans_48, 1, BLACK);
 8001dce:	4b80      	ldr	r3, [pc, #512]	; (8001fd0 <main+0x678>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	1d5a      	adds	r2, r3, #5
 8001dd4:	4b83      	ldr	r3, [pc, #524]	; (8001fe4 <main+0x68c>)
 8001dd6:	fb83 1302 	smull	r1, r3, r3, r2
 8001dda:	4413      	add	r3, r2
 8001ddc:	1099      	asrs	r1, r3, #2
 8001dde:	17d3      	asrs	r3, r2, #31
 8001de0:	1ac9      	subs	r1, r1, r3
 8001de2:	460b      	mov	r3, r1
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	1a5b      	subs	r3, r3, r1
 8001de8:	1ad1      	subs	r1, r2, r3
 8001dea:	4b7f      	ldr	r3, [pc, #508]	; (8001fe8 <main+0x690>)
 8001dec:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8001df0:	2300      	movs	r3, #0
 8001df2:	9301      	str	r3, [sp, #4]
 8001df4:	2301      	movs	r3, #1
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	4b7c      	ldr	r3, [pc, #496]	; (8001fec <main+0x694>)
 8001dfa:	218c      	movs	r1, #140	; 0x8c
 8001dfc:	2005      	movs	r0, #5
 8001dfe:	f003 fa2f 	bl	8005260 <LCD_Font>
						LCD_Font(5, 140, days[(7 + rtcDay - 1) % 7], &DejaVu_Sans_48, 1, BLUE);
 8001e02:	4b73      	ldr	r3, [pc, #460]	; (8001fd0 <main+0x678>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	1d9a      	adds	r2, r3, #6
 8001e08:	4b76      	ldr	r3, [pc, #472]	; (8001fe4 <main+0x68c>)
 8001e0a:	fb83 1302 	smull	r1, r3, r3, r2
 8001e0e:	4413      	add	r3, r2
 8001e10:	1099      	asrs	r1, r3, #2
 8001e12:	17d3      	asrs	r3, r2, #31
 8001e14:	1ac9      	subs	r1, r1, r3
 8001e16:	460b      	mov	r3, r1
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	1a5b      	subs	r3, r3, r1
 8001e1c:	1ad1      	subs	r1, r2, r3
 8001e1e:	4b72      	ldr	r3, [pc, #456]	; (8001fe8 <main+0x690>)
 8001e20:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8001e24:	23ff      	movs	r3, #255	; 0xff
 8001e26:	9301      	str	r3, [sp, #4]
 8001e28:	2301      	movs	r3, #1
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	4b6f      	ldr	r3, [pc, #444]	; (8001fec <main+0x694>)
 8001e2e:	218c      	movs	r1, #140	; 0x8c
 8001e30:	2005      	movs	r0, #5
 8001e32:	f003 fa15 	bl	8005260 <LCD_Font>

						static const char* months[12] = { "JAN", "FEB", "MAR", "APR", "MAY", "JUN", "JUL", "AUG", "SEP", "OCT", "NOV", "DEC" };

						LCD_Font(150, 140, months[(12 + rtcMonth - 2) % 12], &DejaVu_Sans_48, 1, BLACK);
 8001e36:	4b68      	ldr	r3, [pc, #416]	; (8001fd8 <main+0x680>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	f103 010a 	add.w	r1, r3, #10
 8001e3e:	4b6c      	ldr	r3, [pc, #432]	; (8001ff0 <main+0x698>)
 8001e40:	fb83 2301 	smull	r2, r3, r3, r1
 8001e44:	105a      	asrs	r2, r3, #1
 8001e46:	17cb      	asrs	r3, r1, #31
 8001e48:	1ad2      	subs	r2, r2, r3
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	4413      	add	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	1aca      	subs	r2, r1, r3
 8001e54:	4b67      	ldr	r3, [pc, #412]	; (8001ff4 <main+0x69c>)
 8001e56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	9301      	str	r3, [sp, #4]
 8001e5e:	2301      	movs	r3, #1
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	4b62      	ldr	r3, [pc, #392]	; (8001fec <main+0x694>)
 8001e64:	218c      	movs	r1, #140	; 0x8c
 8001e66:	2096      	movs	r0, #150	; 0x96
 8001e68:	f003 f9fa 	bl	8005260 <LCD_Font>
						LCD_Font(150, 140, months[(12 + rtcMonth - 1) % 12], &DejaVu_Sans_48, 1, CYAN);
 8001e6c:	4b5a      	ldr	r3, [pc, #360]	; (8001fd8 <main+0x680>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	f103 010b 	add.w	r1, r3, #11
 8001e74:	4b5e      	ldr	r3, [pc, #376]	; (8001ff0 <main+0x698>)
 8001e76:	fb83 2301 	smull	r2, r3, r3, r1
 8001e7a:	105a      	asrs	r2, r3, #1
 8001e7c:	17cb      	asrs	r3, r1, #31
 8001e7e:	1ad2      	subs	r2, r2, r3
 8001e80:	4613      	mov	r3, r2
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	4413      	add	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	1aca      	subs	r2, r1, r3
 8001e8a:	4b5a      	ldr	r3, [pc, #360]	; (8001ff4 <main+0x69c>)
 8001e8c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	2301      	movs	r3, #1
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	4b54      	ldr	r3, [pc, #336]	; (8001fec <main+0x694>)
 8001e9c:	218c      	movs	r1, #140	; 0x8c
 8001e9e:	2096      	movs	r0, #150	; 0x96
 8001ea0:	f003 f9de 	bl	8005260 <LCD_Font>

						sprintf(clockPrint, "%02d-%02d-%02d", rtcDateLast, rtcMonthLast, rtcYearLast);
 8001ea4:	4b54      	ldr	r3, [pc, #336]	; (8001ff8 <main+0x6a0>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	4b54      	ldr	r3, [pc, #336]	; (8001ffc <main+0x6a4>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4b53      	ldr	r3, [pc, #332]	; (8002000 <main+0x6a8>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4951      	ldr	r1, [pc, #324]	; (8002004 <main+0x6ac>)
 8001ebe:	f018 ff0b 	bl	801acd8 <siprintf>
						LCD_Font(250, 140, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 8001ec2:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	4b47      	ldr	r3, [pc, #284]	; (8001fec <main+0x694>)
 8001ed0:	218c      	movs	r1, #140	; 0x8c
 8001ed2:	20fa      	movs	r0, #250	; 0xfa
 8001ed4:	f003 f9c4 	bl	8005260 <LCD_Font>
						sprintf(clockPrint, "%02d-%02d-%02d", rtcDate, rtcMonth, rtcYear);
 8001ed8:	4b3e      	ldr	r3, [pc, #248]	; (8001fd4 <main+0x67c>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	461a      	mov	r2, r3
 8001ede:	4b3e      	ldr	r3, [pc, #248]	; (8001fd8 <main+0x680>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4b3d      	ldr	r3, [pc, #244]	; (8001fdc <main+0x684>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4944      	ldr	r1, [pc, #272]	; (8002004 <main+0x6ac>)
 8001ef2:	f018 fef1 	bl	801acd8 <siprintf>
						LCD_Font(250, 140, clockPrint, &DejaVu_Sans_48, 1, CYAN);
 8001ef6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001efa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	2301      	movs	r3, #1
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	4b39      	ldr	r3, [pc, #228]	; (8001fec <main+0x694>)
 8001f06:	218c      	movs	r1, #140	; 0x8c
 8001f08:	20fa      	movs	r0, #250	; 0xfa
 8001f0a:	f003 f9a9 	bl	8005260 <LCD_Font>

						rtcDayLast = rtcDay;
 8001f0e:	4b30      	ldr	r3, [pc, #192]	; (8001fd0 <main+0x678>)
 8001f10:	781a      	ldrb	r2, [r3, #0]
 8001f12:	4b33      	ldr	r3, [pc, #204]	; (8001fe0 <main+0x688>)
 8001f14:	701a      	strb	r2, [r3, #0]
						rtcDateLast = rtcDate;
 8001f16:	4b2f      	ldr	r3, [pc, #188]	; (8001fd4 <main+0x67c>)
 8001f18:	781a      	ldrb	r2, [r3, #0]
 8001f1a:	4b37      	ldr	r3, [pc, #220]	; (8001ff8 <main+0x6a0>)
 8001f1c:	701a      	strb	r2, [r3, #0]
					}
					rtcMonthLast = rtcMonth;
 8001f1e:	4b2e      	ldr	r3, [pc, #184]	; (8001fd8 <main+0x680>)
 8001f20:	781a      	ldrb	r2, [r3, #0]
 8001f22:	4b36      	ldr	r3, [pc, #216]	; (8001ffc <main+0x6a4>)
 8001f24:	701a      	strb	r2, [r3, #0]
					rtcYearLast = rtcYear;
 8001f26:	4b2d      	ldr	r3, [pc, #180]	; (8001fdc <main+0x684>)
 8001f28:	781a      	ldrb	r2, [r3, #0]
 8001f2a:	4b35      	ldr	r3, [pc, #212]	; (8002000 <main+0x6a8>)
 8001f2c:	701a      	strb	r2, [r3, #0]
					rtcHrsLast = rtcHrs;
 8001f2e:	4b23      	ldr	r3, [pc, #140]	; (8001fbc <main+0x664>)
 8001f30:	781a      	ldrb	r2, [r3, #0]
 8001f32:	4b26      	ldr	r3, [pc, #152]	; (8001fcc <main+0x674>)
 8001f34:	701a      	strb	r2, [r3, #0]
				}
				rtcMinLast = rtcMin;
 8001f36:	4b20      	ldr	r3, [pc, #128]	; (8001fb8 <main+0x660>)
 8001f38:	781a      	ldrb	r2, [r3, #0]
 8001f3a:	4b1e      	ldr	r3, [pc, #120]	; (8001fb4 <main+0x65c>)
 8001f3c:	701a      	strb	r2, [r3, #0]
				temperature = BME280_getTemperature(-1);
 8001f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f42:	f7fe fa51 	bl	80003e8 <BME280_getTemperature>
 8001f46:	ee10 3a10 	vmov	r3, s0
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f017 fa8c 	bl	8019468 <__aeabi_f2d>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	492c      	ldr	r1, [pc, #176]	; (8002008 <main+0x6b0>)
 8001f56:	e9c1 2300 	strd	r2, r3, [r1]
				humidity = BME280_getHumidity(-1);
 8001f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f5e:	f7fe fabb 	bl	80004d8 <BME280_getHumidity>
 8001f62:	ee10 3a10 	vmov	r3, s0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f017 fa7e 	bl	8019468 <__aeabi_f2d>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4926      	ldr	r1, [pc, #152]	; (800200c <main+0x6b4>)
 8001f72:	e9c1 2300 	strd	r2, r3, [r1]
				pressure = (uint16_t)BME280_getPressure();
 8001f76:	f7fe fb4f 	bl	8000618 <BME280_getPressure>
 8001f7a:	eef0 7a40 	vmov.f32	s15, s0
 8001f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f82:	ee17 3a90 	vmov	r3, s15
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	4b21      	ldr	r3, [pc, #132]	; (8002010 <main+0x6b8>)
 8001f8a:	801a      	strh	r2, [r3, #0]

				if (pressure > 900 && pressure < 1100 && temperature < 85 && temperature > -40 && humidity > 0 && humidity < 100) {
 8001f8c:	4b20      	ldr	r3, [pc, #128]	; (8002010 <main+0x6b8>)
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001f94:	f240 872b 	bls.w	8002dee <main+0x1496>
 8001f98:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <main+0x6b8>)
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	f240 424b 	movw	r2, #1099	; 0x44b
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	f200 8724 	bhi.w	8002dee <main+0x1496>
 8001fa6:	4b18      	ldr	r3, [pc, #96]	; (8002008 <main+0x6b0>)
 8001fa8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fac:	e032      	b.n	8002014 <main+0x6bc>
 8001fae:	bf00      	nop
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	20000001 	.word	0x20000001
 8001fb8:	2000056e 	.word	0x2000056e
 8001fbc:	2000056f 	.word	0x2000056f
 8001fc0:	08052678 	.word	0x08052678
 8001fc4:	08052628 	.word	0x08052628
 8001fc8:	00ffa500 	.word	0x00ffa500
 8001fcc:	20000002 	.word	0x20000002
 8001fd0:	20000570 	.word	0x20000570
 8001fd4:	20000571 	.word	0x20000571
 8001fd8:	20000572 	.word	0x20000572
 8001fdc:	20000573 	.word	0x20000573
 8001fe0:	20000574 	.word	0x20000574
 8001fe4:	92492493 	.word	0x92492493
 8001fe8:	20000008 	.word	0x20000008
 8001fec:	08029f90 	.word	0x08029f90
 8001ff0:	2aaaaaab 	.word	0x2aaaaaab
 8001ff4:	20000024 	.word	0x20000024
 8001ff8:	20000575 	.word	0x20000575
 8001ffc:	20000576 	.word	0x20000576
 8002000:	20000577 	.word	0x20000577
 8002004:	08052680 	.word	0x08052680
 8002008:	20000578 	.word	0x20000578
 800200c:	20000588 	.word	0x20000588
 8002010:	200005b8 	.word	0x200005b8
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	4b8a      	ldr	r3, [pc, #552]	; (8002244 <main+0x8ec>)
 800201a:	f017 fcef 	bl	80199fc <__aeabi_dcmplt>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 86e4 	beq.w	8002dee <main+0x1496>
 8002026:	4b88      	ldr	r3, [pc, #544]	; (8002248 <main+0x8f0>)
 8002028:	e9d3 0100 	ldrd	r0, r1, [r3]
 800202c:	f04f 0200 	mov.w	r2, #0
 8002030:	4b86      	ldr	r3, [pc, #536]	; (800224c <main+0x8f4>)
 8002032:	f017 fd01 	bl	8019a38 <__aeabi_dcmpgt>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	f000 86d8 	beq.w	8002dee <main+0x1496>
 800203e:	4b84      	ldr	r3, [pc, #528]	; (8002250 <main+0x8f8>)
 8002040:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002044:	f04f 0200 	mov.w	r2, #0
 8002048:	f04f 0300 	mov.w	r3, #0
 800204c:	f017 fcf4 	bl	8019a38 <__aeabi_dcmpgt>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 86cb 	beq.w	8002dee <main+0x1496>
 8002058:	4b7d      	ldr	r3, [pc, #500]	; (8002250 <main+0x8f8>)
 800205a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800205e:	f04f 0200 	mov.w	r2, #0
 8002062:	4b7c      	ldr	r3, [pc, #496]	; (8002254 <main+0x8fc>)
 8002064:	f017 fcca 	bl	80199fc <__aeabi_dcmplt>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 86bf 	beq.w	8002dee <main+0x1496>

					if (temperature != temperatureLast) {
 8002070:	4b75      	ldr	r3, [pc, #468]	; (8002248 <main+0x8f0>)
 8002072:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002076:	4b78      	ldr	r3, [pc, #480]	; (8002258 <main+0x900>)
 8002078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207c:	f017 fcb4 	bl	80199e8 <__aeabi_dcmpeq>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	f040 8120 	bne.w	80022c8 <main+0x970>

						char weatherPrintT[8];

						if (temperatureLast >= 10 || (temperatureLast < 0 && temperatureLast > -10)) {
 8002088:	4b73      	ldr	r3, [pc, #460]	; (8002258 <main+0x900>)
 800208a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	4b72      	ldr	r3, [pc, #456]	; (800225c <main+0x904>)
 8002094:	f017 fcc6 	bl	8019a24 <__aeabi_dcmpge>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d116      	bne.n	80020cc <main+0x774>
 800209e:	4b6e      	ldr	r3, [pc, #440]	; (8002258 <main+0x900>)
 80020a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	f017 fca6 	bl	80199fc <__aeabi_dcmplt>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d01c      	beq.n	80020f0 <main+0x798>
 80020b6:	4b68      	ldr	r3, [pc, #416]	; (8002258 <main+0x900>)
 80020b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	4b67      	ldr	r3, [pc, #412]	; (8002260 <main+0x908>)
 80020c2:	f017 fcb9 	bl	8019a38 <__aeabi_dcmpgt>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d011      	beq.n	80020f0 <main+0x798>
							sprintf(weatherPrintT, "%.1f'C", temperatureLast);
 80020cc:	4b62      	ldr	r3, [pc, #392]	; (8002258 <main+0x900>)
 80020ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d2:	1d38      	adds	r0, r7, #4
 80020d4:	4963      	ldr	r1, [pc, #396]	; (8002264 <main+0x90c>)
 80020d6:	f018 fdff 	bl	801acd8 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 80020da:	1d3a      	adds	r2, r7, #4
 80020dc:	2300      	movs	r3, #0
 80020de:	9301      	str	r3, [sp, #4]
 80020e0:	2301      	movs	r3, #1
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	4b60      	ldr	r3, [pc, #384]	; (8002268 <main+0x910>)
 80020e6:	21bb      	movs	r1, #187	; 0xbb
 80020e8:	2001      	movs	r0, #1
 80020ea:	f003 f8b9 	bl	8005260 <LCD_Font>
 80020ee:	e04c      	b.n	800218a <main+0x832>
						}
						else if (temperatureLast < 10 && temperatureLast > 0) {
 80020f0:	4b59      	ldr	r3, [pc, #356]	; (8002258 <main+0x900>)
 80020f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	4b58      	ldr	r3, [pc, #352]	; (800225c <main+0x904>)
 80020fc:	f017 fc7e 	bl	80199fc <__aeabi_dcmplt>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d01d      	beq.n	8002142 <main+0x7ea>
 8002106:	4b54      	ldr	r3, [pc, #336]	; (8002258 <main+0x900>)
 8002108:	e9d3 0100 	ldrd	r0, r1, [r3]
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	f017 fc90 	bl	8019a38 <__aeabi_dcmpgt>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d011      	beq.n	8002142 <main+0x7ea>
							sprintf(weatherPrintT, "%.1f'C", temperatureLast);
 800211e:	4b4e      	ldr	r3, [pc, #312]	; (8002258 <main+0x900>)
 8002120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002124:	1d38      	adds	r0, r7, #4
 8002126:	494f      	ldr	r1, [pc, #316]	; (8002264 <main+0x90c>)
 8002128:	f018 fdd6 	bl	801acd8 <siprintf>
							LCD_Font(27, 187, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 800212c:	1d3a      	adds	r2, r7, #4
 800212e:	2300      	movs	r3, #0
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	2301      	movs	r3, #1
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	4b4c      	ldr	r3, [pc, #304]	; (8002268 <main+0x910>)
 8002138:	21bb      	movs	r1, #187	; 0xbb
 800213a:	201b      	movs	r0, #27
 800213c:	f003 f890 	bl	8005260 <LCD_Font>
 8002140:	e023      	b.n	800218a <main+0x832>
						}
						else if (temperatureLast <= -10) {
 8002142:	4b45      	ldr	r3, [pc, #276]	; (8002258 <main+0x900>)
 8002144:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002148:	f04f 0200 	mov.w	r2, #0
 800214c:	4b44      	ldr	r3, [pc, #272]	; (8002260 <main+0x908>)
 800214e:	f017 fc5f 	bl	8019a10 <__aeabi_dcmple>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d018      	beq.n	800218a <main+0x832>
							sprintf(weatherPrintT, "%2d'C", (int8_t)temperatureLast);
 8002158:	4b3f      	ldr	r3, [pc, #252]	; (8002258 <main+0x900>)
 800215a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215e:	4610      	mov	r0, r2
 8002160:	4619      	mov	r1, r3
 8002162:	f017 fc89 	bl	8019a78 <__aeabi_d2iz>
 8002166:	4603      	mov	r3, r0
 8002168:	b25b      	sxtb	r3, r3
 800216a:	461a      	mov	r2, r3
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	493f      	ldr	r1, [pc, #252]	; (800226c <main+0x914>)
 8002170:	4618      	mov	r0, r3
 8002172:	f018 fdb1 	bl	801acd8 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 8002176:	1d3a      	adds	r2, r7, #4
 8002178:	2300      	movs	r3, #0
 800217a:	9301      	str	r3, [sp, #4]
 800217c:	2301      	movs	r3, #1
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	4b39      	ldr	r3, [pc, #228]	; (8002268 <main+0x910>)
 8002182:	21bb      	movs	r1, #187	; 0xbb
 8002184:	2001      	movs	r0, #1
 8002186:	f003 f86b 	bl	8005260 <LCD_Font>
						}

						if (temperature >= 10 || (temperature < 0 && temperature > -10)) {
 800218a:	4b2f      	ldr	r3, [pc, #188]	; (8002248 <main+0x8f0>)
 800218c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	4b31      	ldr	r3, [pc, #196]	; (800225c <main+0x904>)
 8002196:	f017 fc45 	bl	8019a24 <__aeabi_dcmpge>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d116      	bne.n	80021ce <main+0x876>
 80021a0:	4b29      	ldr	r3, [pc, #164]	; (8002248 <main+0x8f0>)
 80021a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	f017 fc25 	bl	80199fc <__aeabi_dcmplt>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d01c      	beq.n	80021f2 <main+0x89a>
 80021b8:	4b23      	ldr	r3, [pc, #140]	; (8002248 <main+0x8f0>)
 80021ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	4b27      	ldr	r3, [pc, #156]	; (8002260 <main+0x908>)
 80021c4:	f017 fc38 	bl	8019a38 <__aeabi_dcmpgt>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d011      	beq.n	80021f2 <main+0x89a>
							sprintf(weatherPrintT, "%.1f'C", temperature);
 80021ce:	4b1e      	ldr	r3, [pc, #120]	; (8002248 <main+0x8f0>)
 80021d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d4:	1d38      	adds	r0, r7, #4
 80021d6:	4923      	ldr	r1, [pc, #140]	; (8002264 <main+0x90c>)
 80021d8:	f018 fd7e 	bl	801acd8 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 80021dc:	1d3a      	adds	r2, r7, #4
 80021de:	4b24      	ldr	r3, [pc, #144]	; (8002270 <main+0x918>)
 80021e0:	9301      	str	r3, [sp, #4]
 80021e2:	2301      	movs	r3, #1
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	4b20      	ldr	r3, [pc, #128]	; (8002268 <main+0x910>)
 80021e8:	21bb      	movs	r1, #187	; 0xbb
 80021ea:	2001      	movs	r0, #1
 80021ec:	f003 f838 	bl	8005260 <LCD_Font>
 80021f0:	e064      	b.n	80022bc <main+0x964>
						}
						else if (temperature < 10 && temperature > 0) {
 80021f2:	4b15      	ldr	r3, [pc, #84]	; (8002248 <main+0x8f0>)
 80021f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	4b17      	ldr	r3, [pc, #92]	; (800225c <main+0x904>)
 80021fe:	f017 fbfd 	bl	80199fc <__aeabi_dcmplt>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d035      	beq.n	8002274 <main+0x91c>
 8002208:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <main+0x8f0>)
 800220a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	f04f 0300 	mov.w	r3, #0
 8002216:	f017 fc0f 	bl	8019a38 <__aeabi_dcmpgt>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d029      	beq.n	8002274 <main+0x91c>
							sprintf(weatherPrintT, "%.1f'C", temperature);
 8002220:	4b09      	ldr	r3, [pc, #36]	; (8002248 <main+0x8f0>)
 8002222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002226:	1d38      	adds	r0, r7, #4
 8002228:	490e      	ldr	r1, [pc, #56]	; (8002264 <main+0x90c>)
 800222a:	f018 fd55 	bl	801acd8 <siprintf>
							LCD_Font(27, 187, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 800222e:	1d3a      	adds	r2, r7, #4
 8002230:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <main+0x918>)
 8002232:	9301      	str	r3, [sp, #4]
 8002234:	2301      	movs	r3, #1
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <main+0x910>)
 800223a:	21bb      	movs	r1, #187	; 0xbb
 800223c:	201b      	movs	r0, #27
 800223e:	f003 f80f 	bl	8005260 <LCD_Font>
 8002242:	e03b      	b.n	80022bc <main+0x964>
 8002244:	40554000 	.word	0x40554000
 8002248:	20000578 	.word	0x20000578
 800224c:	c0440000 	.word	0xc0440000
 8002250:	20000588 	.word	0x20000588
 8002254:	40590000 	.word	0x40590000
 8002258:	20000580 	.word	0x20000580
 800225c:	40240000 	.word	0x40240000
 8002260:	c0240000 	.word	0xc0240000
 8002264:	08052690 	.word	0x08052690
 8002268:	08029f90 	.word	0x08029f90
 800226c:	08052698 	.word	0x08052698
 8002270:	00ffa500 	.word	0x00ffa500
						}
						else if (temperature <= -10) {
 8002274:	4bb5      	ldr	r3, [pc, #724]	; (800254c <main+0xbf4>)
 8002276:	e9d3 0100 	ldrd	r0, r1, [r3]
 800227a:	f04f 0200 	mov.w	r2, #0
 800227e:	4bb4      	ldr	r3, [pc, #720]	; (8002550 <main+0xbf8>)
 8002280:	f017 fbc6 	bl	8019a10 <__aeabi_dcmple>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d018      	beq.n	80022bc <main+0x964>
							sprintf(weatherPrintT, "%2d'C", (int8_t)temperature);
 800228a:	4bb0      	ldr	r3, [pc, #704]	; (800254c <main+0xbf4>)
 800228c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002290:	4610      	mov	r0, r2
 8002292:	4619      	mov	r1, r3
 8002294:	f017 fbf0 	bl	8019a78 <__aeabi_d2iz>
 8002298:	4603      	mov	r3, r0
 800229a:	b25b      	sxtb	r3, r3
 800229c:	461a      	mov	r2, r3
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	49ac      	ldr	r1, [pc, #688]	; (8002554 <main+0xbfc>)
 80022a2:	4618      	mov	r0, r3
 80022a4:	f018 fd18 	bl	801acd8 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 80022a8:	1d3a      	adds	r2, r7, #4
 80022aa:	4bab      	ldr	r3, [pc, #684]	; (8002558 <main+0xc00>)
 80022ac:	9301      	str	r3, [sp, #4]
 80022ae:	2301      	movs	r3, #1
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	4baa      	ldr	r3, [pc, #680]	; (800255c <main+0xc04>)
 80022b4:	21bb      	movs	r1, #187	; 0xbb
 80022b6:	2001      	movs	r0, #1
 80022b8:	f002 ffd2 	bl	8005260 <LCD_Font>
						}

						temperatureLast = temperature;
 80022bc:	4ba3      	ldr	r3, [pc, #652]	; (800254c <main+0xbf4>)
 80022be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c2:	49a7      	ldr	r1, [pc, #668]	; (8002560 <main+0xc08>)
 80022c4:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (humidity != humidityLast) {
 80022c8:	4ba6      	ldr	r3, [pc, #664]	; (8002564 <main+0xc0c>)
 80022ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022ce:	4ba6      	ldr	r3, [pc, #664]	; (8002568 <main+0xc10>)
 80022d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d4:	f017 fb88 	bl	80199e8 <__aeabi_dcmpeq>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d15b      	bne.n	8002396 <main+0xa3e>

						char weatherPrintH[7];

						sprintf(weatherPrintH, "%.1f'H", humidityLast);
 80022de:	4ba2      	ldr	r3, [pc, #648]	; (8002568 <main+0xc10>)
 80022e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e4:	f107 000c 	add.w	r0, r7, #12
 80022e8:	49a0      	ldr	r1, [pc, #640]	; (800256c <main+0xc14>)
 80022ea:	f018 fcf5 	bl	801acd8 <siprintf>
						if (humidityLast >= 10)
 80022ee:	4b9e      	ldr	r3, [pc, #632]	; (8002568 <main+0xc10>)
 80022f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022f4:	f04f 0200 	mov.w	r2, #0
 80022f8:	4b9d      	ldr	r3, [pc, #628]	; (8002570 <main+0xc18>)
 80022fa:	f017 fb93 	bl	8019a24 <__aeabi_dcmpge>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00b      	beq.n	800231c <main+0x9c4>
							LCD_Font(160, 187, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 8002304:	f107 020c 	add.w	r2, r7, #12
 8002308:	2300      	movs	r3, #0
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	2301      	movs	r3, #1
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	4b92      	ldr	r3, [pc, #584]	; (800255c <main+0xc04>)
 8002312:	21bb      	movs	r1, #187	; 0xbb
 8002314:	20a0      	movs	r0, #160	; 0xa0
 8002316:	f002 ffa3 	bl	8005260 <LCD_Font>
 800231a:	e00a      	b.n	8002332 <main+0x9da>
						else LCD_Font(186, 187, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 800231c:	f107 020c 	add.w	r2, r7, #12
 8002320:	2300      	movs	r3, #0
 8002322:	9301      	str	r3, [sp, #4]
 8002324:	2301      	movs	r3, #1
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	4b8c      	ldr	r3, [pc, #560]	; (800255c <main+0xc04>)
 800232a:	21bb      	movs	r1, #187	; 0xbb
 800232c:	20ba      	movs	r0, #186	; 0xba
 800232e:	f002 ff97 	bl	8005260 <LCD_Font>

						sprintf(weatherPrintH, "%.1f'H", humidity);
 8002332:	4b8c      	ldr	r3, [pc, #560]	; (8002564 <main+0xc0c>)
 8002334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002338:	f107 000c 	add.w	r0, r7, #12
 800233c:	498b      	ldr	r1, [pc, #556]	; (800256c <main+0xc14>)
 800233e:	f018 fccb 	bl	801acd8 <siprintf>
						if (humidity >= 10)
 8002342:	4b88      	ldr	r3, [pc, #544]	; (8002564 <main+0xc0c>)
 8002344:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002348:	f04f 0200 	mov.w	r2, #0
 800234c:	4b88      	ldr	r3, [pc, #544]	; (8002570 <main+0xc18>)
 800234e:	f017 fb69 	bl	8019a24 <__aeabi_dcmpge>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00c      	beq.n	8002372 <main+0xa1a>
							LCD_Font(160, 187, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 8002358:	f107 020c 	add.w	r2, r7, #12
 800235c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002360:	9301      	str	r3, [sp, #4]
 8002362:	2301      	movs	r3, #1
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	4b7d      	ldr	r3, [pc, #500]	; (800255c <main+0xc04>)
 8002368:	21bb      	movs	r1, #187	; 0xbb
 800236a:	20a0      	movs	r0, #160	; 0xa0
 800236c:	f002 ff78 	bl	8005260 <LCD_Font>
 8002370:	e00b      	b.n	800238a <main+0xa32>
						else LCD_Font(186, 187, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 8002372:	f107 020c 	add.w	r2, r7, #12
 8002376:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	2301      	movs	r3, #1
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	4b76      	ldr	r3, [pc, #472]	; (800255c <main+0xc04>)
 8002382:	21bb      	movs	r1, #187	; 0xbb
 8002384:	20ba      	movs	r0, #186	; 0xba
 8002386:	f002 ff6b 	bl	8005260 <LCD_Font>

						humidityLast = humidity;
 800238a:	4b76      	ldr	r3, [pc, #472]	; (8002564 <main+0xc0c>)
 800238c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002390:	4975      	ldr	r1, [pc, #468]	; (8002568 <main+0xc10>)
 8002392:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (pressureLast != pressure) {
 8002396:	4b77      	ldr	r3, [pc, #476]	; (8002574 <main+0xc1c>)
 8002398:	881a      	ldrh	r2, [r3, #0]
 800239a:	4b77      	ldr	r3, [pc, #476]	; (8002578 <main+0xc20>)
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d065      	beq.n	800246e <main+0xb16>

						char weatherPrintP[11];

						if (pressureLast >= 1000) {
 80023a2:	4b74      	ldr	r3, [pc, #464]	; (8002574 <main+0xc1c>)
 80023a4:	881b      	ldrh	r3, [r3, #0]
 80023a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023aa:	d315      	bcc.n	80023d8 <main+0xa80>
							sprintf(weatherPrintP, "%02dP", pressureLast);
 80023ac:	4b71      	ldr	r3, [pc, #452]	; (8002574 <main+0xc1c>)
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	f107 0314 	add.w	r3, r7, #20
 80023b6:	4971      	ldr	r1, [pc, #452]	; (800257c <main+0xc24>)
 80023b8:	4618      	mov	r0, r3
 80023ba:	f018 fc8d 	bl	801acd8 <siprintf>
							LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 80023be:	f107 0214 	add.w	r2, r7, #20
 80023c2:	2300      	movs	r3, #0
 80023c4:	9301      	str	r3, [sp, #4]
 80023c6:	2301      	movs	r3, #1
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	4b64      	ldr	r3, [pc, #400]	; (800255c <main+0xc04>)
 80023cc:	21bb      	movs	r1, #187	; 0xbb
 80023ce:	f44f 70a0 	mov.w	r0, #320	; 0x140
 80023d2:	f002 ff45 	bl	8005260 <LCD_Font>
 80023d6:	e014      	b.n	8002402 <main+0xaaa>
						}
						else {
							sprintf(weatherPrintP, " %02dP", pressureLast);
 80023d8:	4b66      	ldr	r3, [pc, #408]	; (8002574 <main+0xc1c>)
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	461a      	mov	r2, r3
 80023de:	f107 0314 	add.w	r3, r7, #20
 80023e2:	4967      	ldr	r1, [pc, #412]	; (8002580 <main+0xc28>)
 80023e4:	4618      	mov	r0, r3
 80023e6:	f018 fc77 	bl	801acd8 <siprintf>
							LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 80023ea:	f107 0214 	add.w	r2, r7, #20
 80023ee:	2300      	movs	r3, #0
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	2301      	movs	r3, #1
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	4b59      	ldr	r3, [pc, #356]	; (800255c <main+0xc04>)
 80023f8:	21bb      	movs	r1, #187	; 0xbb
 80023fa:	f44f 70a0 	mov.w	r0, #320	; 0x140
 80023fe:	f002 ff2f 	bl	8005260 <LCD_Font>
						}

						pressureLast = pressure;
 8002402:	4b5d      	ldr	r3, [pc, #372]	; (8002578 <main+0xc20>)
 8002404:	881a      	ldrh	r2, [r3, #0]
 8002406:	4b5b      	ldr	r3, [pc, #364]	; (8002574 <main+0xc1c>)
 8002408:	801a      	strh	r2, [r3, #0]

						if (pressureLast >= 1000) {
 800240a:	4b5a      	ldr	r3, [pc, #360]	; (8002574 <main+0xc1c>)
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002412:	d316      	bcc.n	8002442 <main+0xaea>
							sprintf(weatherPrintP, "%02dP", pressureLast);
 8002414:	4b57      	ldr	r3, [pc, #348]	; (8002574 <main+0xc1c>)
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	461a      	mov	r2, r3
 800241a:	f107 0314 	add.w	r3, r7, #20
 800241e:	4957      	ldr	r1, [pc, #348]	; (800257c <main+0xc24>)
 8002420:	4618      	mov	r0, r3
 8002422:	f018 fc59 	bl	801acd8 <siprintf>
							LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 8002426:	f107 0214 	add.w	r2, r7, #20
 800242a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	2301      	movs	r3, #1
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	4b49      	ldr	r3, [pc, #292]	; (800255c <main+0xc04>)
 8002436:	21bb      	movs	r1, #187	; 0xbb
 8002438:	f44f 70a0 	mov.w	r0, #320	; 0x140
 800243c:	f002 ff10 	bl	8005260 <LCD_Font>
 8002440:	e015      	b.n	800246e <main+0xb16>
						}
						else {
							sprintf(weatherPrintP, " %02dP", pressureLast);
 8002442:	4b4c      	ldr	r3, [pc, #304]	; (8002574 <main+0xc1c>)
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	461a      	mov	r2, r3
 8002448:	f107 0314 	add.w	r3, r7, #20
 800244c:	494c      	ldr	r1, [pc, #304]	; (8002580 <main+0xc28>)
 800244e:	4618      	mov	r0, r3
 8002450:	f018 fc42 	bl	801acd8 <siprintf>
							LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 8002454:	f107 0214 	add.w	r2, r7, #20
 8002458:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	2301      	movs	r3, #1
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	4b3e      	ldr	r3, [pc, #248]	; (800255c <main+0xc04>)
 8002464:	21bb      	movs	r1, #187	; 0xbb
 8002466:	f44f 70a0 	mov.w	r0, #320	; 0x140
 800246a:	f002 fef9 	bl	8005260 <LCD_Font>
						}
					}

					if (AT24XX_Read(0) != rtcHrs) {
 800246e:	2000      	movs	r0, #0
 8002470:	f7fd ff0e 	bl	8000290 <AT24XX_Read>
 8002474:	4603      	mov	r3, r0
 8002476:	461a      	mov	r2, r3
 8002478:	4b42      	ldr	r3, [pc, #264]	; (8002584 <main+0xc2c>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	429a      	cmp	r2, r3
 800247e:	f000 81dd 	beq.w	800283c <main+0xee4>

						AT24XX_Update(0, rtcHrs);
 8002482:	4b40      	ldr	r3, [pc, #256]	; (8002584 <main+0xc2c>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	4619      	mov	r1, r3
 8002488:	2000      	movs	r0, #0
 800248a:	f7fd ff2b 	bl	80002e4 <AT24XX_Update>

						for (uint16_t i = 0; i < 155; i++) hT[i] = byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 800248e:	2300      	movs	r3, #0
 8002490:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
 8002494:	e027      	b.n	80024e6 <main+0xb8e>
 8002496:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 800249a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800249e:	b29b      	uxth	r3, r3
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7fd fef3 	bl	8000290 <AT24XX_Read>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461c      	mov	r4, r3
 80024ae:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fd fee7 	bl	8000290 <AT24XX_Read>
 80024c2:	4603      	mov	r3, r0
 80024c4:	4619      	mov	r1, r3
 80024c6:	4620      	mov	r0, r4
 80024c8:	f7ff fa08 	bl	80018dc <byteS>
 80024cc:	4603      	mov	r3, r0
 80024ce:	461a      	mov	r2, r3
 80024d0:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80024d4:	b211      	sxth	r1, r2
 80024d6:	4a2c      	ldr	r2, [pc, #176]	; (8002588 <main+0xc30>)
 80024d8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80024dc:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80024e0:	3301      	adds	r3, #1
 80024e2:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
 80024e6:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80024ea:	2b9a      	cmp	r3, #154	; 0x9a
 80024ec:	d9d3      	bls.n	8002496 <main+0xb3e>
						for (uint16_t i = 154; i > 0; i--) hT[i] = hT[i - 1];
 80024ee:	239a      	movs	r3, #154	; 0x9a
 80024f0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
 80024f4:	e00f      	b.n	8002516 <main+0xbbe>
 80024f6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80024fa:	1e5a      	subs	r2, r3, #1
 80024fc:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002500:	4921      	ldr	r1, [pc, #132]	; (8002588 <main+0xc30>)
 8002502:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8002506:	4a20      	ldr	r2, [pc, #128]	; (8002588 <main+0xc30>)
 8002508:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800250c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002510:	3b01      	subs	r3, #1
 8002512:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
 8002516:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1eb      	bne.n	80024f6 <main+0xb9e>
						hT[0] = (uint16_t) (temperature * 10);
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <main+0xbf4>)
 8002520:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	4b11      	ldr	r3, [pc, #68]	; (8002570 <main+0xc18>)
 800252a:	f016 fff5 	bl	8019518 <__aeabi_dmul>
 800252e:	4602      	mov	r2, r0
 8002530:	460b      	mov	r3, r1
 8002532:	4610      	mov	r0, r2
 8002534:	4619      	mov	r1, r3
 8002536:	f017 fac7 	bl	8019ac8 <__aeabi_d2uiz>
 800253a:	4603      	mov	r3, r0
 800253c:	b29b      	uxth	r3, r3
 800253e:	b21a      	sxth	r2, r3
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <main+0xc30>)
 8002542:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 155; i++) {
 8002544:	2300      	movs	r3, #0
 8002546:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
 800254a:	e04e      	b.n	80025ea <main+0xc92>
 800254c:	20000578 	.word	0x20000578
 8002550:	c0240000 	.word	0xc0240000
 8002554:	08052698 	.word	0x08052698
 8002558:	00ffa500 	.word	0x00ffa500
 800255c:	08029f90 	.word	0x08029f90
 8002560:	20000580 	.word	0x20000580
 8002564:	20000588 	.word	0x20000588
 8002568:	20000590 	.word	0x20000590
 800256c:	080526a0 	.word	0x080526a0
 8002570:	40240000 	.word	0x40240000
 8002574:	200005ba 	.word	0x200005ba
 8002578:	200005b8 	.word	0x200005b8
 800257c:	080526a8 	.word	0x080526a8
 8002580:	080526b0 	.word	0x080526b0
 8002584:	2000056f 	.word	0x2000056f
 8002588:	200005bc 	.word	0x200005bc
							AT24XX_Update(i * 2 + 1000, byteL(hT[i]));
 800258c:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002590:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002594:	b29b      	uxth	r3, r3
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	b29c      	uxth	r4, r3
 800259a:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 800259e:	4a86      	ldr	r2, [pc, #536]	; (80027b8 <main+0xe60>)
 80025a0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff f97c 	bl	80018a4 <byteL>
 80025ac:	4603      	mov	r3, r0
 80025ae:	4619      	mov	r1, r3
 80025b0:	4620      	mov	r0, r4
 80025b2:	f7fd fe97 	bl	80002e4 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 1000, byteH(hT[i]));
 80025b6:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	b29b      	uxth	r3, r3
 80025be:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 80025c2:	b29c      	uxth	r4, r3
 80025c4:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80025c8:	4a7b      	ldr	r2, [pc, #492]	; (80027b8 <main+0xe60>)
 80025ca:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff f974 	bl	80018be <byteH>
 80025d6:	4603      	mov	r3, r0
 80025d8:	4619      	mov	r1, r3
 80025da:	4620      	mov	r0, r4
 80025dc:	f7fd fe82 	bl	80002e4 <AT24XX_Update>
						for (uint16_t i = 0; i < 155; i++) {
 80025e0:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80025e4:	3301      	adds	r3, #1
 80025e6:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
 80025ea:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80025ee:	2b9a      	cmp	r3, #154	; 0x9a
 80025f0:	d9cc      	bls.n	800258c <main+0xc34>
						}

						for (uint16_t i = 0; i < 155; i++) hH[i] = byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 80025f2:	2300      	movs	r3, #0
 80025f4:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
 80025f8:	e027      	b.n	800264a <main+0xcf2>
 80025fa:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 80025fe:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002602:	b29b      	uxth	r3, r3
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	b29b      	uxth	r3, r3
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd fe41 	bl	8000290 <AT24XX_Read>
 800260e:	4603      	mov	r3, r0
 8002610:	461c      	mov	r4, r3
 8002612:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	b29b      	uxth	r3, r3
 800261a:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 800261e:	b29b      	uxth	r3, r3
 8002620:	4618      	mov	r0, r3
 8002622:	f7fd fe35 	bl	8000290 <AT24XX_Read>
 8002626:	4603      	mov	r3, r0
 8002628:	4619      	mov	r1, r3
 800262a:	4620      	mov	r0, r4
 800262c:	f7ff f956 	bl	80018dc <byteS>
 8002630:	4603      	mov	r3, r0
 8002632:	461a      	mov	r2, r3
 8002634:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002638:	b211      	sxth	r1, r2
 800263a:	4a60      	ldr	r2, [pc, #384]	; (80027bc <main+0xe64>)
 800263c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002640:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002644:	3301      	adds	r3, #1
 8002646:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
 800264a:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 800264e:	2b9a      	cmp	r3, #154	; 0x9a
 8002650:	d9d3      	bls.n	80025fa <main+0xca2>
						for (uint16_t i = 154; i > 0; i--) hH[i] = hH[i - 1];
 8002652:	239a      	movs	r3, #154	; 0x9a
 8002654:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0
 8002658:	e00f      	b.n	800267a <main+0xd22>
 800265a:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 800265e:	1e5a      	subs	r2, r3, #1
 8002660:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 8002664:	4955      	ldr	r1, [pc, #340]	; (80027bc <main+0xe64>)
 8002666:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 800266a:	4a54      	ldr	r2, [pc, #336]	; (80027bc <main+0xe64>)
 800266c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002670:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 8002674:	3b01      	subs	r3, #1
 8002676:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0
 800267a:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1eb      	bne.n	800265a <main+0xd02>
						hH[0] = (uint16_t) (humidity * 10);
 8002682:	4b4f      	ldr	r3, [pc, #316]	; (80027c0 <main+0xe68>)
 8002684:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002688:	f04f 0200 	mov.w	r2, #0
 800268c:	4b4d      	ldr	r3, [pc, #308]	; (80027c4 <main+0xe6c>)
 800268e:	f016 ff43 	bl	8019518 <__aeabi_dmul>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4610      	mov	r0, r2
 8002698:	4619      	mov	r1, r3
 800269a:	f017 fa15 	bl	8019ac8 <__aeabi_d2uiz>
 800269e:	4603      	mov	r3, r0
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	b21a      	sxth	r2, r3
 80026a4:	4b45      	ldr	r3, [pc, #276]	; (80027bc <main+0xe64>)
 80026a6:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 155; i++) {
 80026a8:	2300      	movs	r3, #0
 80026aa:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
 80026ae:	e02e      	b.n	800270e <main+0xdb6>
							AT24XX_Update(i * 2 + 2000, byteL(hH[i]));
 80026b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80026b4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	b29c      	uxth	r4, r3
 80026be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80026c2:	4a3e      	ldr	r2, [pc, #248]	; (80027bc <main+0xe64>)
 80026c4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff f8ea 	bl	80018a4 <byteL>
 80026d0:	4603      	mov	r3, r0
 80026d2:	4619      	mov	r1, r3
 80026d4:	4620      	mov	r0, r4
 80026d6:	f7fd fe05 	bl	80002e4 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 2000, byteH(hH[i]));
 80026da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 80026e6:	b29c      	uxth	r4, r3
 80026e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80026ec:	4a33      	ldr	r2, [pc, #204]	; (80027bc <main+0xe64>)
 80026ee:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff f8e2 	bl	80018be <byteH>
 80026fa:	4603      	mov	r3, r0
 80026fc:	4619      	mov	r1, r3
 80026fe:	4620      	mov	r0, r4
 8002700:	f7fd fdf0 	bl	80002e4 <AT24XX_Update>
						for (uint16_t i = 0; i < 155; i++) {
 8002704:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002708:	3301      	adds	r3, #1
 800270a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
 800270e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002712:	2b9a      	cmp	r3, #154	; 0x9a
 8002714:	d9cc      	bls.n	80026b0 <main+0xd58>
						}

						for (uint16_t i = 0; i < 155; i++) hP[i] = byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 8002716:	2300      	movs	r3, #0
 8002718:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
 800271c:	e027      	b.n	800276e <main+0xe16>
 800271e:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 8002722:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8002726:	b29b      	uxth	r3, r3
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	b29b      	uxth	r3, r3
 800272c:	4618      	mov	r0, r3
 800272e:	f7fd fdaf 	bl	8000290 <AT24XX_Read>
 8002732:	4603      	mov	r3, r0
 8002734:	461c      	mov	r4, r3
 8002736:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	b29b      	uxth	r3, r3
 800273e:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8002742:	b29b      	uxth	r3, r3
 8002744:	4618      	mov	r0, r3
 8002746:	f7fd fda3 	bl	8000290 <AT24XX_Read>
 800274a:	4603      	mov	r3, r0
 800274c:	4619      	mov	r1, r3
 800274e:	4620      	mov	r0, r4
 8002750:	f7ff f8c4 	bl	80018dc <byteS>
 8002754:	4603      	mov	r3, r0
 8002756:	461a      	mov	r2, r3
 8002758:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 800275c:	b211      	sxth	r1, r2
 800275e:	4a1a      	ldr	r2, [pc, #104]	; (80027c8 <main+0xe70>)
 8002760:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002764:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 8002768:	3301      	adds	r3, #1
 800276a:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
 800276e:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 8002772:	2b9a      	cmp	r3, #154	; 0x9a
 8002774:	d9d3      	bls.n	800271e <main+0xdc6>
						for (uint16_t i = 154; i > 0; i--) hP[i] = hP[i - 1];
 8002776:	239a      	movs	r3, #154	; 0x9a
 8002778:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
 800277c:	e00f      	b.n	800279e <main+0xe46>
 800277e:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002782:	1e5a      	subs	r2, r3, #1
 8002784:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002788:	490f      	ldr	r1, [pc, #60]	; (80027c8 <main+0xe70>)
 800278a:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 800278e:	4a0e      	ldr	r2, [pc, #56]	; (80027c8 <main+0xe70>)
 8002790:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002794:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002798:	3b01      	subs	r3, #1
 800279a:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
 800279e:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1eb      	bne.n	800277e <main+0xe26>
						hP[0] = (uint16_t)pressure;
 80027a6:	4b09      	ldr	r3, [pc, #36]	; (80027cc <main+0xe74>)
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	b21a      	sxth	r2, r3
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <main+0xe70>)
 80027ae:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 155; i++) {
 80027b0:	2300      	movs	r3, #0
 80027b2:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
 80027b6:	e03a      	b.n	800282e <main+0xed6>
 80027b8:	200005bc 	.word	0x200005bc
 80027bc:	200006f4 	.word	0x200006f4
 80027c0:	20000588 	.word	0x20000588
 80027c4:	40240000 	.word	0x40240000
 80027c8:	2000082c 	.word	0x2000082c
 80027cc:	200005b8 	.word	0x200005b8
							AT24XX_Update(i * 2 + 3000, byteL(hP[i]));
 80027d0:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 80027d4:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80027d8:	b29b      	uxth	r3, r3
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	b29c      	uxth	r4, r3
 80027de:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 80027e2:	4abc      	ldr	r2, [pc, #752]	; (8002ad4 <main+0x117c>)
 80027e4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff f85a 	bl	80018a4 <byteL>
 80027f0:	4603      	mov	r3, r0
 80027f2:	4619      	mov	r1, r3
 80027f4:	4620      	mov	r0, r4
 80027f6:	f7fd fd75 	bl	80002e4 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 3000, byteH(hP[i]));
 80027fa:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	b29b      	uxth	r3, r3
 8002802:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8002806:	b29c      	uxth	r4, r3
 8002808:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 800280c:	4ab1      	ldr	r2, [pc, #708]	; (8002ad4 <main+0x117c>)
 800280e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002812:	b29b      	uxth	r3, r3
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff f852 	bl	80018be <byteH>
 800281a:	4603      	mov	r3, r0
 800281c:	4619      	mov	r1, r3
 800281e:	4620      	mov	r0, r4
 8002820:	f7fd fd60 	bl	80002e4 <AT24XX_Update>
						for (uint16_t i = 0; i < 155; i++) {
 8002824:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 8002828:	3301      	adds	r3, #1
 800282a:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
 800282e:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 8002832:	2b9a      	cmp	r3, #154	; 0x9a
 8002834:	d9cc      	bls.n	80027d0 <main+0xe78>
						}

						viewGraphs = 0;
 8002836:	4ba8      	ldr	r3, [pc, #672]	; (8002ad8 <main+0x1180>)
 8002838:	2200      	movs	r2, #0
 800283a:	701a      	strb	r2, [r3, #0]
					}

					LCD_Rect(2, 189, 157, 129, 1, BLUE);
 800283c:	23ff      	movs	r3, #255	; 0xff
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	2301      	movs	r3, #1
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2381      	movs	r3, #129	; 0x81
 8002846:	229d      	movs	r2, #157	; 0x9d
 8002848:	21bd      	movs	r1, #189	; 0xbd
 800284a:	2002      	movs	r0, #2
 800284c:	f001 fd54 	bl	80042f8 <LCD_Rect>
					int16_t valMap = map(((int16_t)(temperature * 10)), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 128);
 8002850:	4ba2      	ldr	r3, [pc, #648]	; (8002adc <main+0x1184>)
 8002852:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	4ba1      	ldr	r3, [pc, #644]	; (8002ae0 <main+0x1188>)
 800285c:	f016 fe5c 	bl	8019518 <__aeabi_dmul>
 8002860:	4602      	mov	r2, r0
 8002862:	460b      	mov	r3, r1
 8002864:	4610      	mov	r0, r2
 8002866:	4619      	mov	r1, r3
 8002868:	f017 f906 	bl	8019a78 <__aeabi_d2iz>
 800286c:	4603      	mov	r3, r0
 800286e:	b21b      	sxth	r3, r3
 8002870:	b298      	uxth	r0, r3
 8002872:	2380      	movs	r3, #128	; 0x80
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	2300      	movs	r3, #0
 8002878:	f44f 7291 	mov.w	r2, #290	; 0x122
 800287c:	21e2      	movs	r1, #226	; 0xe2
 800287e:	f7fe ffe5 	bl	800184c <map>
 8002882:	ec53 2b10 	vmov	r2, r3, d0
 8002886:	4610      	mov	r0, r2
 8002888:	4619      	mov	r1, r3
 800288a:	f017 f8f5 	bl	8019a78 <__aeabi_d2iz>
 800288e:	4603      	mov	r3, r0
 8002890:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					if (valMap < 0) valMap = 0;
 8002894:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002898:	2b00      	cmp	r3, #0
 800289a:	da02      	bge.n	80028a2 <main+0xf4a>
 800289c:	2300      	movs	r3, #0
 800289e:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					if (valMap > 127) valMap = 127;
 80028a2:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80028a6:	2b7f      	cmp	r3, #127	; 0x7f
 80028a8:	dd02      	ble.n	80028b0 <main+0xf58>
 80028aa:	237f      	movs	r3, #127	; 0x7f
 80028ac:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					LCD_Line(3 + 155, 191, 3 + 155, 317, 1, BLACK);
 80028b0:	2300      	movs	r3, #0
 80028b2:	9301      	str	r3, [sp, #4]
 80028b4:	2301      	movs	r3, #1
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	f240 133d 	movw	r3, #317	; 0x13d
 80028bc:	229e      	movs	r2, #158	; 0x9e
 80028be:	21bf      	movs	r1, #191	; 0xbf
 80028c0:	209e      	movs	r0, #158	; 0x9e
 80028c2:	f001 fbb1 	bl	8004028 <LCD_Line>
					if (valMap) LCD_Line(3 + 155, 191 + (127 - valMap), 3 + 155, 317,
 80028c6:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d023      	beq.n	8002916 <main+0xfbe>
 80028ce:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80028d2:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 80028d6:	b29c      	uxth	r4, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 80028d8:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80028dc:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(3 + 155, 191 + (127 - valMap), 3 + 155, 317,
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	43db      	mvns	r3, r3
 80028e8:	b2d8      	uxtb	r0, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 80028ea:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80028ee:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(3 + 155, 191 + (127 - valMap), 3 + 155, 317,
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	461a      	mov	r2, r3
 80028fa:	2100      	movs	r1, #0
 80028fc:	f001 fa73 	bl	8003de6 <RGB>
 8002900:	4603      	mov	r3, r0
 8002902:	9301      	str	r3, [sp, #4]
 8002904:	2301      	movs	r3, #1
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	f240 133d 	movw	r3, #317	; 0x13d
 800290c:	229e      	movs	r2, #158	; 0x9e
 800290e:	4621      	mov	r1, r4
 8002910:	209e      	movs	r0, #158	; 0x9e
 8002912:	f001 fb89 	bl	8004028 <LCD_Line>

					LCD_Rect(161, 189, 157, 129, 1, BLUE);
 8002916:	23ff      	movs	r3, #255	; 0xff
 8002918:	9301      	str	r3, [sp, #4]
 800291a:	2301      	movs	r3, #1
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	2381      	movs	r3, #129	; 0x81
 8002920:	229d      	movs	r2, #157	; 0x9d
 8002922:	21bd      	movs	r1, #189	; 0xbd
 8002924:	20a1      	movs	r0, #161	; 0xa1
 8002926:	f001 fce7 	bl	80042f8 <LCD_Rect>
					valMap = map(((int16_t)(humidity * 10)), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 128);
 800292a:	4b6e      	ldr	r3, [pc, #440]	; (8002ae4 <main+0x118c>)
 800292c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	4b6a      	ldr	r3, [pc, #424]	; (8002ae0 <main+0x1188>)
 8002936:	f016 fdef 	bl	8019518 <__aeabi_dmul>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4610      	mov	r0, r2
 8002940:	4619      	mov	r1, r3
 8002942:	f017 f899 	bl	8019a78 <__aeabi_d2iz>
 8002946:	4603      	mov	r3, r0
 8002948:	b21b      	sxth	r3, r3
 800294a:	b298      	uxth	r0, r3
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2300      	movs	r3, #0
 8002952:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8002956:	2150      	movs	r1, #80	; 0x50
 8002958:	f7fe ff78 	bl	800184c <map>
 800295c:	ec53 2b10 	vmov	r2, r3, d0
 8002960:	4610      	mov	r0, r2
 8002962:	4619      	mov	r1, r3
 8002964:	f017 f888 	bl	8019a78 <__aeabi_d2iz>
 8002968:	4603      	mov	r3, r0
 800296a:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					if (valMap < 0) valMap = 0;
 800296e:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002972:	2b00      	cmp	r3, #0
 8002974:	da02      	bge.n	800297c <main+0x1024>
 8002976:	2300      	movs	r3, #0
 8002978:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					if (valMap > 127) valMap = 127;
 800297c:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002980:	2b7f      	cmp	r3, #127	; 0x7f
 8002982:	dd02      	ble.n	800298a <main+0x1032>
 8002984:	237f      	movs	r3, #127	; 0x7f
 8002986:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					LCD_Line(162 + 155, 191, 162 + 155, 317, 1, BLACK);
 800298a:	2300      	movs	r3, #0
 800298c:	9301      	str	r3, [sp, #4]
 800298e:	2301      	movs	r3, #1
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	f240 133d 	movw	r3, #317	; 0x13d
 8002996:	f240 123d 	movw	r2, #317	; 0x13d
 800299a:	21bf      	movs	r1, #191	; 0xbf
 800299c:	f240 103d 	movw	r0, #317	; 0x13d
 80029a0:	f001 fb42 	bl	8004028 <LCD_Line>
					if (valMap) LCD_Line(162 + 155, 191 + (127 - valMap), 162 + 155, 317,
 80029a4:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d025      	beq.n	80029f8 <main+0x10a0>
 80029ac:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80029b0:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 80029b4:	b29c      	uxth	r4, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 80029b6:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80029ba:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(162 + 155, 191 + (127 - valMap), 162 + 155, 317,
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	b2d8      	uxtb	r0, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 80029c8:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80029cc:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(162 + 155, 191 + (127 - valMap), 162 + 155, 317,
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	461a      	mov	r2, r3
 80029d8:	2100      	movs	r1, #0
 80029da:	f001 fa04 	bl	8003de6 <RGB>
 80029de:	4603      	mov	r3, r0
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	2301      	movs	r3, #1
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	f240 133d 	movw	r3, #317	; 0x13d
 80029ea:	f240 123d 	movw	r2, #317	; 0x13d
 80029ee:	4621      	mov	r1, r4
 80029f0:	f240 103d 	movw	r0, #317	; 0x13d
 80029f4:	f001 fb18 	bl	8004028 <LCD_Line>

					LCD_Rect(320, 189, 157, 129, 1, BLUE);
 80029f8:	23ff      	movs	r3, #255	; 0xff
 80029fa:	9301      	str	r3, [sp, #4]
 80029fc:	2301      	movs	r3, #1
 80029fe:	9300      	str	r3, [sp, #0]
 8002a00:	2381      	movs	r3, #129	; 0x81
 8002a02:	229d      	movs	r2, #157	; 0x9d
 8002a04:	21bd      	movs	r1, #189	; 0xbd
 8002a06:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8002a0a:	f001 fc75 	bl	80042f8 <LCD_Rect>
					valMap = map(((int16_t)(pressure)), MIN_PRESSURE, MAX_PRESSURE, 0, 128);
 8002a0e:	4b36      	ldr	r3, [pc, #216]	; (8002ae8 <main+0x1190>)
 8002a10:	8818      	ldrh	r0, [r3, #0]
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	2300      	movs	r3, #0
 8002a18:	f240 4229 	movw	r2, #1065	; 0x429
 8002a1c:	f240 31a9 	movw	r1, #937	; 0x3a9
 8002a20:	f7fe ff14 	bl	800184c <map>
 8002a24:	ec53 2b10 	vmov	r2, r3, d0
 8002a28:	4610      	mov	r0, r2
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f017 f824 	bl	8019a78 <__aeabi_d2iz>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					if (valMap < 0) valMap = 0;
 8002a36:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	da02      	bge.n	8002a44 <main+0x10ec>
 8002a3e:	2300      	movs	r3, #0
 8002a40:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					if (valMap > 127) valMap = 127;
 8002a44:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002a48:	2b7f      	cmp	r3, #127	; 0x7f
 8002a4a:	dd02      	ble.n	8002a52 <main+0x10fa>
 8002a4c:	237f      	movs	r3, #127	; 0x7f
 8002a4e:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
					LCD_Line(321 + 155, 191, 321 + 155, 317, 1, BLACK);
 8002a52:	2300      	movs	r3, #0
 8002a54:	9301      	str	r3, [sp, #4]
 8002a56:	2301      	movs	r3, #1
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	f240 133d 	movw	r3, #317	; 0x13d
 8002a5e:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8002a62:	21bf      	movs	r1, #191	; 0xbf
 8002a64:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8002a68:	f001 fade 	bl	8004028 <LCD_Line>
					if (valMap) LCD_Line(321 + 155, 191 + (127 - valMap), 321 + 155, 317,
 8002a6c:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d025      	beq.n	8002ac0 <main+0x1168>
 8002a74:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002a78:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002a7c:	b29c      	uxth	r4, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002a7e:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002a82:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(321 + 155, 191 + (127 - valMap), 321 + 155, 317,
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	b2d8      	uxtb	r0, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002a90:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002a94:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(321 + 155, 191 + (127 - valMap), 321 + 155, 317,
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	f001 f9a0 	bl	8003de6 <RGB>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	9301      	str	r3, [sp, #4]
 8002aaa:	2301      	movs	r3, #1
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	f240 133d 	movw	r3, #317	; 0x13d
 8002ab2:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8002abc:	f001 fab4 	bl	8004028 <LCD_Line>

					if (!viewGraphs) {
 8002ac0:	4b05      	ldr	r3, [pc, #20]	; (8002ad8 <main+0x1180>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f040 8192 	bne.w	8002dee <main+0x1496>

						for (uint16_t i = 0; i < 155 ; i++) {
 8002aca:	2300      	movs	r3, #0
 8002acc:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8002ad0:	e07b      	b.n	8002bca <main+0x1272>
 8002ad2:	bf00      	nop
 8002ad4:	2000082c 	.word	0x2000082c
 8002ad8:	2000056c 	.word	0x2000056c
 8002adc:	20000578 	.word	0x20000578
 8002ae0:	40240000 	.word	0x40240000
 8002ae4:	20000588 	.word	0x20000588
 8002ae8:	200005b8 	.word	0x200005b8
							valMap = map(((int16_t)hT[i]), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 128);
 8002aec:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002af0:	4ab3      	ldr	r2, [pc, #716]	; (8002dc0 <main+0x1468>)
 8002af2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002af6:	b298      	uxth	r0, r3
 8002af8:	2380      	movs	r3, #128	; 0x80
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	2300      	movs	r3, #0
 8002afe:	f44f 7291 	mov.w	r2, #290	; 0x122
 8002b02:	21e2      	movs	r1, #226	; 0xe2
 8002b04:	f7fe fea2 	bl	800184c <map>
 8002b08:	ec53 2b10 	vmov	r2, r3, d0
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	f016 ffb2 	bl	8019a78 <__aeabi_d2iz>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							if (valMap < 0) valMap = 0;
 8002b1a:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	da02      	bge.n	8002b28 <main+0x11d0>
 8002b22:	2300      	movs	r3, #0
 8002b24:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							if (valMap > 127) valMap = 127;
 8002b28:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002b2c:	2b7f      	cmp	r3, #127	; 0x7f
 8002b2e:	dd02      	ble.n	8002b36 <main+0x11de>
 8002b30:	237f      	movs	r3, #127	; 0x7f
 8002b32:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							LCD_Line(3 + (154-i), 191, 3 + (154-i), 317, 1, BLACK);
 8002b36:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002b3a:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b3e:	b298      	uxth	r0, r3
 8002b40:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002b44:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	9301      	str	r3, [sp, #4]
 8002b4e:	2301      	movs	r3, #1
 8002b50:	9300      	str	r3, [sp, #0]
 8002b52:	f240 133d 	movw	r3, #317	; 0x13d
 8002b56:	21bf      	movs	r1, #191	; 0xbf
 8002b58:	f001 fa66 	bl	8004028 <LCD_Line>
							if (valMap) LCD_Line(3 + (154-i), 191 + (127 - valMap), 3 + (154-i), 317,
 8002b5c:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d02d      	beq.n	8002bc0 <main+0x1268>
 8002b64:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002b68:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b6c:	b29c      	uxth	r4, r3
 8002b6e:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002b72:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002b76:	b29d      	uxth	r5, r3
 8002b78:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002b7c:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b80:	b29e      	uxth	r6, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002b82:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002b86:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(3 + (154-i), 191 + (127 - valMap), 3 + (154-i), 317,
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	b2d8      	uxtb	r0, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002b94:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002b98:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(3 + (154-i), 191 + (127 - valMap), 3 + (154-i), 317,
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	f001 f91e 	bl	8003de6 <RGB>
 8002baa:	4603      	mov	r3, r0
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	2301      	movs	r3, #1
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	f240 133d 	movw	r3, #317	; 0x13d
 8002bb6:	4632      	mov	r2, r6
 8002bb8:	4629      	mov	r1, r5
 8002bba:	4620      	mov	r0, r4
 8002bbc:	f001 fa34 	bl	8004028 <LCD_Line>
						for (uint16_t i = 0; i < 155 ; i++) {
 8002bc0:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8002bca:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002bce:	2b9a      	cmp	r3, #154	; 0x9a
 8002bd0:	d98c      	bls.n	8002aec <main+0x1194>
						}

						for (uint16_t i = 0; i < 155 ; i++) {
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 8002bd8:	e06e      	b.n	8002cb8 <main+0x1360>
							valMap = map(((int16_t)hH[i]), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 128);
 8002bda:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002bde:	4a79      	ldr	r2, [pc, #484]	; (8002dc4 <main+0x146c>)
 8002be0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002be4:	b298      	uxth	r0, r3
 8002be6:	2380      	movs	r3, #128	; 0x80
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	2300      	movs	r3, #0
 8002bec:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8002bf0:	2150      	movs	r1, #80	; 0x50
 8002bf2:	f7fe fe2b 	bl	800184c <map>
 8002bf6:	ec53 2b10 	vmov	r2, r3, d0
 8002bfa:	4610      	mov	r0, r2
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	f016 ff3b 	bl	8019a78 <__aeabi_d2iz>
 8002c02:	4603      	mov	r3, r0
 8002c04:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							if (valMap < 0) valMap = 0;
 8002c08:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	da02      	bge.n	8002c16 <main+0x12be>
 8002c10:	2300      	movs	r3, #0
 8002c12:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							if (valMap > 127) valMap = 127;
 8002c16:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8002c1c:	dd02      	ble.n	8002c24 <main+0x12cc>
 8002c1e:	237f      	movs	r3, #127	; 0x7f
 8002c20:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							LCD_Line(162 + (154-i), 191, 162 + (154-i), 317, 1, BLACK);
 8002c24:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002c28:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c2c:	b298      	uxth	r0, r3
 8002c2e:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002c32:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	2300      	movs	r3, #0
 8002c3a:	9301      	str	r3, [sp, #4]
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	f240 133d 	movw	r3, #317	; 0x13d
 8002c44:	21bf      	movs	r1, #191	; 0xbf
 8002c46:	f001 f9ef 	bl	8004028 <LCD_Line>
							if (valMap) LCD_Line(162 + (154-i), 191 + (127 - valMap), 162 + (154-i), 317,
 8002c4a:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d02d      	beq.n	8002cae <main+0x1356>
 8002c52:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002c56:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c5a:	b29c      	uxth	r4, r3
 8002c5c:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002c60:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002c64:	b29d      	uxth	r5, r3
 8002c66:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002c6a:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c6e:	b29e      	uxth	r6, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002c70:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002c74:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(162 + (154-i), 191 + (127 - valMap), 162 + (154-i), 317,
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	43db      	mvns	r3, r3
 8002c80:	b2d8      	uxtb	r0, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002c82:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002c86:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(162 + (154-i), 191 + (127 - valMap), 162 + (154-i), 317,
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	461a      	mov	r2, r3
 8002c92:	2100      	movs	r1, #0
 8002c94:	f001 f8a7 	bl	8003de6 <RGB>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	9301      	str	r3, [sp, #4]
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	f240 133d 	movw	r3, #317	; 0x13d
 8002ca4:	4632      	mov	r2, r6
 8002ca6:	4629      	mov	r1, r5
 8002ca8:	4620      	mov	r0, r4
 8002caa:	f001 f9bd 	bl	8004028 <LCD_Line>
						for (uint16_t i = 0; i < 155 ; i++) {
 8002cae:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 8002cb8:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002cbc:	2b9a      	cmp	r3, #154	; 0x9a
 8002cbe:	d98c      	bls.n	8002bda <main+0x1282>
						}

						for (uint16_t i = 0; i < 155 ; i++) {
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
 8002cc6:	e073      	b.n	8002db0 <main+0x1458>
							valMap = map(((int16_t)hP[i]), MIN_PRESSURE, MAX_PRESSURE, 0, 128);
 8002cc8:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002ccc:	4a3e      	ldr	r2, [pc, #248]	; (8002dc8 <main+0x1470>)
 8002cce:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002cd2:	b298      	uxth	r0, r3
 8002cd4:	2380      	movs	r3, #128	; 0x80
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	2300      	movs	r3, #0
 8002cda:	f240 4229 	movw	r2, #1065	; 0x429
 8002cde:	f240 31a9 	movw	r1, #937	; 0x3a9
 8002ce2:	f7fe fdb3 	bl	800184c <map>
 8002ce6:	ec53 2b10 	vmov	r2, r3, d0
 8002cea:	4610      	mov	r0, r2
 8002cec:	4619      	mov	r1, r3
 8002cee:	f016 fec3 	bl	8019a78 <__aeabi_d2iz>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							if (valMap < 0) valMap = 0;
 8002cf8:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	da02      	bge.n	8002d06 <main+0x13ae>
 8002d00:	2300      	movs	r3, #0
 8002d02:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							if (valMap > 127) valMap = 127;
 8002d06:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002d0a:	2b7f      	cmp	r3, #127	; 0x7f
 8002d0c:	dd02      	ble.n	8002d14 <main+0x13bc>
 8002d0e:	237f      	movs	r3, #127	; 0x7f
 8002d10:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
							LCD_Line(321 + (154-i), 191, 321 + (154-i), 317, 1, BLACK);
 8002d14:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002d18:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	b298      	uxth	r0, r3
 8002d20:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002d24:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002d28:	3301      	adds	r3, #1
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	9301      	str	r3, [sp, #4]
 8002d30:	2301      	movs	r3, #1
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	f240 133d 	movw	r3, #317	; 0x13d
 8002d38:	21bf      	movs	r1, #191	; 0xbf
 8002d3a:	f001 f975 	bl	8004028 <LCD_Line>
							if (valMap) LCD_Line(321 + (154-i), 191 + (127 - valMap), 321 + (154-i), 317,
 8002d3e:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d02f      	beq.n	8002da6 <main+0x144e>
 8002d46:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002d4a:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002d4e:	3301      	adds	r3, #1
 8002d50:	b29c      	uxth	r4, r3
 8002d52:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002d56:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002d5a:	b29d      	uxth	r5, r3
 8002d5c:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002d60:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002d64:	3301      	adds	r3, #1
 8002d66:	b29e      	uxth	r6, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002d68:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002d6c:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(321 + (154-i), 191 + (127 - valMap), 321 + (154-i), 317,
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	b2d8      	uxtb	r0, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002d7a:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8002d7e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(321 + (154-i), 191 + (127 - valMap), 321 + (154-i), 317,
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	f001 f82b 	bl	8003de6 <RGB>
 8002d90:	4603      	mov	r3, r0
 8002d92:	9301      	str	r3, [sp, #4]
 8002d94:	2301      	movs	r3, #1
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	f240 133d 	movw	r3, #317	; 0x13d
 8002d9c:	4632      	mov	r2, r6
 8002d9e:	4629      	mov	r1, r5
 8002da0:	4620      	mov	r0, r4
 8002da2:	f001 f941 	bl	8004028 <LCD_Line>
						for (uint16_t i = 0; i < 155 ; i++) {
 8002da6:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002daa:	3301      	adds	r3, #1
 8002dac:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
 8002db0:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002db4:	2b9a      	cmp	r3, #154	; 0x9a
 8002db6:	d987      	bls.n	8002cc8 <main+0x1370>
						}
						for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002dbe:	e00e      	b.n	8002dde <main+0x1486>
 8002dc0:	200005bc 	.word	0x200005bc
 8002dc4:	200006f4 	.word	0x200006f4
 8002dc8:	2000082c 	.word	0x2000082c
 8002dcc:	4a8e      	ldr	r2, [pc, #568]	; (8003008 <main+0x16b0>)
 8002dce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002dd2:	6353      	str	r3, [r2, #52]	; 0x34
 8002dd4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002dde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002de2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de6:	d9f1      	bls.n	8002dcc <main+0x1474>
						viewGraphs = 1;
 8002de8:	4b88      	ldr	r3, [pc, #544]	; (800300c <main+0x16b4>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	701a      	strb	r2, [r3, #0]
					}
				}
			}

			if (rx_index != 0) {
 8002dee:	4b88      	ldr	r3, [pc, #544]	; (8003010 <main+0x16b8>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f000 8393 	beq.w	800351e <main+0x1bc6>
				if (memcmp(rx_buffer, "TS", 2) == 0) {
 8002df8:	2202      	movs	r2, #2
 8002dfa:	4986      	ldr	r1, [pc, #536]	; (8003014 <main+0x16bc>)
 8002dfc:	4886      	ldr	r0, [pc, #536]	; (8003018 <main+0x16c0>)
 8002dfe:	f01b fd67 	bl	801e8d0 <memcmp>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f040 808a 	bne.w	8002f1e <main+0x15c6>

					char val[2];

					val[0] = rx_buffer[2];
 8002e0a:	4b83      	ldr	r3, [pc, #524]	; (8003018 <main+0x16c0>)
 8002e0c:	789b      	ldrb	r3, [r3, #2]
 8002e0e:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[3];
 8002e12:	4b81      	ldr	r3, [pc, #516]	; (8003018 <main+0x16c0>)
 8002e14:	78db      	ldrb	r3, [r3, #3]
 8002e16:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setHrs(atoi(val));
 8002e1a:	f107 0320 	add.w	r3, r7, #32
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f017 f8a3 	bl	8019f6a <atoi>
 8002e24:	4603      	mov	r3, r0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe f92d 	bl	8001088 <DS3231_setHrs>

					val[0] = rx_buffer[4];
 8002e2e:	4b7a      	ldr	r3, [pc, #488]	; (8003018 <main+0x16c0>)
 8002e30:	791b      	ldrb	r3, [r3, #4]
 8002e32:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[5];
 8002e36:	4b78      	ldr	r3, [pc, #480]	; (8003018 <main+0x16c0>)
 8002e38:	795b      	ldrb	r3, [r3, #5]
 8002e3a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setMin(atoi(val));
 8002e3e:	f107 0320 	add.w	r3, r7, #32
 8002e42:	4618      	mov	r0, r3
 8002e44:	f017 f891 	bl	8019f6a <atoi>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe f8fb 	bl	8001048 <DS3231_setMin>

					val[0] = 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = 0;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setSec(atoi(val));
 8002e5e:	f107 0320 	add.w	r3, r7, #32
 8002e62:	4618      	mov	r0, r3
 8002e64:	f017 f881 	bl	8019f6a <atoi>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7fe f8cb 	bl	8001008 <DS3231_setSec>

					val[0] = rx_buffer[6];
 8002e72:	4b69      	ldr	r3, [pc, #420]	; (8003018 <main+0x16c0>)
 8002e74:	799b      	ldrb	r3, [r3, #6]
 8002e76:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[7];
 8002e7a:	4b67      	ldr	r3, [pc, #412]	; (8003018 <main+0x16c0>)
 8002e7c:	79db      	ldrb	r3, [r3, #7]
 8002e7e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setDate(atoi(val));
 8002e82:	f107 0320 	add.w	r3, r7, #32
 8002e86:	4618      	mov	r0, r3
 8002e88:	f017 f86f 	bl	8019f6a <atoi>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7fe f939 	bl	8001108 <DS3231_setDate>

					val[0] = rx_buffer[8];
 8002e96:	4b60      	ldr	r3, [pc, #384]	; (8003018 <main+0x16c0>)
 8002e98:	7a1b      	ldrb	r3, [r3, #8]
 8002e9a:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[9];
 8002e9e:	4b5e      	ldr	r3, [pc, #376]	; (8003018 <main+0x16c0>)
 8002ea0:	7a5b      	ldrb	r3, [r3, #9]
 8002ea2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setMonth(atoi(val));
 8002ea6:	f107 0320 	add.w	r3, r7, #32
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f017 f85d 	bl	8019f6a <atoi>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7fe f947 	bl	8001148 <DS3231_setMonth>

					val[0] = rx_buffer[10];
 8002eba:	4b57      	ldr	r3, [pc, #348]	; (8003018 <main+0x16c0>)
 8002ebc:	7a9b      	ldrb	r3, [r3, #10]
 8002ebe:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[11];
 8002ec2:	4b55      	ldr	r3, [pc, #340]	; (8003018 <main+0x16c0>)
 8002ec4:	7adb      	ldrb	r3, [r3, #11]
 8002ec6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setYear(atoi(val));
 8002eca:	f107 0320 	add.w	r3, r7, #32
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f017 f84b 	bl	8019f6a <atoi>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fe f955 	bl	8001188 <DS3231_setYear>

					val[1] = rx_buffer[12];
 8002ede:	4b4e      	ldr	r3, [pc, #312]	; (8003018 <main+0x16c0>)
 8002ee0:	7b1b      	ldrb	r3, [r3, #12]
 8002ee2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setDay(atoi(val));
 8002ee6:	f107 0320 	add.w	r3, r7, #32
 8002eea:	4618      	mov	r0, r3
 8002eec:	f017 f83d 	bl	8019f6a <atoi>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7fe f8e7 	bl	80010c8 <DS3231_setDay>

					for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
 8002efa:	2300      	movs	r3, #0
 8002efc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f00:	e008      	b.n	8002f14 <main+0x15bc>
 8002f02:	4a41      	ldr	r2, [pc, #260]	; (8003008 <main+0x16b0>)
 8002f04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002f08:	6353      	str	r3, [r2, #52]	; 0x34
 8002f0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002f0e:	3301      	adds	r3, #1
 8002f10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f1c:	d9f1      	bls.n	8002f02 <main+0x15aa>
				}

				if (memcmp(rx_buffer, "CE", 2) == 0) {
 8002f1e:	2202      	movs	r2, #2
 8002f20:	493e      	ldr	r1, [pc, #248]	; (800301c <main+0x16c4>)
 8002f22:	483d      	ldr	r0, [pc, #244]	; (8003018 <main+0x16c0>)
 8002f24:	f01b fcd4 	bl	801e8d0 <memcmp>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d122      	bne.n	8002f74 <main+0x161c>
					for (uint16_t i = 0; i < 4096; i++) AT24XX_Update(i, 0);
 8002f2e:	2300      	movs	r3, #0
 8002f30:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8002f34:	e00a      	b.n	8002f4c <main+0x15f4>
 8002f36:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7fd f9d1 	bl	80002e4 <AT24XX_Update>
 8002f42:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f46:	3301      	adds	r3, #1
 8002f48:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8002f4c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f54:	d3ef      	bcc.n	8002f36 <main+0x15de>
					uint8_t uartTransmit[] = "EEPROM IS CLEANED\r\n";
 8002f56:	4b32      	ldr	r3, [pc, #200]	; (8003020 <main+0x16c8>)
 8002f58:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8002f5c:	461d      	mov	r5, r3
 8002f5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f62:	682b      	ldr	r3, [r5, #0]
 8002f64:	6023      	str	r3, [r4, #0]
					HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 8002f66:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002f6a:	2364      	movs	r3, #100	; 0x64
 8002f6c:	2214      	movs	r2, #20
 8002f6e:	482d      	ldr	r0, [pc, #180]	; (8003024 <main+0x16cc>)
 8002f70:	f012 fff7 	bl	8015f62 <HAL_UART_Transmit>
				}

				if (memcmp(rx_buffer, "RS", 2) == 0) {
 8002f74:	2202      	movs	r2, #2
 8002f76:	492c      	ldr	r1, [pc, #176]	; (8003028 <main+0x16d0>)
 8002f78:	4827      	ldr	r0, [pc, #156]	; (8003018 <main+0x16c0>)
 8002f7a:	f01b fca9 	bl	801e8d0 <memcmp>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f040 82b7 	bne.w	80034f4 <main+0x1b9c>

					char valT[4] = { 0 };
 8002f86:	2300      	movs	r3, #0
 8002f88:	64bb      	str	r3, [r7, #72]	; 0x48

					for (uint8_t i = 0; i < 4; i++) valT[i] = rx_buffer[2 + i];
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 8002f90:	e00f      	b.n	8002fb2 <main+0x165a>
 8002f92:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8002f96:	1c9a      	adds	r2, r3, #2
 8002f98:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8002f9c:	491e      	ldr	r1, [pc, #120]	; (8003018 <main+0x16c0>)
 8002f9e:	5c8a      	ldrb	r2, [r1, r2]
 8002fa0:	33e0      	adds	r3, #224	; 0xe0
 8002fa2:	443b      	add	r3, r7
 8002fa4:	f803 2c98 	strb.w	r2, [r3, #-152]
 8002fa8:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8002fac:	3301      	adds	r3, #1
 8002fae:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 8002fb2:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8002fb6:	2b03      	cmp	r3, #3
 8002fb8:	d9eb      	bls.n	8002f92 <main+0x163a>

					temperatureRemote = atoi(valT);
 8002fba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f016 ffd3 	bl	8019f6a <atoi>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f016 fa3c 	bl	8019444 <__aeabi_i2d>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4916      	ldr	r1, [pc, #88]	; (800302c <main+0x16d4>)
 8002fd2:	e9c1 2300 	strd	r2, r3, [r1]
					temperatureRemote = temperatureRemote / 10;
 8002fd6:	4b15      	ldr	r3, [pc, #84]	; (800302c <main+0x16d4>)
 8002fd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	4b13      	ldr	r3, [pc, #76]	; (8003030 <main+0x16d8>)
 8002fe2:	f016 fbc3 	bl	801976c <__aeabi_ddiv>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	4910      	ldr	r1, [pc, #64]	; (800302c <main+0x16d4>)
 8002fec:	e9c1 2300 	strd	r2, r3, [r1]

					char valH[3] = { 0 };
 8002ff0:	4b10      	ldr	r3, [pc, #64]	; (8003034 <main+0x16dc>)
 8002ff2:	881b      	ldrh	r3, [r3, #0]
 8002ff4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

					for (uint8_t i = 0; i < 3; i++) valH[i] = rx_buffer[6 + i];
 8002ffe:	2300      	movs	r3, #0
 8003000:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 8003004:	e028      	b.n	8003058 <main+0x1700>
 8003006:	bf00      	nop
 8003008:	40010000 	.word	0x40010000
 800300c:	2000056c 	.word	0x2000056c
 8003010:	20000974 	.word	0x20000974
 8003014:	080526b8 	.word	0x080526b8
 8003018:	20000964 	.word	0x20000964
 800301c:	080526bc 	.word	0x080526bc
 8003020:	080526f4 	.word	0x080526f4
 8003024:	200004d8 	.word	0x200004d8
 8003028:	080526c0 	.word	0x080526c0
 800302c:	20000598 	.word	0x20000598
 8003030:	40240000 	.word	0x40240000
 8003034:	08052634 	.word	0x08052634
 8003038:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800303c:	1d9a      	adds	r2, r3, #6
 800303e:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8003042:	499d      	ldr	r1, [pc, #628]	; (80032b8 <main+0x1960>)
 8003044:	5c8a      	ldrb	r2, [r1, r2]
 8003046:	33e0      	adds	r3, #224	; 0xe0
 8003048:	443b      	add	r3, r7
 800304a:	f803 2c9c 	strb.w	r2, [r3, #-156]
 800304e:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8003052:	3301      	adds	r3, #1
 8003054:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 8003058:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800305c:	2b02      	cmp	r3, #2
 800305e:	d9eb      	bls.n	8003038 <main+0x16e0>

					humidityRemote = atoi(valH);
 8003060:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003064:	4618      	mov	r0, r3
 8003066:	f016 ff80 	bl	8019f6a <atoi>
 800306a:	4603      	mov	r3, r0
 800306c:	4618      	mov	r0, r3
 800306e:	f016 f9e9 	bl	8019444 <__aeabi_i2d>
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	4991      	ldr	r1, [pc, #580]	; (80032bc <main+0x1964>)
 8003078:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemote = humidityRemote / 10;
 800307c:	4b8f      	ldr	r3, [pc, #572]	; (80032bc <main+0x1964>)
 800307e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003082:	f04f 0200 	mov.w	r2, #0
 8003086:	4b8e      	ldr	r3, [pc, #568]	; (80032c0 <main+0x1968>)
 8003088:	f016 fb70 	bl	801976c <__aeabi_ddiv>
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	498a      	ldr	r1, [pc, #552]	; (80032bc <main+0x1964>)
 8003092:	e9c1 2300 	strd	r2, r3, [r1]

					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 8003096:	4b8b      	ldr	r3, [pc, #556]	; (80032c4 <main+0x196c>)
 8003098:	e9d3 0100 	ldrd	r0, r1, [r3]
 800309c:	4b8a      	ldr	r3, [pc, #552]	; (80032c8 <main+0x1970>)
 800309e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a2:	f016 fca1 	bl	80199e8 <__aeabi_dcmpeq>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d115      	bne.n	80030d8 <main+0x1780>
 80030ac:	4b85      	ldr	r3, [pc, #532]	; (80032c4 <main+0x196c>)
 80030ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	4b85      	ldr	r3, [pc, #532]	; (80032cc <main+0x1974>)
 80030b8:	f016 fca0 	bl	80199fc <__aeabi_dcmplt>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00a      	beq.n	80030d8 <main+0x1780>
 80030c2:	4b80      	ldr	r3, [pc, #512]	; (80032c4 <main+0x196c>)
 80030c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030c8:	f04f 0200 	mov.w	r2, #0
 80030cc:	4b80      	ldr	r3, [pc, #512]	; (80032d0 <main+0x1978>)
 80030ce:	f016 fcb3 	bl	8019a38 <__aeabi_dcmpgt>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d118      	bne.n	800310a <main+0x17b2>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 80030d8:	4b78      	ldr	r3, [pc, #480]	; (80032bc <main+0x1964>)
 80030da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030de:	4b7d      	ldr	r3, [pc, #500]	; (80032d4 <main+0x197c>)
 80030e0:	e9d3 2300 	ldrd	r2, r3, [r3]
					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 80030e4:	f016 fc80 	bl	80199e8 <__aeabi_dcmpeq>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	f040 8202 	bne.w	80034f4 <main+0x1b9c>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 80030f0:	4b72      	ldr	r3, [pc, #456]	; (80032bc <main+0x1964>)
 80030f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	f04f 0300 	mov.w	r3, #0
 80030fe:	f016 fc9b 	bl	8019a38 <__aeabi_dcmpgt>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 81f5 	beq.w	80034f4 <main+0x1b9c>

						remoteSensorLastUpdate = 0;
 800310a:	4b73      	ldr	r3, [pc, #460]	; (80032d8 <main+0x1980>)
 800310c:	2200      	movs	r2, #0
 800310e:	801a      	strh	r2, [r3, #0]

						sprintf(clockPrint, "%02d", rtcSecLast);
 8003110:	4b72      	ldr	r3, [pc, #456]	; (80032dc <main+0x1984>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	461a      	mov	r2, r3
 8003116:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800311a:	4971      	ldr	r1, [pc, #452]	; (80032e0 <main+0x1988>)
 800311c:	4618      	mov	r0, r3
 800311e:	f017 fddb 	bl	801acd8 <siprintf>
						LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 8003122:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003126:	2300      	movs	r3, #0
 8003128:	9301      	str	r3, [sp, #4]
 800312a:	2301      	movs	r3, #1
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	4b6d      	ldr	r3, [pc, #436]	; (80032e4 <main+0x198c>)
 8003130:	2128      	movs	r1, #40	; 0x28
 8003132:	f240 1077 	movw	r0, #375	; 0x177
 8003136:	f002 f893 	bl	8005260 <LCD_Font>

						char weatherPrintRemoteT[5];
						if (temperatureRemoteLast <= -10) {
 800313a:	4b63      	ldr	r3, [pc, #396]	; (80032c8 <main+0x1970>)
 800313c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003140:	f04f 0200 	mov.w	r2, #0
 8003144:	4b68      	ldr	r3, [pc, #416]	; (80032e8 <main+0x1990>)
 8003146:	f016 fc63 	bl	8019a10 <__aeabi_dcmple>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d014      	beq.n	800317a <main+0x1822>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003150:	4b5d      	ldr	r3, [pc, #372]	; (80032c8 <main+0x1970>)
 8003152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003156:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800315a:	4964      	ldr	r1, [pc, #400]	; (80032ec <main+0x1994>)
 800315c:	f017 fdbc 	bl	801acd8 <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003160:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003164:	2300      	movs	r3, #0
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	2301      	movs	r3, #1
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	4b5d      	ldr	r3, [pc, #372]	; (80032e4 <main+0x198c>)
 800316e:	215a      	movs	r1, #90	; 0x5a
 8003170:	f240 1061 	movw	r0, #353	; 0x161
 8003174:	f002 f874 	bl	8005260 <LCD_Font>
 8003178:	e076      	b.n	8003268 <main+0x1910>
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 800317a:	4b53      	ldr	r3, [pc, #332]	; (80032c8 <main+0x1970>)
 800317c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003180:	f04f 0200 	mov.w	r2, #0
 8003184:	f04f 0300 	mov.w	r3, #0
 8003188:	f016 fc38 	bl	80199fc <__aeabi_dcmplt>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d01f      	beq.n	80031d2 <main+0x187a>
 8003192:	4b4d      	ldr	r3, [pc, #308]	; (80032c8 <main+0x1970>)
 8003194:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	4b52      	ldr	r3, [pc, #328]	; (80032e8 <main+0x1990>)
 800319e:	f016 fc4b 	bl	8019a38 <__aeabi_dcmpgt>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d014      	beq.n	80031d2 <main+0x187a>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 80031a8:	4b47      	ldr	r3, [pc, #284]	; (80032c8 <main+0x1970>)
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80031b2:	494e      	ldr	r1, [pc, #312]	; (80032ec <main+0x1994>)
 80031b4:	f017 fd90 	bl	801acd8 <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 80031b8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80031bc:	2300      	movs	r3, #0
 80031be:	9301      	str	r3, [sp, #4]
 80031c0:	2301      	movs	r3, #1
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	4b47      	ldr	r3, [pc, #284]	; (80032e4 <main+0x198c>)
 80031c6:	215a      	movs	r1, #90	; 0x5a
 80031c8:	f240 1081 	movw	r0, #385	; 0x181
 80031cc:	f002 f848 	bl	8005260 <LCD_Font>
 80031d0:	e04a      	b.n	8003268 <main+0x1910>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 80031d2:	4b3d      	ldr	r3, [pc, #244]	; (80032c8 <main+0x1970>)
 80031d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	f016 fc2a 	bl	8019a38 <__aeabi_dcmpgt>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d01f      	beq.n	800322a <main+0x18d2>
 80031ea:	4b37      	ldr	r3, [pc, #220]	; (80032c8 <main+0x1970>)
 80031ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031f0:	f04f 0200 	mov.w	r2, #0
 80031f4:	4b32      	ldr	r3, [pc, #200]	; (80032c0 <main+0x1968>)
 80031f6:	f016 fc01 	bl	80199fc <__aeabi_dcmplt>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d014      	beq.n	800322a <main+0x18d2>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003200:	4b31      	ldr	r3, [pc, #196]	; (80032c8 <main+0x1970>)
 8003202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003206:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800320a:	4939      	ldr	r1, [pc, #228]	; (80032f0 <main+0x1998>)
 800320c:	f017 fd64 	bl	801acd8 <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003210:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003214:	2300      	movs	r3, #0
 8003216:	9301      	str	r3, [sp, #4]
 8003218:	2301      	movs	r3, #1
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	4b31      	ldr	r3, [pc, #196]	; (80032e4 <main+0x198c>)
 800321e:	215a      	movs	r1, #90	; 0x5a
 8003220:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8003224:	f002 f81c 	bl	8005260 <LCD_Font>
 8003228:	e01e      	b.n	8003268 <main+0x1910>
						}
						else if (temperatureRemoteLast >= 10) {
 800322a:	4b27      	ldr	r3, [pc, #156]	; (80032c8 <main+0x1970>)
 800322c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003230:	f04f 0200 	mov.w	r2, #0
 8003234:	4b22      	ldr	r3, [pc, #136]	; (80032c0 <main+0x1968>)
 8003236:	f016 fbf5 	bl	8019a24 <__aeabi_dcmpge>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d013      	beq.n	8003268 <main+0x1910>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003240:	4b21      	ldr	r3, [pc, #132]	; (80032c8 <main+0x1970>)
 8003242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003246:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800324a:	4929      	ldr	r1, [pc, #164]	; (80032f0 <main+0x1998>)
 800324c:	f017 fd44 	bl	801acd8 <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003250:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003254:	2300      	movs	r3, #0
 8003256:	9301      	str	r3, [sp, #4]
 8003258:	2301      	movs	r3, #1
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	4b21      	ldr	r3, [pc, #132]	; (80032e4 <main+0x198c>)
 800325e:	215a      	movs	r1, #90	; 0x5a
 8003260:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8003264:	f001 fffc 	bl	8005260 <LCD_Font>
						}
						temperatureRemoteLast = temperatureRemote;
 8003268:	4b16      	ldr	r3, [pc, #88]	; (80032c4 <main+0x196c>)
 800326a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326e:	4916      	ldr	r1, [pc, #88]	; (80032c8 <main+0x1970>)
 8003270:	e9c1 2300 	strd	r2, r3, [r1]
						if (temperatureRemoteLast <= -10) {
 8003274:	4b14      	ldr	r3, [pc, #80]	; (80032c8 <main+0x1970>)
 8003276:	e9d3 0100 	ldrd	r0, r1, [r3]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	4b1a      	ldr	r3, [pc, #104]	; (80032e8 <main+0x1990>)
 8003280:	f016 fbc6 	bl	8019a10 <__aeabi_dcmple>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d034      	beq.n	80032f4 <main+0x199c>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 800328a:	4b0f      	ldr	r3, [pc, #60]	; (80032c8 <main+0x1970>)
 800328c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003290:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8003294:	4915      	ldr	r1, [pc, #84]	; (80032ec <main+0x1994>)
 8003296:	f017 fd1f 	bl	801acd8 <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 800329a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800329e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032a2:	9301      	str	r3, [sp, #4]
 80032a4:	2301      	movs	r3, #1
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <main+0x198c>)
 80032aa:	215a      	movs	r1, #90	; 0x5a
 80032ac:	f240 1061 	movw	r0, #353	; 0x161
 80032b0:	f001 ffd6 	bl	8005260 <LCD_Font>
 80032b4:	e098      	b.n	80033e8 <main+0x1a90>
 80032b6:	bf00      	nop
 80032b8:	20000964 	.word	0x20000964
 80032bc:	200005a8 	.word	0x200005a8
 80032c0:	40240000 	.word	0x40240000
 80032c4:	20000598 	.word	0x20000598
 80032c8:	200005a0 	.word	0x200005a0
 80032cc:	40554000 	.word	0x40554000
 80032d0:	c0440000 	.word	0xc0440000
 80032d4:	200005b0 	.word	0x200005b0
 80032d8:	20000004 	.word	0x20000004
 80032dc:	20000000 	.word	0x20000000
 80032e0:	08052678 	.word	0x08052678
 80032e4:	08029f90 	.word	0x08029f90
 80032e8:	c0240000 	.word	0xc0240000
 80032ec:	080526c4 	.word	0x080526c4
 80032f0:	080526cc 	.word	0x080526cc
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 80032f4:	4bac      	ldr	r3, [pc, #688]	; (80035a8 <main+0x1c50>)
 80032f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032fa:	f04f 0200 	mov.w	r2, #0
 80032fe:	f04f 0300 	mov.w	r3, #0
 8003302:	f016 fb7b 	bl	80199fc <__aeabi_dcmplt>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d020      	beq.n	800334e <main+0x19f6>
 800330c:	4ba6      	ldr	r3, [pc, #664]	; (80035a8 <main+0x1c50>)
 800330e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	4ba5      	ldr	r3, [pc, #660]	; (80035ac <main+0x1c54>)
 8003318:	f016 fb8e 	bl	8019a38 <__aeabi_dcmpgt>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d015      	beq.n	800334e <main+0x19f6>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003322:	4ba1      	ldr	r3, [pc, #644]	; (80035a8 <main+0x1c50>)
 8003324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003328:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800332c:	49a0      	ldr	r1, [pc, #640]	; (80035b0 <main+0x1c58>)
 800332e:	f017 fcd3 	bl	801acd8 <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003332:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003336:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800333a:	9301      	str	r3, [sp, #4]
 800333c:	2301      	movs	r3, #1
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	4b9c      	ldr	r3, [pc, #624]	; (80035b4 <main+0x1c5c>)
 8003342:	215a      	movs	r1, #90	; 0x5a
 8003344:	f240 1081 	movw	r0, #385	; 0x181
 8003348:	f001 ff8a 	bl	8005260 <LCD_Font>
 800334c:	e04c      	b.n	80033e8 <main+0x1a90>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 800334e:	4b96      	ldr	r3, [pc, #600]	; (80035a8 <main+0x1c50>)
 8003350:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003354:	f04f 0200 	mov.w	r2, #0
 8003358:	f04f 0300 	mov.w	r3, #0
 800335c:	f016 fb6c 	bl	8019a38 <__aeabi_dcmpgt>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d020      	beq.n	80033a8 <main+0x1a50>
 8003366:	4b90      	ldr	r3, [pc, #576]	; (80035a8 <main+0x1c50>)
 8003368:	e9d3 0100 	ldrd	r0, r1, [r3]
 800336c:	f04f 0200 	mov.w	r2, #0
 8003370:	4b91      	ldr	r3, [pc, #580]	; (80035b8 <main+0x1c60>)
 8003372:	f016 fb43 	bl	80199fc <__aeabi_dcmplt>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d015      	beq.n	80033a8 <main+0x1a50>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 800337c:	4b8a      	ldr	r3, [pc, #552]	; (80035a8 <main+0x1c50>)
 800337e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003382:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8003386:	498d      	ldr	r1, [pc, #564]	; (80035bc <main+0x1c64>)
 8003388:	f017 fca6 	bl	801acd8 <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 800338c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003390:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003394:	9301      	str	r3, [sp, #4]
 8003396:	2301      	movs	r3, #1
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	4b86      	ldr	r3, [pc, #536]	; (80035b4 <main+0x1c5c>)
 800339c:	215a      	movs	r1, #90	; 0x5a
 800339e:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 80033a2:	f001 ff5d 	bl	8005260 <LCD_Font>
 80033a6:	e01f      	b.n	80033e8 <main+0x1a90>
						}
						else if (temperatureRemoteLast >= 10) {
 80033a8:	4b7f      	ldr	r3, [pc, #508]	; (80035a8 <main+0x1c50>)
 80033aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	4b81      	ldr	r3, [pc, #516]	; (80035b8 <main+0x1c60>)
 80033b4:	f016 fb36 	bl	8019a24 <__aeabi_dcmpge>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d014      	beq.n	80033e8 <main+0x1a90>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 80033be:	4b7a      	ldr	r3, [pc, #488]	; (80035a8 <main+0x1c50>)
 80033c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80033c8:	497c      	ldr	r1, [pc, #496]	; (80035bc <main+0x1c64>)
 80033ca:	f017 fc85 	bl	801acd8 <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 80033ce:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80033d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033d6:	9301      	str	r3, [sp, #4]
 80033d8:	2301      	movs	r3, #1
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	4b75      	ldr	r3, [pc, #468]	; (80035b4 <main+0x1c5c>)
 80033de:	215a      	movs	r1, #90	; 0x5a
 80033e0:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 80033e4:	f001 ff3c 	bl	8005260 <LCD_Font>
						}


						char weatherPrintRemoteH[4];

						if (humidityRemoteLast >= 10) {
 80033e8:	4b75      	ldr	r3, [pc, #468]	; (80035c0 <main+0x1c68>)
 80033ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	4b71      	ldr	r3, [pc, #452]	; (80035b8 <main+0x1c60>)
 80033f4:	f016 fb16 	bl	8019a24 <__aeabi_dcmpge>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d014      	beq.n	8003428 <main+0x1ad0>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80033fe:	4b70      	ldr	r3, [pc, #448]	; (80035c0 <main+0x1c68>)
 8003400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003404:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003408:	4969      	ldr	r1, [pc, #420]	; (80035b0 <main+0x1c58>)
 800340a:	f017 fc65 	bl	801acd8 <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 800340e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003412:	2300      	movs	r3, #0
 8003414:	9301      	str	r3, [sp, #4]
 8003416:	2301      	movs	r3, #1
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	4b66      	ldr	r3, [pc, #408]	; (80035b4 <main+0x1c5c>)
 800341c:	2128      	movs	r1, #40	; 0x28
 800341e:	f240 1073 	movw	r0, #371	; 0x173
 8003422:	f001 ff1d 	bl	8005260 <LCD_Font>
 8003426:	e01e      	b.n	8003466 <main+0x1b0e>
						}
						else if (humidityRemoteLast < 10) {
 8003428:	4b65      	ldr	r3, [pc, #404]	; (80035c0 <main+0x1c68>)
 800342a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	4b61      	ldr	r3, [pc, #388]	; (80035b8 <main+0x1c60>)
 8003434:	f016 fae2 	bl	80199fc <__aeabi_dcmplt>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d013      	beq.n	8003466 <main+0x1b0e>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 800343e:	4b60      	ldr	r3, [pc, #384]	; (80035c0 <main+0x1c68>)
 8003440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003444:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003448:	4959      	ldr	r1, [pc, #356]	; (80035b0 <main+0x1c58>)
 800344a:	f017 fc45 	bl	801acd8 <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 800344e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003452:	2300      	movs	r3, #0
 8003454:	9301      	str	r3, [sp, #4]
 8003456:	2301      	movs	r3, #1
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	4b56      	ldr	r3, [pc, #344]	; (80035b4 <main+0x1c5c>)
 800345c:	2128      	movs	r1, #40	; 0x28
 800345e:	f240 1093 	movw	r0, #403	; 0x193
 8003462:	f001 fefd 	bl	8005260 <LCD_Font>
						}

						humidityRemoteLast = humidityRemote;
 8003466:	4b57      	ldr	r3, [pc, #348]	; (80035c4 <main+0x1c6c>)
 8003468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346c:	4954      	ldr	r1, [pc, #336]	; (80035c0 <main+0x1c68>)
 800346e:	e9c1 2300 	strd	r2, r3, [r1]

						if (humidityRemoteLast >= 10) {
 8003472:	4b53      	ldr	r3, [pc, #332]	; (80035c0 <main+0x1c68>)
 8003474:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003478:	f04f 0200 	mov.w	r2, #0
 800347c:	4b4e      	ldr	r3, [pc, #312]	; (80035b8 <main+0x1c60>)
 800347e:	f016 fad1 	bl	8019a24 <__aeabi_dcmpge>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d015      	beq.n	80034b4 <main+0x1b5c>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003488:	4b4d      	ldr	r3, [pc, #308]	; (80035c0 <main+0x1c68>)
 800348a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348e:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003492:	4947      	ldr	r1, [pc, #284]	; (80035b0 <main+0x1c58>)
 8003494:	f017 fc20 	bl	801acd8 <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 8003498:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800349c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034a0:	9301      	str	r3, [sp, #4]
 80034a2:	2301      	movs	r3, #1
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	4b43      	ldr	r3, [pc, #268]	; (80035b4 <main+0x1c5c>)
 80034a8:	2128      	movs	r1, #40	; 0x28
 80034aa:	f240 1073 	movw	r0, #371	; 0x173
 80034ae:	f001 fed7 	bl	8005260 <LCD_Font>
 80034b2:	e01f      	b.n	80034f4 <main+0x1b9c>
						}
						else if (humidityRemoteLast < 10) {
 80034b4:	4b42      	ldr	r3, [pc, #264]	; (80035c0 <main+0x1c68>)
 80034b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	4b3e      	ldr	r3, [pc, #248]	; (80035b8 <main+0x1c60>)
 80034c0:	f016 fa9c 	bl	80199fc <__aeabi_dcmplt>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d014      	beq.n	80034f4 <main+0x1b9c>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80034ca:	4b3d      	ldr	r3, [pc, #244]	; (80035c0 <main+0x1c68>)
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80034d4:	4936      	ldr	r1, [pc, #216]	; (80035b0 <main+0x1c58>)
 80034d6:	f017 fbff 	bl	801acd8 <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 80034da:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80034de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	2301      	movs	r3, #1
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	4b32      	ldr	r3, [pc, #200]	; (80035b4 <main+0x1c5c>)
 80034ea:	2128      	movs	r1, #40	; 0x28
 80034ec:	f240 1093 	movw	r0, #403	; 0x193
 80034f0:	f001 feb6 	bl	8005260 <LCD_Font>
						}
					}
				}
				rx_index = 0;
 80034f4:	4b34      	ldr	r3, [pc, #208]	; (80035c8 <main+0x1c70>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < UART_RX_BUFFER_SIZE; i++) rx_buffer[i] = 0;
 80034fa:	2300      	movs	r3, #0
 80034fc:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 8003500:	e009      	b.n	8003516 <main+0x1bbe>
 8003502:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 8003506:	4a31      	ldr	r2, [pc, #196]	; (80035cc <main+0x1c74>)
 8003508:	2100      	movs	r1, #0
 800350a:	54d1      	strb	r1, [r2, r3]
 800350c:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 8003510:	3301      	adds	r3, #1
 8003512:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 8003516:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 800351a:	2b0f      	cmp	r3, #15
 800351c:	d9f1      	bls.n	8003502 <main+0x1baa>
			}

			remoteSensorLastUpdate++;
 800351e:	4b2c      	ldr	r3, [pc, #176]	; (80035d0 <main+0x1c78>)
 8003520:	881b      	ldrh	r3, [r3, #0]
 8003522:	3301      	adds	r3, #1
 8003524:	b29a      	uxth	r2, r3
 8003526:	4b2a      	ldr	r3, [pc, #168]	; (80035d0 <main+0x1c78>)
 8003528:	801a      	strh	r2, [r3, #0]

			if (remoteSensorLastUpdate > WAIT_REMOTE_SENSOR_SEC) {
 800352a:	4b29      	ldr	r3, [pc, #164]	; (80035d0 <main+0x1c78>)
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	2b64      	cmp	r3, #100	; 0x64
 8003530:	f240 813e 	bls.w	80037b0 <main+0x1e58>

				if (temperatureRemoteLast && humidityRemoteLast) {
 8003534:	4b1c      	ldr	r3, [pc, #112]	; (80035a8 <main+0x1c50>)
 8003536:	e9d3 0100 	ldrd	r0, r1, [r3]
 800353a:	f04f 0200 	mov.w	r2, #0
 800353e:	f04f 0300 	mov.w	r3, #0
 8003542:	f016 fa51 	bl	80199e8 <__aeabi_dcmpeq>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	f040 8107 	bne.w	800375c <main+0x1e04>
 800354e:	4b1c      	ldr	r3, [pc, #112]	; (80035c0 <main+0x1c68>)
 8003550:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	f016 fa44 	bl	80199e8 <__aeabi_dcmpeq>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	f040 80fa 	bne.w	800375c <main+0x1e04>

					char weatherPrintRemoteT[5];
					if (temperatureRemoteLast <= -10) {
 8003568:	4b0f      	ldr	r3, [pc, #60]	; (80035a8 <main+0x1c50>)
 800356a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800356e:	f04f 0200 	mov.w	r2, #0
 8003572:	4b0e      	ldr	r3, [pc, #56]	; (80035ac <main+0x1c54>)
 8003574:	f016 fa4c 	bl	8019a10 <__aeabi_dcmple>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d02a      	beq.n	80035d4 <main+0x1c7c>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 800357e:	4b0a      	ldr	r3, [pc, #40]	; (80035a8 <main+0x1c50>)
 8003580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003584:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003588:	4909      	ldr	r1, [pc, #36]	; (80035b0 <main+0x1c58>)
 800358a:	f017 fba5 	bl	801acd8 <siprintf>
						LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 800358e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003592:	2300      	movs	r3, #0
 8003594:	9301      	str	r3, [sp, #4]
 8003596:	2301      	movs	r3, #1
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	4b06      	ldr	r3, [pc, #24]	; (80035b4 <main+0x1c5c>)
 800359c:	215a      	movs	r1, #90	; 0x5a
 800359e:	f240 1061 	movw	r0, #353	; 0x161
 80035a2:	f001 fe5d 	bl	8005260 <LCD_Font>
 80035a6:	e08c      	b.n	80036c2 <main+0x1d6a>
 80035a8:	200005a0 	.word	0x200005a0
 80035ac:	c0240000 	.word	0xc0240000
 80035b0:	080526c4 	.word	0x080526c4
 80035b4:	08029f90 	.word	0x08029f90
 80035b8:	40240000 	.word	0x40240000
 80035bc:	080526cc 	.word	0x080526cc
 80035c0:	200005b0 	.word	0x200005b0
 80035c4:	200005a8 	.word	0x200005a8
 80035c8:	20000974 	.word	0x20000974
 80035cc:	20000964 	.word	0x20000964
 80035d0:	20000004 	.word	0x20000004
					}
					else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 80035d4:	4b79      	ldr	r3, [pc, #484]	; (80037bc <main+0x1e64>)
 80035d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035da:	f04f 0200 	mov.w	r2, #0
 80035de:	f04f 0300 	mov.w	r3, #0
 80035e2:	f016 fa0b 	bl	80199fc <__aeabi_dcmplt>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01f      	beq.n	800362c <main+0x1cd4>
 80035ec:	4b73      	ldr	r3, [pc, #460]	; (80037bc <main+0x1e64>)
 80035ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035f2:	f04f 0200 	mov.w	r2, #0
 80035f6:	4b72      	ldr	r3, [pc, #456]	; (80037c0 <main+0x1e68>)
 80035f8:	f016 fa1e 	bl	8019a38 <__aeabi_dcmpgt>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d014      	beq.n	800362c <main+0x1cd4>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003602:	4b6e      	ldr	r3, [pc, #440]	; (80037bc <main+0x1e64>)
 8003604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003608:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800360c:	496d      	ldr	r1, [pc, #436]	; (80037c4 <main+0x1e6c>)
 800360e:	f017 fb63 	bl	801acd8 <siprintf>
						LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003612:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003616:	2300      	movs	r3, #0
 8003618:	9301      	str	r3, [sp, #4]
 800361a:	2301      	movs	r3, #1
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	4b6a      	ldr	r3, [pc, #424]	; (80037c8 <main+0x1e70>)
 8003620:	215a      	movs	r1, #90	; 0x5a
 8003622:	f240 1081 	movw	r0, #385	; 0x181
 8003626:	f001 fe1b 	bl	8005260 <LCD_Font>
 800362a:	e04a      	b.n	80036c2 <main+0x1d6a>
					}
					else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 800362c:	4b63      	ldr	r3, [pc, #396]	; (80037bc <main+0x1e64>)
 800362e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	f016 f9fd 	bl	8019a38 <__aeabi_dcmpgt>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d01f      	beq.n	8003684 <main+0x1d2c>
 8003644:	4b5d      	ldr	r3, [pc, #372]	; (80037bc <main+0x1e64>)
 8003646:	e9d3 0100 	ldrd	r0, r1, [r3]
 800364a:	f04f 0200 	mov.w	r2, #0
 800364e:	4b5f      	ldr	r3, [pc, #380]	; (80037cc <main+0x1e74>)
 8003650:	f016 f9d4 	bl	80199fc <__aeabi_dcmplt>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d014      	beq.n	8003684 <main+0x1d2c>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 800365a:	4b58      	ldr	r3, [pc, #352]	; (80037bc <main+0x1e64>)
 800365c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003660:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003664:	495a      	ldr	r1, [pc, #360]	; (80037d0 <main+0x1e78>)
 8003666:	f017 fb37 	bl	801acd8 <siprintf>
						LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 800366a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800366e:	2300      	movs	r3, #0
 8003670:	9301      	str	r3, [sp, #4]
 8003672:	2301      	movs	r3, #1
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	4b54      	ldr	r3, [pc, #336]	; (80037c8 <main+0x1e70>)
 8003678:	215a      	movs	r1, #90	; 0x5a
 800367a:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 800367e:	f001 fdef 	bl	8005260 <LCD_Font>
 8003682:	e01e      	b.n	80036c2 <main+0x1d6a>
					}
					else if (temperatureRemoteLast >= 10) {
 8003684:	4b4d      	ldr	r3, [pc, #308]	; (80037bc <main+0x1e64>)
 8003686:	e9d3 0100 	ldrd	r0, r1, [r3]
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	4b4f      	ldr	r3, [pc, #316]	; (80037cc <main+0x1e74>)
 8003690:	f016 f9c8 	bl	8019a24 <__aeabi_dcmpge>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d013      	beq.n	80036c2 <main+0x1d6a>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 800369a:	4b48      	ldr	r3, [pc, #288]	; (80037bc <main+0x1e64>)
 800369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a0:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80036a4:	494a      	ldr	r1, [pc, #296]	; (80037d0 <main+0x1e78>)
 80036a6:	f017 fb17 	bl	801acd8 <siprintf>
						LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 80036aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80036ae:	2300      	movs	r3, #0
 80036b0:	9301      	str	r3, [sp, #4]
 80036b2:	2301      	movs	r3, #1
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	4b44      	ldr	r3, [pc, #272]	; (80037c8 <main+0x1e70>)
 80036b8:	215a      	movs	r1, #90	; 0x5a
 80036ba:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 80036be:	f001 fdcf 	bl	8005260 <LCD_Font>
					}

					char weatherPrintRemoteH[4];

					if (humidityRemoteLast >= 10) {
 80036c2:	4b44      	ldr	r3, [pc, #272]	; (80037d4 <main+0x1e7c>)
 80036c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036c8:	f04f 0200 	mov.w	r2, #0
 80036cc:	4b3f      	ldr	r3, [pc, #252]	; (80037cc <main+0x1e74>)
 80036ce:	f016 f9a9 	bl	8019a24 <__aeabi_dcmpge>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d014      	beq.n	8003702 <main+0x1daa>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80036d8:	4b3e      	ldr	r3, [pc, #248]	; (80037d4 <main+0x1e7c>)
 80036da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036de:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80036e2:	4938      	ldr	r1, [pc, #224]	; (80037c4 <main+0x1e6c>)
 80036e4:	f017 faf8 	bl	801acd8 <siprintf>
						LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 80036e8:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80036ec:	2300      	movs	r3, #0
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	2301      	movs	r3, #1
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	4b34      	ldr	r3, [pc, #208]	; (80037c8 <main+0x1e70>)
 80036f6:	2128      	movs	r1, #40	; 0x28
 80036f8:	f240 1073 	movw	r0, #371	; 0x173
 80036fc:	f001 fdb0 	bl	8005260 <LCD_Font>
 8003700:	e01e      	b.n	8003740 <main+0x1de8>
					}
					else if (humidityRemoteLast < 10) {
 8003702:	4b34      	ldr	r3, [pc, #208]	; (80037d4 <main+0x1e7c>)
 8003704:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003708:	f04f 0200 	mov.w	r2, #0
 800370c:	4b2f      	ldr	r3, [pc, #188]	; (80037cc <main+0x1e74>)
 800370e:	f016 f975 	bl	80199fc <__aeabi_dcmplt>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d013      	beq.n	8003740 <main+0x1de8>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003718:	4b2e      	ldr	r3, [pc, #184]	; (80037d4 <main+0x1e7c>)
 800371a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371e:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8003722:	4928      	ldr	r1, [pc, #160]	; (80037c4 <main+0x1e6c>)
 8003724:	f017 fad8 	bl	801acd8 <siprintf>
						LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 8003728:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800372c:	2300      	movs	r3, #0
 800372e:	9301      	str	r3, [sp, #4]
 8003730:	2301      	movs	r3, #1
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	4b24      	ldr	r3, [pc, #144]	; (80037c8 <main+0x1e70>)
 8003736:	2128      	movs	r1, #40	; 0x28
 8003738:	f240 1093 	movw	r0, #403	; 0x193
 800373c:	f001 fd90 	bl	8005260 <LCD_Font>
					}

					temperatureRemoteLast = 0;
 8003740:	491e      	ldr	r1, [pc, #120]	; (80037bc <main+0x1e64>)
 8003742:	f04f 0200 	mov.w	r2, #0
 8003746:	f04f 0300 	mov.w	r3, #0
 800374a:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemoteLast = 0;
 800374e:	4921      	ldr	r1, [pc, #132]	; (80037d4 <main+0x1e7c>)
 8003750:	f04f 0200 	mov.w	r2, #0
 8003754:	f04f 0300 	mov.w	r3, #0
 8003758:	e9c1 2300 	strd	r2, r3, [r1]
				}

				sprintf(clockPrint, "%02d", rtcSecLast);
 800375c:	4b1e      	ldr	r3, [pc, #120]	; (80037d8 <main+0x1e80>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	461a      	mov	r2, r3
 8003762:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003766:	491d      	ldr	r1, [pc, #116]	; (80037dc <main+0x1e84>)
 8003768:	4618      	mov	r0, r3
 800376a:	f017 fab5 	bl	801acd8 <siprintf>
				LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 800376e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003772:	2300      	movs	r3, #0
 8003774:	9301      	str	r3, [sp, #4]
 8003776:	2301      	movs	r3, #1
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	4b13      	ldr	r3, [pc, #76]	; (80037c8 <main+0x1e70>)
 800377c:	2128      	movs	r1, #40	; 0x28
 800377e:	f240 1077 	movw	r0, #375	; 0x177
 8003782:	f001 fd6d 	bl	8005260 <LCD_Font>
				sprintf(clockPrint, "%02d", rtcSec);
 8003786:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <main+0x1e88>)
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	461a      	mov	r2, r3
 800378c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003790:	4912      	ldr	r1, [pc, #72]	; (80037dc <main+0x1e84>)
 8003792:	4618      	mov	r0, r3
 8003794:	f017 faa0 	bl	801acd8 <siprintf>
				LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, ORANGE);
 8003798:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800379c:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <main+0x1e8c>)
 800379e:	9301      	str	r3, [sp, #4]
 80037a0:	2301      	movs	r3, #1
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	4b08      	ldr	r3, [pc, #32]	; (80037c8 <main+0x1e70>)
 80037a6:	2128      	movs	r1, #40	; 0x28
 80037a8:	f240 1077 	movw	r0, #375	; 0x177
 80037ac:	f001 fd58 	bl	8005260 <LCD_Font>
			}
			rtcSecLast = rtcSec;
 80037b0:	4b0b      	ldr	r3, [pc, #44]	; (80037e0 <main+0x1e88>)
 80037b2:	781a      	ldrb	r2, [r3, #0]
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <main+0x1e80>)
 80037b6:	701a      	strb	r2, [r3, #0]
	{
 80037b8:	f7fe b9ce 	b.w	8001b58 <main+0x200>
 80037bc:	200005a0 	.word	0x200005a0
 80037c0:	c0240000 	.word	0xc0240000
 80037c4:	080526c4 	.word	0x080526c4
 80037c8:	08029f90 	.word	0x08029f90
 80037cc:	40240000 	.word	0x40240000
 80037d0:	080526cc 	.word	0x080526cc
 80037d4:	200005b0 	.word	0x200005b0
 80037d8:	20000000 	.word	0x20000000
 80037dc:	08052678 	.word	0x08052678
 80037e0:	2000056d 	.word	0x2000056d
 80037e4:	00ffa500 	.word	0x00ffa500

080037e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b094      	sub	sp, #80	; 0x50
 80037ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ee:	f107 0320 	add.w	r3, r7, #32
 80037f2:	2230      	movs	r2, #48	; 0x30
 80037f4:	2100      	movs	r1, #0
 80037f6:	4618      	mov	r0, r3
 80037f8:	f016 fbe6 	bl	8019fc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037fc:	f107 030c 	add.w	r3, r7, #12
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	605a      	str	r2, [r3, #4]
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	60da      	str	r2, [r3, #12]
 800380a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800380c:	2300      	movs	r3, #0
 800380e:	607b      	str	r3, [r7, #4]
 8003810:	4b28      	ldr	r3, [pc, #160]	; (80038b4 <SystemClock_Config+0xcc>)
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	4a27      	ldr	r2, [pc, #156]	; (80038b4 <SystemClock_Config+0xcc>)
 8003816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800381a:	6413      	str	r3, [r2, #64]	; 0x40
 800381c:	4b25      	ldr	r3, [pc, #148]	; (80038b4 <SystemClock_Config+0xcc>)
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003824:	607b      	str	r3, [r7, #4]
 8003826:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003828:	2300      	movs	r3, #0
 800382a:	60bb      	str	r3, [r7, #8]
 800382c:	4b22      	ldr	r3, [pc, #136]	; (80038b8 <SystemClock_Config+0xd0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a21      	ldr	r2, [pc, #132]	; (80038b8 <SystemClock_Config+0xd0>)
 8003832:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	4b1f      	ldr	r3, [pc, #124]	; (80038b8 <SystemClock_Config+0xd0>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	68bb      	ldr	r3, [r7, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003844:	2301      	movs	r3, #1
 8003846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003848:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800384c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800384e:	2302      	movs	r3, #2
 8003850:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003852:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003856:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003858:	2304      	movs	r3, #4
 800385a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800385c:	23a8      	movs	r3, #168	; 0xa8
 800385e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003860:	2302      	movs	r3, #2
 8003862:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003864:	2307      	movs	r3, #7
 8003866:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003868:	f107 0320 	add.w	r3, r7, #32
 800386c:	4618      	mov	r0, r3
 800386e:	f00e fbd3 	bl	8012018 <HAL_RCC_OscConfig>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003878:	f000 fab0 	bl	8003ddc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800387c:	230f      	movs	r3, #15
 800387e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003880:	2302      	movs	r3, #2
 8003882:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003888:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800388c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800388e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003892:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003894:	f107 030c 	add.w	r3, r7, #12
 8003898:	2105      	movs	r1, #5
 800389a:	4618      	mov	r0, r3
 800389c:	f00e fe34 	bl	8012508 <HAL_RCC_ClockConfig>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80038a6:	f000 fa99 	bl	8003ddc <Error_Handler>
  }
}
 80038aa:	bf00      	nop
 80038ac:	3750      	adds	r7, #80	; 0x50
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	40023800 	.word	0x40023800
 80038b8:	40007000 	.word	0x40007000

080038bc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80038c2:	463b      	mov	r3, r7
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80038ca:	4b14      	ldr	r3, [pc, #80]	; (800391c <MX_DAC_Init+0x60>)
 80038cc:	4a14      	ldr	r2, [pc, #80]	; (8003920 <MX_DAC_Init+0x64>)
 80038ce:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80038d0:	4812      	ldr	r0, [pc, #72]	; (800391c <MX_DAC_Init+0x60>)
 80038d2:	f003 ffbc 	bl	800784e <HAL_DAC_Init>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80038dc:	f000 fa7e 	bl	8003ddc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80038e0:	2300      	movs	r3, #0
 80038e2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80038e4:	2300      	movs	r3, #0
 80038e6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80038e8:	463b      	mov	r3, r7
 80038ea:	2200      	movs	r2, #0
 80038ec:	4619      	mov	r1, r3
 80038ee:	480b      	ldr	r0, [pc, #44]	; (800391c <MX_DAC_Init+0x60>)
 80038f0:	f004 fa31 	bl	8007d56 <HAL_DAC_ConfigChannel>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80038fa:	f000 fa6f 	bl	8003ddc <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80038fe:	463b      	mov	r3, r7
 8003900:	2210      	movs	r2, #16
 8003902:	4619      	mov	r1, r3
 8003904:	4805      	ldr	r0, [pc, #20]	; (800391c <MX_DAC_Init+0x60>)
 8003906:	f004 fa26 	bl	8007d56 <HAL_DAC_ConfigChannel>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8003910:	f000 fa64 	bl	8003ddc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8003914:	bf00      	nop
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	200002a8 	.word	0x200002a8
 8003920:	40007400 	.word	0x40007400

08003924 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003928:	4b12      	ldr	r3, [pc, #72]	; (8003974 <MX_I2C1_Init+0x50>)
 800392a:	4a13      	ldr	r2, [pc, #76]	; (8003978 <MX_I2C1_Init+0x54>)
 800392c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800392e:	4b11      	ldr	r3, [pc, #68]	; (8003974 <MX_I2C1_Init+0x50>)
 8003930:	4a12      	ldr	r2, [pc, #72]	; (800397c <MX_I2C1_Init+0x58>)
 8003932:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003934:	4b0f      	ldr	r3, [pc, #60]	; (8003974 <MX_I2C1_Init+0x50>)
 8003936:	2200      	movs	r2, #0
 8003938:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800393a:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <MX_I2C1_Init+0x50>)
 800393c:	2200      	movs	r2, #0
 800393e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003940:	4b0c      	ldr	r3, [pc, #48]	; (8003974 <MX_I2C1_Init+0x50>)
 8003942:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003946:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003948:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <MX_I2C1_Init+0x50>)
 800394a:	2200      	movs	r2, #0
 800394c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800394e:	4b09      	ldr	r3, [pc, #36]	; (8003974 <MX_I2C1_Init+0x50>)
 8003950:	2200      	movs	r2, #0
 8003952:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003954:	4b07      	ldr	r3, [pc, #28]	; (8003974 <MX_I2C1_Init+0x50>)
 8003956:	2200      	movs	r2, #0
 8003958:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800395a:	4b06      	ldr	r3, [pc, #24]	; (8003974 <MX_I2C1_Init+0x50>)
 800395c:	2200      	movs	r2, #0
 800395e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003960:	4804      	ldr	r0, [pc, #16]	; (8003974 <MX_I2C1_Init+0x50>)
 8003962:	f007 ff84 	bl	800b86e <HAL_I2C_Init>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800396c:	f000 fa36 	bl	8003ddc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003970:	bf00      	nop
 8003972:	bd80      	pop	{r7, pc}
 8003974:	200002bc 	.word	0x200002bc
 8003978:	40005400 	.word	0x40005400
 800397c:	000186a0 	.word	0x000186a0

08003980 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003984:	4b17      	ldr	r3, [pc, #92]	; (80039e4 <MX_SPI1_Init+0x64>)
 8003986:	4a18      	ldr	r2, [pc, #96]	; (80039e8 <MX_SPI1_Init+0x68>)
 8003988:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800398a:	4b16      	ldr	r3, [pc, #88]	; (80039e4 <MX_SPI1_Init+0x64>)
 800398c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003990:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003992:	4b14      	ldr	r3, [pc, #80]	; (80039e4 <MX_SPI1_Init+0x64>)
 8003994:	2200      	movs	r2, #0
 8003996:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003998:	4b12      	ldr	r3, [pc, #72]	; (80039e4 <MX_SPI1_Init+0x64>)
 800399a:	2200      	movs	r2, #0
 800399c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800399e:	4b11      	ldr	r3, [pc, #68]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80039a4:	4b0f      	ldr	r3, [pc, #60]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80039aa:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039b2:	4b0c      	ldr	r3, [pc, #48]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039b8:	4b0a      	ldr	r3, [pc, #40]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80039be:	4b09      	ldr	r3, [pc, #36]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039c4:	4b07      	ldr	r3, [pc, #28]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80039ca:	4b06      	ldr	r3, [pc, #24]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039cc:	220a      	movs	r2, #10
 80039ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80039d0:	4804      	ldr	r0, [pc, #16]	; (80039e4 <MX_SPI1_Init+0x64>)
 80039d2:	f00f fbb9 	bl	8013148 <HAL_SPI_Init>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80039dc:	f000 f9fe 	bl	8003ddc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80039e0:	bf00      	nop
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	20000310 	.word	0x20000310
 80039e8:	40013000 	.word	0x40013000

080039ec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80039f0:	4b17      	ldr	r3, [pc, #92]	; (8003a50 <MX_SPI2_Init+0x64>)
 80039f2:	4a18      	ldr	r2, [pc, #96]	; (8003a54 <MX_SPI2_Init+0x68>)
 80039f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80039f6:	4b16      	ldr	r3, [pc, #88]	; (8003a50 <MX_SPI2_Init+0x64>)
 80039f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80039fe:	4b14      	ldr	r3, [pc, #80]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a04:	4b12      	ldr	r3, [pc, #72]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a0a:	4b11      	ldr	r3, [pc, #68]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a10:	4b0f      	ldr	r3, [pc, #60]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003a16:	4b0e      	ldr	r3, [pc, #56]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a18:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003a1c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003a1e:	4b0c      	ldr	r3, [pc, #48]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a20:	2238      	movs	r2, #56	; 0x38
 8003a22:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a24:	4b0a      	ldr	r3, [pc, #40]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a2a:	4b09      	ldr	r3, [pc, #36]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a30:	4b07      	ldr	r3, [pc, #28]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003a36:	4b06      	ldr	r3, [pc, #24]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a38:	220a      	movs	r2, #10
 8003a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003a3c:	4804      	ldr	r0, [pc, #16]	; (8003a50 <MX_SPI2_Init+0x64>)
 8003a3e:	f00f fb83 	bl	8013148 <HAL_SPI_Init>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003a48:	f000 f9c8 	bl	8003ddc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003a4c:	bf00      	nop
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	20000368 	.word	0x20000368
 8003a54:	40003800 	.word	0x40003800

08003a58 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003a5c:	4b17      	ldr	r3, [pc, #92]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a5e:	4a18      	ldr	r2, [pc, #96]	; (8003ac0 <MX_SPI3_Init+0x68>)
 8003a60:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003a62:	4b16      	ldr	r3, [pc, #88]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a68:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003a6a:	4b14      	ldr	r3, [pc, #80]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a70:	4b12      	ldr	r3, [pc, #72]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a76:	4b11      	ldr	r3, [pc, #68]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a7c:	4b0f      	ldr	r3, [pc, #60]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003a82:	4b0e      	ldr	r3, [pc, #56]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a84:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003a88:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003a8a:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a8c:	2238      	movs	r2, #56	; 0x38
 8003a8e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a90:	4b0a      	ldr	r3, [pc, #40]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a96:	4b09      	ldr	r3, [pc, #36]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a9c:	4b07      	ldr	r3, [pc, #28]	; (8003abc <MX_SPI3_Init+0x64>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003aa2:	4b06      	ldr	r3, [pc, #24]	; (8003abc <MX_SPI3_Init+0x64>)
 8003aa4:	220a      	movs	r2, #10
 8003aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003aa8:	4804      	ldr	r0, [pc, #16]	; (8003abc <MX_SPI3_Init+0x64>)
 8003aaa:	f00f fb4d 	bl	8013148 <HAL_SPI_Init>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003ab4:	f000 f992 	bl	8003ddc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003ab8:	bf00      	nop
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	200003c0 	.word	0x200003c0
 8003ac0:	40003c00 	.word	0x40003c00

08003ac4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ac8:	4b11      	ldr	r3, [pc, #68]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003aca:	4a12      	ldr	r2, [pc, #72]	; (8003b14 <MX_USART1_UART_Init+0x50>)
 8003acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003ace:	4b10      	ldr	r3, [pc, #64]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ad0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ad6:	4b0e      	ldr	r3, [pc, #56]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003adc:	4b0c      	ldr	r3, [pc, #48]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ae8:	4b09      	ldr	r3, [pc, #36]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003aea:	220c      	movs	r2, #12
 8003aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aee:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003af4:	4b06      	ldr	r3, [pc, #24]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003afa:	4805      	ldr	r0, [pc, #20]	; (8003b10 <MX_USART1_UART_Init+0x4c>)
 8003afc:	f012 f88a 	bl	8015c14 <HAL_UART_Init>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003b06:	f000 f969 	bl	8003ddc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b0a:	bf00      	nop
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	200004d8 	.word	0x200004d8
 8003b14:	40011000 	.word	0x40011000

08003b18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b1e:	2300      	movs	r3, #0
 8003b20:	607b      	str	r3, [r7, #4]
 8003b22:	4b10      	ldr	r3, [pc, #64]	; (8003b64 <MX_DMA_Init+0x4c>)
 8003b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b26:	4a0f      	ldr	r2, [pc, #60]	; (8003b64 <MX_DMA_Init+0x4c>)
 8003b28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b2e:	4b0d      	ldr	r3, [pc, #52]	; (8003b64 <MX_DMA_Init+0x4c>)
 8003b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b36:	607b      	str	r3, [r7, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	200e      	movs	r0, #14
 8003b40:	f003 fd41 	bl	80075c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003b44:	200e      	movs	r0, #14
 8003b46:	f003 fd5a 	bl	80075fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	200f      	movs	r0, #15
 8003b50:	f003 fd39 	bl	80075c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003b54:	200f      	movs	r0, #15
 8003b56:	f003 fd52 	bl	80075fe <HAL_NVIC_EnableIRQ>

}
 8003b5a:	bf00      	nop
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40023800 	.word	0x40023800

08003b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b08c      	sub	sp, #48	; 0x30
 8003b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b6e:	f107 031c 	add.w	r3, r7, #28
 8003b72:	2200      	movs	r2, #0
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	605a      	str	r2, [r3, #4]
 8003b78:	609a      	str	r2, [r3, #8]
 8003b7a:	60da      	str	r2, [r3, #12]
 8003b7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b7e:	2300      	movs	r3, #0
 8003b80:	607b      	str	r3, [r7, #4]
 8003b82:	4b60      	ldr	r3, [pc, #384]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b86:	4a5f      	ldr	r2, [pc, #380]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003b88:	f043 0310 	orr.w	r3, r3, #16
 8003b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b8e:	4b5d      	ldr	r3, [pc, #372]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b92:	f003 0310 	and.w	r3, r3, #16
 8003b96:	607b      	str	r3, [r7, #4]
 8003b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60bb      	str	r3, [r7, #8]
 8003b9e:	4b59      	ldr	r3, [pc, #356]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba2:	4a58      	ldr	r2, [pc, #352]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003ba4:	f043 0304 	orr.w	r3, r3, #4
 8003ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8003baa:	4b56      	ldr	r3, [pc, #344]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bae:	f003 0304 	and.w	r3, r3, #4
 8003bb2:	60bb      	str	r3, [r7, #8]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60fb      	str	r3, [r7, #12]
 8003bba:	4b52      	ldr	r3, [pc, #328]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbe:	4a51      	ldr	r2, [pc, #324]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bc6:	4b4f      	ldr	r3, [pc, #316]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	613b      	str	r3, [r7, #16]
 8003bd6:	4b4b      	ldr	r3, [pc, #300]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bda:	4a4a      	ldr	r2, [pc, #296]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bdc:	f043 0301 	orr.w	r3, r3, #1
 8003be0:	6313      	str	r3, [r2, #48]	; 0x30
 8003be2:	4b48      	ldr	r3, [pc, #288]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	613b      	str	r3, [r7, #16]
 8003bec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bee:	2300      	movs	r3, #0
 8003bf0:	617b      	str	r3, [r7, #20]
 8003bf2:	4b44      	ldr	r3, [pc, #272]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf6:	4a43      	ldr	r2, [pc, #268]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bfe:	4b41      	ldr	r3, [pc, #260]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61bb      	str	r3, [r7, #24]
 8003c0e:	4b3d      	ldr	r3, [pc, #244]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	4a3c      	ldr	r2, [pc, #240]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003c14:	f043 0308 	orr.w	r3, r3, #8
 8003c18:	6313      	str	r3, [r2, #48]	; 0x30
 8003c1a:	4b3a      	ldr	r3, [pc, #232]	; (8003d04 <MX_GPIO_Init+0x19c>)
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	61bb      	str	r3, [r7, #24]
 8003c24:	69bb      	ldr	r3, [r7, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 8003c26:	2201      	movs	r2, #1
 8003c28:	2140      	movs	r1, #64	; 0x40
 8003c2a:	4837      	ldr	r0, [pc, #220]	; (8003d08 <MX_GPIO_Init+0x1a0>)
 8003c2c:	f007 fda0 	bl	800b770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8003c30:	2200      	movs	r2, #0
 8003c32:	2180      	movs	r1, #128	; 0x80
 8003c34:	4834      	ldr	r0, [pc, #208]	; (8003d08 <MX_GPIO_Init+0x1a0>)
 8003c36:	f007 fd9b 	bl	800b770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH25Q_CS_GPIO_Port, FLASH25Q_CS_Pin, GPIO_PIN_SET);
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	4833      	ldr	r0, [pc, #204]	; (8003d0c <MX_GPIO_Init+0x1a4>)
 8003c40:	f007 fd96 	bl	800b770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_D0_Pin|SD_D1_Pin, GPIO_PIN_RESET);
 8003c44:	2200      	movs	r2, #0
 8003c46:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003c4a:	4831      	ldr	r0, [pc, #196]	; (8003d10 <MX_GPIO_Init+0x1a8>)
 8003c4c:	f007 fd90 	bl	800b770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CMD_GPIO_Port, SD_CMD_Pin, GPIO_PIN_RESET);
 8003c50:	2200      	movs	r2, #0
 8003c52:	2104      	movs	r1, #4
 8003c54:	482f      	ldr	r0, [pc, #188]	; (8003d14 <MX_GPIO_Init+0x1ac>)
 8003c56:	f007 fd8b 	bl	800b770 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_1_Pin KEY_0_Pin */
  GPIO_InitStruct.Pin = KEY_1_Pin|KEY_0_Pin;
 8003c5a:	2318      	movs	r3, #24
 8003c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c62:	2300      	movs	r3, #0
 8003c64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c66:	f107 031c 	add.w	r3, r7, #28
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	482a      	ldr	r0, [pc, #168]	; (8003d18 <MX_GPIO_Init+0x1b0>)
 8003c6e:	f007 facf 	bl	800b210 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_A_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = LED_A_Pin|LED_B_Pin;
 8003c72:	23c0      	movs	r3, #192	; 0xc0
 8003c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c76:	2301      	movs	r3, #1
 8003c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c82:	f107 031c 	add.w	r3, r7, #28
 8003c86:	4619      	mov	r1, r3
 8003c88:	481f      	ldr	r0, [pc, #124]	; (8003d08 <MX_GPIO_Init+0x1a0>)
 8003c8a:	f007 fac1 	bl	800b210 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_IRQ_Pin */
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 8003c8e:	2320      	movs	r3, #32
 8003c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c92:	2300      	movs	r3, #0
 8003c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c96:	2301      	movs	r3, #1
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003c9a:	f107 031c 	add.w	r3, r7, #28
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	481b      	ldr	r0, [pc, #108]	; (8003d10 <MX_GPIO_Init+0x1a8>)
 8003ca2:	f007 fab5 	bl	800b210 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH25Q_CS_Pin */
  GPIO_InitStruct.Pin = FLASH25Q_CS_Pin;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003caa:	2301      	movs	r3, #1
 8003cac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FLASH25Q_CS_GPIO_Port, &GPIO_InitStruct);
 8003cb6:	f107 031c 	add.w	r3, r7, #28
 8003cba:	4619      	mov	r1, r3
 8003cbc:	4813      	ldr	r0, [pc, #76]	; (8003d0c <MX_GPIO_Init+0x1a4>)
 8003cbe:	f007 faa7 	bl	800b210 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_D0_Pin SD_D1_Pin */
  GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin;
 8003cc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003cc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cd4:	f107 031c 	add.w	r3, r7, #28
 8003cd8:	4619      	mov	r1, r3
 8003cda:	480d      	ldr	r0, [pc, #52]	; (8003d10 <MX_GPIO_Init+0x1a8>)
 8003cdc:	f007 fa98 	bl	800b210 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CMD_Pin */
  GPIO_InitStruct.Pin = SD_CMD_Pin;
 8003ce0:	2304      	movs	r3, #4
 8003ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cec:	2300      	movs	r3, #0
 8003cee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8003cf0:	f107 031c 	add.w	r3, r7, #28
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4807      	ldr	r0, [pc, #28]	; (8003d14 <MX_GPIO_Init+0x1ac>)
 8003cf8:	f007 fa8a 	bl	800b210 <HAL_GPIO_Init>

}
 8003cfc:	bf00      	nop
 8003cfe:	3730      	adds	r7, #48	; 0x30
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40023800 	.word	0x40023800
 8003d08:	40020000 	.word	0x40020000
 8003d0c:	40020400 	.word	0x40020400
 8003d10:	40020800 	.word	0x40020800
 8003d14:	40020c00 	.word	0x40020c00
 8003d18:	40021000 	.word	0x40021000

08003d1c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b088      	sub	sp, #32
 8003d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003d22:	1d3b      	adds	r3, r7, #4
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	605a      	str	r2, [r3, #4]
 8003d2a:	609a      	str	r2, [r3, #8]
 8003d2c:	60da      	str	r2, [r3, #12]
 8003d2e:	611a      	str	r2, [r3, #16]
 8003d30:	615a      	str	r2, [r3, #20]
 8003d32:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8003d34:	4b27      	ldr	r3, [pc, #156]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d36:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003d3a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003d3c:	4b25      	ldr	r3, [pc, #148]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d3e:	4a26      	ldr	r2, [pc, #152]	; (8003dd8 <MX_FSMC_Init+0xbc>)
 8003d40:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003d42:	4b24      	ldr	r3, [pc, #144]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003d48:	4b22      	ldr	r3, [pc, #136]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003d4e:	4b21      	ldr	r3, [pc, #132]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003d54:	4b1f      	ldr	r3, [pc, #124]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d56:	2210      	movs	r2, #16
 8003d58:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003d5a:	4b1e      	ldr	r3, [pc, #120]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003d60:	4b1c      	ldr	r3, [pc, #112]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003d66:	4b1b      	ldr	r3, [pc, #108]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003d6c:	4b19      	ldr	r3, [pc, #100]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003d72:	4b18      	ldr	r3, [pc, #96]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d78:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003d7a:	4b16      	ldr	r3, [pc, #88]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003d80:	4b14      	ldr	r3, [pc, #80]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003d86:	4b13      	ldr	r3, [pc, #76]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003d8c:	4b11      	ldr	r3, [pc, #68]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8003d92:	4b10      	ldr	r3, [pc, #64]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 8003d98:	2302      	movs	r3, #2
 8003d9a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003d9c:	230f      	movs	r3, #15
 8003d9e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 8003da0:	2305      	movs	r3, #5
 8003da2:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 2;
 8003da4:	2302      	movs	r3, #2
 8003da6:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003da8:	2310      	movs	r3, #16
 8003daa:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003dac:	2311      	movs	r3, #17
 8003dae:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003db0:	2300      	movs	r3, #0
 8003db2:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003db4:	1d3b      	adds	r3, r7, #4
 8003db6:	2200      	movs	r2, #0
 8003db8:	4619      	mov	r1, r3
 8003dba:	4806      	ldr	r0, [pc, #24]	; (8003dd4 <MX_FSMC_Init+0xb8>)
 8003dbc:	f011 fc80 	bl	80156c0 <HAL_SRAM_Init>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8003dc6:	f000 f809 	bl	8003ddc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003dca:	bf00      	nop
 8003dcc:	3720      	adds	r7, #32
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	2000051c 	.word	0x2000051c
 8003dd8:	a0000104 	.word	0xa0000104

08003ddc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003de0:	b672      	cpsid	i
}
 8003de2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003de4:	e7fe      	b.n	8003de4 <Error_Handler+0x8>

08003de6 <RGB>:
#include "ssd1963.h"

uint32_t RGB(uint8_t r, uint8_t g, uint8_t b)
{   
 8003de6:	b480      	push	{r7}
 8003de8:	b083      	sub	sp, #12
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	4603      	mov	r3, r0
 8003dee:	71fb      	strb	r3, [r7, #7]
 8003df0:	460b      	mov	r3, r1
 8003df2:	71bb      	strb	r3, [r7, #6]
 8003df4:	4613      	mov	r3, r2
 8003df6:	717b      	strb	r3, [r7, #5]
    return ((r & 0xFF) << 16) + ((g & 0xFF) << 8) + (b & 0xFF);
 8003df8:	79fb      	ldrb	r3, [r7, #7]
 8003dfa:	041a      	lsls	r2, r3, #16
 8003dfc:	79bb      	ldrb	r3, [r7, #6]
 8003dfe:	021b      	lsls	r3, r3, #8
 8003e00:	441a      	add	r2, r3
 8003e02:	797b      	ldrb	r3, [r7, #5]
 8003e04:	4413      	add	r3, r2
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr

08003e12 <H24_RGB565>:

uint16_t H24_RGB565(uint8_t reverse, uint32_t color24)
{
 8003e12:	b480      	push	{r7}
 8003e14:	b085      	sub	sp, #20
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	4603      	mov	r3, r0
 8003e1a:	6039      	str	r1, [r7, #0]
 8003e1c:	71fb      	strb	r3, [r7, #7]
	uint8_t b = (color24 >> 16) & 0xFF;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	0c1b      	lsrs	r3, r3, #16
 8003e22:	73fb      	strb	r3, [r7, #15]
	uint8_t g = (color24 >> 8) & 0xFF;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	0a1b      	lsrs	r3, r3, #8
 8003e28:	73bb      	strb	r3, [r7, #14]
	uint8_t r = color24 & 0xFF;
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	737b      	strb	r3, [r7, #13]
	if (reverse) return ((b / 8) << 11) | ((g / 4) << 5) | (r / 8);
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d013      	beq.n	8003e5c <H24_RGB565+0x4a>
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	08db      	lsrs	r3, r3, #3
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	02db      	lsls	r3, r3, #11
 8003e3c:	b21a      	sxth	r2, r3
 8003e3e:	7bbb      	ldrb	r3, [r7, #14]
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	015b      	lsls	r3, r3, #5
 8003e46:	b21b      	sxth	r3, r3
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	b21a      	sxth	r2, r3
 8003e4c:	7b7b      	ldrb	r3, [r7, #13]
 8003e4e:	08db      	lsrs	r3, r3, #3
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	b21b      	sxth	r3, r3
 8003e54:	4313      	orrs	r3, r2
 8003e56:	b21b      	sxth	r3, r3
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	e012      	b.n	8003e82 <H24_RGB565+0x70>
	else return ((r / 8) << 11) | ((g / 4) << 5) | (b / 8);
 8003e5c:	7b7b      	ldrb	r3, [r7, #13]
 8003e5e:	08db      	lsrs	r3, r3, #3
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	02db      	lsls	r3, r3, #11
 8003e64:	b21a      	sxth	r2, r3
 8003e66:	7bbb      	ldrb	r3, [r7, #14]
 8003e68:	089b      	lsrs	r3, r3, #2
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	015b      	lsls	r3, r3, #5
 8003e6e:	b21b      	sxth	r3, r3
 8003e70:	4313      	orrs	r3, r2
 8003e72:	b21a      	sxth	r2, r3
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
 8003e76:	08db      	lsrs	r3, r3, #3
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	b21b      	sxth	r3, r3
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	b21b      	sxth	r3, r3
 8003e80:	b29b      	uxth	r3, r3
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3714      	adds	r7, #20
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <LCD_Send_Cmd>:

void LCD_Send_Cmd(uint16_t cmd)
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	4603      	mov	r3, r0
 8003e96:	80fb      	strh	r3, [r7, #6]
	CMD = cmd;
 8003e98:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8003e9c:	88fb      	ldrh	r3, [r7, #6]
 8003e9e:	8013      	strh	r3, [r2, #0]
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <LCD_Send_Dat>:

void LCD_Send_Dat(uint16_t dat)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 1; i++)
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	73fb      	strb	r3, [r7, #15]
 8003eba:	e005      	b.n	8003ec8 <LCD_Send_Dat+0x1c>
	DAT = dat;
 8003ebc:	4a07      	ldr	r2, [pc, #28]	; (8003edc <LCD_Send_Dat+0x30>)
 8003ebe:	88fb      	ldrh	r3, [r7, #6]
 8003ec0:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < 1; i++)
 8003ec2:	7bfb      	ldrb	r3, [r7, #15]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	73fb      	strb	r3, [r7, #15]
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0f6      	beq.n	8003ebc <LCD_Send_Dat+0x10>
}
 8003ece:	bf00      	nop
 8003ed0:	bf00      	nop
 8003ed2:	3714      	adds	r7, #20
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	60080000 	.word	0x60080000

08003ee0 <LCD_Window>:

void LCD_Window(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8003ee0:	b590      	push	{r4, r7, lr}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	4604      	mov	r4, r0
 8003ee8:	4608      	mov	r0, r1
 8003eea:	4611      	mov	r1, r2
 8003eec:	461a      	mov	r2, r3
 8003eee:	4623      	mov	r3, r4
 8003ef0:	80fb      	strh	r3, [r7, #6]
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	80bb      	strh	r3, [r7, #4]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	807b      	strh	r3, [r7, #2]
 8003efa:	4613      	mov	r3, r2
 8003efc:	803b      	strh	r3, [r7, #0]
	LCD_Send_Cmd(LCD_COLUMN_ADDR);
 8003efe:	202a      	movs	r0, #42	; 0x2a
 8003f00:	f7ff ffc5 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(y1 >> 8);
 8003f04:	88bb      	ldrh	r3, [r7, #4]
 8003f06:	0a1b      	lsrs	r3, r3, #8
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7ff ffce 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(y1 & 0x00FF);
 8003f10:	88bb      	ldrh	r3, [r7, #4]
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff ffc8 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(y2 >> 8);
 8003f1c:	883b      	ldrh	r3, [r7, #0]
 8003f1e:	0a1b      	lsrs	r3, r3, #8
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff ffc2 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(y2 & 0x00FF);
 8003f28:	883b      	ldrh	r3, [r7, #0]
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7ff ffbc 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_PAGE_ADDR);
 8003f34:	202b      	movs	r0, #43	; 0x2b
 8003f36:	f7ff ffaa 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(x1 >> 8);
 8003f3a:	88fb      	ldrh	r3, [r7, #6]
 8003f3c:	0a1b      	lsrs	r3, r3, #8
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ffb3 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(x1 & 0x00FF);
 8003f46:	88fb      	ldrh	r3, [r7, #6]
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff ffad 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(x2 >> 8);
 8003f52:	887b      	ldrh	r3, [r7, #2]
 8003f54:	0a1b      	lsrs	r3, r3, #8
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff ffa7 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(x2 & 0x00FF);
 8003f5e:	887b      	ldrh	r3, [r7, #2]
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff ffa1 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_GRAM);
 8003f6a:	202c      	movs	r0, #44	; 0x2c
 8003f6c:	f7ff ff8f 	bl	8003e8e <LCD_Send_Cmd>
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd90      	pop	{r4, r7, pc}

08003f78 <LCD_Pixel>:

void LCD_Pixel(uint16_t x, uint16_t y, uint32_t color24)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	603a      	str	r2, [r7, #0]
 8003f82:	80fb      	strh	r3, [r7, #6]
 8003f84:	460b      	mov	r3, r1
 8003f86:	80bb      	strh	r3, [r7, #4]
	LCD_Window(x, y, x, y);
 8003f88:	88bb      	ldrh	r3, [r7, #4]
 8003f8a:	88fa      	ldrh	r2, [r7, #6]
 8003f8c:	88b9      	ldrh	r1, [r7, #4]
 8003f8e:	88f8      	ldrh	r0, [r7, #6]
 8003f90:	f7ff ffa6 	bl	8003ee0 <LCD_Window>
	LCD_Send_Dat(H24_RGB565(1, color24));
 8003f94:	6839      	ldr	r1, [r7, #0]
 8003f96:	2001      	movs	r0, #1
 8003f98:	f7ff ff3b 	bl	8003e12 <H24_RGB565>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7ff ff84 	bl	8003eac <LCD_Send_Dat>
}
 8003fa4:	bf00      	nop
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <LCD_Rect_Fill>:

void LCD_Rect_Fill(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint32_t color24)
{
 8003fac:	b590      	push	{r4, r7, lr}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4604      	mov	r4, r0
 8003fb4:	4608      	mov	r0, r1
 8003fb6:	4611      	mov	r1, r2
 8003fb8:	461a      	mov	r2, r3
 8003fba:	4623      	mov	r3, r4
 8003fbc:	80fb      	strh	r3, [r7, #6]
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	80bb      	strh	r3, [r7, #4]
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	807b      	strh	r3, [r7, #2]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	803b      	strh	r3, [r7, #0]
	uint32_t i = 0;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
	uint32_t j = (uint32_t) w * (uint32_t) h;
 8003fce:	887b      	ldrh	r3, [r7, #2]
 8003fd0:	883a      	ldrh	r2, [r7, #0]
 8003fd2:	fb02 f303 	mul.w	r3, r2, r3
 8003fd6:	60bb      	str	r3, [r7, #8]
	LCD_Window(y, x, y + h - 1, x + w - 1);
 8003fd8:	88ba      	ldrh	r2, [r7, #4]
 8003fda:	883b      	ldrh	r3, [r7, #0]
 8003fdc:	4413      	add	r3, r2
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	3b01      	subs	r3, #1
 8003fe2:	b29c      	uxth	r4, r3
 8003fe4:	88fa      	ldrh	r2, [r7, #6]
 8003fe6:	887b      	ldrh	r3, [r7, #2]
 8003fe8:	4413      	add	r3, r2
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	3b01      	subs	r3, #1
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	88f9      	ldrh	r1, [r7, #6]
 8003ff2:	88b8      	ldrh	r0, [r7, #4]
 8003ff4:	4622      	mov	r2, r4
 8003ff6:	f7ff ff73 	bl	8003ee0 <LCD_Window>
	for (i = 0; i < j; i++) LCD_Send_Dat(H24_RGB565(1, color24));
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	e00a      	b.n	8004016 <LCD_Rect_Fill+0x6a>
 8004000:	6a39      	ldr	r1, [r7, #32]
 8004002:	2001      	movs	r0, #1
 8004004:	f7ff ff05 	bl	8003e12 <H24_RGB565>
 8004008:	4603      	mov	r3, r0
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff ff4e 	bl	8003eac <LCD_Send_Dat>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	3301      	adds	r3, #1
 8004014:	60fb      	str	r3, [r7, #12]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	429a      	cmp	r2, r3
 800401c:	d3f0      	bcc.n	8004000 <LCD_Rect_Fill+0x54>
}
 800401e:	bf00      	nop
 8004020:	bf00      	nop
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	bd90      	pop	{r4, r7, pc}

08004028 <LCD_Line>:

void LCD_Line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t size, uint32_t color24)
{
 8004028:	b590      	push	{r4, r7, lr}
 800402a:	b08b      	sub	sp, #44	; 0x2c
 800402c:	af02      	add	r7, sp, #8
 800402e:	4604      	mov	r4, r0
 8004030:	4608      	mov	r0, r1
 8004032:	4611      	mov	r1, r2
 8004034:	461a      	mov	r2, r3
 8004036:	4623      	mov	r3, r4
 8004038:	80fb      	strh	r3, [r7, #6]
 800403a:	4603      	mov	r3, r0
 800403c:	80bb      	strh	r3, [r7, #4]
 800403e:	460b      	mov	r3, r1
 8004040:	807b      	strh	r3, [r7, #2]
 8004042:	4613      	mov	r3, r2
 8004044:	803b      	strh	r3, [r7, #0]
	int deltaX = abs(x2 - x1);
 8004046:	887a      	ldrh	r2, [r7, #2]
 8004048:	88fb      	ldrh	r3, [r7, #6]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b00      	cmp	r3, #0
 800404e:	bfb8      	it	lt
 8004050:	425b      	neglt	r3, r3
 8004052:	61bb      	str	r3, [r7, #24]
	int deltaY = abs(y2 - y1);
 8004054:	883a      	ldrh	r2, [r7, #0]
 8004056:	88bb      	ldrh	r3, [r7, #4]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	bfb8      	it	lt
 800405e:	425b      	neglt	r3, r3
 8004060:	617b      	str	r3, [r7, #20]
	int signX = x1 < x2 ? 1 : -1;
 8004062:	88fa      	ldrh	r2, [r7, #6]
 8004064:	887b      	ldrh	r3, [r7, #2]
 8004066:	429a      	cmp	r2, r3
 8004068:	d201      	bcs.n	800406e <LCD_Line+0x46>
 800406a:	2301      	movs	r3, #1
 800406c:	e001      	b.n	8004072 <LCD_Line+0x4a>
 800406e:	f04f 33ff 	mov.w	r3, #4294967295
 8004072:	613b      	str	r3, [r7, #16]
	int signY = y1 < y2 ? 1 : -1;
 8004074:	88ba      	ldrh	r2, [r7, #4]
 8004076:	883b      	ldrh	r3, [r7, #0]
 8004078:	429a      	cmp	r2, r3
 800407a:	d201      	bcs.n	8004080 <LCD_Line+0x58>
 800407c:	2301      	movs	r3, #1
 800407e:	e001      	b.n	8004084 <LCD_Line+0x5c>
 8004080:	f04f 33ff 	mov.w	r3, #4294967295
 8004084:	60fb      	str	r3, [r7, #12]
	int error = deltaX - deltaY;
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	61fb      	str	r3, [r7, #28]
	int error2 = 0;
 800408e:	2300      	movs	r3, #0
 8004090:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		LCD_Rect_Fill(x1, y1, size, size, color24);
 8004092:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004096:	b29a      	uxth	r2, r3
 8004098:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800409c:	b29c      	uxth	r4, r3
 800409e:	88b9      	ldrh	r1, [r7, #4]
 80040a0:	88f8      	ldrh	r0, [r7, #6]
 80040a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	4623      	mov	r3, r4
 80040a8:	f7ff ff80 	bl	8003fac <LCD_Rect_Fill>
		if (x1 == x2 && y1 == y2)
 80040ac:	88fa      	ldrh	r2, [r7, #6]
 80040ae:	887b      	ldrh	r3, [r7, #2]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d103      	bne.n	80040bc <LCD_Line+0x94>
 80040b4:	88ba      	ldrh	r2, [r7, #4]
 80040b6:	883b      	ldrh	r3, [r7, #0]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d01e      	beq.n	80040fa <LCD_Line+0xd2>
		break;
		error2 = error * 2;
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	60bb      	str	r3, [r7, #8]
		if (error2 > -deltaY)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	425b      	negs	r3, r3
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	dd08      	ble.n	80040de <LCD_Line+0xb6>
		{
			error -= deltaY;
 80040cc:	69fa      	ldr	r2, [r7, #28]
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	61fb      	str	r3, [r7, #28]
			x1 += signX;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	88fb      	ldrh	r3, [r7, #6]
 80040da:	4413      	add	r3, r2
 80040dc:	80fb      	strh	r3, [r7, #6]
		}
		if (error2 < deltaX)
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	dad5      	bge.n	8004092 <LCD_Line+0x6a>
		{
			error += deltaX;
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	4413      	add	r3, r2
 80040ec:	61fb      	str	r3, [r7, #28]
			y1 += signY;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	88bb      	ldrh	r3, [r7, #4]
 80040f4:	4413      	add	r3, r2
 80040f6:	80bb      	strh	r3, [r7, #4]
		LCD_Rect_Fill(x1, y1, size, size, color24);
 80040f8:	e7cb      	b.n	8004092 <LCD_Line+0x6a>
		break;
 80040fa:	bf00      	nop
		}
	}
}
 80040fc:	bf00      	nop
 80040fe:	3724      	adds	r7, #36	; 0x24
 8004100:	46bd      	mov	sp, r7
 8004102:	bd90      	pop	{r4, r7, pc}

08004104 <LCD_Triangle>:

void LCD_Triangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, uint8_t size, uint32_t color24)
{
 8004104:	b590      	push	{r4, r7, lr}
 8004106:	b085      	sub	sp, #20
 8004108:	af02      	add	r7, sp, #8
 800410a:	4604      	mov	r4, r0
 800410c:	4608      	mov	r0, r1
 800410e:	4611      	mov	r1, r2
 8004110:	461a      	mov	r2, r3
 8004112:	4623      	mov	r3, r4
 8004114:	80fb      	strh	r3, [r7, #6]
 8004116:	4603      	mov	r3, r0
 8004118:	80bb      	strh	r3, [r7, #4]
 800411a:	460b      	mov	r3, r1
 800411c:	807b      	strh	r3, [r7, #2]
 800411e:	4613      	mov	r3, r2
 8004120:	803b      	strh	r3, [r7, #0]
	LCD_Line(x1, y1, x2, y2, size, color24);
 8004122:	883c      	ldrh	r4, [r7, #0]
 8004124:	887a      	ldrh	r2, [r7, #2]
 8004126:	88b9      	ldrh	r1, [r7, #4]
 8004128:	88f8      	ldrh	r0, [r7, #6]
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	9301      	str	r3, [sp, #4]
 800412e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004132:	9300      	str	r3, [sp, #0]
 8004134:	4623      	mov	r3, r4
 8004136:	f7ff ff77 	bl	8004028 <LCD_Line>
	LCD_Line(x2, y2, x3, y3, size, color24);
 800413a:	8bbc      	ldrh	r4, [r7, #28]
 800413c:	8b3a      	ldrh	r2, [r7, #24]
 800413e:	8839      	ldrh	r1, [r7, #0]
 8004140:	8878      	ldrh	r0, [r7, #2]
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	9301      	str	r3, [sp, #4]
 8004146:	f897 3020 	ldrb.w	r3, [r7, #32]
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	4623      	mov	r3, r4
 800414e:	f7ff ff6b 	bl	8004028 <LCD_Line>
	LCD_Line(x3, y3, x1, y1, size, color24);
 8004152:	88bc      	ldrh	r4, [r7, #4]
 8004154:	88fa      	ldrh	r2, [r7, #6]
 8004156:	8bb9      	ldrh	r1, [r7, #28]
 8004158:	8b38      	ldrh	r0, [r7, #24]
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	9301      	str	r3, [sp, #4]
 800415e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	4623      	mov	r3, r4
 8004166:	f7ff ff5f 	bl	8004028 <LCD_Line>
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	bd90      	pop	{r4, r7, pc}

08004172 <LCD_Triangle_Fill>:

#define ABS(x) ((x) > 0 ? (x) : -(x))

void LCD_Triangle_Fill(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, uint32_t color24)
{
 8004172:	b590      	push	{r4, r7, lr}
 8004174:	b08d      	sub	sp, #52	; 0x34
 8004176:	af02      	add	r7, sp, #8
 8004178:	4604      	mov	r4, r0
 800417a:	4608      	mov	r0, r1
 800417c:	4611      	mov	r1, r2
 800417e:	461a      	mov	r2, r3
 8004180:	4623      	mov	r3, r4
 8004182:	80fb      	strh	r3, [r7, #6]
 8004184:	4603      	mov	r3, r0
 8004186:	80bb      	strh	r3, [r7, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	807b      	strh	r3, [r7, #2]
 800418c:	4613      	mov	r3, r2
 800418e:	803b      	strh	r3, [r7, #0]
	int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8004190:	2300      	movs	r3, #0
 8004192:	823b      	strh	r3, [r7, #16]
 8004194:	2300      	movs	r3, #0
 8004196:	81fb      	strh	r3, [r7, #14]
 8004198:	2300      	movs	r3, #0
 800419a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800419c:	2300      	movs	r3, #0
 800419e:	84bb      	strh	r3, [r7, #36]	; 0x24
 80041a0:	2300      	movs	r3, #0
 80041a2:	847b      	strh	r3, [r7, #34]	; 0x22
 80041a4:	2300      	movs	r3, #0
 80041a6:	843b      	strh	r3, [r7, #32]
	yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 80041a8:	2300      	movs	r3, #0
 80041aa:	83fb      	strh	r3, [r7, #30]
 80041ac:	2300      	movs	r3, #0
 80041ae:	83bb      	strh	r3, [r7, #28]
 80041b0:	2300      	movs	r3, #0
 80041b2:	837b      	strh	r3, [r7, #26]
 80041b4:	2300      	movs	r3, #0
 80041b6:	833b      	strh	r3, [r7, #24]
 80041b8:	2300      	movs	r3, #0
 80041ba:	82fb      	strh	r3, [r7, #22]
 80041bc:	2300      	movs	r3, #0
 80041be:	82bb      	strh	r3, [r7, #20]
	curpixel = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	827b      	strh	r3, [r7, #18]
	
	deltax = ABS(x2 - x1);
 80041c4:	887a      	ldrh	r2, [r7, #2]
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	bfb8      	it	lt
 80041ce:	425b      	neglt	r3, r3
 80041d0:	823b      	strh	r3, [r7, #16]
	deltay = ABS(y2 - y1);
 80041d2:	883a      	ldrh	r2, [r7, #0]
 80041d4:	88bb      	ldrh	r3, [r7, #4]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	bfb8      	it	lt
 80041dc:	425b      	neglt	r3, r3
 80041de:	81fb      	strh	r3, [r7, #14]
	x = x1;
 80041e0:	88fb      	ldrh	r3, [r7, #6]
 80041e2:	84fb      	strh	r3, [r7, #38]	; 0x26
	y = y1;
 80041e4:	88bb      	ldrh	r3, [r7, #4]
 80041e6:	84bb      	strh	r3, [r7, #36]	; 0x24

	if (x2 >= x1)
 80041e8:	887a      	ldrh	r2, [r7, #2]
 80041ea:	88fb      	ldrh	r3, [r7, #6]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d304      	bcc.n	80041fa <LCD_Triangle_Fill+0x88>
	{
		xinc1 = 1;
 80041f0:	2301      	movs	r3, #1
 80041f2:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = 1;
 80041f4:	2301      	movs	r3, #1
 80041f6:	843b      	strh	r3, [r7, #32]
 80041f8:	e005      	b.n	8004206 <LCD_Triangle_Fill+0x94>
	}
	else
	{
		xinc1 = -1;
 80041fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041fe:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = -1;
 8004200:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004204:	843b      	strh	r3, [r7, #32]
	}

	if (y2 >= y1)
 8004206:	883a      	ldrh	r2, [r7, #0]
 8004208:	88bb      	ldrh	r3, [r7, #4]
 800420a:	429a      	cmp	r2, r3
 800420c:	d304      	bcc.n	8004218 <LCD_Triangle_Fill+0xa6>
	{
		yinc1 = 1;
 800420e:	2301      	movs	r3, #1
 8004210:	83fb      	strh	r3, [r7, #30]
		yinc2 = 1;
 8004212:	2301      	movs	r3, #1
 8004214:	83bb      	strh	r3, [r7, #28]
 8004216:	e005      	b.n	8004224 <LCD_Triangle_Fill+0xb2>
	}
	else
	{
		yinc1 = -1;
 8004218:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800421c:	83fb      	strh	r3, [r7, #30]
		yinc2 = -1;
 800421e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004222:	83bb      	strh	r3, [r7, #28]
	}

	if (deltax >= deltay)
 8004224:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004228:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800422c:	429a      	cmp	r2, r3
 800422e:	db10      	blt.n	8004252 <LCD_Triangle_Fill+0xe0>
	{
		xinc1 = 0;
 8004230:	2300      	movs	r3, #0
 8004232:	847b      	strh	r3, [r7, #34]	; 0x22
		yinc2 = 0;
 8004234:	2300      	movs	r3, #0
 8004236:	83bb      	strh	r3, [r7, #28]
		den = deltax;
 8004238:	8a3b      	ldrh	r3, [r7, #16]
 800423a:	837b      	strh	r3, [r7, #26]
		num = deltax / 2;
 800423c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004240:	0fda      	lsrs	r2, r3, #31
 8004242:	4413      	add	r3, r2
 8004244:	105b      	asrs	r3, r3, #1
 8004246:	833b      	strh	r3, [r7, #24]
		numadd = deltay;
 8004248:	89fb      	ldrh	r3, [r7, #14]
 800424a:	82fb      	strh	r3, [r7, #22]
		numpixels = deltax;
 800424c:	8a3b      	ldrh	r3, [r7, #16]
 800424e:	82bb      	strh	r3, [r7, #20]
 8004250:	e00f      	b.n	8004272 <LCD_Triangle_Fill+0x100>
	}
	else
	{
		xinc2 = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	843b      	strh	r3, [r7, #32]
		yinc1 = 0;
 8004256:	2300      	movs	r3, #0
 8004258:	83fb      	strh	r3, [r7, #30]
		den = deltay;
 800425a:	89fb      	ldrh	r3, [r7, #14]
 800425c:	837b      	strh	r3, [r7, #26]
		num = deltay / 2;
 800425e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004262:	0fda      	lsrs	r2, r3, #31
 8004264:	4413      	add	r3, r2
 8004266:	105b      	asrs	r3, r3, #1
 8004268:	833b      	strh	r3, [r7, #24]
		numadd = deltax;
 800426a:	8a3b      	ldrh	r3, [r7, #16]
 800426c:	82fb      	strh	r3, [r7, #22]
		numpixels = deltay;
 800426e:	89fb      	ldrh	r3, [r7, #14]
 8004270:	82bb      	strh	r3, [r7, #20]
	}

	for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8004272:	2300      	movs	r3, #0
 8004274:	827b      	strh	r3, [r7, #18]
 8004276:	e034      	b.n	80042e2 <LCD_Triangle_Fill+0x170>
	{
		LCD_Line(x, y, x3, y3, 1, color24);
 8004278:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800427a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800427c:	8fbc      	ldrh	r4, [r7, #60]	; 0x3c
 800427e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004280:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004282:	9301      	str	r3, [sp, #4]
 8004284:	2301      	movs	r3, #1
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	4623      	mov	r3, r4
 800428a:	f7ff fecd 	bl	8004028 <LCD_Line>

		num += numadd;
 800428e:	8b3a      	ldrh	r2, [r7, #24]
 8004290:	8afb      	ldrh	r3, [r7, #22]
 8004292:	4413      	add	r3, r2
 8004294:	b29b      	uxth	r3, r3
 8004296:	833b      	strh	r3, [r7, #24]
		if (num >= den)
 8004298:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800429c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	db0e      	blt.n	80042c2 <LCD_Triangle_Fill+0x150>
		{
			num -= den;
 80042a4:	8b3a      	ldrh	r2, [r7, #24]
 80042a6:	8b7b      	ldrh	r3, [r7, #26]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	833b      	strh	r3, [r7, #24]
			x += xinc1;
 80042ae:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80042b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80042b2:	4413      	add	r3, r2
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	84fb      	strh	r3, [r7, #38]	; 0x26
			y += yinc1;
 80042b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80042ba:	8bfb      	ldrh	r3, [r7, #30]
 80042bc:	4413      	add	r3, r2
 80042be:	b29b      	uxth	r3, r3
 80042c0:	84bb      	strh	r3, [r7, #36]	; 0x24
		}
		x += xinc2;
 80042c2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80042c4:	8c3b      	ldrh	r3, [r7, #32]
 80042c6:	4413      	add	r3, r2
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	84fb      	strh	r3, [r7, #38]	; 0x26
		y += yinc2;
 80042cc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80042ce:	8bbb      	ldrh	r3, [r7, #28]
 80042d0:	4413      	add	r3, r2
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	84bb      	strh	r3, [r7, #36]	; 0x24
	for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80042d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3301      	adds	r3, #1
 80042de:	b29b      	uxth	r3, r3
 80042e0:	827b      	strh	r3, [r7, #18]
 80042e2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80042e6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	ddc4      	ble.n	8004278 <LCD_Triangle_Fill+0x106>
	}
}
 80042ee:	bf00      	nop
 80042f0:	bf00      	nop
 80042f2:	372c      	adds	r7, #44	; 0x2c
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd90      	pop	{r4, r7, pc}

080042f8 <LCD_Rect>:

void LCD_Rect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint8_t size, uint32_t color24)
{
 80042f8:	b590      	push	{r4, r7, lr}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af02      	add	r7, sp, #8
 80042fe:	4604      	mov	r4, r0
 8004300:	4608      	mov	r0, r1
 8004302:	4611      	mov	r1, r2
 8004304:	461a      	mov	r2, r3
 8004306:	4623      	mov	r3, r4
 8004308:	80fb      	strh	r3, [r7, #6]
 800430a:	4603      	mov	r3, r0
 800430c:	80bb      	strh	r3, [r7, #4]
 800430e:	460b      	mov	r3, r1
 8004310:	807b      	strh	r3, [r7, #2]
 8004312:	4613      	mov	r3, r2
 8004314:	803b      	strh	r3, [r7, #0]
	LCD_Line(x, y, x + w, y, size, color24);
 8004316:	88fa      	ldrh	r2, [r7, #6]
 8004318:	887b      	ldrh	r3, [r7, #2]
 800431a:	4413      	add	r3, r2
 800431c:	b29a      	uxth	r2, r3
 800431e:	88bc      	ldrh	r4, [r7, #4]
 8004320:	88b9      	ldrh	r1, [r7, #4]
 8004322:	88f8      	ldrh	r0, [r7, #6]
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	9301      	str	r3, [sp, #4]
 8004328:	7e3b      	ldrb	r3, [r7, #24]
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	4623      	mov	r3, r4
 800432e:	f7ff fe7b 	bl	8004028 <LCD_Line>
	LCD_Line(x, y + h, x + w, y + h, size, color24);
 8004332:	88ba      	ldrh	r2, [r7, #4]
 8004334:	883b      	ldrh	r3, [r7, #0]
 8004336:	4413      	add	r3, r2
 8004338:	b299      	uxth	r1, r3
 800433a:	88fa      	ldrh	r2, [r7, #6]
 800433c:	887b      	ldrh	r3, [r7, #2]
 800433e:	4413      	add	r3, r2
 8004340:	b29c      	uxth	r4, r3
 8004342:	88ba      	ldrh	r2, [r7, #4]
 8004344:	883b      	ldrh	r3, [r7, #0]
 8004346:	4413      	add	r3, r2
 8004348:	b29a      	uxth	r2, r3
 800434a:	88f8      	ldrh	r0, [r7, #6]
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	9301      	str	r3, [sp, #4]
 8004350:	7e3b      	ldrb	r3, [r7, #24]
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	4613      	mov	r3, r2
 8004356:	4622      	mov	r2, r4
 8004358:	f7ff fe66 	bl	8004028 <LCD_Line>
	LCD_Line(x, y, x, y + h, size, color24);
 800435c:	88ba      	ldrh	r2, [r7, #4]
 800435e:	883b      	ldrh	r3, [r7, #0]
 8004360:	4413      	add	r3, r2
 8004362:	b29c      	uxth	r4, r3
 8004364:	88fa      	ldrh	r2, [r7, #6]
 8004366:	88b9      	ldrh	r1, [r7, #4]
 8004368:	88f8      	ldrh	r0, [r7, #6]
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	9301      	str	r3, [sp, #4]
 800436e:	7e3b      	ldrb	r3, [r7, #24]
 8004370:	9300      	str	r3, [sp, #0]
 8004372:	4623      	mov	r3, r4
 8004374:	f7ff fe58 	bl	8004028 <LCD_Line>
	LCD_Line(x + w, y, x + w, y + h, size, color24);
 8004378:	88fa      	ldrh	r2, [r7, #6]
 800437a:	887b      	ldrh	r3, [r7, #2]
 800437c:	4413      	add	r3, r2
 800437e:	b298      	uxth	r0, r3
 8004380:	88fa      	ldrh	r2, [r7, #6]
 8004382:	887b      	ldrh	r3, [r7, #2]
 8004384:	4413      	add	r3, r2
 8004386:	b29c      	uxth	r4, r3
 8004388:	88ba      	ldrh	r2, [r7, #4]
 800438a:	883b      	ldrh	r3, [r7, #0]
 800438c:	4413      	add	r3, r2
 800438e:	b29a      	uxth	r2, r3
 8004390:	88b9      	ldrh	r1, [r7, #4]
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	9301      	str	r3, [sp, #4]
 8004396:	7e3b      	ldrb	r3, [r7, #24]
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	4613      	mov	r3, r2
 800439c:	4622      	mov	r2, r4
 800439e:	f7ff fe43 	bl	8004028 <LCD_Line>
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd90      	pop	{r4, r7, pc}

080043aa <LCD_Ellipse>:

void LCD_Ellipse(int16_t x0, int16_t y0, int16_t rx, int16_t ry, uint8_t fill, uint8_t size, uint32_t color24)
{
 80043aa:	b590      	push	{r4, r7, lr}
 80043ac:	b08b      	sub	sp, #44	; 0x2c
 80043ae:	af02      	add	r7, sp, #8
 80043b0:	4604      	mov	r4, r0
 80043b2:	4608      	mov	r0, r1
 80043b4:	4611      	mov	r1, r2
 80043b6:	461a      	mov	r2, r3
 80043b8:	4623      	mov	r3, r4
 80043ba:	80fb      	strh	r3, [r7, #6]
 80043bc:	4603      	mov	r3, r0
 80043be:	80bb      	strh	r3, [r7, #4]
 80043c0:	460b      	mov	r3, r1
 80043c2:	807b      	strh	r3, [r7, #2]
 80043c4:	4613      	mov	r3, r2
 80043c6:	803b      	strh	r3, [r7, #0]
	int16_t x, y;
	int32_t rx2 = rx * rx;
 80043c8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80043cc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80043d0:	fb02 f303 	mul.w	r3, r2, r3
 80043d4:	617b      	str	r3, [r7, #20]
	int32_t ry2 = ry * ry;
 80043d6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80043da:	f9b7 2000 	ldrsh.w	r2, [r7]
 80043de:	fb02 f303 	mul.w	r3, r2, r3
 80043e2:	613b      	str	r3, [r7, #16]
	int32_t fx2 = 4 * rx2;
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	60fb      	str	r3, [r7, #12]
	int32_t fy2 = 4 * ry2;
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	60bb      	str	r3, [r7, #8]
	int32_t s;
	if (fill)
 80043f0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8101 	beq.w	80045fc <LCD_Ellipse+0x252>
	{
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80043fa:	2300      	movs	r3, #0
 80043fc:	83fb      	strh	r3, [r7, #30]
 80043fe:	883b      	ldrh	r3, [r7, #0]
 8004400:	83bb      	strh	r3, [r7, #28]
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	005a      	lsls	r2, r3, #1
 8004406:	f9b7 3000 	ldrsh.w	r3, [r7]
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	f1c3 0301 	rsb	r3, r3, #1
 8004410:	6979      	ldr	r1, [r7, #20]
 8004412:	fb01 f303 	mul.w	r3, r1, r3
 8004416:	4413      	add	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
 800441a:	e062      	b.n	80044e2 <LCD_Ellipse+0x138>
		{
			LCD_Line(x0 - x, y0 - y, x0 + x + 1 - size, y0 - y, size, color24);
 800441c:	88fa      	ldrh	r2, [r7, #6]
 800441e:	8bfb      	ldrh	r3, [r7, #30]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	b298      	uxth	r0, r3
 8004424:	88ba      	ldrh	r2, [r7, #4]
 8004426:	8bbb      	ldrh	r3, [r7, #28]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	b299      	uxth	r1, r3
 800442c:	88fa      	ldrh	r2, [r7, #6]
 800442e:	8bfb      	ldrh	r3, [r7, #30]
 8004430:	4413      	add	r3, r2
 8004432:	b29a      	uxth	r2, r3
 8004434:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004438:	b29b      	uxth	r3, r3
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	b29b      	uxth	r3, r3
 800443e:	3301      	adds	r3, #1
 8004440:	b29c      	uxth	r4, r3
 8004442:	88ba      	ldrh	r2, [r7, #4]
 8004444:	8bbb      	ldrh	r3, [r7, #28]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	b29a      	uxth	r2, r3
 800444a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800444c:	9301      	str	r3, [sp, #4]
 800444e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	4613      	mov	r3, r2
 8004456:	4622      	mov	r2, r4
 8004458:	f7ff fde6 	bl	8004028 <LCD_Line>
			LCD_Line(x0 - x, y0 + y, x0 + x + 1 - size, y0 + y, size, color24);
 800445c:	88fa      	ldrh	r2, [r7, #6]
 800445e:	8bfb      	ldrh	r3, [r7, #30]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	b298      	uxth	r0, r3
 8004464:	88ba      	ldrh	r2, [r7, #4]
 8004466:	8bbb      	ldrh	r3, [r7, #28]
 8004468:	4413      	add	r3, r2
 800446a:	b299      	uxth	r1, r3
 800446c:	88fa      	ldrh	r2, [r7, #6]
 800446e:	8bfb      	ldrh	r3, [r7, #30]
 8004470:	4413      	add	r3, r2
 8004472:	b29a      	uxth	r2, r3
 8004474:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004478:	b29b      	uxth	r3, r3
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	b29b      	uxth	r3, r3
 800447e:	3301      	adds	r3, #1
 8004480:	b29c      	uxth	r4, r3
 8004482:	88ba      	ldrh	r2, [r7, #4]
 8004484:	8bbb      	ldrh	r3, [r7, #28]
 8004486:	4413      	add	r3, r2
 8004488:	b29a      	uxth	r2, r3
 800448a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800448c:	9301      	str	r3, [sp, #4]
 800448e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	4613      	mov	r3, r2
 8004496:	4622      	mov	r2, r4
 8004498:	f7ff fdc6 	bl	8004028 <LCD_Line>
			if (s >= 0)
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	db0f      	blt.n	80044c2 <LCD_Ellipse+0x118>
			{
				s += fx2 * (1 - y);
 80044a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80044a6:	f1c3 0301 	rsb	r3, r3, #1
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	fb02 f303 	mul.w	r3, r2, r3
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	4413      	add	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
				y--;
 80044b6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29b      	uxth	r3, r3
 80044c0:	83bb      	strh	r3, [r7, #28]
			}
			s += ry2 * ((4 * x) + 6);
 80044c2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	3306      	adds	r3, #6
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	fb02 f303 	mul.w	r3, r2, r3
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	4413      	add	r3, r2
 80044d4:	61bb      	str	r3, [r7, #24]
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80044d6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3301      	adds	r3, #1
 80044de:	b29b      	uxth	r3, r3
 80044e0:	83fb      	strh	r3, [r7, #30]
 80044e2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	fb03 f202 	mul.w	r2, r3, r2
 80044ec:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80044f0:	6979      	ldr	r1, [r7, #20]
 80044f2:	fb01 f303 	mul.w	r3, r1, r3
 80044f6:	429a      	cmp	r2, r3
 80044f8:	dd90      	ble.n	800441c <LCD_Ellipse+0x72>
		}
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1-2 * rx); rx2 * y <= ry2 * x; y++)
 80044fa:	887b      	ldrh	r3, [r7, #2]
 80044fc:	83fb      	strh	r3, [r7, #30]
 80044fe:	2300      	movs	r3, #0
 8004500:	83bb      	strh	r3, [r7, #28]
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	005a      	lsls	r2, r3, #1
 8004506:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	f1c3 0301 	rsb	r3, r3, #1
 8004510:	6939      	ldr	r1, [r7, #16]
 8004512:	fb01 f303 	mul.w	r3, r1, r3
 8004516:	4413      	add	r3, r2
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	e062      	b.n	80045e2 <LCD_Ellipse+0x238>
		{
			LCD_Line(x0 - x, y0 - y, x0 + x + 1 - size, y0 - y, size, color24);
 800451c:	88fa      	ldrh	r2, [r7, #6]
 800451e:	8bfb      	ldrh	r3, [r7, #30]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	b298      	uxth	r0, r3
 8004524:	88ba      	ldrh	r2, [r7, #4]
 8004526:	8bbb      	ldrh	r3, [r7, #28]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	b299      	uxth	r1, r3
 800452c:	88fa      	ldrh	r2, [r7, #6]
 800452e:	8bfb      	ldrh	r3, [r7, #30]
 8004530:	4413      	add	r3, r2
 8004532:	b29a      	uxth	r2, r3
 8004534:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004538:	b29b      	uxth	r3, r3
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	b29b      	uxth	r3, r3
 800453e:	3301      	adds	r3, #1
 8004540:	b29c      	uxth	r4, r3
 8004542:	88ba      	ldrh	r2, [r7, #4]
 8004544:	8bbb      	ldrh	r3, [r7, #28]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	b29a      	uxth	r2, r3
 800454a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800454c:	9301      	str	r3, [sp, #4]
 800454e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004552:	9300      	str	r3, [sp, #0]
 8004554:	4613      	mov	r3, r2
 8004556:	4622      	mov	r2, r4
 8004558:	f7ff fd66 	bl	8004028 <LCD_Line>
			LCD_Line(x0 - x, y0 + y, x0 + x + 1 - size, y0 + y, size, color24);
 800455c:	88fa      	ldrh	r2, [r7, #6]
 800455e:	8bfb      	ldrh	r3, [r7, #30]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	b298      	uxth	r0, r3
 8004564:	88ba      	ldrh	r2, [r7, #4]
 8004566:	8bbb      	ldrh	r3, [r7, #28]
 8004568:	4413      	add	r3, r2
 800456a:	b299      	uxth	r1, r3
 800456c:	88fa      	ldrh	r2, [r7, #6]
 800456e:	8bfb      	ldrh	r3, [r7, #30]
 8004570:	4413      	add	r3, r2
 8004572:	b29a      	uxth	r2, r3
 8004574:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004578:	b29b      	uxth	r3, r3
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	b29b      	uxth	r3, r3
 800457e:	3301      	adds	r3, #1
 8004580:	b29c      	uxth	r4, r3
 8004582:	88ba      	ldrh	r2, [r7, #4]
 8004584:	8bbb      	ldrh	r3, [r7, #28]
 8004586:	4413      	add	r3, r2
 8004588:	b29a      	uxth	r2, r3
 800458a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800458c:	9301      	str	r3, [sp, #4]
 800458e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004592:	9300      	str	r3, [sp, #0]
 8004594:	4613      	mov	r3, r2
 8004596:	4622      	mov	r2, r4
 8004598:	f7ff fd46 	bl	8004028 <LCD_Line>
			if (s >= 0)
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	db0f      	blt.n	80045c2 <LCD_Ellipse+0x218>
			{
				s += fy2 * (1 - x);
 80045a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80045a6:	f1c3 0301 	rsb	r3, r3, #1
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	fb02 f303 	mul.w	r3, r2, r3
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	4413      	add	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
				x--;
 80045b6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29b      	uxth	r3, r3
 80045c0:	83fb      	strh	r3, [r7, #30]
			}
			s += rx2 * ((4 * y) + 6);
 80045c2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	3306      	adds	r3, #6
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	fb02 f303 	mul.w	r3, r2, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4413      	add	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1-2 * rx); rx2 * y <= ry2 * x; y++)
 80045d6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80045da:	b29b      	uxth	r3, r3
 80045dc:	3301      	adds	r3, #1
 80045de:	b29b      	uxth	r3, r3
 80045e0:	83bb      	strh	r3, [r7, #28]
 80045e2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80045e6:	697a      	ldr	r2, [r7, #20]
 80045e8:	fb03 f202 	mul.w	r2, r3, r2
 80045ec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80045f0:	6939      	ldr	r1, [r7, #16]
 80045f2:	fb01 f303 	mul.w	r3, r1, r3
 80045f6:	429a      	cmp	r2, r3
 80045f8:	dd90      	ble.n	800451c <LCD_Ellipse+0x172>
				x--;
			}
			s += rx2 * ((4 * y) + 6);
		}
	}
}
 80045fa:	e117      	b.n	800482c <LCD_Ellipse+0x482>
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80045fc:	2300      	movs	r3, #0
 80045fe:	83fb      	strh	r3, [r7, #30]
 8004600:	883b      	ldrh	r3, [r7, #0]
 8004602:	83bb      	strh	r3, [r7, #28]
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	005a      	lsls	r2, r3, #1
 8004608:	f9b7 3000 	ldrsh.w	r3, [r7]
 800460c:	005b      	lsls	r3, r3, #1
 800460e:	f1c3 0301 	rsb	r3, r3, #1
 8004612:	6979      	ldr	r1, [r7, #20]
 8004614:	fb01 f303 	mul.w	r3, r1, r3
 8004618:	4413      	add	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
 800461c:	e06e      	b.n	80046fc <LCD_Ellipse+0x352>
			LCD_Rect_Fill(x0 + x, y0 + y, size, size, color24);
 800461e:	88fa      	ldrh	r2, [r7, #6]
 8004620:	8bfb      	ldrh	r3, [r7, #30]
 8004622:	4413      	add	r3, r2
 8004624:	b298      	uxth	r0, r3
 8004626:	88ba      	ldrh	r2, [r7, #4]
 8004628:	8bbb      	ldrh	r3, [r7, #28]
 800462a:	4413      	add	r3, r2
 800462c:	b299      	uxth	r1, r3
 800462e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004632:	b29a      	uxth	r2, r3
 8004634:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004638:	b29c      	uxth	r4, r3
 800463a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	4623      	mov	r3, r4
 8004640:	f7ff fcb4 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 + y, size, size, color24);
 8004644:	88fa      	ldrh	r2, [r7, #6]
 8004646:	8bfb      	ldrh	r3, [r7, #30]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	b298      	uxth	r0, r3
 800464c:	88ba      	ldrh	r2, [r7, #4]
 800464e:	8bbb      	ldrh	r3, [r7, #28]
 8004650:	4413      	add	r3, r2
 8004652:	b299      	uxth	r1, r3
 8004654:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004658:	b29a      	uxth	r2, r3
 800465a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800465e:	b29c      	uxth	r4, r3
 8004660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	4623      	mov	r3, r4
 8004666:	f7ff fca1 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + x, y0 - y, size, size, color24);
 800466a:	88fa      	ldrh	r2, [r7, #6]
 800466c:	8bfb      	ldrh	r3, [r7, #30]
 800466e:	4413      	add	r3, r2
 8004670:	b298      	uxth	r0, r3
 8004672:	88ba      	ldrh	r2, [r7, #4]
 8004674:	8bbb      	ldrh	r3, [r7, #28]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	b299      	uxth	r1, r3
 800467a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800467e:	b29a      	uxth	r2, r3
 8004680:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004684:	b29c      	uxth	r4, r3
 8004686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	4623      	mov	r3, r4
 800468c:	f7ff fc8e 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 - y, size, size, color24);
 8004690:	88fa      	ldrh	r2, [r7, #6]
 8004692:	8bfb      	ldrh	r3, [r7, #30]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	b298      	uxth	r0, r3
 8004698:	88ba      	ldrh	r2, [r7, #4]
 800469a:	8bbb      	ldrh	r3, [r7, #28]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	b299      	uxth	r1, r3
 80046a0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80046aa:	b29c      	uxth	r4, r3
 80046ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ae:	9300      	str	r3, [sp, #0]
 80046b0:	4623      	mov	r3, r4
 80046b2:	f7ff fc7b 	bl	8003fac <LCD_Rect_Fill>
			if (s >= 0)
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	db0f      	blt.n	80046dc <LCD_Ellipse+0x332>
				s += fx2 * (1 - y);
 80046bc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80046c0:	f1c3 0301 	rsb	r3, r3, #1
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	fb02 f303 	mul.w	r3, r2, r3
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	4413      	add	r3, r2
 80046ce:	61bb      	str	r3, [r7, #24]
				y--;
 80046d0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29b      	uxth	r3, r3
 80046da:	83bb      	strh	r3, [r7, #28]
			s += ry2 * ((4 * x) + 6);
 80046dc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	3306      	adds	r3, #6
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	fb02 f303 	mul.w	r3, r2, r3
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4413      	add	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80046f0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	3301      	adds	r3, #1
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	83fb      	strh	r3, [r7, #30]
 80046fc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	fb03 f202 	mul.w	r2, r3, r2
 8004706:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800470a:	6979      	ldr	r1, [r7, #20]
 800470c:	fb01 f303 	mul.w	r3, r1, r3
 8004710:	429a      	cmp	r2, r3
 8004712:	dd84      	ble.n	800461e <LCD_Ellipse+0x274>
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1 - 2 * rx); rx2 * y <= ry2 * x; y++)
 8004714:	887b      	ldrh	r3, [r7, #2]
 8004716:	83fb      	strh	r3, [r7, #30]
 8004718:	2300      	movs	r3, #0
 800471a:	83bb      	strh	r3, [r7, #28]
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	005a      	lsls	r2, r3, #1
 8004720:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	f1c3 0301 	rsb	r3, r3, #1
 800472a:	6939      	ldr	r1, [r7, #16]
 800472c:	fb01 f303 	mul.w	r3, r1, r3
 8004730:	4413      	add	r3, r2
 8004732:	61bb      	str	r3, [r7, #24]
 8004734:	e06e      	b.n	8004814 <LCD_Ellipse+0x46a>
			LCD_Rect_Fill(x0 + x, y0 + y, size, size, color24);
 8004736:	88fa      	ldrh	r2, [r7, #6]
 8004738:	8bfb      	ldrh	r3, [r7, #30]
 800473a:	4413      	add	r3, r2
 800473c:	b298      	uxth	r0, r3
 800473e:	88ba      	ldrh	r2, [r7, #4]
 8004740:	8bbb      	ldrh	r3, [r7, #28]
 8004742:	4413      	add	r3, r2
 8004744:	b299      	uxth	r1, r3
 8004746:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800474a:	b29a      	uxth	r2, r3
 800474c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004750:	b29c      	uxth	r4, r3
 8004752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	4623      	mov	r3, r4
 8004758:	f7ff fc28 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 + y, size, size, color24);
 800475c:	88fa      	ldrh	r2, [r7, #6]
 800475e:	8bfb      	ldrh	r3, [r7, #30]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	b298      	uxth	r0, r3
 8004764:	88ba      	ldrh	r2, [r7, #4]
 8004766:	8bbb      	ldrh	r3, [r7, #28]
 8004768:	4413      	add	r3, r2
 800476a:	b299      	uxth	r1, r3
 800476c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004770:	b29a      	uxth	r2, r3
 8004772:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004776:	b29c      	uxth	r4, r3
 8004778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477a:	9300      	str	r3, [sp, #0]
 800477c:	4623      	mov	r3, r4
 800477e:	f7ff fc15 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + x, y0 - y, size, size, color24);
 8004782:	88fa      	ldrh	r2, [r7, #6]
 8004784:	8bfb      	ldrh	r3, [r7, #30]
 8004786:	4413      	add	r3, r2
 8004788:	b298      	uxth	r0, r3
 800478a:	88ba      	ldrh	r2, [r7, #4]
 800478c:	8bbb      	ldrh	r3, [r7, #28]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	b299      	uxth	r1, r3
 8004792:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004796:	b29a      	uxth	r2, r3
 8004798:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800479c:	b29c      	uxth	r4, r3
 800479e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a0:	9300      	str	r3, [sp, #0]
 80047a2:	4623      	mov	r3, r4
 80047a4:	f7ff fc02 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 - y, size, size, color24);
 80047a8:	88fa      	ldrh	r2, [r7, #6]
 80047aa:	8bfb      	ldrh	r3, [r7, #30]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	b298      	uxth	r0, r3
 80047b0:	88ba      	ldrh	r2, [r7, #4]
 80047b2:	8bbb      	ldrh	r3, [r7, #28]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	b299      	uxth	r1, r3
 80047b8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80047bc:	b29a      	uxth	r2, r3
 80047be:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80047c2:	b29c      	uxth	r4, r3
 80047c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	4623      	mov	r3, r4
 80047ca:	f7ff fbef 	bl	8003fac <LCD_Rect_Fill>
			if (s >= 0)
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	db0f      	blt.n	80047f4 <LCD_Ellipse+0x44a>
				s += fy2 * (1 - x);
 80047d4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80047d8:	f1c3 0301 	rsb	r3, r3, #1
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	fb02 f303 	mul.w	r3, r2, r3
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4413      	add	r3, r2
 80047e6:	61bb      	str	r3, [r7, #24]
				x--;
 80047e8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	3b01      	subs	r3, #1
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	83fb      	strh	r3, [r7, #30]
			s += rx2 * ((4 * y) + 6);
 80047f4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	3306      	adds	r3, #6
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	fb02 f303 	mul.w	r3, r2, r3
 8004802:	69ba      	ldr	r2, [r7, #24]
 8004804:	4413      	add	r3, r2
 8004806:	61bb      	str	r3, [r7, #24]
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1 - 2 * rx); rx2 * y <= ry2 * x; y++)
 8004808:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800480c:	b29b      	uxth	r3, r3
 800480e:	3301      	adds	r3, #1
 8004810:	b29b      	uxth	r3, r3
 8004812:	83bb      	strh	r3, [r7, #28]
 8004814:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	fb03 f202 	mul.w	r2, r3, r2
 800481e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004822:	6939      	ldr	r1, [r7, #16]
 8004824:	fb01 f303 	mul.w	r3, r1, r3
 8004828:	429a      	cmp	r2, r3
 800482a:	dd84      	ble.n	8004736 <LCD_Ellipse+0x38c>
}
 800482c:	bf00      	nop
 800482e:	3724      	adds	r7, #36	; 0x24
 8004830:	46bd      	mov	sp, r7
 8004832:	bd90      	pop	{r4, r7, pc}

08004834 <LCD_Circle>:

void LCD_Circle(uint16_t x, uint16_t y, uint8_t radius, uint8_t fill, uint8_t size, uint32_t color24)
{
 8004834:	b590      	push	{r4, r7, lr}
 8004836:	b089      	sub	sp, #36	; 0x24
 8004838:	af02      	add	r7, sp, #8
 800483a:	4604      	mov	r4, r0
 800483c:	4608      	mov	r0, r1
 800483e:	4611      	mov	r1, r2
 8004840:	461a      	mov	r2, r3
 8004842:	4623      	mov	r3, r4
 8004844:	80fb      	strh	r3, [r7, #6]
 8004846:	4603      	mov	r3, r0
 8004848:	80bb      	strh	r3, [r7, #4]
 800484a:	460b      	mov	r3, r1
 800484c:	70fb      	strb	r3, [r7, #3]
 800484e:	4613      	mov	r3, r2
 8004850:	70bb      	strb	r3, [r7, #2]
	int a_, b_, P;
	a_ = 0;
 8004852:	2300      	movs	r3, #0
 8004854:	617b      	str	r3, [r7, #20]
	b_ = radius;
 8004856:	78fb      	ldrb	r3, [r7, #3]
 8004858:	613b      	str	r3, [r7, #16]
	P = 1 - radius;
 800485a:	78fb      	ldrb	r3, [r7, #3]
 800485c:	f1c3 0301 	rsb	r3, r3, #1
 8004860:	60fb      	str	r3, [r7, #12]
	while (a_ <= b_)
 8004862:	e0fc      	b.n	8004a5e <LCD_Circle+0x22a>
	{
		if (fill == 1)
 8004864:	78bb      	ldrb	r3, [r7, #2]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d136      	bne.n	80048d8 <LCD_Circle+0xa4>
		{
			LCD_Rect_Fill(x - a_, y - b_, 2 * a_ + 1, 2 * b_ + 1, color24);
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	b29b      	uxth	r3, r3
 800486e:	88fa      	ldrh	r2, [r7, #6]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	b298      	uxth	r0, r3
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	b29b      	uxth	r3, r3
 8004878:	88ba      	ldrh	r2, [r7, #4]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	b299      	uxth	r1, r3
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	b29b      	uxth	r3, r3
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	b29b      	uxth	r3, r3
 8004886:	3301      	adds	r3, #1
 8004888:	b29a      	uxth	r2, r3
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	b29b      	uxth	r3, r3
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	b29b      	uxth	r3, r3
 8004892:	3301      	adds	r3, #1
 8004894:	b29c      	uxth	r4, r3
 8004896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	4623      	mov	r3, r4
 800489c:	f7ff fb86 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, 2 * b_ + 1, 2 * a_ + 1, color24);
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	88fa      	ldrh	r2, [r7, #6]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	b298      	uxth	r0, r3
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	88ba      	ldrh	r2, [r7, #4]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	b299      	uxth	r1, r3
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	005b      	lsls	r3, r3, #1
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3301      	adds	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3301      	adds	r3, #1
 80048ca:	b29c      	uxth	r4, r3
 80048cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ce:	9300      	str	r3, [sp, #0]
 80048d0:	4623      	mov	r3, r4
 80048d2:	f7ff fb6b 	bl	8003fac <LCD_Rect_Fill>
 80048d6:	e0a7      	b.n	8004a28 <LCD_Circle+0x1f4>
		}
		else
		{
			LCD_Rect_Fill(a_ + x, b_ + y, size, size, color24);
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	b29a      	uxth	r2, r3
 80048dc:	88fb      	ldrh	r3, [r7, #6]
 80048de:	4413      	add	r3, r2
 80048e0:	b298      	uxth	r0, r3
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	88bb      	ldrh	r3, [r7, #4]
 80048e8:	4413      	add	r3, r2
 80048ea:	b299      	uxth	r1, r3
 80048ec:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80048f6:	b29c      	uxth	r4, r3
 80048f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048fa:	9300      	str	r3, [sp, #0]
 80048fc:	4623      	mov	r3, r4
 80048fe:	f7ff fb55 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, a_ + y, size, size, color24);
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	b29a      	uxth	r2, r3
 8004906:	88fb      	ldrh	r3, [r7, #6]
 8004908:	4413      	add	r3, r2
 800490a:	b298      	uxth	r0, r3
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	b29a      	uxth	r2, r3
 8004910:	88bb      	ldrh	r3, [r7, #4]
 8004912:	4413      	add	r3, r2
 8004914:	b299      	uxth	r1, r3
 8004916:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800491a:	b29a      	uxth	r2, r3
 800491c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004920:	b29c      	uxth	r4, r3
 8004922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	4623      	mov	r3, r4
 8004928:	f7ff fb40 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, b_ + y, size, size, color24);
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	b29b      	uxth	r3, r3
 8004930:	88fa      	ldrh	r2, [r7, #6]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	b298      	uxth	r0, r3
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	b29a      	uxth	r2, r3
 800493a:	88bb      	ldrh	r3, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	b299      	uxth	r1, r3
 8004940:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004944:	b29a      	uxth	r2, r3
 8004946:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800494a:	b29c      	uxth	r4, r3
 800494c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	4623      	mov	r3, r4
 8004952:	f7ff fb2b 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, a_ + y, size, size, color24);
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	b29b      	uxth	r3, r3
 800495a:	88fa      	ldrh	r2, [r7, #6]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	b298      	uxth	r0, r3
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	b29a      	uxth	r2, r3
 8004964:	88bb      	ldrh	r3, [r7, #4]
 8004966:	4413      	add	r3, r2
 8004968:	b299      	uxth	r1, r3
 800496a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800496e:	b29a      	uxth	r2, r3
 8004970:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004974:	b29c      	uxth	r4, r3
 8004976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	4623      	mov	r3, r4
 800497c:	f7ff fb16 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, y - a_, size, size, color24);
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	b29a      	uxth	r2, r3
 8004984:	88fb      	ldrh	r3, [r7, #6]
 8004986:	4413      	add	r3, r2
 8004988:	b298      	uxth	r0, r3
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	b29b      	uxth	r3, r3
 800498e:	88ba      	ldrh	r2, [r7, #4]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	b299      	uxth	r1, r3
 8004994:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004998:	b29a      	uxth	r2, r3
 800499a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800499e:	b29c      	uxth	r4, r3
 80049a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	4623      	mov	r3, r4
 80049a6:	f7ff fb01 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(a_ + x, y - b_, size, size, color24);
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	b29a      	uxth	r2, r3
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	4413      	add	r3, r2
 80049b2:	b298      	uxth	r0, r3
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	88ba      	ldrh	r2, [r7, #4]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	b299      	uxth	r1, r3
 80049be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049c8:	b29c      	uxth	r4, r3
 80049ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	4623      	mov	r3, r4
 80049d0:	f7ff faec 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, y - b_, size, size, color24);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	88fa      	ldrh	r2, [r7, #6]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	b298      	uxth	r0, r3
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	88ba      	ldrh	r2, [r7, #4]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	b299      	uxth	r1, r3
 80049e8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049f2:	b29c      	uxth	r4, r3
 80049f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	4623      	mov	r3, r4
 80049fa:	f7ff fad7 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, size, size, color24);
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	88fa      	ldrh	r2, [r7, #6]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	b298      	uxth	r0, r3
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	88ba      	ldrh	r2, [r7, #4]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	b299      	uxth	r1, r3
 8004a12:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004a1c:	b29c      	uxth	r4, r3
 8004a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	4623      	mov	r3, r4
 8004a24:	f7ff fac2 	bl	8003fac <LCD_Rect_Fill>
		}
		if (P < 0)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	da09      	bge.n	8004a42 <LCD_Circle+0x20e>
		{
			P = (P + 3) + (2 * a_);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	1cda      	adds	r2, r3, #3
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	4413      	add	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]
			a_++;
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	617b      	str	r3, [r7, #20]
 8004a40:	e00d      	b.n	8004a5e <LCD_Circle+0x22a>
		}
		else
		{
			P = (P + 5) + (2 * (a_ - b_));
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	1d5a      	adds	r2, r3, #5
 8004a46:	6979      	ldr	r1, [r7, #20]
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	1acb      	subs	r3, r1, r3
 8004a4c:	005b      	lsls	r3, r3, #1
 8004a4e:	4413      	add	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]
			a_++;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	3301      	adds	r3, #1
 8004a56:	617b      	str	r3, [r7, #20]
			b_--;
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	613b      	str	r3, [r7, #16]
	while (a_ <= b_)
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	f77f aefe 	ble.w	8004864 <LCD_Circle+0x30>
		}
	}
}
 8004a68:	bf00      	nop
 8004a6a:	bf00      	nop
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd90      	pop	{r4, r7, pc}

08004a72 <LCD_Circle_Helper>:

void LCD_Circle_Helper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint8_t size, uint32_t color24)
{
 8004a72:	b590      	push	{r4, r7, lr}
 8004a74:	b089      	sub	sp, #36	; 0x24
 8004a76:	af02      	add	r7, sp, #8
 8004a78:	4604      	mov	r4, r0
 8004a7a:	4608      	mov	r0, r1
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	461a      	mov	r2, r3
 8004a80:	4623      	mov	r3, r4
 8004a82:	80fb      	strh	r3, [r7, #6]
 8004a84:	4603      	mov	r3, r0
 8004a86:	80bb      	strh	r3, [r7, #4]
 8004a88:	460b      	mov	r3, r1
 8004a8a:	807b      	strh	r3, [r7, #2]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8004a90:	887b      	ldrh	r3, [r7, #2]
 8004a92:	f1c3 0301 	rsb	r3, r3, #1
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8004a9e:	887b      	ldrh	r3, [r7, #2]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	03d2      	lsls	r2, r2, #15
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	005b      	lsls	r3, r3, #1
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8004aac:	2300      	movs	r3, #0
 8004aae:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8004ab0:	887b      	ldrh	r3, [r7, #2]
 8004ab2:	81fb      	strh	r3, [r7, #14]

	while (x < y) {
 8004ab4:	e0cd      	b.n	8004c52 <LCD_Circle_Helper+0x1e0>
		if (f >= 0) {
 8004ab6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	db0e      	blt.n	8004adc <LCD_Circle_Helper+0x6a>
			y--;
 8004abe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8004aca:	8a7b      	ldrh	r3, [r7, #18]
 8004acc:	3302      	adds	r3, #2
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 8004ad2:	8afa      	ldrh	r2, [r7, #22]
 8004ad4:	8a7b      	ldrh	r3, [r7, #18]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8004adc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8004ae8:	8abb      	ldrh	r3, [r7, #20]
 8004aea:	3302      	adds	r3, #2
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 8004af0:	8afa      	ldrh	r2, [r7, #22]
 8004af2:	8abb      	ldrh	r3, [r7, #20]
 8004af4:	4413      	add	r3, r2
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	82fb      	strh	r3, [r7, #22]
		if (cornername & 0x4) {
 8004afa:	787b      	ldrb	r3, [r7, #1]
 8004afc:	f003 0304 	and.w	r3, r3, #4
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d025      	beq.n	8004b50 <LCD_Circle_Helper+0xde>
			LCD_Rect_Fill(x0 + x, y0 + y, size, size, color24);
 8004b04:	88fa      	ldrh	r2, [r7, #6]
 8004b06:	8a3b      	ldrh	r3, [r7, #16]
 8004b08:	4413      	add	r3, r2
 8004b0a:	b298      	uxth	r0, r3
 8004b0c:	88ba      	ldrh	r2, [r7, #4]
 8004b0e:	89fb      	ldrh	r3, [r7, #14]
 8004b10:	4413      	add	r3, r2
 8004b12:	b299      	uxth	r1, r3
 8004b14:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b18:	b29a      	uxth	r2, r3
 8004b1a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b1e:	b29c      	uxth	r4, r3
 8004b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b22:	9300      	str	r3, [sp, #0]
 8004b24:	4623      	mov	r3, r4
 8004b26:	f7ff fa41 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + y, y0 + x, size, size, color24);
 8004b2a:	88fa      	ldrh	r2, [r7, #6]
 8004b2c:	89fb      	ldrh	r3, [r7, #14]
 8004b2e:	4413      	add	r3, r2
 8004b30:	b298      	uxth	r0, r3
 8004b32:	88ba      	ldrh	r2, [r7, #4]
 8004b34:	8a3b      	ldrh	r3, [r7, #16]
 8004b36:	4413      	add	r3, r2
 8004b38:	b299      	uxth	r1, r3
 8004b3a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b44:	b29c      	uxth	r4, r3
 8004b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	4623      	mov	r3, r4
 8004b4c:	f7ff fa2e 	bl	8003fac <LCD_Rect_Fill>
		}
		if (cornername & 0x2) {
 8004b50:	787b      	ldrb	r3, [r7, #1]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d025      	beq.n	8004ba6 <LCD_Circle_Helper+0x134>
			LCD_Rect_Fill(x0 + x, y0 - y, size, size, color24);
 8004b5a:	88fa      	ldrh	r2, [r7, #6]
 8004b5c:	8a3b      	ldrh	r3, [r7, #16]
 8004b5e:	4413      	add	r3, r2
 8004b60:	b298      	uxth	r0, r3
 8004b62:	88ba      	ldrh	r2, [r7, #4]
 8004b64:	89fb      	ldrh	r3, [r7, #14]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	b299      	uxth	r1, r3
 8004b6a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b74:	b29c      	uxth	r4, r3
 8004b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	4623      	mov	r3, r4
 8004b7c:	f7ff fa16 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + y, y0 - x, size, size, color24);
 8004b80:	88fa      	ldrh	r2, [r7, #6]
 8004b82:	89fb      	ldrh	r3, [r7, #14]
 8004b84:	4413      	add	r3, r2
 8004b86:	b298      	uxth	r0, r3
 8004b88:	88ba      	ldrh	r2, [r7, #4]
 8004b8a:	8a3b      	ldrh	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	b299      	uxth	r1, r3
 8004b90:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b9a:	b29c      	uxth	r4, r3
 8004b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	4623      	mov	r3, r4
 8004ba2:	f7ff fa03 	bl	8003fac <LCD_Rect_Fill>
		}
		if (cornername & 0x8) {
 8004ba6:	787b      	ldrb	r3, [r7, #1]
 8004ba8:	f003 0308 	and.w	r3, r3, #8
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d025      	beq.n	8004bfc <LCD_Circle_Helper+0x18a>
			LCD_Rect_Fill(x0 - y, y0 + x, size, size, color24);
 8004bb0:	88fa      	ldrh	r2, [r7, #6]
 8004bb2:	89fb      	ldrh	r3, [r7, #14]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	b298      	uxth	r0, r3
 8004bb8:	88ba      	ldrh	r2, [r7, #4]
 8004bba:	8a3b      	ldrh	r3, [r7, #16]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	b299      	uxth	r1, r3
 8004bc0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bca:	b29c      	uxth	r4, r3
 8004bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	4623      	mov	r3, r4
 8004bd2:	f7ff f9eb 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 + y, size, size, color24);
 8004bd6:	88fa      	ldrh	r2, [r7, #6]
 8004bd8:	8a3b      	ldrh	r3, [r7, #16]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	b298      	uxth	r0, r3
 8004bde:	88ba      	ldrh	r2, [r7, #4]
 8004be0:	89fb      	ldrh	r3, [r7, #14]
 8004be2:	4413      	add	r3, r2
 8004be4:	b299      	uxth	r1, r3
 8004be6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bf0:	b29c      	uxth	r4, r3
 8004bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	4623      	mov	r3, r4
 8004bf8:	f7ff f9d8 	bl	8003fac <LCD_Rect_Fill>
		}
		if (cornername & 0x1) {
 8004bfc:	787b      	ldrb	r3, [r7, #1]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d025      	beq.n	8004c52 <LCD_Circle_Helper+0x1e0>
			LCD_Rect_Fill(x0 - y, y0 - x, size, size, color24);
 8004c06:	88fa      	ldrh	r2, [r7, #6]
 8004c08:	89fb      	ldrh	r3, [r7, #14]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	b298      	uxth	r0, r3
 8004c0e:	88ba      	ldrh	r2, [r7, #4]
 8004c10:	8a3b      	ldrh	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	b299      	uxth	r1, r3
 8004c16:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c20:	b29c      	uxth	r4, r3
 8004c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	4623      	mov	r3, r4
 8004c28:	f7ff f9c0 	bl	8003fac <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 - y, size, size, color24);
 8004c2c:	88fa      	ldrh	r2, [r7, #6]
 8004c2e:	8a3b      	ldrh	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	b298      	uxth	r0, r3
 8004c34:	88ba      	ldrh	r2, [r7, #4]
 8004c36:	89fb      	ldrh	r3, [r7, #14]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	b299      	uxth	r1, r3
 8004c3c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c46:	b29c      	uxth	r4, r3
 8004c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	4623      	mov	r3, r4
 8004c4e:	f7ff f9ad 	bl	8003fac <LCD_Rect_Fill>
	while (x < y) {
 8004c52:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	f6ff af2b 	blt.w	8004ab6 <LCD_Circle_Helper+0x44>
		}
	}
}
 8004c60:	bf00      	nop
 8004c62:	bf00      	nop
 8004c64:	371c      	adds	r7, #28
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd90      	pop	{r4, r7, pc}

08004c6a <LCD_Rect_Round>:

void LCD_Rect_Round(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t r, uint8_t size, uint32_t color24)
{
 8004c6a:	b590      	push	{r4, r7, lr}
 8004c6c:	b085      	sub	sp, #20
 8004c6e:	af02      	add	r7, sp, #8
 8004c70:	4604      	mov	r4, r0
 8004c72:	4608      	mov	r0, r1
 8004c74:	4611      	mov	r1, r2
 8004c76:	461a      	mov	r2, r3
 8004c78:	4623      	mov	r3, r4
 8004c7a:	80fb      	strh	r3, [r7, #6]
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	80bb      	strh	r3, [r7, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	807b      	strh	r3, [r7, #2]
 8004c84:	4613      	mov	r3, r2
 8004c86:	803b      	strh	r3, [r7, #0]
	LCD_Line(x + (r + 2), y, x + length + size - (r + 2), y, size, color24);
 8004c88:	8b3a      	ldrh	r2, [r7, #24]
 8004c8a:	88fb      	ldrh	r3, [r7, #6]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3302      	adds	r3, #2
 8004c92:	b298      	uxth	r0, r3
 8004c94:	88fa      	ldrh	r2, [r7, #6]
 8004c96:	887b      	ldrh	r3, [r7, #2]
 8004c98:	4413      	add	r3, r2
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	7f3b      	ldrb	r3, [r7, #28]
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	4413      	add	r3, r2
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	8b3b      	ldrh	r3, [r7, #24]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	3b02      	subs	r3, #2
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	88bc      	ldrh	r4, [r7, #4]
 8004cb0:	88b9      	ldrh	r1, [r7, #4]
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	9301      	str	r3, [sp, #4]
 8004cb6:	7f3b      	ldrb	r3, [r7, #28]
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	4623      	mov	r3, r4
 8004cbc:	f7ff f9b4 	bl	8004028 <LCD_Line>
	LCD_Line(x + (r + 2), y + width - 1, x + length + size - (r + 2), y + width - 1, size, color24);
 8004cc0:	8b3a      	ldrh	r2, [r7, #24]
 8004cc2:	88fb      	ldrh	r3, [r7, #6]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	3302      	adds	r3, #2
 8004cca:	b298      	uxth	r0, r3
 8004ccc:	88ba      	ldrh	r2, [r7, #4]
 8004cce:	883b      	ldrh	r3, [r7, #0]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b299      	uxth	r1, r3
 8004cd8:	88fa      	ldrh	r2, [r7, #6]
 8004cda:	887b      	ldrh	r3, [r7, #2]
 8004cdc:	4413      	add	r3, r2
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	7f3b      	ldrb	r3, [r7, #28]
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	4413      	add	r3, r2
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	8b3b      	ldrh	r3, [r7, #24]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	3b02      	subs	r3, #2
 8004cf0:	b29c      	uxth	r4, r3
 8004cf2:	88ba      	ldrh	r2, [r7, #4]
 8004cf4:	883b      	ldrh	r3, [r7, #0]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	9301      	str	r3, [sp, #4]
 8004d02:	7f3b      	ldrb	r3, [r7, #28]
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	4613      	mov	r3, r2
 8004d08:	4622      	mov	r2, r4
 8004d0a:	f7ff f98d 	bl	8004028 <LCD_Line>
	LCD_Line(x, y + (r + 2), x, y + width - size - (r + 2), size, color24);
 8004d0e:	8b3a      	ldrh	r2, [r7, #24]
 8004d10:	88bb      	ldrh	r3, [r7, #4]
 8004d12:	4413      	add	r3, r2
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	3302      	adds	r3, #2
 8004d18:	b299      	uxth	r1, r3
 8004d1a:	88ba      	ldrh	r2, [r7, #4]
 8004d1c:	883b      	ldrh	r3, [r7, #0]
 8004d1e:	4413      	add	r3, r2
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	7f3b      	ldrb	r3, [r7, #28]
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	b29a      	uxth	r2, r3
 8004d2a:	8b3b      	ldrh	r3, [r7, #24]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	3b02      	subs	r3, #2
 8004d32:	b29c      	uxth	r4, r3
 8004d34:	88fa      	ldrh	r2, [r7, #6]
 8004d36:	88f8      	ldrh	r0, [r7, #6]
 8004d38:	6a3b      	ldr	r3, [r7, #32]
 8004d3a:	9301      	str	r3, [sp, #4]
 8004d3c:	7f3b      	ldrb	r3, [r7, #28]
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	4623      	mov	r3, r4
 8004d42:	f7ff f971 	bl	8004028 <LCD_Line>
	LCD_Line(x + length - 1, y + (r + 2), x + length - 1, y + width - size - (r + 2), size, color24);
 8004d46:	88fa      	ldrh	r2, [r7, #6]
 8004d48:	887b      	ldrh	r3, [r7, #2]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	b298      	uxth	r0, r3
 8004d52:	8b3a      	ldrh	r2, [r7, #24]
 8004d54:	88bb      	ldrh	r3, [r7, #4]
 8004d56:	4413      	add	r3, r2
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3302      	adds	r3, #2
 8004d5c:	b299      	uxth	r1, r3
 8004d5e:	88fa      	ldrh	r2, [r7, #6]
 8004d60:	887b      	ldrh	r3, [r7, #2]
 8004d62:	4413      	add	r3, r2
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	3b01      	subs	r3, #1
 8004d68:	b29c      	uxth	r4, r3
 8004d6a:	88ba      	ldrh	r2, [r7, #4]
 8004d6c:	883b      	ldrh	r3, [r7, #0]
 8004d6e:	4413      	add	r3, r2
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	7f3b      	ldrb	r3, [r7, #28]
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	8b3b      	ldrh	r3, [r7, #24]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	3b02      	subs	r3, #2
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	9301      	str	r3, [sp, #4]
 8004d88:	7f3b      	ldrb	r3, [r7, #28]
 8004d8a:	9300      	str	r3, [sp, #0]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	4622      	mov	r2, r4
 8004d90:	f7ff f94a 	bl	8004028 <LCD_Line>

	LCD_Circle_Helper(x + (r + 2), y + (r + 2), (r + 2), 1, size, color24);
 8004d94:	8b3a      	ldrh	r2, [r7, #24]
 8004d96:	88fb      	ldrh	r3, [r7, #6]
 8004d98:	4413      	add	r3, r2
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3302      	adds	r3, #2
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	b218      	sxth	r0, r3
 8004da2:	8b3a      	ldrh	r2, [r7, #24]
 8004da4:	88bb      	ldrh	r3, [r7, #4]
 8004da6:	4413      	add	r3, r2
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	3302      	adds	r3, #2
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	b219      	sxth	r1, r3
 8004db0:	8b3b      	ldrh	r3, [r7, #24]
 8004db2:	3302      	adds	r3, #2
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	b21a      	sxth	r2, r3
 8004db8:	6a3b      	ldr	r3, [r7, #32]
 8004dba:	9301      	str	r3, [sp, #4]
 8004dbc:	7f3b      	ldrb	r3, [r7, #28]
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	f7ff fe56 	bl	8004a72 <LCD_Circle_Helper>
	LCD_Circle_Helper(x + length - (r + 2) - 1, y + (r + 2), (r + 2), 2, size, color24);
 8004dc6:	88fa      	ldrh	r2, [r7, #6]
 8004dc8:	887b      	ldrh	r3, [r7, #2]
 8004dca:	4413      	add	r3, r2
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	8b3b      	ldrh	r3, [r7, #24]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	3b03      	subs	r3, #3
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	b218      	sxth	r0, r3
 8004dda:	8b3a      	ldrh	r2, [r7, #24]
 8004ddc:	88bb      	ldrh	r3, [r7, #4]
 8004dde:	4413      	add	r3, r2
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	3302      	adds	r3, #2
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	b219      	sxth	r1, r3
 8004de8:	8b3b      	ldrh	r3, [r7, #24]
 8004dea:	3302      	adds	r3, #2
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	b21a      	sxth	r2, r3
 8004df0:	6a3b      	ldr	r3, [r7, #32]
 8004df2:	9301      	str	r3, [sp, #4]
 8004df4:	7f3b      	ldrb	r3, [r7, #28]
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	2302      	movs	r3, #2
 8004dfa:	f7ff fe3a 	bl	8004a72 <LCD_Circle_Helper>
	LCD_Circle_Helper(x + length - (r + 2) - 1, y + width - (r + 2) - 1, (r + 2), 4, size, color24);
 8004dfe:	88fa      	ldrh	r2, [r7, #6]
 8004e00:	887b      	ldrh	r3, [r7, #2]
 8004e02:	4413      	add	r3, r2
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	8b3b      	ldrh	r3, [r7, #24]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	3b03      	subs	r3, #3
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	b218      	sxth	r0, r3
 8004e12:	88ba      	ldrh	r2, [r7, #4]
 8004e14:	883b      	ldrh	r3, [r7, #0]
 8004e16:	4413      	add	r3, r2
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	8b3b      	ldrh	r3, [r7, #24]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	3b03      	subs	r3, #3
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	b219      	sxth	r1, r3
 8004e26:	8b3b      	ldrh	r3, [r7, #24]
 8004e28:	3302      	adds	r3, #2
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	b21a      	sxth	r2, r3
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	9301      	str	r3, [sp, #4]
 8004e32:	7f3b      	ldrb	r3, [r7, #28]
 8004e34:	9300      	str	r3, [sp, #0]
 8004e36:	2304      	movs	r3, #4
 8004e38:	f7ff fe1b 	bl	8004a72 <LCD_Circle_Helper>
	LCD_Circle_Helper(x + (r + 2), y + width - (r + 2) - 1, (r + 2), 8, size, color24);
 8004e3c:	8b3a      	ldrh	r2, [r7, #24]
 8004e3e:	88fb      	ldrh	r3, [r7, #6]
 8004e40:	4413      	add	r3, r2
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	3302      	adds	r3, #2
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	b218      	sxth	r0, r3
 8004e4a:	88ba      	ldrh	r2, [r7, #4]
 8004e4c:	883b      	ldrh	r3, [r7, #0]
 8004e4e:	4413      	add	r3, r2
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	8b3b      	ldrh	r3, [r7, #24]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	3b03      	subs	r3, #3
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	b219      	sxth	r1, r3
 8004e5e:	8b3b      	ldrh	r3, [r7, #24]
 8004e60:	3302      	adds	r3, #2
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	b21a      	sxth	r2, r3
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	9301      	str	r3, [sp, #4]
 8004e6a:	7f3b      	ldrb	r3, [r7, #28]
 8004e6c:	9300      	str	r3, [sp, #0]
 8004e6e:	2308      	movs	r3, #8
 8004e70:	f7ff fdff 	bl	8004a72 <LCD_Circle_Helper>
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd90      	pop	{r4, r7, pc}

08004e7c <LCD_Circle_Fill_Helper>:

void LCD_Circle_Fill_Helper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint32_t color24)
{
 8004e7c:	b590      	push	{r4, r7, lr}
 8004e7e:	b089      	sub	sp, #36	; 0x24
 8004e80:	af02      	add	r7, sp, #8
 8004e82:	4604      	mov	r4, r0
 8004e84:	4608      	mov	r0, r1
 8004e86:	4611      	mov	r1, r2
 8004e88:	461a      	mov	r2, r3
 8004e8a:	4623      	mov	r3, r4
 8004e8c:	80fb      	strh	r3, [r7, #6]
 8004e8e:	4603      	mov	r3, r0
 8004e90:	80bb      	strh	r3, [r7, #4]
 8004e92:	460b      	mov	r3, r1
 8004e94:	807b      	strh	r3, [r7, #2]
 8004e96:	4613      	mov	r3, r2
 8004e98:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8004e9a:	887b      	ldrh	r3, [r7, #2]
 8004e9c:	f1c3 0301 	rsb	r3, r3, #1
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8004ea8:	887b      	ldrh	r3, [r7, #2]
 8004eaa:	461a      	mov	r2, r3
 8004eac:	03d2      	lsls	r2, r2, #15
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8004eba:	887b      	ldrh	r3, [r7, #2]
 8004ebc:	81fb      	strh	r3, [r7, #14]

	while (x < y) {
 8004ebe:	e0ab      	b.n	8005018 <LCD_Circle_Fill_Helper+0x19c>
		if (f >= 0) {
 8004ec0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	db0e      	blt.n	8004ee6 <LCD_Circle_Fill_Helper+0x6a>
			y--;
 8004ec8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8004ed4:	8a7b      	ldrh	r3, [r7, #18]
 8004ed6:	3302      	adds	r3, #2
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 8004edc:	8afa      	ldrh	r2, [r7, #22]
 8004ede:	8a7b      	ldrh	r3, [r7, #18]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8004ee6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3301      	adds	r3, #1
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8004ef2:	8abb      	ldrh	r3, [r7, #20]
 8004ef4:	3302      	adds	r3, #2
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 8004efa:	8afa      	ldrh	r2, [r7, #22]
 8004efc:	8abb      	ldrh	r3, [r7, #20]
 8004efe:	4413      	add	r3, r2
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	82fb      	strh	r3, [r7, #22]

		if (cornername & 0x1) {
 8004f04:	787b      	ldrb	r3, [r7, #1]
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d03f      	beq.n	8004f8e <LCD_Circle_Fill_Helper+0x112>
			LCD_Line(x0 + x, y0 - y, x0 + x, y0 - y + 2 * y + delta, 1, color24);
 8004f0e:	88fa      	ldrh	r2, [r7, #6]
 8004f10:	8a3b      	ldrh	r3, [r7, #16]
 8004f12:	4413      	add	r3, r2
 8004f14:	b298      	uxth	r0, r3
 8004f16:	88ba      	ldrh	r2, [r7, #4]
 8004f18:	89fb      	ldrh	r3, [r7, #14]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	b299      	uxth	r1, r3
 8004f1e:	88fa      	ldrh	r2, [r7, #6]
 8004f20:	8a3b      	ldrh	r3, [r7, #16]
 8004f22:	4413      	add	r3, r2
 8004f24:	b29c      	uxth	r4, r3
 8004f26:	88ba      	ldrh	r2, [r7, #4]
 8004f28:	89fb      	ldrh	r3, [r7, #14]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	89fb      	ldrh	r3, [r7, #14]
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	4413      	add	r3, r2
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004f3a:	4413      	add	r3, r2
 8004f3c:	b29a      	uxth	r2, r3
 8004f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f40:	9301      	str	r3, [sp, #4]
 8004f42:	2301      	movs	r3, #1
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	4613      	mov	r3, r2
 8004f48:	4622      	mov	r2, r4
 8004f4a:	f7ff f86d 	bl	8004028 <LCD_Line>
			LCD_Line(x0 + y, y0 - x, x0 + y, y0 - x + 2 * x + delta, 1, color24);
 8004f4e:	88fa      	ldrh	r2, [r7, #6]
 8004f50:	89fb      	ldrh	r3, [r7, #14]
 8004f52:	4413      	add	r3, r2
 8004f54:	b298      	uxth	r0, r3
 8004f56:	88ba      	ldrh	r2, [r7, #4]
 8004f58:	8a3b      	ldrh	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	b299      	uxth	r1, r3
 8004f5e:	88fa      	ldrh	r2, [r7, #6]
 8004f60:	89fb      	ldrh	r3, [r7, #14]
 8004f62:	4413      	add	r3, r2
 8004f64:	b29c      	uxth	r4, r3
 8004f66:	88ba      	ldrh	r2, [r7, #4]
 8004f68:	8a3b      	ldrh	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	8a3b      	ldrh	r3, [r7, #16]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	4413      	add	r3, r2
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004f7a:	4413      	add	r3, r2
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f80:	9301      	str	r3, [sp, #4]
 8004f82:	2301      	movs	r3, #1
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	4613      	mov	r3, r2
 8004f88:	4622      	mov	r2, r4
 8004f8a:	f7ff f84d 	bl	8004028 <LCD_Line>
		}
		if (cornername & 0x2) {
 8004f8e:	787b      	ldrb	r3, [r7, #1]
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d03f      	beq.n	8005018 <LCD_Circle_Fill_Helper+0x19c>
			LCD_Line(x0 - x, y0 - y, x0 - x, y0 - y + 2 * y + delta, 1, color24);
 8004f98:	88fa      	ldrh	r2, [r7, #6]
 8004f9a:	8a3b      	ldrh	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	b298      	uxth	r0, r3
 8004fa0:	88ba      	ldrh	r2, [r7, #4]
 8004fa2:	89fb      	ldrh	r3, [r7, #14]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	b299      	uxth	r1, r3
 8004fa8:	88fa      	ldrh	r2, [r7, #6]
 8004faa:	8a3b      	ldrh	r3, [r7, #16]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	b29c      	uxth	r4, r3
 8004fb0:	88ba      	ldrh	r2, [r7, #4]
 8004fb2:	89fb      	ldrh	r3, [r7, #14]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	89fb      	ldrh	r3, [r7, #14]
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	4413      	add	r3, r2
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004fc4:	4413      	add	r3, r2
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fca:	9301      	str	r3, [sp, #4]
 8004fcc:	2301      	movs	r3, #1
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	4622      	mov	r2, r4
 8004fd4:	f7ff f828 	bl	8004028 <LCD_Line>
			LCD_Line(x0 - y, y0 - x, x0 - y, y0 - x + 2 * x + delta, 1, color24);
 8004fd8:	88fa      	ldrh	r2, [r7, #6]
 8004fda:	89fb      	ldrh	r3, [r7, #14]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	b298      	uxth	r0, r3
 8004fe0:	88ba      	ldrh	r2, [r7, #4]
 8004fe2:	8a3b      	ldrh	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	b299      	uxth	r1, r3
 8004fe8:	88fa      	ldrh	r2, [r7, #6]
 8004fea:	89fb      	ldrh	r3, [r7, #14]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	b29c      	uxth	r4, r3
 8004ff0:	88ba      	ldrh	r2, [r7, #4]
 8004ff2:	8a3b      	ldrh	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	8a3b      	ldrh	r3, [r7, #16]
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	4413      	add	r3, r2
 8005000:	b29a      	uxth	r2, r3
 8005002:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005004:	4413      	add	r3, r2
 8005006:	b29a      	uxth	r2, r3
 8005008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500a:	9301      	str	r3, [sp, #4]
 800500c:	2301      	movs	r3, #1
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	4613      	mov	r3, r2
 8005012:	4622      	mov	r2, r4
 8005014:	f7ff f808 	bl	8004028 <LCD_Line>
	while (x < y) {
 8005018:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800501c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005020:	429a      	cmp	r2, r3
 8005022:	f6ff af4d 	blt.w	8004ec0 <LCD_Circle_Fill_Helper+0x44>
		}
	}
}
 8005026:	bf00      	nop
 8005028:	bf00      	nop
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	bd90      	pop	{r4, r7, pc}

08005030 <LCD_Rect_Round_Fill>:

void LCD_Rect_Round_Fill(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t r, uint32_t color24)
{
 8005030:	b590      	push	{r4, r7, lr}
 8005032:	b085      	sub	sp, #20
 8005034:	af02      	add	r7, sp, #8
 8005036:	4604      	mov	r4, r0
 8005038:	4608      	mov	r0, r1
 800503a:	4611      	mov	r1, r2
 800503c:	461a      	mov	r2, r3
 800503e:	4623      	mov	r3, r4
 8005040:	80fb      	strh	r3, [r7, #6]
 8005042:	4603      	mov	r3, r0
 8005044:	80bb      	strh	r3, [r7, #4]
 8005046:	460b      	mov	r3, r1
 8005048:	807b      	strh	r3, [r7, #2]
 800504a:	4613      	mov	r3, r2
 800504c:	803b      	strh	r3, [r7, #0]
	LCD_Rect_Fill(x + r, y, length - 2 * r, width, color24);
 800504e:	88fa      	ldrh	r2, [r7, #6]
 8005050:	8b3b      	ldrh	r3, [r7, #24]
 8005052:	4413      	add	r3, r2
 8005054:	b298      	uxth	r0, r3
 8005056:	8b3b      	ldrh	r3, [r7, #24]
 8005058:	005b      	lsls	r3, r3, #1
 800505a:	b29b      	uxth	r3, r3
 800505c:	887a      	ldrh	r2, [r7, #2]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	b29a      	uxth	r2, r3
 8005062:	883c      	ldrh	r4, [r7, #0]
 8005064:	88b9      	ldrh	r1, [r7, #4]
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	9300      	str	r3, [sp, #0]
 800506a:	4623      	mov	r3, r4
 800506c:	f7fe ff9e 	bl	8003fac <LCD_Rect_Fill>
	LCD_Circle_Fill_Helper(x + length - r - 1, y + r, r, 1, width - 2 * r - 1, color24);
 8005070:	88fa      	ldrh	r2, [r7, #6]
 8005072:	887b      	ldrh	r3, [r7, #2]
 8005074:	4413      	add	r3, r2
 8005076:	b29a      	uxth	r2, r3
 8005078:	8b3b      	ldrh	r3, [r7, #24]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	b29b      	uxth	r3, r3
 800507e:	3b01      	subs	r3, #1
 8005080:	b29b      	uxth	r3, r3
 8005082:	b218      	sxth	r0, r3
 8005084:	88ba      	ldrh	r2, [r7, #4]
 8005086:	8b3b      	ldrh	r3, [r7, #24]
 8005088:	4413      	add	r3, r2
 800508a:	b29b      	uxth	r3, r3
 800508c:	b219      	sxth	r1, r3
 800508e:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 8005092:	8b3b      	ldrh	r3, [r7, #24]
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	b29b      	uxth	r3, r3
 8005098:	883a      	ldrh	r2, [r7, #0]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	b29b      	uxth	r3, r3
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	b21b      	sxth	r3, r3
 80050a4:	69fa      	ldr	r2, [r7, #28]
 80050a6:	9201      	str	r2, [sp, #4]
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	2301      	movs	r3, #1
 80050ac:	4622      	mov	r2, r4
 80050ae:	f7ff fee5 	bl	8004e7c <LCD_Circle_Fill_Helper>
	LCD_Circle_Fill_Helper(x + r, y + r, r, 2, width - 2 * r - 1, color24);
 80050b2:	88fa      	ldrh	r2, [r7, #6]
 80050b4:	8b3b      	ldrh	r3, [r7, #24]
 80050b6:	4413      	add	r3, r2
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	b218      	sxth	r0, r3
 80050bc:	88ba      	ldrh	r2, [r7, #4]
 80050be:	8b3b      	ldrh	r3, [r7, #24]
 80050c0:	4413      	add	r3, r2
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	b219      	sxth	r1, r3
 80050c6:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 80050ca:	8b3b      	ldrh	r3, [r7, #24]
 80050cc:	005b      	lsls	r3, r3, #1
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	883a      	ldrh	r2, [r7, #0]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29b      	uxth	r3, r3
 80050da:	b21b      	sxth	r3, r3
 80050dc:	69fa      	ldr	r2, [r7, #28]
 80050de:	9201      	str	r2, [sp, #4]
 80050e0:	9300      	str	r3, [sp, #0]
 80050e2:	2302      	movs	r3, #2
 80050e4:	4622      	mov	r2, r4
 80050e6:	f7ff fec9 	bl	8004e7c <LCD_Circle_Fill_Helper>
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd90      	pop	{r4, r7, pc}

080050f2 <LCD_Char>:

static void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24)
{
 80050f2:	b590      	push	{r4, r7, lr}
 80050f4:	b08b      	sub	sp, #44	; 0x2c
 80050f6:	af02      	add	r7, sp, #8
 80050f8:	60ba      	str	r2, [r7, #8]
 80050fa:	607b      	str	r3, [r7, #4]
 80050fc:	4603      	mov	r3, r0
 80050fe:	81fb      	strh	r3, [r7, #14]
 8005100:	460b      	mov	r3, r1
 8005102:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	881b      	ldrh	r3, [r3, #0]
 800510e:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 8005110:	2300      	movs	r3, #0
 8005112:	777b      	strb	r3, [r7, #29]
 8005114:	2300      	movs	r3, #0
 8005116:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 8005118:	2300      	movs	r3, #0
 800511a:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 800511c:	2300      	movs	r3, #0
 800511e:	763b      	strb	r3, [r7, #24]
 8005120:	e093      	b.n	800524a <LCD_Char+0x158>
	{
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 8005122:	2300      	movs	r3, #0
 8005124:	767b      	strb	r3, [r7, #25]
 8005126:	e052      	b.n	80051ce <LCD_Char+0xdc>
		{
			if(bit == 0)
 8005128:	7f3b      	ldrb	r3, [r7, #28]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d109      	bne.n	8005142 <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 800512e:	8bfb      	ldrh	r3, [r7, #30]
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	83fa      	strh	r2, [r7, #30]
 8005134:	461a      	mov	r2, r3
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	4413      	add	r3, r2
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 800513e:	2380      	movs	r3, #128	; 0x80
 8005140:	773b      	strb	r3, [r7, #28]
			}
			if(bits & bit)
 8005142:	7f7a      	ldrb	r2, [r7, #29]
 8005144:	7f3b      	ldrb	r3, [r7, #28]
 8005146:	4013      	ands	r3, r2
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <LCD_Char+0x64>
			{
				set_pixels++;
 800514e:	8b7b      	ldrh	r3, [r7, #26]
 8005150:	3301      	adds	r3, #1
 8005152:	837b      	strh	r3, [r7, #26]
 8005154:	e035      	b.n	80051c2 <LCD_Char+0xd0>
			}
			else if (set_pixels > 0)
 8005156:	8b7b      	ldrh	r3, [r7, #26]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d032      	beq.n	80051c2 <LCD_Char+0xd0>
			{
				LCD_Rect_Fill(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8005162:	461a      	mov	r2, r3
 8005164:	7e7b      	ldrb	r3, [r7, #25]
 8005166:	441a      	add	r2, r3
 8005168:	8b7b      	ldrh	r3, [r7, #26]
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	b29a      	uxth	r2, r3
 800516e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005172:	b29b      	uxth	r3, r3
 8005174:	fb12 f303 	smulbb	r3, r2, r3
 8005178:	b29a      	uxth	r2, r3
 800517a:	89fb      	ldrh	r3, [r7, #14]
 800517c:	4413      	add	r3, r2
 800517e:	b298      	uxth	r0, r3
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8005186:	461a      	mov	r2, r3
 8005188:	7e3b      	ldrb	r3, [r7, #24]
 800518a:	4413      	add	r3, r2
 800518c:	b29a      	uxth	r2, r3
 800518e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005192:	b29b      	uxth	r3, r3
 8005194:	fb12 f303 	smulbb	r3, r2, r3
 8005198:	b29a      	uxth	r2, r3
 800519a:	89bb      	ldrh	r3, [r7, #12]
 800519c:	4413      	add	r3, r2
 800519e:	b299      	uxth	r1, r3
 80051a0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	8b7a      	ldrh	r2, [r7, #26]
 80051a8:	fb12 f303 	smulbb	r3, r2, r3
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80051b2:	b29c      	uxth	r4, r3
 80051b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	4623      	mov	r3, r4
 80051ba:	f7fe fef7 	bl	8003fac <LCD_Rect_Fill>
				set_pixels = 0;
 80051be:	2300      	movs	r3, #0
 80051c0:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 80051c2:	7f3b      	ldrb	r3, [r7, #28]
 80051c4:	085b      	lsrs	r3, r3, #1
 80051c6:	773b      	strb	r3, [r7, #28]
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 80051c8:	7e7b      	ldrb	r3, [r7, #25]
 80051ca:	3301      	adds	r3, #1
 80051cc:	767b      	strb	r3, [r7, #25]
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	789b      	ldrb	r3, [r3, #2]
 80051d2:	7e7a      	ldrb	r2, [r7, #25]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d3a7      	bcc.n	8005128 <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 80051d8:	8b7b      	ldrh	r3, [r7, #26]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d032      	beq.n	8005244 <LCD_Char+0x152>
		{
			LCD_Rect_Fill(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80051e4:	461a      	mov	r2, r3
 80051e6:	7e7b      	ldrb	r3, [r7, #25]
 80051e8:	441a      	add	r2, r3
 80051ea:	8b7b      	ldrh	r3, [r7, #26]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	fb12 f303 	smulbb	r3, r2, r3
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	89fb      	ldrh	r3, [r7, #14]
 80051fe:	4413      	add	r3, r2
 8005200:	b298      	uxth	r0, r3
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8005208:	461a      	mov	r2, r3
 800520a:	7e3b      	ldrb	r3, [r7, #24]
 800520c:	4413      	add	r3, r2
 800520e:	b29a      	uxth	r2, r3
 8005210:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005214:	b29b      	uxth	r3, r3
 8005216:	fb12 f303 	smulbb	r3, r2, r3
 800521a:	b29a      	uxth	r2, r3
 800521c:	89bb      	ldrh	r3, [r7, #12]
 800521e:	4413      	add	r3, r2
 8005220:	b299      	uxth	r1, r3
 8005222:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005226:	b29b      	uxth	r3, r3
 8005228:	8b7a      	ldrh	r2, [r7, #26]
 800522a:	fb12 f303 	smulbb	r3, r2, r3
 800522e:	b29a      	uxth	r2, r3
 8005230:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005234:	b29c      	uxth	r4, r3
 8005236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	4623      	mov	r3, r4
 800523c:	f7fe feb6 	bl	8003fac <LCD_Rect_Fill>
			set_pixels = 0;
 8005240:	2300      	movs	r3, #0
 8005242:	837b      	strh	r3, [r7, #26]
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8005244:	7e3b      	ldrb	r3, [r7, #24]
 8005246:	3301      	adds	r3, #1
 8005248:	763b      	strb	r3, [r7, #24]
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	78db      	ldrb	r3, [r3, #3]
 800524e:	7e3a      	ldrb	r2, [r7, #24]
 8005250:	429a      	cmp	r2, r3
 8005252:	f4ff af66 	bcc.w	8005122 <LCD_Char+0x30>
		}
	}
}
 8005256:	bf00      	nop
 8005258:	bf00      	nop
 800525a:	3724      	adds	r7, #36	; 0x24
 800525c:	46bd      	mov	sp, r7
 800525e:	bd90      	pop	{r4, r7, pc}

08005260 <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, const char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 8005260:	b590      	push	{r4, r7, lr}
 8005262:	b08f      	sub	sp, #60	; 0x3c
 8005264:	af02      	add	r7, sp, #8
 8005266:	60ba      	str	r2, [r7, #8]
 8005268:	607b      	str	r3, [r7, #4]
 800526a:	4603      	mov	r3, r0
 800526c:	81fb      	strh	r3, [r7, #14]
 800526e:	460b      	mov	r3, r1
 8005270:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 8005272:	89fb      	ldrh	r3, [r7, #14]
 8005274:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y;
 8005276:	89bb      	ldrh	r3, [r7, #12]
 8005278:	85bb      	strh	r3, [r7, #44]	; 0x2c
	GFXfont font;
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 800527a:	f107 031c 	add.w	r3, r7, #28
 800527e:	220c      	movs	r2, #12
 8005280:	6879      	ldr	r1, [r7, #4]
 8005282:	4618      	mov	r0, r3
 8005284:	f017 fe08 	bl	801ce98 <memcpy>
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8005288:	2300      	movs	r3, #0
 800528a:	857b      	strh	r3, [r7, #42]	; 0x2a
 800528c:	e056      	b.n	800533c <LCD_Font+0xdc>
	{
		char c = text[text_pos];
 800528e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	4413      	add	r3, r2
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if(c == '\n')
 800529a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800529e:	2b0a      	cmp	r3, #10
 80052a0:	d10f      	bne.n	80052c2 <LCD_Font+0x62>
		{
			cursor_x = x;
 80052a2:	89fb      	ldrh	r3, [r7, #14]
 80052a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 80052a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	fb12 f303 	smulbb	r3, r2, r3
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80052ba:	4413      	add	r3, r2
 80052bc:	b29b      	uxth	r3, r3
 80052be:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80052c0:	e039      	b.n	8005336 <LCD_Font+0xd6>
		}
		else if(c >= font.first && c <= font.last && c != '\r')
 80052c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80052c6:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d333      	bcc.n	8005336 <LCD_Font+0xd6>
 80052ce:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80052d2:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d82d      	bhi.n	8005336 <LCD_Font+0xd6>
 80052da:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80052de:	2b0d      	cmp	r3, #13
 80052e0:	d029      	beq.n	8005336 <LCD_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 80052e2:	6a3a      	ldr	r2, [r7, #32]
 80052e4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80052e8:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80052ec:	1a5b      	subs	r3, r3, r1
 80052ee:	00db      	lsls	r3, r3, #3
 80052f0:	18d1      	adds	r1, r2, r3
 80052f2:	f107 0314 	add.w	r3, r7, #20
 80052f6:	2208      	movs	r2, #8
 80052f8:	4618      	mov	r0, r3
 80052fa:	f017 fdcd 	bl	801ce98 <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 80052fe:	f107 041c 	add.w	r4, r7, #28
 8005302:	f107 0214 	add.w	r2, r7, #20
 8005306:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 800530a:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 800530e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005310:	9301      	str	r3, [sp, #4]
 8005312:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	4623      	mov	r3, r4
 800531a:	f7ff feea 	bl	80050f2 <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 800531e:	7e3b      	ldrb	r3, [r7, #24]
 8005320:	b29a      	uxth	r2, r3
 8005322:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8005326:	b29b      	uxth	r3, r3
 8005328:	fb12 f303 	smulbb	r3, r2, r3
 800532c:	b29a      	uxth	r2, r3
 800532e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005330:	4413      	add	r3, r2
 8005332:	b29b      	uxth	r3, r3
 8005334:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8005336:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005338:	3301      	adds	r3, #1
 800533a:	857b      	strh	r3, [r7, #42]	; 0x2a
 800533c:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800533e:	68b8      	ldr	r0, [r7, #8]
 8005340:	f013 fed6 	bl	80190f0 <strlen>
 8005344:	4603      	mov	r3, r0
 8005346:	429c      	cmp	r4, r3
 8005348:	d3a1      	bcc.n	800528e <LCD_Font+0x2e>
		}
	}
}
 800534a:	bf00      	nop
 800534c:	bf00      	nop
 800534e:	3734      	adds	r7, #52	; 0x34
 8005350:	46bd      	mov	sp, r7
 8005352:	bd90      	pop	{r4, r7, pc}

08005354 <LCD_Init>:

void LCD_Init(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	af00      	add	r7, sp, #0
	//		LCD_RST_SET
	//    HAL_Delay (100);
	//    LCD_RST_RESET
	//    HAL_Delay (120);
	//    LCD_RST_SET
	HAL_Delay(150);
 8005358:	2096      	movs	r0, #150	; 0x96
 800535a:	f001 fe3d 	bl	8006fd8 <HAL_Delay>
	3.  Before PLL is locked, SSD1961/2/3 is operating at input clock frequency (e.g. 10MHz), registers
	programming cannot be set faster than half of the input clock frequency (5M words/s in this example).
	Example to program SSD1961 with M = 29, N = 2, VCO = 10M x 30 = 300 MHz, PLL frequency = 300M / 3 = 100
	MHz
	******************************/
	LCD_Send_Cmd(LCD_RESET);
 800535e:	2001      	movs	r0, #1
 8005360:	f7fe fd95 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Cmd(LCD_DISPLAY_ON); 		
 8005364:	2029      	movs	r0, #41	; 0x29
 8005366:	f7fe fd92 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Cmd(0xE2);//set frequency
 800536a:	20e2      	movs	r0, #226	; 0xe2
 800536c:	f7fe fd8f 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x1D);  // presceller(M=29) 
 8005370:	201d      	movs	r0, #29
 8005372:	f7fe fd9b 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x02);  //multiplier(N=2) 
 8005376:	2002      	movs	r0, #2
 8005378:	f7fe fd98 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);  //on-off multiplier and presceller
 800537c:	20ff      	movs	r0, #255	; 0xff
 800537e:	f7fe fd95 	bl	8003eac <LCD_Send_Dat>
	//3. Turn on the PLL 
	LCD_Send_Cmd(0xE0);
 8005382:	20e0      	movs	r0, #224	; 0xe0
 8005384:	f7fe fd83 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x01);
 8005388:	2001      	movs	r0, #1
 800538a:	f7fe fd8f 	bl	8003eac <LCD_Send_Dat>
	HAL_Delay(120); // Wait for 100us to let the PLL stable and read the PLL lock status bit. 
 800538e:	2078      	movs	r0, #120	; 0x78
 8005390:	f001 fe22 	bl	8006fd8 <HAL_Delay>
	LCD_Send_Cmd(0xE0);
 8005394:	20e0      	movs	r0, #224	; 0xe0
 8005396:	f7fe fd7a 	bl	8003e8e <LCD_Send_Cmd>
	//READ COMMAND 0xE4);   (Bit 2 = 1 if PLL locked) 
	LCD_Send_Dat(0x03); // 5. Switch the clock source to PLL 
 800539a:	2003      	movs	r0, #3
 800539c:	f7fe fd86 	bl	8003eac <LCD_Send_Dat>
	HAL_Delay(120);
 80053a0:	2078      	movs	r0, #120	; 0x78
 80053a2:	f001 fe19 	bl	8006fd8 <HAL_Delay>
	LCD_Send_Cmd(0x01); //6. Software Reset
 80053a6:	2001      	movs	r0, #1
 80053a8:	f7fe fd71 	bl	8003e8e <LCD_Send_Cmd>
	HAL_Delay(120);
 80053ac:	2078      	movs	r0, #120	; 0x78
 80053ae:	f001 fe13 	bl	8006fd8 <HAL_Delay>
	/*************
	Dot clock Freq = PLL Freq x (LCDC_FPR + 1) / 2^20
	For example,  22MHz = 100MHz * (LCDC_FPR+1) / 2^20
	LCDC_FPR = 230685 = 0x3851D
	********************/
	LCD_Send_Cmd(0xE6);  // 7. Configure the dot clock frequency
 80053b2:	20e6      	movs	r0, #230	; 0xe6
 80053b4:	f7fe fd6b 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);
 80053b8:	2003      	movs	r0, #3
 80053ba:	f7fe fd77 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x85);
 80053be:	2085      	movs	r0, #133	; 0x85
 80053c0:	f7fe fd74 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x1D);
 80053c4:	201d      	movs	r0, #29
 80053c6:	f7fe fd71 	bl	8003eac <LCD_Send_Dat>
	//8. Configure the LCD panel  
	//a. Set the panel size to 480 x 800 and polarity of LSHIFT, LLINE and LFRAME to active low 
	LCD_Send_Cmd(0xB0);
 80053ca:	20b0      	movs	r0, #176	; 0xb0
 80053cc:	f7fe fd5f 	bl	8003e8e <LCD_Send_Cmd>
	if (LSHIFT) LCD_Send_Dat(0x0C); /* 0x08 0x0C 0xAE(5') */else LCD_Send_Dat(0xAE); //18bit panel, disable dithering, LSHIFT: Data latch in rising edge, LLINE and LFRAME: active low 
 80053d0:	20ae      	movs	r0, #174	; 0xae
 80053d2:	f7fe fd6b 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x20);  /* 0x00 0x80 0x20(5') */    // TFT type 
 80053d6:	2020      	movs	r0, #32
 80053d8:	f7fe fd68 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x03);     // Horizontal Width:  480 - 1 = 0x031F 
 80053dc:	2003      	movs	r0, #3
 80053de:	f7fe fd65 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x1F);
 80053e2:	201f      	movs	r0, #31
 80053e4:	f7fe fd62 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // Vertical Width :  800 -1 = 0x01DF
 80053e8:	2001      	movs	r0, #1
 80053ea:	f7fe fd5f 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0xDF);
 80053ee:	20df      	movs	r0, #223	; 0xdf
 80053f0:	f7fe fd5c 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x2D);  /* 0x00 0x2d */   // 000 =  RGB
 80053f4:	202d      	movs	r0, #45	; 0x2d
 80053f6:	f7fe fd59 	bl	8003eac <LCD_Send_Dat>
											 //b. Set the horizontal period 
	LCD_Send_Cmd(0xB4); // Horizontal Display Period  
 80053fa:	20b4      	movs	r0, #180	; 0xb4
 80053fc:	f7fe fd47 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);    // HT: horizontal total period (display + non-display)  1 = 520-1 =  519 =0x0207
 8005400:	2003      	movs	r0, #3
 8005402:	f7fe fd53 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0xA0);
 8005406:	20a0      	movs	r0, #160	; 0xa0
 8005408:	f7fe fd50 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // HPS: Horizontal Sync Pulse Start Position = Horizontal Pulse Width + Horizontal Back Porch = 16 = 0x10 
 800540c:	2000      	movs	r0, #0
 800540e:	f7fe fd4d 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x2E);
 8005412:	202e      	movs	r0, #46	; 0x2e
 8005414:	f7fe fd4a 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x30);     // HPW: Horizontal Sync Pulse Width - 1=8-1=7 
 8005418:	2030      	movs	r0, #48	; 0x30
 800541a:	f7fe fd47 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPS: Horizontal Display Period Start Position = 0x0000 
 800541e:	2000      	movs	r0, #0
 8005420:	f7fe fd44 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x0F);
 8005424:	200f      	movs	r0, #15
 8005426:	f7fe fd41 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPSPP: Horizontal Sync Pulse Subpixel Start Position(for serial TFT interface).  Dummy value for TFT interface. 
 800542a:	2000      	movs	r0, #0
 800542c:	f7fe fd3e 	bl	8003eac <LCD_Send_Dat>
							 //c. Set the vertical period 
	LCD_Send_Cmd(0xB6);    // Vertical Display Period  
 8005430:	20b6      	movs	r0, #182	; 0xb6
 8005432:	f7fe fd2c 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x02);     // VT: Vertical Total (display + non-display) Period  1  =647=0x287 
 8005436:	2002      	movs	r0, #2
 8005438:	f7fe fd38 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x0D);
 800543c:	200d      	movs	r0, #13
 800543e:	f7fe fd35 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x00);     // VPS: Vertical Sync Pulse Start Position  =     Vertical Pulse Width + Vertical Back Porch = 2+2=4  
 8005442:	2000      	movs	r0, #0
 8005444:	f7fe fd32 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x10);
 8005448:	2010      	movs	r0, #16
 800544a:	f7fe fd2f 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x10);     //VPW: Vertical Sync Pulse Width  1 =1 
 800544e:	2010      	movs	r0, #16
 8005450:	f7fe fd2c 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x08);     //FPS: Vertical Display Period Start Position = 0 
 8005454:	2008      	movs	r0, #8
 8005456:	f7fe fd29 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x00);
 800545a:	2000      	movs	r0, #0
 800545c:	f7fe fd26 	bl	8003eac <LCD_Send_Dat>
	//9. Set the back light control PWM clock frequency
	//PWM signal frequency = PLL clock / (256 * (PWMF[7:0] + 1)) / 256
	LCD_Send_Cmd(0xBE);    // PWM configuration 
 8005460:	20be      	movs	r0, #190	; 0xbe
 8005462:	f7fe fd14 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x08);     // set PWM signal frequency to 170Hz when PLL frequency is 100MHz 
 8005466:	2008      	movs	r0, #8
 8005468:	f7fe fd20 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);     // PWM duty cycle  (50%) 
 800546c:	20ff      	movs	r0, #255	; 0xff
 800546e:	f7fe fd1d 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // 0x09 = enable DBC, 0x01 = disable DBC  //on
 8005472:	2001      	movs	r0, #1
 8005474:	f7fe fd1a 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Cmd(0x36);     // set address_mode
 8005478:	2036      	movs	r0, #54	; 0x36
 800547a:	f7fe fd08 	bl	8003e8e <LCD_Send_Cmd>
	if (MIRROR_H) LCD_Send_Dat(0x02); else if (MIRROR_V) LCD_Send_Dat(0x03);
 800547e:	2003      	movs	r0, #3
 8005480:	f7fe fd14 	bl	8003eac <LCD_Send_Dat>
	//13. Setup the MCU interface for 16-bit data write (565 RGB)
	LCD_Send_Cmd(0xF0);     // mcu interface config 
 8005484:	20f0      	movs	r0, #240	; 0xf0
 8005486:	f7fe fd02 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);     // 16 bit interface (565)
 800548a:	2003      	movs	r0, #3
 800548c:	f7fe fd0e 	bl	8003eac <LCD_Send_Dat>
							//10. Turn on the display 						
	LCD_Send_Cmd(LCD_DISPLAY_ON);     // display on 
 8005490:	2029      	movs	r0, #41	; 0x29
 8005492:	f7fe fcfc 	bl	8003e8e <LCD_Send_Cmd>
}
 8005496:	bf00      	nop
 8005498:	bd80      	pop	{r7, pc}

0800549a <LCD_Bright>:

void LCD_Bright(uint8_t bright)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b082      	sub	sp, #8
 800549e:	af00      	add	r7, sp, #0
 80054a0:	4603      	mov	r3, r0
 80054a2:	71fb      	strb	r3, [r7, #7]
	LCD_Send_Cmd(0xBE);  // PWM configuration 
 80054a4:	20be      	movs	r0, #190	; 0xbe
 80054a6:	f7fe fcf2 	bl	8003e8e <LCD_Send_Cmd>
	LCD_Send_Dat(0x08);     // set PWM signal frequency to 170Hz when PLL frequency is 100MHz 
 80054aa:	2008      	movs	r0, #8
 80054ac:	f7fe fcfe 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(bright);   // PWM duty cycle  
 80054b0:	79fb      	ldrb	r3, [r7, #7]
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fe fcf9 	bl	8003eac <LCD_Send_Dat>
	LCD_Send_Dat(0x01);
 80054ba:	2001      	movs	r0, #1
 80054bc:	f7fe fcf6 	bl	8003eac <LCD_Send_Dat>
}
 80054c0:	bf00      	nop
 80054c2:	3708      	adds	r7, #8
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054ce:	2300      	movs	r3, #0
 80054d0:	603b      	str	r3, [r7, #0]
 80054d2:	4b10      	ldr	r3, [pc, #64]	; (8005514 <HAL_MspInit+0x4c>)
 80054d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d6:	4a0f      	ldr	r2, [pc, #60]	; (8005514 <HAL_MspInit+0x4c>)
 80054d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054dc:	6453      	str	r3, [r2, #68]	; 0x44
 80054de:	4b0d      	ldr	r3, [pc, #52]	; (8005514 <HAL_MspInit+0x4c>)
 80054e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	683b      	ldr	r3, [r7, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054ea:	2300      	movs	r3, #0
 80054ec:	607b      	str	r3, [r7, #4]
 80054ee:	4b09      	ldr	r3, [pc, #36]	; (8005514 <HAL_MspInit+0x4c>)
 80054f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f2:	4a08      	ldr	r2, [pc, #32]	; (8005514 <HAL_MspInit+0x4c>)
 80054f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054f8:	6413      	str	r3, [r2, #64]	; 0x40
 80054fa:	4b06      	ldr	r3, [pc, #24]	; (8005514 <HAL_MspInit+0x4c>)
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005502:	607b      	str	r3, [r7, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005506:	bf00      	nop
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	40023800 	.word	0x40023800

08005518 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b08a      	sub	sp, #40	; 0x28
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005520:	f107 0314 	add.w	r3, r7, #20
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
 8005528:	605a      	str	r2, [r3, #4]
 800552a:	609a      	str	r2, [r3, #8]
 800552c:	60da      	str	r2, [r3, #12]
 800552e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a17      	ldr	r2, [pc, #92]	; (8005594 <HAL_DAC_MspInit+0x7c>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d127      	bne.n	800558a <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800553a:	2300      	movs	r3, #0
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	4b16      	ldr	r3, [pc, #88]	; (8005598 <HAL_DAC_MspInit+0x80>)
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	4a15      	ldr	r2, [pc, #84]	; (8005598 <HAL_DAC_MspInit+0x80>)
 8005544:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005548:	6413      	str	r3, [r2, #64]	; 0x40
 800554a:	4b13      	ldr	r3, [pc, #76]	; (8005598 <HAL_DAC_MspInit+0x80>)
 800554c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005552:	60fb      	str	r3, [r7, #12]
 8005554:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005556:	2300      	movs	r3, #0
 8005558:	613b      	str	r3, [r7, #16]
 800555a:	4b0f      	ldr	r3, [pc, #60]	; (8005598 <HAL_DAC_MspInit+0x80>)
 800555c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555e:	4a0e      	ldr	r2, [pc, #56]	; (8005598 <HAL_DAC_MspInit+0x80>)
 8005560:	f043 0301 	orr.w	r3, r3, #1
 8005564:	6313      	str	r3, [r2, #48]	; 0x30
 8005566:	4b0c      	ldr	r3, [pc, #48]	; (8005598 <HAL_DAC_MspInit+0x80>)
 8005568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	613b      	str	r3, [r7, #16]
 8005570:	693b      	ldr	r3, [r7, #16]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005572:	2330      	movs	r3, #48	; 0x30
 8005574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005576:	2303      	movs	r3, #3
 8005578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800557a:	2300      	movs	r3, #0
 800557c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800557e:	f107 0314 	add.w	r3, r7, #20
 8005582:	4619      	mov	r1, r3
 8005584:	4805      	ldr	r0, [pc, #20]	; (800559c <HAL_DAC_MspInit+0x84>)
 8005586:	f005 fe43 	bl	800b210 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800558a:	bf00      	nop
 800558c:	3728      	adds	r7, #40	; 0x28
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	40007400 	.word	0x40007400
 8005598:	40023800 	.word	0x40023800
 800559c:	40020000 	.word	0x40020000

080055a0 <HAL_DAC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b082      	sub	sp, #8
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a08      	ldr	r2, [pc, #32]	; (80055d0 <HAL_DAC_MspDeInit+0x30>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d109      	bne.n	80055c6 <HAL_DAC_MspDeInit+0x26>
  {
  /* USER CODE BEGIN DAC_MspDeInit 0 */

  /* USER CODE END DAC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DAC_CLK_DISABLE();
 80055b2:	4b08      	ldr	r3, [pc, #32]	; (80055d4 <HAL_DAC_MspDeInit+0x34>)
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	4a07      	ldr	r2, [pc, #28]	; (80055d4 <HAL_DAC_MspDeInit+0x34>)
 80055b8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80055bc:	6413      	str	r3, [r2, #64]	; 0x40

    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5);
 80055be:	2130      	movs	r1, #48	; 0x30
 80055c0:	4805      	ldr	r0, [pc, #20]	; (80055d8 <HAL_DAC_MspDeInit+0x38>)
 80055c2:	f005 ffc1 	bl	800b548 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN DAC_MspDeInit 1 */

  /* USER CODE END DAC_MspDeInit 1 */
  }

}
 80055c6:	bf00      	nop
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	40007400 	.word	0x40007400
 80055d4:	40023800 	.word	0x40023800
 80055d8:	40020000 	.word	0x40020000

080055dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08a      	sub	sp, #40	; 0x28
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055e4:	f107 0314 	add.w	r3, r7, #20
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	605a      	str	r2, [r3, #4]
 80055ee:	609a      	str	r2, [r3, #8]
 80055f0:	60da      	str	r2, [r3, #12]
 80055f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a21      	ldr	r2, [pc, #132]	; (8005680 <HAL_I2C_MspInit+0xa4>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d13b      	bne.n	8005676 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055fe:	2300      	movs	r3, #0
 8005600:	60fb      	str	r3, [r7, #12]
 8005602:	4b20      	ldr	r3, [pc, #128]	; (8005684 <HAL_I2C_MspInit+0xa8>)
 8005604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005606:	4a1f      	ldr	r2, [pc, #124]	; (8005684 <HAL_I2C_MspInit+0xa8>)
 8005608:	f043 0302 	orr.w	r3, r3, #2
 800560c:	6313      	str	r3, [r2, #48]	; 0x30
 800560e:	4b1d      	ldr	r3, [pc, #116]	; (8005684 <HAL_I2C_MspInit+0xa8>)
 8005610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800561a:	23c0      	movs	r3, #192	; 0xc0
 800561c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800561e:	2312      	movs	r3, #18
 8005620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005622:	2301      	movs	r3, #1
 8005624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005626:	2303      	movs	r3, #3
 8005628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800562a:	2304      	movs	r3, #4
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800562e:	f107 0314 	add.w	r3, r7, #20
 8005632:	4619      	mov	r1, r3
 8005634:	4814      	ldr	r0, [pc, #80]	; (8005688 <HAL_I2C_MspInit+0xac>)
 8005636:	f005 fdeb 	bl	800b210 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800563a:	2300      	movs	r3, #0
 800563c:	613b      	str	r3, [r7, #16]
 800563e:	4b11      	ldr	r3, [pc, #68]	; (8005684 <HAL_I2C_MspInit+0xa8>)
 8005640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005642:	4a10      	ldr	r2, [pc, #64]	; (8005684 <HAL_I2C_MspInit+0xa8>)
 8005644:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005648:	6413      	str	r3, [r2, #64]	; 0x40
 800564a:	4b0e      	ldr	r3, [pc, #56]	; (8005684 <HAL_I2C_MspInit+0xa8>)
 800564c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005652:	613b      	str	r3, [r7, #16]
 8005654:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005656:	2200      	movs	r2, #0
 8005658:	2100      	movs	r1, #0
 800565a:	201f      	movs	r0, #31
 800565c:	f001 ffb3 	bl	80075c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005660:	201f      	movs	r0, #31
 8005662:	f001 ffcc 	bl	80075fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005666:	2200      	movs	r2, #0
 8005668:	2100      	movs	r1, #0
 800566a:	2020      	movs	r0, #32
 800566c:	f001 ffab 	bl	80075c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005670:	2020      	movs	r0, #32
 8005672:	f001 ffc4 	bl	80075fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005676:	bf00      	nop
 8005678:	3728      	adds	r7, #40	; 0x28
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	40005400 	.word	0x40005400
 8005684:	40023800 	.word	0x40023800
 8005688:	40020400 	.word	0x40020400

0800568c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a0d      	ldr	r2, [pc, #52]	; (80056d0 <HAL_I2C_MspDeInit+0x44>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d113      	bne.n	80056c6 <HAL_I2C_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800569e:	4b0d      	ldr	r3, [pc, #52]	; (80056d4 <HAL_I2C_MspDeInit+0x48>)
 80056a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a2:	4a0c      	ldr	r2, [pc, #48]	; (80056d4 <HAL_I2C_MspDeInit+0x48>)
 80056a4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80056a8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80056aa:	2140      	movs	r1, #64	; 0x40
 80056ac:	480a      	ldr	r0, [pc, #40]	; (80056d8 <HAL_I2C_MspDeInit+0x4c>)
 80056ae:	f005 ff4b 	bl	800b548 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80056b2:	2180      	movs	r1, #128	; 0x80
 80056b4:	4808      	ldr	r0, [pc, #32]	; (80056d8 <HAL_I2C_MspDeInit+0x4c>)
 80056b6:	f005 ff47 	bl	800b548 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80056ba:	201f      	movs	r0, #31
 80056bc:	f001 ffad 	bl	800761a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80056c0:	2020      	movs	r0, #32
 80056c2:	f001 ffaa 	bl	800761a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80056c6:	bf00      	nop
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	40005400 	.word	0x40005400
 80056d4:	40023800 	.word	0x40023800
 80056d8:	40020400 	.word	0x40020400

080056dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b08e      	sub	sp, #56	; 0x38
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	605a      	str	r2, [r3, #4]
 80056ee:	609a      	str	r2, [r3, #8]
 80056f0:	60da      	str	r2, [r3, #12]
 80056f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a89      	ldr	r2, [pc, #548]	; (8005920 <HAL_SPI_MspInit+0x244>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d12c      	bne.n	8005758 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80056fe:	2300      	movs	r3, #0
 8005700:	60bb      	str	r3, [r7, #8]
 8005702:	4b88      	ldr	r3, [pc, #544]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005706:	4a87      	ldr	r2, [pc, #540]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005708:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800570c:	6453      	str	r3, [r2, #68]	; 0x44
 800570e:	4b85      	ldr	r3, [pc, #532]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005712:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005716:	60bb      	str	r3, [r7, #8]
 8005718:	68bb      	ldr	r3, [r7, #8]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800571a:	2300      	movs	r3, #0
 800571c:	60fb      	str	r3, [r7, #12]
 800571e:	4b81      	ldr	r3, [pc, #516]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005722:	4a80      	ldr	r2, [pc, #512]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005724:	f043 0302 	orr.w	r3, r3, #2
 8005728:	6313      	str	r3, [r2, #48]	; 0x30
 800572a:	4b7e      	ldr	r3, [pc, #504]	; (8005924 <HAL_SPI_MspInit+0x248>)
 800572c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572e:	f003 0302 	and.w	r3, r3, #2
 8005732:	60fb      	str	r3, [r7, #12]
 8005734:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005736:	2338      	movs	r3, #56	; 0x38
 8005738:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800573a:	2302      	movs	r3, #2
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800573e:	2300      	movs	r3, #0
 8005740:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005742:	2303      	movs	r3, #3
 8005744:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005746:	2305      	movs	r3, #5
 8005748:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800574a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800574e:	4619      	mov	r1, r3
 8005750:	4875      	ldr	r0, [pc, #468]	; (8005928 <HAL_SPI_MspInit+0x24c>)
 8005752:	f005 fd5d 	bl	800b210 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005756:	e0de      	b.n	8005916 <HAL_SPI_MspInit+0x23a>
  else if(hspi->Instance==SPI2)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a73      	ldr	r2, [pc, #460]	; (800592c <HAL_SPI_MspInit+0x250>)
 800575e:	4293      	cmp	r3, r2
 8005760:	f040 8088 	bne.w	8005874 <HAL_SPI_MspInit+0x198>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005764:	2300      	movs	r3, #0
 8005766:	613b      	str	r3, [r7, #16]
 8005768:	4b6e      	ldr	r3, [pc, #440]	; (8005924 <HAL_SPI_MspInit+0x248>)
 800576a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576c:	4a6d      	ldr	r2, [pc, #436]	; (8005924 <HAL_SPI_MspInit+0x248>)
 800576e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005772:	6413      	str	r3, [r2, #64]	; 0x40
 8005774:	4b6b      	ldr	r3, [pc, #428]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800577c:	613b      	str	r3, [r7, #16]
 800577e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005780:	2300      	movs	r3, #0
 8005782:	617b      	str	r3, [r7, #20]
 8005784:	4b67      	ldr	r3, [pc, #412]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005788:	4a66      	ldr	r2, [pc, #408]	; (8005924 <HAL_SPI_MspInit+0x248>)
 800578a:	f043 0302 	orr.w	r3, r3, #2
 800578e:	6313      	str	r3, [r2, #48]	; 0x30
 8005790:	4b64      	ldr	r3, [pc, #400]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	617b      	str	r3, [r7, #20]
 800579a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800579c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80057a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057a2:	2302      	movs	r3, #2
 80057a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a6:	2300      	movs	r3, #0
 80057a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057aa:	2303      	movs	r3, #3
 80057ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80057ae:	2305      	movs	r3, #5
 80057b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057b6:	4619      	mov	r1, r3
 80057b8:	485b      	ldr	r0, [pc, #364]	; (8005928 <HAL_SPI_MspInit+0x24c>)
 80057ba:	f005 fd29 	bl	800b210 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80057be:	4b5c      	ldr	r3, [pc, #368]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057c0:	4a5c      	ldr	r2, [pc, #368]	; (8005934 <HAL_SPI_MspInit+0x258>)
 80057c2:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80057c4:	4b5a      	ldr	r3, [pc, #360]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057c6:	2200      	movs	r2, #0
 80057c8:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057ca:	4b59      	ldr	r3, [pc, #356]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057cc:	2240      	movs	r2, #64	; 0x40
 80057ce:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057d0:	4b57      	ldr	r3, [pc, #348]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057d2:	2200      	movs	r2, #0
 80057d4:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80057d6:	4b56      	ldr	r3, [pc, #344]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80057dc:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057de:	4b54      	ldr	r3, [pc, #336]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057e4:	4b52      	ldr	r3, [pc, #328]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057e6:	2200      	movs	r2, #0
 80057e8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80057ea:	4b51      	ldr	r3, [pc, #324]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80057f0:	4b4f      	ldr	r3, [pc, #316]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057f6:	4b4e      	ldr	r3, [pc, #312]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80057fc:	484c      	ldr	r0, [pc, #304]	; (8005930 <HAL_SPI_MspInit+0x254>)
 80057fe:	f002 fcc1 	bl	8008184 <HAL_DMA_Init>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <HAL_SPI_MspInit+0x130>
      Error_Handler();
 8005808:	f7fe fae8 	bl	8003ddc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a48      	ldr	r2, [pc, #288]	; (8005930 <HAL_SPI_MspInit+0x254>)
 8005810:	649a      	str	r2, [r3, #72]	; 0x48
 8005812:	4a47      	ldr	r2, [pc, #284]	; (8005930 <HAL_SPI_MspInit+0x254>)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8005818:	4b47      	ldr	r3, [pc, #284]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 800581a:	4a48      	ldr	r2, [pc, #288]	; (800593c <HAL_SPI_MspInit+0x260>)
 800581c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800581e:	4b46      	ldr	r3, [pc, #280]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 8005820:	2200      	movs	r2, #0
 8005822:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005824:	4b44      	ldr	r3, [pc, #272]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 8005826:	2200      	movs	r2, #0
 8005828:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800582a:	4b43      	ldr	r3, [pc, #268]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 800582c:	2200      	movs	r2, #0
 800582e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005830:	4b41      	ldr	r3, [pc, #260]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 8005832:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005836:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005838:	4b3f      	ldr	r3, [pc, #252]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 800583a:	2200      	movs	r2, #0
 800583c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800583e:	4b3e      	ldr	r3, [pc, #248]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 8005840:	2200      	movs	r2, #0
 8005842:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8005844:	4b3c      	ldr	r3, [pc, #240]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 8005846:	2200      	movs	r2, #0
 8005848:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800584a:	4b3b      	ldr	r3, [pc, #236]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 800584c:	2200      	movs	r2, #0
 800584e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005850:	4b39      	ldr	r3, [pc, #228]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 8005852:	2200      	movs	r2, #0
 8005854:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8005856:	4838      	ldr	r0, [pc, #224]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 8005858:	f002 fc94 	bl	8008184 <HAL_DMA_Init>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <HAL_SPI_MspInit+0x18a>
      Error_Handler();
 8005862:	f7fe fabb 	bl	8003ddc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a33      	ldr	r2, [pc, #204]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 800586a:	64da      	str	r2, [r3, #76]	; 0x4c
 800586c:	4a32      	ldr	r2, [pc, #200]	; (8005938 <HAL_SPI_MspInit+0x25c>)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005872:	e050      	b.n	8005916 <HAL_SPI_MspInit+0x23a>
  else if(hspi->Instance==SPI3)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a31      	ldr	r2, [pc, #196]	; (8005940 <HAL_SPI_MspInit+0x264>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d14b      	bne.n	8005916 <HAL_SPI_MspInit+0x23a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800587e:	2300      	movs	r3, #0
 8005880:	61bb      	str	r3, [r7, #24]
 8005882:	4b28      	ldr	r3, [pc, #160]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	4a27      	ldr	r2, [pc, #156]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005888:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800588c:	6413      	str	r3, [r2, #64]	; 0x40
 800588e:	4b25      	ldr	r3, [pc, #148]	; (8005924 <HAL_SPI_MspInit+0x248>)
 8005890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005892:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005896:	61bb      	str	r3, [r7, #24]
 8005898:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800589a:	2300      	movs	r3, #0
 800589c:	61fb      	str	r3, [r7, #28]
 800589e:	4b21      	ldr	r3, [pc, #132]	; (8005924 <HAL_SPI_MspInit+0x248>)
 80058a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a2:	4a20      	ldr	r2, [pc, #128]	; (8005924 <HAL_SPI_MspInit+0x248>)
 80058a4:	f043 0301 	orr.w	r3, r3, #1
 80058a8:	6313      	str	r3, [r2, #48]	; 0x30
 80058aa:	4b1e      	ldr	r3, [pc, #120]	; (8005924 <HAL_SPI_MspInit+0x248>)
 80058ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	61fb      	str	r3, [r7, #28]
 80058b4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80058b6:	2300      	movs	r3, #0
 80058b8:	623b      	str	r3, [r7, #32]
 80058ba:	4b1a      	ldr	r3, [pc, #104]	; (8005924 <HAL_SPI_MspInit+0x248>)
 80058bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058be:	4a19      	ldr	r2, [pc, #100]	; (8005924 <HAL_SPI_MspInit+0x248>)
 80058c0:	f043 0304 	orr.w	r3, r3, #4
 80058c4:	6313      	str	r3, [r2, #48]	; 0x30
 80058c6:	4b17      	ldr	r3, [pc, #92]	; (8005924 <HAL_SPI_MspInit+0x248>)
 80058c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	623b      	str	r3, [r7, #32]
 80058d0:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80058d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058d8:	2302      	movs	r3, #2
 80058da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058dc:	2300      	movs	r3, #0
 80058de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058e0:	2303      	movs	r3, #3
 80058e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80058e4:	2306      	movs	r3, #6
 80058e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058ec:	4619      	mov	r1, r3
 80058ee:	4815      	ldr	r0, [pc, #84]	; (8005944 <HAL_SPI_MspInit+0x268>)
 80058f0:	f005 fc8e 	bl	800b210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80058f4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80058f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058fa:	2302      	movs	r3, #2
 80058fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058fe:	2300      	movs	r3, #0
 8005900:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005902:	2303      	movs	r3, #3
 8005904:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005906:	2306      	movs	r3, #6
 8005908:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800590a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800590e:	4619      	mov	r1, r3
 8005910:	480d      	ldr	r0, [pc, #52]	; (8005948 <HAL_SPI_MspInit+0x26c>)
 8005912:	f005 fc7d 	bl	800b210 <HAL_GPIO_Init>
}
 8005916:	bf00      	nop
 8005918:	3738      	adds	r7, #56	; 0x38
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40013000 	.word	0x40013000
 8005924:	40023800 	.word	0x40023800
 8005928:	40020400 	.word	0x40020400
 800592c:	40003800 	.word	0x40003800
 8005930:	20000418 	.word	0x20000418
 8005934:	40026070 	.word	0x40026070
 8005938:	20000478 	.word	0x20000478
 800593c:	40026058 	.word	0x40026058
 8005940:	40003c00 	.word	0x40003c00
 8005944:	40020000 	.word	0x40020000
 8005948:	40020800 	.word	0x40020800

0800594c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a20      	ldr	r2, [pc, #128]	; (80059dc <HAL_SPI_MspDeInit+0x90>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d10a      	bne.n	8005974 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800595e:	4b20      	ldr	r3, [pc, #128]	; (80059e0 <HAL_SPI_MspDeInit+0x94>)
 8005960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005962:	4a1f      	ldr	r2, [pc, #124]	; (80059e0 <HAL_SPI_MspDeInit+0x94>)
 8005964:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005968:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 800596a:	2138      	movs	r1, #56	; 0x38
 800596c:	481d      	ldr	r0, [pc, #116]	; (80059e4 <HAL_SPI_MspDeInit+0x98>)
 800596e:	f005 fdeb 	bl	800b548 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8005972:	e02f      	b.n	80059d4 <HAL_SPI_MspDeInit+0x88>
  else if(hspi->Instance==SPI2)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1b      	ldr	r2, [pc, #108]	; (80059e8 <HAL_SPI_MspDeInit+0x9c>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d115      	bne.n	80059aa <HAL_SPI_MspDeInit+0x5e>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800597e:	4b18      	ldr	r3, [pc, #96]	; (80059e0 <HAL_SPI_MspDeInit+0x94>)
 8005980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005982:	4a17      	ldr	r2, [pc, #92]	; (80059e0 <HAL_SPI_MspDeInit+0x94>)
 8005984:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005988:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 800598a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800598e:	4815      	ldr	r0, [pc, #84]	; (80059e4 <HAL_SPI_MspDeInit+0x98>)
 8005990:	f005 fdda 	bl	800b548 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005998:	4618      	mov	r0, r3
 800599a:	f002 fca1 	bl	80082e0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059a2:	4618      	mov	r0, r3
 80059a4:	f002 fc9c 	bl	80082e0 <HAL_DMA_DeInit>
}
 80059a8:	e014      	b.n	80059d4 <HAL_SPI_MspDeInit+0x88>
  else if(hspi->Instance==SPI3)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a0f      	ldr	r2, [pc, #60]	; (80059ec <HAL_SPI_MspDeInit+0xa0>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d10f      	bne.n	80059d4 <HAL_SPI_MspDeInit+0x88>
    __HAL_RCC_SPI3_CLK_DISABLE();
 80059b4:	4b0a      	ldr	r3, [pc, #40]	; (80059e0 <HAL_SPI_MspDeInit+0x94>)
 80059b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b8:	4a09      	ldr	r2, [pc, #36]	; (80059e0 <HAL_SPI_MspDeInit+0x94>)
 80059ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80059be:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 80059c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80059c4:	480a      	ldr	r0, [pc, #40]	; (80059f0 <HAL_SPI_MspDeInit+0xa4>)
 80059c6:	f005 fdbf 	bl	800b548 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 80059ca:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80059ce:	4809      	ldr	r0, [pc, #36]	; (80059f4 <HAL_SPI_MspDeInit+0xa8>)
 80059d0:	f005 fdba 	bl	800b548 <HAL_GPIO_DeInit>
}
 80059d4:	bf00      	nop
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	40013000 	.word	0x40013000
 80059e0:	40023800 	.word	0x40023800
 80059e4:	40020400 	.word	0x40020400
 80059e8:	40003800 	.word	0x40003800
 80059ec:	40003c00 	.word	0x40003c00
 80059f0:	40020000 	.word	0x40020000
 80059f4:	40020800 	.word	0x40020800

080059f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b08a      	sub	sp, #40	; 0x28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a00:	f107 0314 	add.w	r3, r7, #20
 8005a04:	2200      	movs	r2, #0
 8005a06:	601a      	str	r2, [r3, #0]
 8005a08:	605a      	str	r2, [r3, #4]
 8005a0a:	609a      	str	r2, [r3, #8]
 8005a0c:	60da      	str	r2, [r3, #12]
 8005a0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1d      	ldr	r2, [pc, #116]	; (8005a8c <HAL_UART_MspInit+0x94>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d134      	bne.n	8005a84 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60fb      	str	r3, [r7, #12]
 8005a1e:	4b1c      	ldr	r3, [pc, #112]	; (8005a90 <HAL_UART_MspInit+0x98>)
 8005a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a22:	4a1b      	ldr	r2, [pc, #108]	; (8005a90 <HAL_UART_MspInit+0x98>)
 8005a24:	f043 0310 	orr.w	r3, r3, #16
 8005a28:	6453      	str	r3, [r2, #68]	; 0x44
 8005a2a:	4b19      	ldr	r3, [pc, #100]	; (8005a90 <HAL_UART_MspInit+0x98>)
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2e:	f003 0310 	and.w	r3, r3, #16
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a36:	2300      	movs	r3, #0
 8005a38:	613b      	str	r3, [r7, #16]
 8005a3a:	4b15      	ldr	r3, [pc, #84]	; (8005a90 <HAL_UART_MspInit+0x98>)
 8005a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a3e:	4a14      	ldr	r2, [pc, #80]	; (8005a90 <HAL_UART_MspInit+0x98>)
 8005a40:	f043 0301 	orr.w	r3, r3, #1
 8005a44:	6313      	str	r3, [r2, #48]	; 0x30
 8005a46:	4b12      	ldr	r3, [pc, #72]	; (8005a90 <HAL_UART_MspInit+0x98>)
 8005a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	613b      	str	r3, [r7, #16]
 8005a50:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005a52:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a58:	2302      	movs	r3, #2
 8005a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a60:	2303      	movs	r3, #3
 8005a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005a64:	2307      	movs	r3, #7
 8005a66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a68:	f107 0314 	add.w	r3, r7, #20
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	4809      	ldr	r0, [pc, #36]	; (8005a94 <HAL_UART_MspInit+0x9c>)
 8005a70:	f005 fbce 	bl	800b210 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005a74:	2200      	movs	r2, #0
 8005a76:	2100      	movs	r1, #0
 8005a78:	2025      	movs	r0, #37	; 0x25
 8005a7a:	f001 fda4 	bl	80075c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005a7e:	2025      	movs	r0, #37	; 0x25
 8005a80:	f001 fdbd 	bl	80075fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005a84:	bf00      	nop
 8005a86:	3728      	adds	r7, #40	; 0x28
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	40011000 	.word	0x40011000
 8005a90:	40023800 	.word	0x40023800
 8005a94:	40020000 	.word	0x40020000

08005a98 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a0a      	ldr	r2, [pc, #40]	; (8005ad0 <HAL_UART_MspDeInit+0x38>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d10d      	bne.n	8005ac6 <HAL_UART_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8005aaa:	4b0a      	ldr	r3, [pc, #40]	; (8005ad4 <HAL_UART_MspDeInit+0x3c>)
 8005aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aae:	4a09      	ldr	r2, [pc, #36]	; (8005ad4 <HAL_UART_MspDeInit+0x3c>)
 8005ab0:	f023 0310 	bic.w	r3, r3, #16
 8005ab4:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8005ab6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005aba:	4807      	ldr	r0, [pc, #28]	; (8005ad8 <HAL_UART_MspDeInit+0x40>)
 8005abc:	f005 fd44 	bl	800b548 <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8005ac0:	2025      	movs	r0, #37	; 0x25
 8005ac2:	f001 fdaa 	bl	800761a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8005ac6:	bf00      	nop
 8005ac8:	3708      	adds	r7, #8
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	40011000 	.word	0x40011000
 8005ad4:	40023800 	.word	0x40023800
 8005ad8:	40020000 	.word	0x40020000

08005adc <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b086      	sub	sp, #24
 8005ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8005ae2:	1d3b      	adds	r3, r7, #4
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	601a      	str	r2, [r3, #0]
 8005ae8:	605a      	str	r2, [r3, #4]
 8005aea:	609a      	str	r2, [r3, #8]
 8005aec:	60da      	str	r2, [r3, #12]
 8005aee:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8005af0:	4b1c      	ldr	r3, [pc, #112]	; (8005b64 <HAL_FSMC_MspInit+0x88>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d131      	bne.n	8005b5c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8005af8:	4b1a      	ldr	r3, [pc, #104]	; (8005b64 <HAL_FSMC_MspInit+0x88>)
 8005afa:	2201      	movs	r2, #1
 8005afc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8005afe:	2300      	movs	r3, #0
 8005b00:	603b      	str	r3, [r7, #0]
 8005b02:	4b19      	ldr	r3, [pc, #100]	; (8005b68 <HAL_FSMC_MspInit+0x8c>)
 8005b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b06:	4a18      	ldr	r2, [pc, #96]	; (8005b68 <HAL_FSMC_MspInit+0x8c>)
 8005b08:	f043 0301 	orr.w	r3, r3, #1
 8005b0c:	6393      	str	r3, [r2, #56]	; 0x38
 8005b0e:	4b16      	ldr	r3, [pc, #88]	; (8005b68 <HAL_FSMC_MspInit+0x8c>)
 8005b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	603b      	str	r3, [r7, #0]
 8005b18:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8005b1a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8005b1e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b20:	2302      	movs	r3, #2
 8005b22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b24:	2300      	movs	r3, #0
 8005b26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005b2c:	230c      	movs	r3, #12
 8005b2e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005b30:	1d3b      	adds	r3, r7, #4
 8005b32:	4619      	mov	r1, r3
 8005b34:	480d      	ldr	r0, [pc, #52]	; (8005b6c <HAL_FSMC_MspInit+0x90>)
 8005b36:	f005 fb6b 	bl	800b210 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8005b3a:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 8005b3e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b40:	2302      	movs	r3, #2
 8005b42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b44:	2300      	movs	r3, #0
 8005b46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005b4c:	230c      	movs	r3, #12
 8005b4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b50:	1d3b      	adds	r3, r7, #4
 8005b52:	4619      	mov	r1, r3
 8005b54:	4806      	ldr	r0, [pc, #24]	; (8005b70 <HAL_FSMC_MspInit+0x94>)
 8005b56:	f005 fb5b 	bl	800b210 <HAL_GPIO_Init>
 8005b5a:	e000      	b.n	8005b5e <HAL_FSMC_MspInit+0x82>
    return;
 8005b5c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8005b5e:	3718      	adds	r7, #24
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	20000978 	.word	0x20000978
 8005b68:	40023800 	.word	0x40023800
 8005b6c:	40021000 	.word	0x40021000
 8005b70:	40020c00 	.word	0x40020c00

08005b74 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8005b7c:	f7ff ffae 	bl	8005adc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8005b80:	bf00      	nop
 8005b82:	3708      	adds	r7, #8
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <HAL_FSMC_MspDeInit>:

static uint32_t FSMC_DeInitialized = 0;

static void HAL_FSMC_MspDeInit(void){
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspDeInit 0 */

  /* USER CODE END FSMC_MspDeInit 0 */
  if (FSMC_DeInitialized) {
 8005b8c:	4b0c      	ldr	r3, [pc, #48]	; (8005bc0 <HAL_FSMC_MspDeInit+0x38>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d113      	bne.n	8005bbc <HAL_FSMC_MspDeInit+0x34>
    return;
  }
  FSMC_DeInitialized = 1;
 8005b94:	4b0a      	ldr	r3, [pc, #40]	; (8005bc0 <HAL_FSMC_MspDeInit+0x38>)
 8005b96:	2201      	movs	r2, #1
 8005b98:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_DISABLE();
 8005b9a:	4b0a      	ldr	r3, [pc, #40]	; (8005bc4 <HAL_FSMC_MspDeInit+0x3c>)
 8005b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9e:	4a09      	ldr	r2, [pc, #36]	; (8005bc4 <HAL_FSMC_MspDeInit+0x3c>)
 8005ba0:	f023 0301 	bic.w	r3, r3, #1
 8005ba4:	6393      	str	r3, [r2, #56]	; 0x38
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8005ba6:	f64f 7180 	movw	r1, #65408	; 0xff80
 8005baa:	4807      	ldr	r0, [pc, #28]	; (8005bc8 <HAL_FSMC_MspDeInit+0x40>)
 8005bac:	f005 fccc 	bl	800b548 <HAL_GPIO_DeInit>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15);

  HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8005bb0:	f24e 71b3 	movw	r1, #59315	; 0xe7b3
 8005bb4:	4805      	ldr	r0, [pc, #20]	; (8005bcc <HAL_FSMC_MspDeInit+0x44>)
 8005bb6:	f005 fcc7 	bl	800b548 <HAL_GPIO_DeInit>
 8005bba:	e000      	b.n	8005bbe <HAL_FSMC_MspDeInit+0x36>
    return;
 8005bbc:	bf00      	nop
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);

  /* USER CODE BEGIN FSMC_MspDeInit 1 */

  /* USER CODE END FSMC_MspDeInit 1 */
}
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	2000097c 	.word	0x2000097c
 8005bc4:	40023800 	.word	0x40023800
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	40020c00 	.word	0x40020c00

08005bd0 <HAL_SRAM_MspDeInit>:

void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* hsram){
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspDeInit 0 */

  /* USER CODE END SRAM_MspDeInit 0 */
  HAL_FSMC_MspDeInit();
 8005bd8:	f7ff ffd6 	bl	8005b88 <HAL_FSMC_MspDeInit>
  /* USER CODE BEGIN SRAM_MspDeInit 1 */

  /* USER CODE END SRAM_MspDeInit 1 */
}
 8005bdc:	bf00      	nop
 8005bde:	3708      	adds	r7, #8
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005be8:	e7fe      	b.n	8005be8 <NMI_Handler+0x4>

08005bea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005bea:	b480      	push	{r7}
 8005bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005bee:	e7fe      	b.n	8005bee <HardFault_Handler+0x4>

08005bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005bf4:	e7fe      	b.n	8005bf4 <MemManage_Handler+0x4>

08005bf6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005bfa:	e7fe      	b.n	8005bfa <BusFault_Handler+0x4>

08005bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c00:	e7fe      	b.n	8005c00 <UsageFault_Handler+0x4>

08005c02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c02:	b480      	push	{r7}
 8005c04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c06:	bf00      	nop
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c10:	b480      	push	{r7}
 8005c12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c14:	bf00      	nop
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c22:	bf00      	nop
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c30:	f001 f972 	bl	8006f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c34:	bf00      	nop
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8005c3c:	4802      	ldr	r0, [pc, #8]	; (8005c48 <DMA1_Stream3_IRQHandler+0x10>)
 8005c3e:	f002 fdb1 	bl	80087a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005c42:	bf00      	nop
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	20000478 	.word	0x20000478

08005c4c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005c50:	4802      	ldr	r0, [pc, #8]	; (8005c5c <DMA1_Stream4_IRQHandler+0x10>)
 8005c52:	f002 fda7 	bl	80087a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8005c56:	bf00      	nop
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20000418 	.word	0x20000418

08005c60 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005c64:	4802      	ldr	r0, [pc, #8]	; (8005c70 <I2C1_EV_IRQHandler+0x10>)
 8005c66:	f009 fc9b 	bl	800f5a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005c6a:	bf00      	nop
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	200002bc 	.word	0x200002bc

08005c74 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005c78:	4802      	ldr	r0, [pc, #8]	; (8005c84 <I2C1_ER_IRQHandler+0x10>)
 8005c7a:	f009 fe02 	bl	800f882 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005c7e:	bf00      	nop
 8005c80:	bd80      	pop	{r7, pc}
 8005c82:	bf00      	nop
 8005c84:	200002bc 	.word	0x200002bc

08005c88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005c8c:	4802      	ldr	r0, [pc, #8]	; (8005c98 <USART1_IRQHandler+0x10>)
 8005c8e:	f011 fb5b 	bl	8017348 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005c92:	bf00      	nop
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	200004d8 	.word	0x200004d8

08005c9c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
}
 8005ca0:	bf00      	nop
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <_getpid>:

int _getpid(void)
{
 8005caa:	b480      	push	{r7}
 8005cac:	af00      	add	r7, sp, #0
	return 1;
 8005cae:	2301      	movs	r3, #1
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <_kill>:

int _kill(int pid, int sig)
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b082      	sub	sp, #8
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
 8005cc2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005cc4:	f014 f956 	bl	8019f74 <__errno>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2216      	movs	r2, #22
 8005ccc:	601a      	str	r2, [r3, #0]
	return -1;
 8005cce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3708      	adds	r7, #8
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}

08005cda <_exit>:

void _exit (int status)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b082      	sub	sp, #8
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005ce2:	f04f 31ff 	mov.w	r1, #4294967295
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7ff ffe7 	bl	8005cba <_kill>
	while (1) {}		/* Make sure we hang here */
 8005cec:	e7fe      	b.n	8005cec <_exit+0x12>

08005cee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b086      	sub	sp, #24
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	60f8      	str	r0, [r7, #12]
 8005cf6:	60b9      	str	r1, [r7, #8]
 8005cf8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	e00a      	b.n	8005d16 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005d00:	f3af 8000 	nop.w
 8005d04:	4601      	mov	r1, r0
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	60ba      	str	r2, [r7, #8]
 8005d0c:	b2ca      	uxtb	r2, r1
 8005d0e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	3301      	adds	r3, #1
 8005d14:	617b      	str	r3, [r7, #20]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	dbf0      	blt.n	8005d00 <_read+0x12>
	}

return len;
 8005d1e:	687b      	ldr	r3, [r7, #4]
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3718      	adds	r7, #24
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b086      	sub	sp, #24
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d34:	2300      	movs	r3, #0
 8005d36:	617b      	str	r3, [r7, #20]
 8005d38:	e009      	b.n	8005d4e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	1c5a      	adds	r2, r3, #1
 8005d3e:	60ba      	str	r2, [r7, #8]
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	4618      	mov	r0, r3
 8005d44:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	617b      	str	r3, [r7, #20]
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	dbf1      	blt.n	8005d3a <_write+0x12>
	}
	return len;
 8005d56:	687b      	ldr	r3, [r7, #4]
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <_close>:

int _close(int file)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
	return -1;
 8005d68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d88:	605a      	str	r2, [r3, #4]
	return 0;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <_isatty>:

int _isatty(int file)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
	return 1;
 8005da0:	2301      	movs	r3, #1
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr

08005dae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005dae:	b480      	push	{r7}
 8005db0:	b085      	sub	sp, #20
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	60f8      	str	r0, [r7, #12]
 8005db6:	60b9      	str	r1, [r7, #8]
 8005db8:	607a      	str	r2, [r7, #4]
	return 0;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <_open>:

int _open(char *path, int flags, ...)
{
 8005dc8:	b40e      	push	{r1, r2, r3}
 8005dca:	b480      	push	{r7}
 8005dcc:	b082      	sub	sp, #8
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
	/* Pretend like we always fail */
	return -1;
 8005dd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3708      	adds	r7, #8
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	b003      	add	sp, #12
 8005de2:	4770      	bx	lr

08005de4 <_wait>:

int _wait(int *status)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
	errno = ECHILD;
 8005dec:	f014 f8c2 	bl	8019f74 <__errno>
 8005df0:	4603      	mov	r3, r0
 8005df2:	220a      	movs	r2, #10
 8005df4:	601a      	str	r2, [r3, #0]
	return -1;
 8005df6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <_unlink>:

int _unlink(char *name)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b082      	sub	sp, #8
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
	errno = ENOENT;
 8005e0a:	f014 f8b3 	bl	8019f74 <__errno>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2202      	movs	r2, #2
 8005e12:	601a      	str	r2, [r3, #0]
	return -1;
 8005e14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3708      	adds	r7, #8
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <_times>:

int _times(struct tms *buf)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
	return -1;
 8005e28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <_stat>:

int _stat(char *file, struct stat *st)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e48:	605a      	str	r2, [r3, #4]
	return 0;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <_link>:

int _link(char *old, char *new)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
	errno = EMLINK;
 8005e62:	f014 f887 	bl	8019f74 <__errno>
 8005e66:	4603      	mov	r3, r0
 8005e68:	221f      	movs	r2, #31
 8005e6a:	601a      	str	r2, [r3, #0]
	return -1;
 8005e6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3708      	adds	r7, #8
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <_fork>:

int _fork(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	af00      	add	r7, sp, #0
	errno = EAGAIN;
 8005e7c:	f014 f87a 	bl	8019f74 <__errno>
 8005e80:	4603      	mov	r3, r0
 8005e82:	220b      	movs	r2, #11
 8005e84:	601a      	str	r2, [r3, #0]
	return -1;
 8005e86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b084      	sub	sp, #16
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	60f8      	str	r0, [r7, #12]
 8005e96:	60b9      	str	r1, [r7, #8]
 8005e98:	607a      	str	r2, [r7, #4]
	errno = ENOMEM;
 8005e9a:	f014 f86b 	bl	8019f74 <__errno>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	220c      	movs	r2, #12
 8005ea2:	601a      	str	r2, [r3, #0]
	return -1;
 8005ea4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005eb8:	4a14      	ldr	r2, [pc, #80]	; (8005f0c <_sbrk+0x5c>)
 8005eba:	4b15      	ldr	r3, [pc, #84]	; (8005f10 <_sbrk+0x60>)
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005ec4:	4b13      	ldr	r3, [pc, #76]	; (8005f14 <_sbrk+0x64>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d102      	bne.n	8005ed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ecc:	4b11      	ldr	r3, [pc, #68]	; (8005f14 <_sbrk+0x64>)
 8005ece:	4a12      	ldr	r2, [pc, #72]	; (8005f18 <_sbrk+0x68>)
 8005ed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005ed2:	4b10      	ldr	r3, [pc, #64]	; (8005f14 <_sbrk+0x64>)
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4413      	add	r3, r2
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d207      	bcs.n	8005ef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005ee0:	f014 f848 	bl	8019f74 <__errno>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	220c      	movs	r2, #12
 8005ee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005eea:	f04f 33ff 	mov.w	r3, #4294967295
 8005eee:	e009      	b.n	8005f04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005ef0:	4b08      	ldr	r3, [pc, #32]	; (8005f14 <_sbrk+0x64>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005ef6:	4b07      	ldr	r3, [pc, #28]	; (8005f14 <_sbrk+0x64>)
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4413      	add	r3, r2
 8005efe:	4a05      	ldr	r2, [pc, #20]	; (8005f14 <_sbrk+0x64>)
 8005f00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005f02:	68fb      	ldr	r3, [r7, #12]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3718      	adds	r7, #24
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	20020000 	.word	0x20020000
 8005f10:	00000800 	.word	0x00000800
 8005f14:	20000984 	.word	0x20000984
 8005f18:	20000a10 	.word	0x20000a10

08005f1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005f20:	4b06      	ldr	r3, [pc, #24]	; (8005f3c <SystemInit+0x20>)
 8005f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f26:	4a05      	ldr	r2, [pc, #20]	; (8005f3c <SystemInit+0x20>)
 8005f28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005f30:	bf00      	nop
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	e000ed00 	.word	0xe000ed00

08005f40 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b087      	sub	sp, #28
 8005f44:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8005f46:	2300      	movs	r3, #0
 8005f48:	613b      	str	r3, [r7, #16]
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	617b      	str	r3, [r7, #20]
 8005f4e:	2302      	movs	r3, #2
 8005f50:	60fb      	str	r3, [r7, #12]
 8005f52:	2300      	movs	r3, #0
 8005f54:	60bb      	str	r3, [r7, #8]
 8005f56:	2302      	movs	r3, #2
 8005f58:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005f5a:	4b34      	ldr	r3, [pc, #208]	; (800602c <SystemCoreClockUpdate+0xec>)
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f003 030c 	and.w	r3, r3, #12
 8005f62:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	2b08      	cmp	r3, #8
 8005f68:	d011      	beq.n	8005f8e <SystemCoreClockUpdate+0x4e>
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	2b08      	cmp	r3, #8
 8005f6e:	d844      	bhi.n	8005ffa <SystemCoreClockUpdate+0xba>
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d003      	beq.n	8005f7e <SystemCoreClockUpdate+0x3e>
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	2b04      	cmp	r3, #4
 8005f7a:	d004      	beq.n	8005f86 <SystemCoreClockUpdate+0x46>
 8005f7c:	e03d      	b.n	8005ffa <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8005f7e:	4b2c      	ldr	r3, [pc, #176]	; (8006030 <SystemCoreClockUpdate+0xf0>)
 8005f80:	4a2c      	ldr	r2, [pc, #176]	; (8006034 <SystemCoreClockUpdate+0xf4>)
 8005f82:	601a      	str	r2, [r3, #0]
      break;
 8005f84:	e03d      	b.n	8006002 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005f86:	4b2a      	ldr	r3, [pc, #168]	; (8006030 <SystemCoreClockUpdate+0xf0>)
 8005f88:	4a2b      	ldr	r2, [pc, #172]	; (8006038 <SystemCoreClockUpdate+0xf8>)
 8005f8a:	601a      	str	r2, [r3, #0]
      break;
 8005f8c:	e039      	b.n	8006002 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005f8e:	4b27      	ldr	r3, [pc, #156]	; (800602c <SystemCoreClockUpdate+0xec>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	0d9b      	lsrs	r3, r3, #22
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f9a:	4b24      	ldr	r3, [pc, #144]	; (800602c <SystemCoreClockUpdate+0xec>)
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fa2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00c      	beq.n	8005fc4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005faa:	4a23      	ldr	r2, [pc, #140]	; (8006038 <SystemCoreClockUpdate+0xf8>)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb2:	4a1e      	ldr	r2, [pc, #120]	; (800602c <SystemCoreClockUpdate+0xec>)
 8005fb4:	6852      	ldr	r2, [r2, #4]
 8005fb6:	0992      	lsrs	r2, r2, #6
 8005fb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fbc:	fb02 f303 	mul.w	r3, r2, r3
 8005fc0:	617b      	str	r3, [r7, #20]
 8005fc2:	e00b      	b.n	8005fdc <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005fc4:	4a1b      	ldr	r2, [pc, #108]	; (8006034 <SystemCoreClockUpdate+0xf4>)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fcc:	4a17      	ldr	r2, [pc, #92]	; (800602c <SystemCoreClockUpdate+0xec>)
 8005fce:	6852      	ldr	r2, [r2, #4]
 8005fd0:	0992      	lsrs	r2, r2, #6
 8005fd2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fd6:	fb02 f303 	mul.w	r3, r2, r3
 8005fda:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005fdc:	4b13      	ldr	r3, [pc, #76]	; (800602c <SystemCoreClockUpdate+0xec>)
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	0c1b      	lsrs	r3, r3, #16
 8005fe2:	f003 0303 	and.w	r3, r3, #3
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	005b      	lsls	r3, r3, #1
 8005fea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff4:	4a0e      	ldr	r2, [pc, #56]	; (8006030 <SystemCoreClockUpdate+0xf0>)
 8005ff6:	6013      	str	r3, [r2, #0]
      break;
 8005ff8:	e003      	b.n	8006002 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8005ffa:	4b0d      	ldr	r3, [pc, #52]	; (8006030 <SystemCoreClockUpdate+0xf0>)
 8005ffc:	4a0d      	ldr	r2, [pc, #52]	; (8006034 <SystemCoreClockUpdate+0xf4>)
 8005ffe:	601a      	str	r2, [r3, #0]
      break;
 8006000:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006002:	4b0a      	ldr	r3, [pc, #40]	; (800602c <SystemCoreClockUpdate+0xec>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	091b      	lsrs	r3, r3, #4
 8006008:	f003 030f 	and.w	r3, r3, #15
 800600c:	4a0b      	ldr	r2, [pc, #44]	; (800603c <SystemCoreClockUpdate+0xfc>)
 800600e:	5cd3      	ldrb	r3, [r2, r3]
 8006010:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006012:	4b07      	ldr	r3, [pc, #28]	; (8006030 <SystemCoreClockUpdate+0xf0>)
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	fa22 f303 	lsr.w	r3, r2, r3
 800601c:	4a04      	ldr	r2, [pc, #16]	; (8006030 <SystemCoreClockUpdate+0xf0>)
 800601e:	6013      	str	r3, [r2, #0]
}
 8006020:	bf00      	nop
 8006022:	371c      	adds	r7, #28
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	40023800 	.word	0x40023800
 8006030:	20000058 	.word	0x20000058
 8006034:	00f42400 	.word	0x00f42400
 8006038:	007a1200 	.word	0x007a1200
 800603c:	08052638 	.word	0x08052638

08006040 <W25Q_Reset>:

w25_info_t  w25_info;
char str1[30];
uint8_t buf[10];

void W25Q_Reset (void) {
 8006040:	b580      	push	{r7, lr}
 8006042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8006044:	2200      	movs	r2, #0
 8006046:	2101      	movs	r1, #1
 8006048:	480b      	ldr	r0, [pc, #44]	; (8006078 <W25Q_Reset+0x38>)
 800604a:	f005 fb91 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_ENABLE_RESET;
 800604e:	4b0b      	ldr	r3, [pc, #44]	; (800607c <W25Q_Reset+0x3c>)
 8006050:	2266      	movs	r2, #102	; 0x66
 8006052:	701a      	strb	r2, [r3, #0]
	buf[1] = W25Q_RESET;
 8006054:	4b09      	ldr	r3, [pc, #36]	; (800607c <W25Q_Reset+0x3c>)
 8006056:	2299      	movs	r2, #153	; 0x99
 8006058:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 2, 1000);
 800605a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800605e:	2202      	movs	r2, #2
 8006060:	4906      	ldr	r1, [pc, #24]	; (800607c <W25Q_Reset+0x3c>)
 8006062:	4807      	ldr	r0, [pc, #28]	; (8006080 <W25Q_Reset+0x40>)
 8006064:	f00d f921 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8006068:	2201      	movs	r2, #1
 800606a:	2101      	movs	r1, #1
 800606c:	4802      	ldr	r0, [pc, #8]	; (8006078 <W25Q_Reset+0x38>)
 800606e:	f005 fb7f 	bl	800b770 <HAL_GPIO_WritePin>
}
 8006072:	bf00      	nop
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	40020400 	.word	0x40020400
 800607c:	200009cc 	.word	0x200009cc
 8006080:	20000310 	.word	0x20000310

08006084 <W25Q_Read_Info>:

void W25Q_Read_Info(char* str_info) {
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
	unsigned int id = W25Q_Read_ID();
 800608c:	f000 fcd8 	bl	8006a40 <W25Q_Read_ID>
 8006090:	60f8      	str	r0, [r7, #12]
	sprintf(str_info,"ID:0x%X\n",id);
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	49a4      	ldr	r1, [pc, #656]	; (8006328 <W25Q_Read_Info+0x2a4>)
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f014 fe1e 	bl	801acd8 <siprintf>
	id &= 0x0000FFFF;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	60fb      	str	r3, [r7, #12]
	w25_info.high_cap = 0;
 80060a2:	4ba2      	ldr	r3, [pc, #648]	; (800632c <W25Q_Read_Info+0x2a8>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	77da      	strb	r2, [r3, #31]
	switch(id) {
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80060ae:	3b11      	subs	r3, #17
 80060b0:	2b09      	cmp	r3, #9
 80060b2:	f200 80b6 	bhi.w	8006222 <W25Q_Read_Info+0x19e>
 80060b6:	a201      	add	r2, pc, #4	; (adr r2, 80060bc <W25Q_Read_Info+0x38>)
 80060b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060bc:	08006205 	.word	0x08006205
 80060c0:	080061e7 	.word	0x080061e7
 80060c4:	080061c9 	.word	0x080061c9
 80060c8:	080061ab 	.word	0x080061ab
 80060cc:	0800618d 	.word	0x0800618d
 80060d0:	0800616f 	.word	0x0800616f
 80060d4:	08006151 	.word	0x08006151
 80060d8:	08006131 	.word	0x08006131
 80060dc:	0800610b 	.word	0x0800610b
 80060e0:	080060e5 	.word	0x080060e5
	case 0x401A:
		w25_info.high_cap=1;
 80060e4:	4b91      	ldr	r3, [pc, #580]	; (800632c <W25Q_Read_Info+0x2a8>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=1024;
 80060ea:	4b90      	ldr	r3, [pc, #576]	; (800632c <W25Q_Read_Info+0x2a8>)
 80060ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80060f0:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q512\n");
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f012 fffc 	bl	80190f0 <strlen>
 80060f8:	4602      	mov	r2, r0
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4413      	add	r3, r2
 80060fe:	2214      	movs	r2, #20
 8006100:	498b      	ldr	r1, [pc, #556]	; (8006330 <W25Q_Read_Info+0x2ac>)
 8006102:	4618      	mov	r0, r3
 8006104:	f016 fec8 	bl	801ce98 <memcpy>
		break;
 8006108:	e097      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4019:
		w25_info.high_cap=1;
 800610a:	4b88      	ldr	r3, [pc, #544]	; (800632c <W25Q_Read_Info+0x2a8>)
 800610c:	2201      	movs	r2, #1
 800610e:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=512;
 8006110:	4b86      	ldr	r3, [pc, #536]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006112:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006116:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q256\n");
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f012 ffe9 	bl	80190f0 <strlen>
 800611e:	4602      	mov	r2, r0
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4413      	add	r3, r2
 8006124:	2214      	movs	r2, #20
 8006126:	4983      	ldr	r1, [pc, #524]	; (8006334 <W25Q_Read_Info+0x2b0>)
 8006128:	4618      	mov	r0, r3
 800612a:	f016 feb5 	bl	801ce98 <memcpy>
		break;
 800612e:	e084      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4018:
		w25_info.BlockCount=256;
 8006130:	4b7e      	ldr	r3, [pc, #504]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006132:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006136:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q128\n");
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f012 ffd9 	bl	80190f0 <strlen>
 800613e:	4602      	mov	r2, r0
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4413      	add	r3, r2
 8006144:	2214      	movs	r2, #20
 8006146:	497c      	ldr	r1, [pc, #496]	; (8006338 <W25Q_Read_Info+0x2b4>)
 8006148:	4618      	mov	r0, r3
 800614a:	f016 fea5 	bl	801ce98 <memcpy>
		break;
 800614e:	e074      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4017:
		w25_info.BlockCount=128;
 8006150:	4b76      	ldr	r3, [pc, #472]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006152:	2280      	movs	r2, #128	; 0x80
 8006154:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q64\n");
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f012 ffca 	bl	80190f0 <strlen>
 800615c:	4602      	mov	r2, r0
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4413      	add	r3, r2
 8006162:	2213      	movs	r2, #19
 8006164:	4975      	ldr	r1, [pc, #468]	; (800633c <W25Q_Read_Info+0x2b8>)
 8006166:	4618      	mov	r0, r3
 8006168:	f016 fe96 	bl	801ce98 <memcpy>
		break;
 800616c:	e065      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4016:
		w25_info.BlockCount=64;
 800616e:	4b6f      	ldr	r3, [pc, #444]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006170:	2240      	movs	r2, #64	; 0x40
 8006172:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q32\n");
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f012 ffbb 	bl	80190f0 <strlen>
 800617a:	4602      	mov	r2, r0
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4413      	add	r3, r2
 8006180:	2213      	movs	r2, #19
 8006182:	496f      	ldr	r1, [pc, #444]	; (8006340 <W25Q_Read_Info+0x2bc>)
 8006184:	4618      	mov	r0, r3
 8006186:	f016 fe87 	bl	801ce98 <memcpy>
		break;
 800618a:	e056      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4015:
		w25_info.BlockCount=32;
 800618c:	4b67      	ldr	r3, [pc, #412]	; (800632c <W25Q_Read_Info+0x2a8>)
 800618e:	2220      	movs	r2, #32
 8006190:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q16\n");
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f012 ffac 	bl	80190f0 <strlen>
 8006198:	4602      	mov	r2, r0
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4413      	add	r3, r2
 800619e:	2213      	movs	r2, #19
 80061a0:	4968      	ldr	r1, [pc, #416]	; (8006344 <W25Q_Read_Info+0x2c0>)
 80061a2:	4618      	mov	r0, r3
 80061a4:	f016 fe78 	bl	801ce98 <memcpy>
		break;
 80061a8:	e047      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4014:
		w25_info.BlockCount=16;
 80061aa:	4b60      	ldr	r3, [pc, #384]	; (800632c <W25Q_Read_Info+0x2a8>)
 80061ac:	2210      	movs	r2, #16
 80061ae:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q80\n");
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f012 ff9d 	bl	80190f0 <strlen>
 80061b6:	4602      	mov	r2, r0
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4413      	add	r3, r2
 80061bc:	2213      	movs	r2, #19
 80061be:	4962      	ldr	r1, [pc, #392]	; (8006348 <W25Q_Read_Info+0x2c4>)
 80061c0:	4618      	mov	r0, r3
 80061c2:	f016 fe69 	bl	801ce98 <memcpy>
		break;
 80061c6:	e038      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4013:
		w25_info.BlockCount=8;
 80061c8:	4b58      	ldr	r3, [pc, #352]	; (800632c <W25Q_Read_Info+0x2a8>)
 80061ca:	2208      	movs	r2, #8
 80061cc:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q40\n");
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f012 ff8e 	bl	80190f0 <strlen>
 80061d4:	4602      	mov	r2, r0
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4413      	add	r3, r2
 80061da:	2213      	movs	r2, #19
 80061dc:	495b      	ldr	r1, [pc, #364]	; (800634c <W25Q_Read_Info+0x2c8>)
 80061de:	4618      	mov	r0, r3
 80061e0:	f016 fe5a 	bl	801ce98 <memcpy>
		break;
 80061e4:	e029      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4012:
		w25_info.BlockCount=4;
 80061e6:	4b51      	ldr	r3, [pc, #324]	; (800632c <W25Q_Read_Info+0x2a8>)
 80061e8:	2204      	movs	r2, #4
 80061ea:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q20\n");
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f012 ff7f 	bl	80190f0 <strlen>
 80061f2:	4602      	mov	r2, r0
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4413      	add	r3, r2
 80061f8:	2213      	movs	r2, #19
 80061fa:	4955      	ldr	r1, [pc, #340]	; (8006350 <W25Q_Read_Info+0x2cc>)
 80061fc:	4618      	mov	r0, r3
 80061fe:	f016 fe4b 	bl	801ce98 <memcpy>
		break;
 8006202:	e01a      	b.n	800623a <W25Q_Read_Info+0x1b6>
	case 0x4011:
		w25_info.BlockCount=2;
 8006204:	4b49      	ldr	r3, [pc, #292]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006206:	2202      	movs	r2, #2
 8006208:	615a      	str	r2, [r3, #20]
		strcat(str_info,"W25Q Chip: w25q10\n");
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f012 ff70 	bl	80190f0 <strlen>
 8006210:	4602      	mov	r2, r0
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4413      	add	r3, r2
 8006216:	2213      	movs	r2, #19
 8006218:	494e      	ldr	r1, [pc, #312]	; (8006354 <W25Q_Read_Info+0x2d0>)
 800621a:	4618      	mov	r0, r3
 800621c:	f016 fe3c 	bl	801ce98 <memcpy>
		break;
 8006220:	e00b      	b.n	800623a <W25Q_Read_Info+0x1b6>
	default:
		strcat(str_info,"W25Q Unknown ID\n");
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f012 ff64 	bl	80190f0 <strlen>
 8006228:	4602      	mov	r2, r0
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4413      	add	r3, r2
 800622e:	2211      	movs	r2, #17
 8006230:	4949      	ldr	r1, [pc, #292]	; (8006358 <W25Q_Read_Info+0x2d4>)
 8006232:	4618      	mov	r0, r3
 8006234:	f016 fe30 	bl	801ce98 <memcpy>
		return;
 8006238:	e073      	b.n	8006322 <W25Q_Read_Info+0x29e>
	}
	w25_info.PageSize=256;
 800623a:	4b3c      	ldr	r3, [pc, #240]	; (800632c <W25Q_Read_Info+0x2a8>)
 800623c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006240:	801a      	strh	r2, [r3, #0]
	w25_info.SectorSize=0x1000;
 8006242:	4b3a      	ldr	r3, [pc, #232]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006244:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006248:	609a      	str	r2, [r3, #8]
	w25_info.SectorCount=w25_info.BlockCount*16;
 800624a:	4b38      	ldr	r3, [pc, #224]	; (800632c <W25Q_Read_Info+0x2a8>)
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	4a36      	ldr	r2, [pc, #216]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006252:	60d3      	str	r3, [r2, #12]
	w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 8006254:	4b35      	ldr	r3, [pc, #212]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	4a34      	ldr	r2, [pc, #208]	; (800632c <W25Q_Read_Info+0x2a8>)
 800625a:	6892      	ldr	r2, [r2, #8]
 800625c:	fb02 f303 	mul.w	r3, r2, r3
 8006260:	4a32      	ldr	r2, [pc, #200]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006262:	8812      	ldrh	r2, [r2, #0]
 8006264:	fbb3 f3f2 	udiv	r3, r3, r2
 8006268:	4a30      	ldr	r2, [pc, #192]	; (800632c <W25Q_Read_Info+0x2a8>)
 800626a:	6053      	str	r3, [r2, #4]
	w25_info.BlockSize=w25_info.SectorSize*16;
 800626c:	4b2f      	ldr	r3, [pc, #188]	; (800632c <W25Q_Read_Info+0x2a8>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	011b      	lsls	r3, r3, #4
 8006272:	4a2e      	ldr	r2, [pc, #184]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006274:	6113      	str	r3, [r2, #16]
	w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 8006276:	4b2d      	ldr	r3, [pc, #180]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	4a2c      	ldr	r2, [pc, #176]	; (800632c <W25Q_Read_Info+0x2a8>)
 800627c:	6892      	ldr	r2, [r2, #8]
 800627e:	fb02 f303 	mul.w	r3, r2, r3
 8006282:	0a9b      	lsrs	r3, r3, #10
 8006284:	4a29      	ldr	r2, [pc, #164]	; (800632c <W25Q_Read_Info+0x2a8>)
 8006286:	6193      	str	r3, [r2, #24]
	sprintf(str1,"Page Size: %d Bytes\n",(unsigned int)w25_info.PageSize);
 8006288:	4b28      	ldr	r3, [pc, #160]	; (800632c <W25Q_Read_Info+0x2a8>)
 800628a:	881b      	ldrh	r3, [r3, #0]
 800628c:	461a      	mov	r2, r3
 800628e:	4933      	ldr	r1, [pc, #204]	; (800635c <W25Q_Read_Info+0x2d8>)
 8006290:	4833      	ldr	r0, [pc, #204]	; (8006360 <W25Q_Read_Info+0x2dc>)
 8006292:	f014 fd21 	bl	801acd8 <siprintf>
	strcat(str_info,str1);
 8006296:	4932      	ldr	r1, [pc, #200]	; (8006360 <W25Q_Read_Info+0x2dc>)
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f018 fb29 	bl	801e8f0 <strcat>
	sprintf(str1,"Page Count: %u\n",(unsigned int)w25_info.PageCount);
 800629e:	4b23      	ldr	r3, [pc, #140]	; (800632c <W25Q_Read_Info+0x2a8>)
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	461a      	mov	r2, r3
 80062a4:	492f      	ldr	r1, [pc, #188]	; (8006364 <W25Q_Read_Info+0x2e0>)
 80062a6:	482e      	ldr	r0, [pc, #184]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062a8:	f014 fd16 	bl	801acd8 <siprintf>
	strcat(str_info,str1);
 80062ac:	492c      	ldr	r1, [pc, #176]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f018 fb1e 	bl	801e8f0 <strcat>
	sprintf(str1,"Sector Size: %u Bytes\n",(unsigned int)w25_info.SectorSize);
 80062b4:	4b1d      	ldr	r3, [pc, #116]	; (800632c <W25Q_Read_Info+0x2a8>)
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	461a      	mov	r2, r3
 80062ba:	492b      	ldr	r1, [pc, #172]	; (8006368 <W25Q_Read_Info+0x2e4>)
 80062bc:	4828      	ldr	r0, [pc, #160]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062be:	f014 fd0b 	bl	801acd8 <siprintf>
	strcat(str_info,str1);
 80062c2:	4927      	ldr	r1, [pc, #156]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f018 fb13 	bl	801e8f0 <strcat>
	sprintf(str1,"Sector Count: %u\r\n",(unsigned int)w25_info.SectorCount);
 80062ca:	4b18      	ldr	r3, [pc, #96]	; (800632c <W25Q_Read_Info+0x2a8>)
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	461a      	mov	r2, r3
 80062d0:	4926      	ldr	r1, [pc, #152]	; (800636c <W25Q_Read_Info+0x2e8>)
 80062d2:	4823      	ldr	r0, [pc, #140]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062d4:	f014 fd00 	bl	801acd8 <siprintf>
	strcat(str_info,str1);
 80062d8:	4921      	ldr	r1, [pc, #132]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f018 fb08 	bl	801e8f0 <strcat>
	sprintf(str1,"Block Size: %u Bytes\n",(unsigned int)w25_info.BlockSize);
 80062e0:	4b12      	ldr	r3, [pc, #72]	; (800632c <W25Q_Read_Info+0x2a8>)
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	461a      	mov	r2, r3
 80062e6:	4922      	ldr	r1, [pc, #136]	; (8006370 <W25Q_Read_Info+0x2ec>)
 80062e8:	481d      	ldr	r0, [pc, #116]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062ea:	f014 fcf5 	bl	801acd8 <siprintf>
	strcat(str_info,str1);
 80062ee:	491c      	ldr	r1, [pc, #112]	; (8006360 <W25Q_Read_Info+0x2dc>)
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f018 fafd 	bl	801e8f0 <strcat>
	sprintf(str1,"Block Count: %u\n",(unsigned int)w25_info.BlockCount);
 80062f6:	4b0d      	ldr	r3, [pc, #52]	; (800632c <W25Q_Read_Info+0x2a8>)
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	461a      	mov	r2, r3
 80062fc:	491d      	ldr	r1, [pc, #116]	; (8006374 <W25Q_Read_Info+0x2f0>)
 80062fe:	4818      	ldr	r0, [pc, #96]	; (8006360 <W25Q_Read_Info+0x2dc>)
 8006300:	f014 fcea 	bl	801acd8 <siprintf>
	strcat(str_info,str1);
 8006304:	4916      	ldr	r1, [pc, #88]	; (8006360 <W25Q_Read_Info+0x2dc>)
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f018 faf2 	bl	801e8f0 <strcat>
	sprintf(str1,"Capacity: %u KB\n",(unsigned int)w25_info.NumKB);
 800630c:	4b07      	ldr	r3, [pc, #28]	; (800632c <W25Q_Read_Info+0x2a8>)
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	461a      	mov	r2, r3
 8006312:	4919      	ldr	r1, [pc, #100]	; (8006378 <W25Q_Read_Info+0x2f4>)
 8006314:	4812      	ldr	r0, [pc, #72]	; (8006360 <W25Q_Read_Info+0x2dc>)
 8006316:	f014 fcdf 	bl	801acd8 <siprintf>
	strcat(str_info,str1);
 800631a:	4911      	ldr	r1, [pc, #68]	; (8006360 <W25Q_Read_Info+0x2dc>)
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f018 fae7 	bl	801e8f0 <strcat>
}
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	08052754 	.word	0x08052754
 800632c:	20000988 	.word	0x20000988
 8006330:	08052760 	.word	0x08052760
 8006334:	08052774 	.word	0x08052774
 8006338:	08052788 	.word	0x08052788
 800633c:	0805279c 	.word	0x0805279c
 8006340:	080527b0 	.word	0x080527b0
 8006344:	080527c4 	.word	0x080527c4
 8006348:	080527d8 	.word	0x080527d8
 800634c:	080527ec 	.word	0x080527ec
 8006350:	08052800 	.word	0x08052800
 8006354:	08052814 	.word	0x08052814
 8006358:	08052828 	.word	0x08052828
 800635c:	0805283c 	.word	0x0805283c
 8006360:	200009ac 	.word	0x200009ac
 8006364:	08052854 	.word	0x08052854
 8006368:	08052864 	.word	0x08052864
 800636c:	0805287c 	.word	0x0805287c
 8006370:	08052890 	.word	0x08052890
 8006374:	080528a8 	.word	0x080528a8
 8006378:	080528bc 	.word	0x080528bc

0800637c <W25_Write_Enable>:

void W25_Write_Enable(void) {
 800637c:	b580      	push	{r7, lr}
 800637e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8006380:	2200      	movs	r2, #0
 8006382:	2101      	movs	r1, #1
 8006384:	4809      	ldr	r0, [pc, #36]	; (80063ac <W25_Write_Enable+0x30>)
 8006386:	f005 f9f3 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_WRITE_ENABLE;
 800638a:	4b09      	ldr	r3, [pc, #36]	; (80063b0 <W25_Write_Enable+0x34>)
 800638c:	2206      	movs	r2, #6
 800638e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 8006390:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006394:	2201      	movs	r2, #1
 8006396:	4906      	ldr	r1, [pc, #24]	; (80063b0 <W25_Write_Enable+0x34>)
 8006398:	4806      	ldr	r0, [pc, #24]	; (80063b4 <W25_Write_Enable+0x38>)
 800639a:	f00c ff86 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 800639e:	2201      	movs	r2, #1
 80063a0:	2101      	movs	r1, #1
 80063a2:	4802      	ldr	r0, [pc, #8]	; (80063ac <W25_Write_Enable+0x30>)
 80063a4:	f005 f9e4 	bl	800b770 <HAL_GPIO_WritePin>
}
 80063a8:	bf00      	nop
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	40020400 	.word	0x40020400
 80063b0:	200009cc 	.word	0x200009cc
 80063b4:	20000310 	.word	0x20000310

080063b8 <W25_Write_Disable>:

void W25_Write_Disable(void) {
 80063b8:	b580      	push	{r7, lr}
 80063ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 80063bc:	2200      	movs	r2, #0
 80063be:	2101      	movs	r1, #1
 80063c0:	4809      	ldr	r0, [pc, #36]	; (80063e8 <W25_Write_Disable+0x30>)
 80063c2:	f005 f9d5 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_WRITE_DISABLE;
 80063c6:	4b09      	ldr	r3, [pc, #36]	; (80063ec <W25_Write_Disable+0x34>)
 80063c8:	2204      	movs	r2, #4
 80063ca:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 80063cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063d0:	2201      	movs	r2, #1
 80063d2:	4906      	ldr	r1, [pc, #24]	; (80063ec <W25_Write_Disable+0x34>)
 80063d4:	4806      	ldr	r0, [pc, #24]	; (80063f0 <W25_Write_Disable+0x38>)
 80063d6:	f00c ff68 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 80063da:	2201      	movs	r2, #1
 80063dc:	2101      	movs	r1, #1
 80063de:	4802      	ldr	r0, [pc, #8]	; (80063e8 <W25_Write_Disable+0x30>)
 80063e0:	f005 f9c6 	bl	800b770 <HAL_GPIO_WritePin>
}
 80063e4:	bf00      	nop
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	40020400 	.word	0x40020400
 80063ec:	200009cc 	.word	0x200009cc
 80063f0:	20000310 	.word	0x20000310

080063f4 <W25_Set_Block_Protect>:

void W25_Set_Block_Protect(uint8_t val) {
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	4603      	mov	r3, r0
 80063fc:	71fb      	strb	r3, [r7, #7]
	buf[0] = 0x50;
 80063fe:	4b1a      	ldr	r3, [pc, #104]	; (8006468 <W25_Set_Block_Protect+0x74>)
 8006400:	2250      	movs	r2, #80	; 0x50
 8006402:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8006404:	2200      	movs	r2, #0
 8006406:	2101      	movs	r1, #1
 8006408:	4818      	ldr	r0, [pc, #96]	; (800646c <W25_Set_Block_Protect+0x78>)
 800640a:	f005 f9b1 	bl	800b770 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 800640e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006412:	2201      	movs	r2, #1
 8006414:	4914      	ldr	r1, [pc, #80]	; (8006468 <W25_Set_Block_Protect+0x74>)
 8006416:	4816      	ldr	r0, [pc, #88]	; (8006470 <W25_Set_Block_Protect+0x7c>)
 8006418:	f00c ff47 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 800641c:	2201      	movs	r2, #1
 800641e:	2101      	movs	r1, #1
 8006420:	4812      	ldr	r0, [pc, #72]	; (800646c <W25_Set_Block_Protect+0x78>)
 8006422:	f005 f9a5 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_WRITE_STATUS_1;
 8006426:	4b10      	ldr	r3, [pc, #64]	; (8006468 <W25_Set_Block_Protect+0x74>)
 8006428:	2201      	movs	r2, #1
 800642a:	701a      	strb	r2, [r3, #0]
	buf[1] = ((val & 0x0F) << 2);
 800642c:	79fb      	ldrb	r3, [r7, #7]
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	b2db      	uxtb	r3, r3
 8006432:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8006436:	b2da      	uxtb	r2, r3
 8006438:	4b0b      	ldr	r3, [pc, #44]	; (8006468 <W25_Set_Block_Protect+0x74>)
 800643a:	705a      	strb	r2, [r3, #1]
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 800643c:	2200      	movs	r2, #0
 800643e:	2101      	movs	r1, #1
 8006440:	480a      	ldr	r0, [pc, #40]	; (800646c <W25_Set_Block_Protect+0x78>)
 8006442:	f005 f995 	bl	800b770 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&W25Q_SPI, buf, 2, 1000);
 8006446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800644a:	2202      	movs	r2, #2
 800644c:	4906      	ldr	r1, [pc, #24]	; (8006468 <W25_Set_Block_Protect+0x74>)
 800644e:	4808      	ldr	r0, [pc, #32]	; (8006470 <W25_Set_Block_Protect+0x7c>)
 8006450:	f00c ff2b 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8006454:	2201      	movs	r2, #1
 8006456:	2101      	movs	r1, #1
 8006458:	4804      	ldr	r0, [pc, #16]	; (800646c <W25_Set_Block_Protect+0x78>)
 800645a:	f005 f989 	bl	800b770 <HAL_GPIO_WritePin>
}
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	200009cc 	.word	0x200009cc
 800646c:	40020400 	.word	0x40020400
 8006470:	20000310 	.word	0x20000310

08006474 <W25_Wait_Write_End>:

void W25_Wait_Write_End(void) {
 8006474:	b580      	push	{r7, lr}
 8006476:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 8006478:	2001      	movs	r0, #1
 800647a:	f000 fdad 	bl	8006fd8 <HAL_Delay>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 800647e:	2200      	movs	r2, #0
 8006480:	2101      	movs	r1, #1
 8006482:	4815      	ldr	r0, [pc, #84]	; (80064d8 <W25_Wait_Write_End+0x64>)
 8006484:	f005 f974 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_READ_STATUS_1;
 8006488:	4b14      	ldr	r3, [pc, #80]	; (80064dc <W25_Wait_Write_End+0x68>)
 800648a:	2205      	movs	r2, #5
 800648c:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 800648e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006492:	2201      	movs	r2, #1
 8006494:	4911      	ldr	r1, [pc, #68]	; (80064dc <W25_Wait_Write_End+0x68>)
 8006496:	4812      	ldr	r0, [pc, #72]	; (80064e0 <W25_Wait_Write_End+0x6c>)
 8006498:	f00c ff07 	bl	80132aa <HAL_SPI_Transmit>
	do {
		HAL_SPI_Receive (&W25Q_SPI, buf, 1, 1000);
 800649c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80064a0:	2201      	movs	r2, #1
 80064a2:	490e      	ldr	r1, [pc, #56]	; (80064dc <W25_Wait_Write_End+0x68>)
 80064a4:	480e      	ldr	r0, [pc, #56]	; (80064e0 <W25_Wait_Write_End+0x6c>)
 80064a6:	f00d f83c 	bl	8013522 <HAL_SPI_Receive>
		w25_info.StatusRegister1 = buf[0];
 80064aa:	4b0c      	ldr	r3, [pc, #48]	; (80064dc <W25_Wait_Write_End+0x68>)
 80064ac:	781a      	ldrb	r2, [r3, #0]
 80064ae:	4b0d      	ldr	r3, [pc, #52]	; (80064e4 <W25_Wait_Write_End+0x70>)
 80064b0:	f883 2020 	strb.w	r2, [r3, #32]
		HAL_Delay(1);
 80064b4:	2001      	movs	r0, #1
 80064b6:	f000 fd8f 	bl	8006fd8 <HAL_Delay>
	}
	while((w25_info.StatusRegister1 & 0x01) == 0x01);
 80064ba:	4b0a      	ldr	r3, [pc, #40]	; (80064e4 <W25_Wait_Write_End+0x70>)
 80064bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064c0:	f003 0301 	and.w	r3, r3, #1
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1e9      	bne.n	800649c <W25_Wait_Write_End+0x28>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 80064c8:	2201      	movs	r2, #1
 80064ca:	2101      	movs	r1, #1
 80064cc:	4802      	ldr	r0, [pc, #8]	; (80064d8 <W25_Wait_Write_End+0x64>)
 80064ce:	f005 f94f 	bl	800b770 <HAL_GPIO_WritePin>
}
 80064d2:	bf00      	nop
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	40020400 	.word	0x40020400
 80064dc:	200009cc 	.word	0x200009cc
 80064e0:	20000310 	.word	0x20000310
 80064e4:	20000988 	.word	0x20000988

080064e8 <W25_Erase_Sector>:

void W25_Erase_Sector(uint32_t addr) {
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
	W25_Wait_Write_End();
 80064f0:	f7ff ffc0 	bl	8006474 <W25_Wait_Write_End>
	W25_Set_Block_Protect(0x00);
 80064f4:	2000      	movs	r0, #0
 80064f6:	f7ff ff7d 	bl	80063f4 <W25_Set_Block_Protect>
	addr = addr * w25_info.SectorSize;
 80064fa:	4b2a      	ldr	r3, [pc, #168]	; (80065a4 <W25_Erase_Sector+0xbc>)
 80064fc:	689a      	ldr	r2, [r3, #8]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	fb02 f303 	mul.w	r3, r2, r3
 8006504:	607b      	str	r3, [r7, #4]
	W25_Write_Enable();
 8006506:	f7ff ff39 	bl	800637c <W25_Write_Enable>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 800650a:	2200      	movs	r2, #0
 800650c:	2101      	movs	r1, #1
 800650e:	4826      	ldr	r0, [pc, #152]	; (80065a8 <W25_Erase_Sector+0xc0>)
 8006510:	f005 f92e 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_SECTOR_ERASE;
 8006514:	4b25      	ldr	r3, [pc, #148]	; (80065ac <W25_Erase_Sector+0xc4>)
 8006516:	2220      	movs	r2, #32
 8006518:	701a      	strb	r2, [r3, #0]
	if(w25_info.high_cap)
 800651a:	4b22      	ldr	r3, [pc, #136]	; (80065a4 <W25_Erase_Sector+0xbc>)
 800651c:	7fdb      	ldrb	r3, [r3, #31]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d01a      	beq.n	8006558 <W25_Erase_Sector+0x70>
	{
		buf[1] = (addr >> 24) & 0xFF;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	0e1b      	lsrs	r3, r3, #24
 8006526:	b2da      	uxtb	r2, r3
 8006528:	4b20      	ldr	r3, [pc, #128]	; (80065ac <W25_Erase_Sector+0xc4>)
 800652a:	705a      	strb	r2, [r3, #1]
		buf[2] = (addr >> 16) & 0xFF;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	0c1b      	lsrs	r3, r3, #16
 8006530:	b2da      	uxtb	r2, r3
 8006532:	4b1e      	ldr	r3, [pc, #120]	; (80065ac <W25_Erase_Sector+0xc4>)
 8006534:	709a      	strb	r2, [r3, #2]
		buf[3] = (addr >> 8) & 0xFF;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	0a1b      	lsrs	r3, r3, #8
 800653a:	b2da      	uxtb	r2, r3
 800653c:	4b1b      	ldr	r3, [pc, #108]	; (80065ac <W25_Erase_Sector+0xc4>)
 800653e:	70da      	strb	r2, [r3, #3]
		buf[4] = addr & 0xFF;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	b2da      	uxtb	r2, r3
 8006544:	4b19      	ldr	r3, [pc, #100]	; (80065ac <W25_Erase_Sector+0xc4>)
 8006546:	711a      	strb	r2, [r3, #4]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 5, 1000);
 8006548:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800654c:	2205      	movs	r2, #5
 800654e:	4917      	ldr	r1, [pc, #92]	; (80065ac <W25_Erase_Sector+0xc4>)
 8006550:	4817      	ldr	r0, [pc, #92]	; (80065b0 <W25_Erase_Sector+0xc8>)
 8006552:	f00c feaa 	bl	80132aa <HAL_SPI_Transmit>
 8006556:	e014      	b.n	8006582 <W25_Erase_Sector+0x9a>
	}
	else
	{
		buf[1] = (addr >> 16) & 0xFF;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	0c1b      	lsrs	r3, r3, #16
 800655c:	b2da      	uxtb	r2, r3
 800655e:	4b13      	ldr	r3, [pc, #76]	; (80065ac <W25_Erase_Sector+0xc4>)
 8006560:	705a      	strb	r2, [r3, #1]
		buf[2] = (addr >> 8) & 0xFF;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	0a1b      	lsrs	r3, r3, #8
 8006566:	b2da      	uxtb	r2, r3
 8006568:	4b10      	ldr	r3, [pc, #64]	; (80065ac <W25_Erase_Sector+0xc4>)
 800656a:	709a      	strb	r2, [r3, #2]
		buf[3] = addr & 0xFF;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	b2da      	uxtb	r2, r3
 8006570:	4b0e      	ldr	r3, [pc, #56]	; (80065ac <W25_Erase_Sector+0xc4>)
 8006572:	70da      	strb	r2, [r3, #3]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 4, 1000);
 8006574:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006578:	2204      	movs	r2, #4
 800657a:	490c      	ldr	r1, [pc, #48]	; (80065ac <W25_Erase_Sector+0xc4>)
 800657c:	480c      	ldr	r0, [pc, #48]	; (80065b0 <W25_Erase_Sector+0xc8>)
 800657e:	f00c fe94 	bl	80132aa <HAL_SPI_Transmit>
	}
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8006582:	2201      	movs	r2, #1
 8006584:	2101      	movs	r1, #1
 8006586:	4808      	ldr	r0, [pc, #32]	; (80065a8 <W25_Erase_Sector+0xc0>)
 8006588:	f005 f8f2 	bl	800b770 <HAL_GPIO_WritePin>
	W25_Wait_Write_End();
 800658c:	f7ff ff72 	bl	8006474 <W25_Wait_Write_End>
	W25_Write_Disable();
 8006590:	f7ff ff12 	bl	80063b8 <W25_Write_Disable>
	W25_Set_Block_Protect(0x0F);
 8006594:	200f      	movs	r0, #15
 8006596:	f7ff ff2d 	bl	80063f4 <W25_Set_Block_Protect>
}
 800659a:	bf00      	nop
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20000988 	.word	0x20000988
 80065a8:	40020400 	.word	0x40020400
 80065ac:	200009cc 	.word	0x200009cc
 80065b0:	20000310 	.word	0x20000310

080065b4 <W25_Erase_Block>:

void W25_Erase_Block(uint32_t addr) {
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
	W25_Wait_Write_End();
 80065bc:	f7ff ff5a 	bl	8006474 <W25_Wait_Write_End>
	W25_Set_Block_Protect(0x00);
 80065c0:	2000      	movs	r0, #0
 80065c2:	f7ff ff17 	bl	80063f4 <W25_Set_Block_Protect>
	addr = addr * w25_info.BlockSize;
 80065c6:	4b2a      	ldr	r3, [pc, #168]	; (8006670 <W25_Erase_Block+0xbc>)
 80065c8:	691a      	ldr	r2, [r3, #16]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	fb02 f303 	mul.w	r3, r2, r3
 80065d0:	607b      	str	r3, [r7, #4]
	W25_Write_Enable();
 80065d2:	f7ff fed3 	bl	800637c <W25_Write_Enable>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 80065d6:	2200      	movs	r2, #0
 80065d8:	2101      	movs	r1, #1
 80065da:	4826      	ldr	r0, [pc, #152]	; (8006674 <W25_Erase_Block+0xc0>)
 80065dc:	f005 f8c8 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_BLOCK_ERASE;
 80065e0:	4b25      	ldr	r3, [pc, #148]	; (8006678 <W25_Erase_Block+0xc4>)
 80065e2:	22d8      	movs	r2, #216	; 0xd8
 80065e4:	701a      	strb	r2, [r3, #0]
	if(w25_info.high_cap)
 80065e6:	4b22      	ldr	r3, [pc, #136]	; (8006670 <W25_Erase_Block+0xbc>)
 80065e8:	7fdb      	ldrb	r3, [r3, #31]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d01a      	beq.n	8006624 <W25_Erase_Block+0x70>
	{
		buf[1] = (addr >> 24) & 0xFF;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	0e1b      	lsrs	r3, r3, #24
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	4b20      	ldr	r3, [pc, #128]	; (8006678 <W25_Erase_Block+0xc4>)
 80065f6:	705a      	strb	r2, [r3, #1]
		buf[2] = (addr >> 16) & 0xFF;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	0c1b      	lsrs	r3, r3, #16
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	4b1e      	ldr	r3, [pc, #120]	; (8006678 <W25_Erase_Block+0xc4>)
 8006600:	709a      	strb	r2, [r3, #2]
		buf[3] = (addr >> 8) & 0xFF;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	0a1b      	lsrs	r3, r3, #8
 8006606:	b2da      	uxtb	r2, r3
 8006608:	4b1b      	ldr	r3, [pc, #108]	; (8006678 <W25_Erase_Block+0xc4>)
 800660a:	70da      	strb	r2, [r3, #3]
		buf[4] = addr & 0xFF;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	b2da      	uxtb	r2, r3
 8006610:	4b19      	ldr	r3, [pc, #100]	; (8006678 <W25_Erase_Block+0xc4>)
 8006612:	711a      	strb	r2, [r3, #4]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 5, 1000);
 8006614:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006618:	2205      	movs	r2, #5
 800661a:	4917      	ldr	r1, [pc, #92]	; (8006678 <W25_Erase_Block+0xc4>)
 800661c:	4817      	ldr	r0, [pc, #92]	; (800667c <W25_Erase_Block+0xc8>)
 800661e:	f00c fe44 	bl	80132aa <HAL_SPI_Transmit>
 8006622:	e014      	b.n	800664e <W25_Erase_Block+0x9a>
	}
	else
	{
		buf[1] = (addr >> 16) & 0xFF;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	0c1b      	lsrs	r3, r3, #16
 8006628:	b2da      	uxtb	r2, r3
 800662a:	4b13      	ldr	r3, [pc, #76]	; (8006678 <W25_Erase_Block+0xc4>)
 800662c:	705a      	strb	r2, [r3, #1]
		buf[2] = (addr >> 8) & 0xFF;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	0a1b      	lsrs	r3, r3, #8
 8006632:	b2da      	uxtb	r2, r3
 8006634:	4b10      	ldr	r3, [pc, #64]	; (8006678 <W25_Erase_Block+0xc4>)
 8006636:	709a      	strb	r2, [r3, #2]
		buf[3] = addr & 0xFF;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	b2da      	uxtb	r2, r3
 800663c:	4b0e      	ldr	r3, [pc, #56]	; (8006678 <W25_Erase_Block+0xc4>)
 800663e:	70da      	strb	r2, [r3, #3]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 4, 1000);
 8006640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006644:	2204      	movs	r2, #4
 8006646:	490c      	ldr	r1, [pc, #48]	; (8006678 <W25_Erase_Block+0xc4>)
 8006648:	480c      	ldr	r0, [pc, #48]	; (800667c <W25_Erase_Block+0xc8>)
 800664a:	f00c fe2e 	bl	80132aa <HAL_SPI_Transmit>
	}
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 800664e:	2201      	movs	r2, #1
 8006650:	2101      	movs	r1, #1
 8006652:	4808      	ldr	r0, [pc, #32]	; (8006674 <W25_Erase_Block+0xc0>)
 8006654:	f005 f88c 	bl	800b770 <HAL_GPIO_WritePin>
	W25_Wait_Write_End();
 8006658:	f7ff ff0c 	bl	8006474 <W25_Wait_Write_End>
	W25_Write_Disable();
 800665c:	f7ff feac 	bl	80063b8 <W25_Write_Disable>
	W25_Set_Block_Protect(0x0F);
 8006660:	200f      	movs	r0, #15
 8006662:	f7ff fec7 	bl	80063f4 <W25_Set_Block_Protect>
}
 8006666:	bf00      	nop
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	20000988 	.word	0x20000988
 8006674:	40020400 	.word	0x40020400
 8006678:	200009cc 	.word	0x200009cc
 800667c:	20000310 	.word	0x20000310

08006680 <W25_Erase_Chip>:

void W25_Erase_Chip(void) {
 8006680:	b580      	push	{r7, lr}
 8006682:	af00      	add	r7, sp, #0
	W25_Wait_Write_End();
 8006684:	f7ff fef6 	bl	8006474 <W25_Wait_Write_End>
	W25_Set_Block_Protect(0x00);
 8006688:	2000      	movs	r0, #0
 800668a:	f7ff feb3 	bl	80063f4 <W25_Set_Block_Protect>
	W25_Write_Enable();
 800668e:	f7ff fe75 	bl	800637c <W25_Write_Enable>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8006692:	2200      	movs	r2, #0
 8006694:	2101      	movs	r1, #1
 8006696:	480d      	ldr	r0, [pc, #52]	; (80066cc <W25_Erase_Chip+0x4c>)
 8006698:	f005 f86a 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_CHIP_ERASE;
 800669c:	4b0c      	ldr	r3, [pc, #48]	; (80066d0 <W25_Erase_Chip+0x50>)
 800669e:	22c7      	movs	r2, #199	; 0xc7
 80066a0:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 80066a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066a6:	2201      	movs	r2, #1
 80066a8:	4909      	ldr	r1, [pc, #36]	; (80066d0 <W25_Erase_Chip+0x50>)
 80066aa:	480a      	ldr	r0, [pc, #40]	; (80066d4 <W25_Erase_Chip+0x54>)
 80066ac:	f00c fdfd 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 80066b0:	2201      	movs	r2, #1
 80066b2:	2101      	movs	r1, #1
 80066b4:	4805      	ldr	r0, [pc, #20]	; (80066cc <W25_Erase_Chip+0x4c>)
 80066b6:	f005 f85b 	bl	800b770 <HAL_GPIO_WritePin>
	W25_Wait_Write_End();
 80066ba:	f7ff fedb 	bl	8006474 <W25_Wait_Write_End>
	W25_Write_Disable();
 80066be:	f7ff fe7b 	bl	80063b8 <W25_Write_Disable>
	W25_Set_Block_Protect(0x0F);
 80066c2:	200f      	movs	r0, #15
 80066c4:	f7ff fe96 	bl	80063f4 <W25_Set_Block_Protect>
}
 80066c8:	bf00      	nop
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	40020400 	.word	0x40020400
 80066d0:	200009cc 	.word	0x200009cc
 80066d4:	20000310 	.word	0x20000310

080066d8 <W25_Write_Data>:

void W25_Write_Data(uint32_t addr, uint8_t* data, uint32_t sz) {
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	607a      	str	r2, [r7, #4]
	W25_Wait_Write_End();
 80066e4:	f7ff fec6 	bl	8006474 <W25_Wait_Write_End>
	W25_Set_Block_Protect(0x00);
 80066e8:	2000      	movs	r0, #0
 80066ea:	f7ff fe83 	bl	80063f4 <W25_Set_Block_Protect>
	W25_Write_Enable();
 80066ee:	f7ff fe45 	bl	800637c <W25_Write_Enable>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 80066f2:	2200      	movs	r2, #0
 80066f4:	2101      	movs	r1, #1
 80066f6:	4829      	ldr	r0, [pc, #164]	; (800679c <W25_Write_Data+0xc4>)
 80066f8:	f005 f83a 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_PAGE_PROGRAMM;
 80066fc:	4b28      	ldr	r3, [pc, #160]	; (80067a0 <W25_Write_Data+0xc8>)
 80066fe:	2202      	movs	r2, #2
 8006700:	701a      	strb	r2, [r3, #0]
	if(w25_info.high_cap)
 8006702:	4b28      	ldr	r3, [pc, #160]	; (80067a4 <W25_Write_Data+0xcc>)
 8006704:	7fdb      	ldrb	r3, [r3, #31]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d01a      	beq.n	8006740 <W25_Write_Data+0x68>
	{
		buf[1] = (addr >> 24) & 0xFF;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	0e1b      	lsrs	r3, r3, #24
 800670e:	b2da      	uxtb	r2, r3
 8006710:	4b23      	ldr	r3, [pc, #140]	; (80067a0 <W25_Write_Data+0xc8>)
 8006712:	705a      	strb	r2, [r3, #1]
		buf[2] = (addr >> 16) & 0xFF;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	0c1b      	lsrs	r3, r3, #16
 8006718:	b2da      	uxtb	r2, r3
 800671a:	4b21      	ldr	r3, [pc, #132]	; (80067a0 <W25_Write_Data+0xc8>)
 800671c:	709a      	strb	r2, [r3, #2]
		buf[3] = (addr >> 8) & 0xFF;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	0a1b      	lsrs	r3, r3, #8
 8006722:	b2da      	uxtb	r2, r3
 8006724:	4b1e      	ldr	r3, [pc, #120]	; (80067a0 <W25_Write_Data+0xc8>)
 8006726:	70da      	strb	r2, [r3, #3]
		buf[4] = addr & 0xFF;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	b2da      	uxtb	r2, r3
 800672c:	4b1c      	ldr	r3, [pc, #112]	; (80067a0 <W25_Write_Data+0xc8>)
 800672e:	711a      	strb	r2, [r3, #4]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 5, 1000);
 8006730:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006734:	2205      	movs	r2, #5
 8006736:	491a      	ldr	r1, [pc, #104]	; (80067a0 <W25_Write_Data+0xc8>)
 8006738:	481b      	ldr	r0, [pc, #108]	; (80067a8 <W25_Write_Data+0xd0>)
 800673a:	f00c fdb6 	bl	80132aa <HAL_SPI_Transmit>
 800673e:	e014      	b.n	800676a <W25_Write_Data+0x92>
	}
	else
	{
		buf[1] = (addr >> 16) & 0xFF;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	0c1b      	lsrs	r3, r3, #16
 8006744:	b2da      	uxtb	r2, r3
 8006746:	4b16      	ldr	r3, [pc, #88]	; (80067a0 <W25_Write_Data+0xc8>)
 8006748:	705a      	strb	r2, [r3, #1]
		buf[2] = (addr >> 8) & 0xFF;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	0a1b      	lsrs	r3, r3, #8
 800674e:	b2da      	uxtb	r2, r3
 8006750:	4b13      	ldr	r3, [pc, #76]	; (80067a0 <W25_Write_Data+0xc8>)
 8006752:	709a      	strb	r2, [r3, #2]
		buf[3] = addr & 0xFF;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	b2da      	uxtb	r2, r3
 8006758:	4b11      	ldr	r3, [pc, #68]	; (80067a0 <W25_Write_Data+0xc8>)
 800675a:	70da      	strb	r2, [r3, #3]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 4, 1000);
 800675c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006760:	2204      	movs	r2, #4
 8006762:	490f      	ldr	r1, [pc, #60]	; (80067a0 <W25_Write_Data+0xc8>)
 8006764:	4810      	ldr	r0, [pc, #64]	; (80067a8 <W25_Write_Data+0xd0>)
 8006766:	f00c fda0 	bl	80132aa <HAL_SPI_Transmit>
	}
	HAL_SPI_Transmit (&W25Q_SPI, data, sz, 1000);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	b29a      	uxth	r2, r3
 800676e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006772:	68b9      	ldr	r1, [r7, #8]
 8006774:	480c      	ldr	r0, [pc, #48]	; (80067a8 <W25_Write_Data+0xd0>)
 8006776:	f00c fd98 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 800677a:	2201      	movs	r2, #1
 800677c:	2101      	movs	r1, #1
 800677e:	4807      	ldr	r0, [pc, #28]	; (800679c <W25_Write_Data+0xc4>)
 8006780:	f004 fff6 	bl	800b770 <HAL_GPIO_WritePin>
	W25_Wait_Write_End();
 8006784:	f7ff fe76 	bl	8006474 <W25_Wait_Write_End>
	W25_Write_Disable();
 8006788:	f7ff fe16 	bl	80063b8 <W25_Write_Disable>
	W25_Set_Block_Protect(0x0F);
 800678c:	200f      	movs	r0, #15
 800678e:	f7ff fe31 	bl	80063f4 <W25_Set_Block_Protect>
}
 8006792:	bf00      	nop
 8006794:	3710      	adds	r7, #16
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	40020400 	.word	0x40020400
 80067a0:	200009cc 	.word	0x200009cc
 80067a4:	20000988 	.word	0x20000988
 80067a8:	20000310 	.word	0x20000310

080067ac <W25_Write_Page>:

void W25_Write_Page(uint8_t* data, uint32_t page_addr, uint32_t offset, uint32_t sz) {
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
 80067b8:	603b      	str	r3, [r7, #0]
	if(sz > w25_info.PageSize)
 80067ba:	4b3d      	ldr	r3, [pc, #244]	; (80068b0 <W25_Write_Page+0x104>)
 80067bc:	881b      	ldrh	r3, [r3, #0]
 80067be:	461a      	mov	r2, r3
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d902      	bls.n	80067cc <W25_Write_Page+0x20>
		sz=w25_info.PageSize;
 80067c6:	4b3a      	ldr	r3, [pc, #232]	; (80068b0 <W25_Write_Page+0x104>)
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	603b      	str	r3, [r7, #0]
	if((offset+sz) > w25_info.PageSize)
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	4413      	add	r3, r2
 80067d2:	4a37      	ldr	r2, [pc, #220]	; (80068b0 <W25_Write_Page+0x104>)
 80067d4:	8812      	ldrh	r2, [r2, #0]
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d905      	bls.n	80067e6 <W25_Write_Page+0x3a>
		sz = w25_info.PageSize - offset;
 80067da:	4b35      	ldr	r3, [pc, #212]	; (80068b0 <W25_Write_Page+0x104>)
 80067dc:	881b      	ldrh	r3, [r3, #0]
 80067de:	461a      	mov	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	603b      	str	r3, [r7, #0]
	page_addr = page_addr * w25_info.PageSize + offset;
 80067e6:	4b32      	ldr	r3, [pc, #200]	; (80068b0 <W25_Write_Page+0x104>)
 80067e8:	881b      	ldrh	r3, [r3, #0]
 80067ea:	461a      	mov	r2, r3
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	fb02 f303 	mul.w	r3, r2, r3
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	4413      	add	r3, r2
 80067f6:	60bb      	str	r3, [r7, #8]

	W25_Wait_Write_End();
 80067f8:	f7ff fe3c 	bl	8006474 <W25_Wait_Write_End>
	W25_Set_Block_Protect(0x00);
 80067fc:	2000      	movs	r0, #0
 80067fe:	f7ff fdf9 	bl	80063f4 <W25_Set_Block_Protect>
	W25_Write_Enable();
 8006802:	f7ff fdbb 	bl	800637c <W25_Write_Enable>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8006806:	2200      	movs	r2, #0
 8006808:	2101      	movs	r1, #1
 800680a:	482a      	ldr	r0, [pc, #168]	; (80068b4 <W25_Write_Page+0x108>)
 800680c:	f004 ffb0 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_PAGE_PROGRAMM;
 8006810:	4b29      	ldr	r3, [pc, #164]	; (80068b8 <W25_Write_Page+0x10c>)
 8006812:	2202      	movs	r2, #2
 8006814:	701a      	strb	r2, [r3, #0]
	if(w25_info.high_cap)
 8006816:	4b26      	ldr	r3, [pc, #152]	; (80068b0 <W25_Write_Page+0x104>)
 8006818:	7fdb      	ldrb	r3, [r3, #31]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d01a      	beq.n	8006854 <W25_Write_Page+0xa8>
	{
		buf[1] = (page_addr >> 24) & 0xFF;
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	0e1b      	lsrs	r3, r3, #24
 8006822:	b2da      	uxtb	r2, r3
 8006824:	4b24      	ldr	r3, [pc, #144]	; (80068b8 <W25_Write_Page+0x10c>)
 8006826:	705a      	strb	r2, [r3, #1]
		buf[2] = (page_addr >> 16) & 0xFF;
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	0c1b      	lsrs	r3, r3, #16
 800682c:	b2da      	uxtb	r2, r3
 800682e:	4b22      	ldr	r3, [pc, #136]	; (80068b8 <W25_Write_Page+0x10c>)
 8006830:	709a      	strb	r2, [r3, #2]
		buf[3] = (page_addr >> 8) & 0xFF;
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	0a1b      	lsrs	r3, r3, #8
 8006836:	b2da      	uxtb	r2, r3
 8006838:	4b1f      	ldr	r3, [pc, #124]	; (80068b8 <W25_Write_Page+0x10c>)
 800683a:	70da      	strb	r2, [r3, #3]
		buf[4] = page_addr & 0xFF;
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	b2da      	uxtb	r2, r3
 8006840:	4b1d      	ldr	r3, [pc, #116]	; (80068b8 <W25_Write_Page+0x10c>)
 8006842:	711a      	strb	r2, [r3, #4]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 5, 1000);
 8006844:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006848:	2205      	movs	r2, #5
 800684a:	491b      	ldr	r1, [pc, #108]	; (80068b8 <W25_Write_Page+0x10c>)
 800684c:	481b      	ldr	r0, [pc, #108]	; (80068bc <W25_Write_Page+0x110>)
 800684e:	f00c fd2c 	bl	80132aa <HAL_SPI_Transmit>
 8006852:	e014      	b.n	800687e <W25_Write_Page+0xd2>
	}
	else
	{
		buf[1] = (page_addr >> 16) & 0xFF;
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	0c1b      	lsrs	r3, r3, #16
 8006858:	b2da      	uxtb	r2, r3
 800685a:	4b17      	ldr	r3, [pc, #92]	; (80068b8 <W25_Write_Page+0x10c>)
 800685c:	705a      	strb	r2, [r3, #1]
		buf[2] = (page_addr >> 8) & 0xFF;
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	0a1b      	lsrs	r3, r3, #8
 8006862:	b2da      	uxtb	r2, r3
 8006864:	4b14      	ldr	r3, [pc, #80]	; (80068b8 <W25_Write_Page+0x10c>)
 8006866:	709a      	strb	r2, [r3, #2]
		buf[3] = page_addr & 0xFF;
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	b2da      	uxtb	r2, r3
 800686c:	4b12      	ldr	r3, [pc, #72]	; (80068b8 <W25_Write_Page+0x10c>)
 800686e:	70da      	strb	r2, [r3, #3]
		HAL_SPI_Transmit (&W25Q_SPI, buf, 4, 1000);
 8006870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006874:	2204      	movs	r2, #4
 8006876:	4910      	ldr	r1, [pc, #64]	; (80068b8 <W25_Write_Page+0x10c>)
 8006878:	4810      	ldr	r0, [pc, #64]	; (80068bc <W25_Write_Page+0x110>)
 800687a:	f00c fd16 	bl	80132aa <HAL_SPI_Transmit>
	}
	HAL_SPI_Transmit (&W25Q_SPI, data, sz, 1000);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	b29a      	uxth	r2, r3
 8006882:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006886:	68f9      	ldr	r1, [r7, #12]
 8006888:	480c      	ldr	r0, [pc, #48]	; (80068bc <W25_Write_Page+0x110>)
 800688a:	f00c fd0e 	bl	80132aa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 800688e:	2201      	movs	r2, #1
 8006890:	2101      	movs	r1, #1
 8006892:	4808      	ldr	r0, [pc, #32]	; (80068b4 <W25_Write_Page+0x108>)
 8006894:	f004 ff6c 	bl	800b770 <HAL_GPIO_WritePin>
	W25_Wait_Write_End();
 8006898:	f7ff fdec 	bl	8006474 <W25_Wait_Write_End>
	W25_Write_Disable();
 800689c:	f7ff fd8c 	bl	80063b8 <W25_Write_Disable>
	W25_Set_Block_Protect(0x0F);
 80068a0:	200f      	movs	r0, #15
 80068a2:	f7ff fda7 	bl	80063f4 <W25_Set_Block_Protect>
}
 80068a6:	bf00      	nop
 80068a8:	3710      	adds	r7, #16
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	20000988 	.word	0x20000988
 80068b4:	40020400 	.word	0x40020400
 80068b8:	200009cc 	.word	0x200009cc
 80068bc:	20000310 	.word	0x20000310

080068c0 <W25Q_Read_Data>:

void W25Q_Read_Data(uint32_t addr, uint8_t* data, uint32_t sz) {
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 80068cc:	2200      	movs	r2, #0
 80068ce:	2101      	movs	r1, #1
 80068d0:	4815      	ldr	r0, [pc, #84]	; (8006928 <W25Q_Read_Data+0x68>)
 80068d2:	f004 ff4d 	bl	800b770 <HAL_GPIO_WritePin>
	buf[0] = W25Q_READ;
 80068d6:	4b15      	ldr	r3, [pc, #84]	; (800692c <W25Q_Read_Data+0x6c>)
 80068d8:	2203      	movs	r2, #3
 80068da:	701a      	strb	r2, [r3, #0]
	buf[1] = (addr >> 16) & 0xFF;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	0c1b      	lsrs	r3, r3, #16
 80068e0:	b2da      	uxtb	r2, r3
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <W25Q_Read_Data+0x6c>)
 80068e4:	705a      	strb	r2, [r3, #1]
	buf[2] = (addr >> 8) & 0xFF;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	0a1b      	lsrs	r3, r3, #8
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	4b0f      	ldr	r3, [pc, #60]	; (800692c <W25Q_Read_Data+0x6c>)
 80068ee:	709a      	strb	r2, [r3, #2]
	buf[3] = addr & 0xFF;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	b2da      	uxtb	r2, r3
 80068f4:	4b0d      	ldr	r3, [pc, #52]	; (800692c <W25Q_Read_Data+0x6c>)
 80068f6:	70da      	strb	r2, [r3, #3]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 4, 1000);
 80068f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068fc:	2204      	movs	r2, #4
 80068fe:	490b      	ldr	r1, [pc, #44]	; (800692c <W25Q_Read_Data+0x6c>)
 8006900:	480b      	ldr	r0, [pc, #44]	; (8006930 <W25Q_Read_Data+0x70>)
 8006902:	f00c fcd2 	bl	80132aa <HAL_SPI_Transmit>
	HAL_SPI_Receive (&W25Q_SPI, data, sz, 1000);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	b29a      	uxth	r2, r3
 800690a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800690e:	68b9      	ldr	r1, [r7, #8]
 8006910:	4807      	ldr	r0, [pc, #28]	; (8006930 <W25Q_Read_Data+0x70>)
 8006912:	f00c fe06 	bl	8013522 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8006916:	2201      	movs	r2, #1
 8006918:	2101      	movs	r1, #1
 800691a:	4803      	ldr	r0, [pc, #12]	; (8006928 <W25Q_Read_Data+0x68>)
 800691c:	f004 ff28 	bl	800b770 <HAL_GPIO_WritePin>
}
 8006920:	bf00      	nop
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	40020400 	.word	0x40020400
 800692c:	200009cc 	.word	0x200009cc
 8006930:	20000310 	.word	0x20000310

08006934 <W25_Read_Page>:

void W25_Read_Page(uint8_t* data, uint32_t page_addr, uint32_t offset, uint32_t sz) {
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	607a      	str	r2, [r7, #4]
 8006940:	603b      	str	r3, [r7, #0]
	if(sz > w25_info.PageSize)
 8006942:	4b3b      	ldr	r3, [pc, #236]	; (8006a30 <W25_Read_Page+0xfc>)
 8006944:	881b      	ldrh	r3, [r3, #0]
 8006946:	461a      	mov	r2, r3
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	4293      	cmp	r3, r2
 800694c:	d902      	bls.n	8006954 <W25_Read_Page+0x20>
		sz=w25_info.PageSize;
 800694e:	4b38      	ldr	r3, [pc, #224]	; (8006a30 <W25_Read_Page+0xfc>)
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	603b      	str	r3, [r7, #0]
	if((offset+sz) > w25_info.PageSize)
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	4413      	add	r3, r2
 800695a:	4a35      	ldr	r2, [pc, #212]	; (8006a30 <W25_Read_Page+0xfc>)
 800695c:	8812      	ldrh	r2, [r2, #0]
 800695e:	4293      	cmp	r3, r2
 8006960:	d905      	bls.n	800696e <W25_Read_Page+0x3a>
		sz = w25_info.PageSize - offset;
 8006962:	4b33      	ldr	r3, [pc, #204]	; (8006a30 <W25_Read_Page+0xfc>)
 8006964:	881b      	ldrh	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	603b      	str	r3, [r7, #0]
	page_addr = page_addr * w25_info.PageSize + offset;
 800696e:	4b30      	ldr	r3, [pc, #192]	; (8006a30 <W25_Read_Page+0xfc>)
 8006970:	881b      	ldrh	r3, [r3, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	fb02 f303 	mul.w	r3, r2, r3
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	4413      	add	r3, r2
 800697e:	60bb      	str	r3, [r7, #8]
	buf[0] = W25Q_FAST_READ;
 8006980:	4b2c      	ldr	r3, [pc, #176]	; (8006a34 <W25_Read_Page+0x100>)
 8006982:	220b      	movs	r2, #11
 8006984:	701a      	strb	r2, [r3, #0]
	if(w25_info.high_cap)
 8006986:	4b2a      	ldr	r3, [pc, #168]	; (8006a30 <W25_Read_Page+0xfc>)
 8006988:	7fdb      	ldrb	r3, [r3, #31]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d022      	beq.n	80069d4 <W25_Read_Page+0xa0>
	{
		buf[1] = (page_addr >> 24) & 0xFF;
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	0e1b      	lsrs	r3, r3, #24
 8006992:	b2da      	uxtb	r2, r3
 8006994:	4b27      	ldr	r3, [pc, #156]	; (8006a34 <W25_Read_Page+0x100>)
 8006996:	705a      	strb	r2, [r3, #1]
		buf[2] = (page_addr >> 16) & 0xFF;
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	0c1b      	lsrs	r3, r3, #16
 800699c:	b2da      	uxtb	r2, r3
 800699e:	4b25      	ldr	r3, [pc, #148]	; (8006a34 <W25_Read_Page+0x100>)
 80069a0:	709a      	strb	r2, [r3, #2]
		buf[3] = (page_addr >> 8) & 0xFF;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	0a1b      	lsrs	r3, r3, #8
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	4b22      	ldr	r3, [pc, #136]	; (8006a34 <W25_Read_Page+0x100>)
 80069aa:	70da      	strb	r2, [r3, #3]
		buf[4] = page_addr & 0xFF;
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	b2da      	uxtb	r2, r3
 80069b0:	4b20      	ldr	r3, [pc, #128]	; (8006a34 <W25_Read_Page+0x100>)
 80069b2:	711a      	strb	r2, [r3, #4]
		buf[5] = 0;
 80069b4:	4b1f      	ldr	r3, [pc, #124]	; (8006a34 <W25_Read_Page+0x100>)
 80069b6:	2200      	movs	r2, #0
 80069b8:	715a      	strb	r2, [r3, #5]
		HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 80069ba:	2200      	movs	r2, #0
 80069bc:	2101      	movs	r1, #1
 80069be:	481e      	ldr	r0, [pc, #120]	; (8006a38 <W25_Read_Page+0x104>)
 80069c0:	f004 fed6 	bl	800b770 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit (&W25Q_SPI, buf, 6, 1000);
 80069c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80069c8:	2206      	movs	r2, #6
 80069ca:	491a      	ldr	r1, [pc, #104]	; (8006a34 <W25_Read_Page+0x100>)
 80069cc:	481b      	ldr	r0, [pc, #108]	; (8006a3c <W25_Read_Page+0x108>)
 80069ce:	f00c fc6c 	bl	80132aa <HAL_SPI_Transmit>
 80069d2:	e01c      	b.n	8006a0e <W25_Read_Page+0xda>
	}
	else
	{
		buf[1] = (page_addr >> 16) & 0xFF;
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	0c1b      	lsrs	r3, r3, #16
 80069d8:	b2da      	uxtb	r2, r3
 80069da:	4b16      	ldr	r3, [pc, #88]	; (8006a34 <W25_Read_Page+0x100>)
 80069dc:	705a      	strb	r2, [r3, #1]
		buf[2] = (page_addr >> 8) & 0xFF;
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	0a1b      	lsrs	r3, r3, #8
 80069e2:	b2da      	uxtb	r2, r3
 80069e4:	4b13      	ldr	r3, [pc, #76]	; (8006a34 <W25_Read_Page+0x100>)
 80069e6:	709a      	strb	r2, [r3, #2]
		buf[3] = page_addr & 0xFF;
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	4b11      	ldr	r3, [pc, #68]	; (8006a34 <W25_Read_Page+0x100>)
 80069ee:	70da      	strb	r2, [r3, #3]
		buf[4] = 0;
 80069f0:	4b10      	ldr	r3, [pc, #64]	; (8006a34 <W25_Read_Page+0x100>)
 80069f2:	2200      	movs	r2, #0
 80069f4:	711a      	strb	r2, [r3, #4]
		HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 80069f6:	2200      	movs	r2, #0
 80069f8:	2101      	movs	r1, #1
 80069fa:	480f      	ldr	r0, [pc, #60]	; (8006a38 <W25_Read_Page+0x104>)
 80069fc:	f004 feb8 	bl	800b770 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit (&W25Q_SPI, buf, 5, 1000);
 8006a00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a04:	2205      	movs	r2, #5
 8006a06:	490b      	ldr	r1, [pc, #44]	; (8006a34 <W25_Read_Page+0x100>)
 8006a08:	480c      	ldr	r0, [pc, #48]	; (8006a3c <W25_Read_Page+0x108>)
 8006a0a:	f00c fc4e 	bl	80132aa <HAL_SPI_Transmit>
	}
	HAL_SPI_Receive (&W25Q_SPI, data, sz, 1000);
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a16:	68f9      	ldr	r1, [r7, #12]
 8006a18:	4808      	ldr	r0, [pc, #32]	; (8006a3c <W25_Read_Page+0x108>)
 8006a1a:	f00c fd82 	bl	8013522 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8006a1e:	2201      	movs	r2, #1
 8006a20:	2101      	movs	r1, #1
 8006a22:	4805      	ldr	r0, [pc, #20]	; (8006a38 <W25_Read_Page+0x104>)
 8006a24:	f004 fea4 	bl	800b770 <HAL_GPIO_WritePin>
}
 8006a28:	bf00      	nop
 8006a2a:	3710      	adds	r7, #16
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	20000988 	.word	0x20000988
 8006a34:	200009cc 	.word	0x200009cc
 8006a38:	40020400 	.word	0x40020400
 8006a3c:	20000310 	.word	0x20000310

08006a40 <W25Q_Read_ID>:

uint32_t W25Q_Read_ID(void) {
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
	uint8_t dt[4];
	buf[0] = W25Q_GET_JEDEC_ID;
 8006a46:	4b13      	ldr	r3, [pc, #76]	; (8006a94 <W25Q_Read_ID+0x54>)
 8006a48:	229f      	movs	r2, #159	; 0x9f
 8006a4a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	2101      	movs	r1, #1
 8006a50:	4811      	ldr	r0, [pc, #68]	; (8006a98 <W25Q_Read_ID+0x58>)
 8006a52:	f004 fe8d 	bl	800b770 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 8006a56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	490d      	ldr	r1, [pc, #52]	; (8006a94 <W25Q_Read_ID+0x54>)
 8006a5e:	480f      	ldr	r0, [pc, #60]	; (8006a9c <W25Q_Read_ID+0x5c>)
 8006a60:	f00c fc23 	bl	80132aa <HAL_SPI_Transmit>
	HAL_SPI_Receive (&W25Q_SPI, dt, 3, 1000);
 8006a64:	1d39      	adds	r1, r7, #4
 8006a66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a6a:	2203      	movs	r2, #3
 8006a6c:	480b      	ldr	r0, [pc, #44]	; (8006a9c <W25Q_Read_ID+0x5c>)
 8006a6e:	f00c fd58 	bl	8013522 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8006a72:	2201      	movs	r2, #1
 8006a74:	2101      	movs	r1, #1
 8006a76:	4808      	ldr	r0, [pc, #32]	; (8006a98 <W25Q_Read_ID+0x58>)
 8006a78:	f004 fe7a 	bl	800b770 <HAL_GPIO_WritePin>
	return (dt[0] << 16) | (dt[1] << 8) | dt[2];
 8006a7c:	793b      	ldrb	r3, [r7, #4]
 8006a7e:	041a      	lsls	r2, r3, #16
 8006a80:	797b      	ldrb	r3, [r7, #5]
 8006a82:	021b      	lsls	r3, r3, #8
 8006a84:	4313      	orrs	r3, r2
 8006a86:	79ba      	ldrb	r2, [r7, #6]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	bf00      	nop
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3708      	adds	r7, #8
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	200009cc 	.word	0x200009cc
 8006a98:	40020400 	.word	0x40020400
 8006a9c:	20000310 	.word	0x20000310

08006aa0 <W25Q_Init>:

void W25Q_Init(void) {
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
	unsigned int id = W25Q_Read_ID();
 8006aa6:	f7ff ffcb 	bl	8006a40 <W25Q_Read_ID>
 8006aaa:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 8006aac:	2064      	movs	r0, #100	; 0x64
 8006aae:	f000 fa93 	bl	8006fd8 <HAL_Delay>
	W25Q_Reset();
 8006ab2:	f7ff fac5 	bl	8006040 <W25Q_Reset>
	HAL_Delay(100);
 8006ab6:	2064      	movs	r0, #100	; 0x64
 8006ab8:	f000 fa8e 	bl	8006fd8 <HAL_Delay>
	id &= 0x0000ffff;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	607b      	str	r3, [r7, #4]
	w25_info.high_cap = 0;
 8006ac2:	4b3f      	ldr	r3, [pc, #252]	; (8006bc0 <W25Q_Init+0x120>)
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	77da      	strb	r2, [r3, #31]
	switch(id)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8006ace:	3b11      	subs	r3, #17
 8006ad0:	2b09      	cmp	r3, #9
 8006ad2:	d870      	bhi.n	8006bb6 <W25Q_Init+0x116>
 8006ad4:	a201      	add	r2, pc, #4	; (adr r2, 8006adc <W25Q_Init+0x3c>)
 8006ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ada:	bf00      	nop
 8006adc:	08006b5f 	.word	0x08006b5f
 8006ae0:	08006b57 	.word	0x08006b57
 8006ae4:	08006b4f 	.word	0x08006b4f
 8006ae8:	08006b47 	.word	0x08006b47
 8006aec:	08006b3f 	.word	0x08006b3f
 8006af0:	08006b37 	.word	0x08006b37
 8006af4:	08006b2f 	.word	0x08006b2f
 8006af8:	08006b25 	.word	0x08006b25
 8006afc:	08006b15 	.word	0x08006b15
 8006b00:	08006b05 	.word	0x08006b05
	{
	case 0x401A:
		w25_info.high_cap=1;
 8006b04:	4b2e      	ldr	r3, [pc, #184]	; (8006bc0 <W25Q_Init+0x120>)
 8006b06:	2201      	movs	r2, #1
 8006b08:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=1024;
 8006b0a:	4b2d      	ldr	r3, [pc, #180]	; (8006bc0 <W25Q_Init+0x120>)
 8006b0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006b10:	615a      	str	r2, [r3, #20]
		break;
 8006b12:	e028      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4019:
		w25_info.high_cap=1;
 8006b14:	4b2a      	ldr	r3, [pc, #168]	; (8006bc0 <W25Q_Init+0x120>)
 8006b16:	2201      	movs	r2, #1
 8006b18:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=512;
 8006b1a:	4b29      	ldr	r3, [pc, #164]	; (8006bc0 <W25Q_Init+0x120>)
 8006b1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b20:	615a      	str	r2, [r3, #20]
		break;
 8006b22:	e020      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4018:
		w25_info.BlockCount=256;
 8006b24:	4b26      	ldr	r3, [pc, #152]	; (8006bc0 <W25Q_Init+0x120>)
 8006b26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006b2a:	615a      	str	r2, [r3, #20]
		break;
 8006b2c:	e01b      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4017:
		w25_info.BlockCount=128;
 8006b2e:	4b24      	ldr	r3, [pc, #144]	; (8006bc0 <W25Q_Init+0x120>)
 8006b30:	2280      	movs	r2, #128	; 0x80
 8006b32:	615a      	str	r2, [r3, #20]
		break;
 8006b34:	e017      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4016:
		w25_info.BlockCount=64;
 8006b36:	4b22      	ldr	r3, [pc, #136]	; (8006bc0 <W25Q_Init+0x120>)
 8006b38:	2240      	movs	r2, #64	; 0x40
 8006b3a:	615a      	str	r2, [r3, #20]
		break;
 8006b3c:	e013      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4015:
		w25_info.BlockCount=32;
 8006b3e:	4b20      	ldr	r3, [pc, #128]	; (8006bc0 <W25Q_Init+0x120>)
 8006b40:	2220      	movs	r2, #32
 8006b42:	615a      	str	r2, [r3, #20]
		break;
 8006b44:	e00f      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4014:
		w25_info.BlockCount=16;
 8006b46:	4b1e      	ldr	r3, [pc, #120]	; (8006bc0 <W25Q_Init+0x120>)
 8006b48:	2210      	movs	r2, #16
 8006b4a:	615a      	str	r2, [r3, #20]
		break;
 8006b4c:	e00b      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4013:
		w25_info.BlockCount=8;
 8006b4e:	4b1c      	ldr	r3, [pc, #112]	; (8006bc0 <W25Q_Init+0x120>)
 8006b50:	2208      	movs	r2, #8
 8006b52:	615a      	str	r2, [r3, #20]
		break;
 8006b54:	e007      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4012:
		w25_info.BlockCount=4;
 8006b56:	4b1a      	ldr	r3, [pc, #104]	; (8006bc0 <W25Q_Init+0x120>)
 8006b58:	2204      	movs	r2, #4
 8006b5a:	615a      	str	r2, [r3, #20]
		break;
 8006b5c:	e003      	b.n	8006b66 <W25Q_Init+0xc6>
	case 0x4011:
		w25_info.BlockCount=2;
 8006b5e:	4b18      	ldr	r3, [pc, #96]	; (8006bc0 <W25Q_Init+0x120>)
 8006b60:	2202      	movs	r2, #2
 8006b62:	615a      	str	r2, [r3, #20]
		break;
 8006b64:	bf00      	nop
	default:
		return;
	}
	w25_info.PageSize=256;
 8006b66:	4b16      	ldr	r3, [pc, #88]	; (8006bc0 <W25Q_Init+0x120>)
 8006b68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006b6c:	801a      	strh	r2, [r3, #0]
	w25_info.SectorSize=0x1000;
 8006b6e:	4b14      	ldr	r3, [pc, #80]	; (8006bc0 <W25Q_Init+0x120>)
 8006b70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006b74:	609a      	str	r2, [r3, #8]
	w25_info.SectorCount=w25_info.BlockCount*16;
 8006b76:	4b12      	ldr	r3, [pc, #72]	; (8006bc0 <W25Q_Init+0x120>)
 8006b78:	695b      	ldr	r3, [r3, #20]
 8006b7a:	011b      	lsls	r3, r3, #4
 8006b7c:	4a10      	ldr	r2, [pc, #64]	; (8006bc0 <W25Q_Init+0x120>)
 8006b7e:	60d3      	str	r3, [r2, #12]
	w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 8006b80:	4b0f      	ldr	r3, [pc, #60]	; (8006bc0 <W25Q_Init+0x120>)
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	4a0e      	ldr	r2, [pc, #56]	; (8006bc0 <W25Q_Init+0x120>)
 8006b86:	6892      	ldr	r2, [r2, #8]
 8006b88:	fb02 f303 	mul.w	r3, r2, r3
 8006b8c:	4a0c      	ldr	r2, [pc, #48]	; (8006bc0 <W25Q_Init+0x120>)
 8006b8e:	8812      	ldrh	r2, [r2, #0]
 8006b90:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b94:	4a0a      	ldr	r2, [pc, #40]	; (8006bc0 <W25Q_Init+0x120>)
 8006b96:	6053      	str	r3, [r2, #4]
	w25_info.BlockSize=w25_info.SectorSize*16;
 8006b98:	4b09      	ldr	r3, [pc, #36]	; (8006bc0 <W25Q_Init+0x120>)
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	011b      	lsls	r3, r3, #4
 8006b9e:	4a08      	ldr	r2, [pc, #32]	; (8006bc0 <W25Q_Init+0x120>)
 8006ba0:	6113      	str	r3, [r2, #16]
	w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 8006ba2:	4b07      	ldr	r3, [pc, #28]	; (8006bc0 <W25Q_Init+0x120>)
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	4a06      	ldr	r2, [pc, #24]	; (8006bc0 <W25Q_Init+0x120>)
 8006ba8:	6892      	ldr	r2, [r2, #8]
 8006baa:	fb02 f303 	mul.w	r3, r2, r3
 8006bae:	0a9b      	lsrs	r3, r3, #10
 8006bb0:	4a03      	ldr	r2, [pc, #12]	; (8006bc0 <W25Q_Init+0x120>)
 8006bb2:	6193      	str	r3, [r2, #24]
 8006bb4:	e000      	b.n	8006bb8 <W25Q_Init+0x118>
		return;
 8006bb6:	bf00      	nop
}
 8006bb8:	3708      	adds	r7, #8
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20000988 	.word	0x20000988

08006bc4 <remap>:
#include "xpt2046.h"

extern SPI_HandleTypeDef XPT2046_SPI;

inline static float remap(float x, float in_min, float in_max, float out_min, float out_max)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	ed87 0a05 	vstr	s0, [r7, #20]
 8006bce:	edc7 0a04 	vstr	s1, [r7, #16]
 8006bd2:	ed87 1a03 	vstr	s2, [r7, #12]
 8006bd6:	edc7 1a02 	vstr	s3, [r7, #8]
 8006bda:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8006bde:	ed97 7a05 	vldr	s14, [r7, #20]
 8006be2:	edd7 7a04 	vldr	s15, [r7, #16]
 8006be6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006bea:	edd7 6a01 	vldr	s13, [r7, #4]
 8006bee:	edd7 7a02 	vldr	s15, [r7, #8]
 8006bf2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006bf6:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006bfa:	ed97 7a03 	vldr	s14, [r7, #12]
 8006bfe:	edd7 7a04 	vldr	s15, [r7, #16]
 8006c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006c0e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8006c12:	eeb0 0a67 	vmov.f32	s0, s15
 8006c16:	371c      	adds	r7, #28
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <XPT2046_Init>:

void XPT2046_Init(void)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	af00      	add	r7, sp, #0
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&XPT2046_SPI, (uint8_t*)XPT2046_ADDR_I, 1, 1000);
 8006c24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c28:	2201      	movs	r2, #1
 8006c2a:	2180      	movs	r1, #128	; 0x80
 8006c2c:	4809      	ldr	r0, [pc, #36]	; (8006c54 <XPT2046_Init+0x34>)
 8006c2e:	f00c fb3c 	bl	80132aa <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 8006c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c36:	2201      	movs	r2, #1
 8006c38:	2100      	movs	r1, #0
 8006c3a:	4806      	ldr	r0, [pc, #24]	; (8006c54 <XPT2046_Init+0x34>)
 8006c3c:	f00c fb35 	bl	80132aa <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 8006c40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c44:	2201      	movs	r2, #1
 8006c46:	2100      	movs	r1, #0
 8006c48:	4802      	ldr	r0, [pc, #8]	; (8006c54 <XPT2046_Init+0x34>)
 8006c4a:	f00c fb2e 	bl	80132aa <HAL_SPI_Transmit>
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
}
 8006c4e:	bf00      	nop
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20000368 	.word	0x20000368

08006c58 <getRaw>:

uint16_t getRaw(uint8_t address)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	4603      	mov	r3, r0
 8006c60:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	uint16_t LSB, MSB;
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_Delay(1);
 8006c62:	2001      	movs	r0, #1
 8006c64:	f000 f9b8 	bl	8006fd8 <HAL_Delay>
	HAL_SPI_Transmit(&XPT2046_SPI, &address, 1, 1000);
 8006c68:	1df9      	adds	r1, r7, #7
 8006c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c6e:	2201      	movs	r2, #1
 8006c70:	4814      	ldr	r0, [pc, #80]	; (8006cc4 <getRaw+0x6c>)
 8006c72:	f00c fb1a 	bl	80132aa <HAL_SPI_Transmit>
	address = 0x00;
 8006c76:	2300      	movs	r3, #0
 8006c78:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 8006c7a:	f107 020b 	add.w	r2, r7, #11
 8006c7e:	1df9      	adds	r1, r7, #7
 8006c80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	2301      	movs	r3, #1
 8006c88:	480e      	ldr	r0, [pc, #56]	; (8006cc4 <getRaw+0x6c>)
 8006c8a:	f00c fd5b 	bl	8013744 <HAL_SPI_TransmitReceive>
	MSB = data;   
 8006c8e:	7afb      	ldrb	r3, [r7, #11]
 8006c90:	81fb      	strh	r3, [r7, #14]
	address = 0x00;
 8006c92:	2300      	movs	r3, #0
 8006c94:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 8006c96:	f107 020b 	add.w	r2, r7, #11
 8006c9a:	1df9      	adds	r1, r7, #7
 8006c9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4807      	ldr	r0, [pc, #28]	; (8006cc4 <getRaw+0x6c>)
 8006ca6:	f00c fd4d 	bl	8013744 <HAL_SPI_TransmitReceive>
	LSB = data;
 8006caa:	7afb      	ldrb	r3, [r7, #11]
 8006cac:	81bb      	strh	r3, [r7, #12]
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
	return ((MSB << 8) | (LSB)) >> 3;
 8006cae:	89fb      	ldrh	r3, [r7, #14]
 8006cb0:	021a      	lsls	r2, r3, #8
 8006cb2:	89bb      	ldrh	r3, [r7, #12]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	10db      	asrs	r3, r3, #3
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	bf00      	nop
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	20000368 	.word	0x20000368

08006cc8 <X>:

inline static uint16_t X(void)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
	uint16_t x;
	x = (uint16_t) remap(getRaw(XPT2046_ADDR_X), RAW_MIN_X, RAW_MAX_X, OUT_MIN_X, OUT_MAX_X);
 8006cce:	20d0      	movs	r0, #208	; 0xd0
 8006cd0:	f7ff ffc2 	bl	8006c58 <getRaw>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	ee07 3a90 	vmov	s15, r3
 8006cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cde:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8006d2c <X+0x64>
 8006ce2:	eddf 1a13 	vldr	s3, [pc, #76]	; 8006d30 <X+0x68>
 8006ce6:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8006d34 <X+0x6c>
 8006cea:	eddf 0a13 	vldr	s1, [pc, #76]	; 8006d38 <X+0x70>
 8006cee:	eeb0 0a67 	vmov.f32	s0, s15
 8006cf2:	f7ff ff67 	bl	8006bc4 <remap>
 8006cf6:	eef0 7a40 	vmov.f32	s15, s0
 8006cfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cfe:	ee17 3a90 	vmov	r3, s15
 8006d02:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_X) x = OUT_MAX_X - x;
 8006d04:	88fb      	ldrh	r3, [r7, #6]
 8006d06:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 8006d0a:	3303      	adds	r3, #3
 8006d0c:	80fb      	strh	r3, [r7, #6]
	if (x > OUT_MIN_X && x < OUT_MAX_X) return x;
 8006d0e:	88fb      	ldrh	r3, [r7, #6]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d006      	beq.n	8006d22 <X+0x5a>
 8006d14:	88fb      	ldrh	r3, [r7, #6]
 8006d16:	f240 321e 	movw	r2, #798	; 0x31e
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d801      	bhi.n	8006d22 <X+0x5a>
 8006d1e:	88fb      	ldrh	r3, [r7, #6]
 8006d20:	e000      	b.n	8006d24 <X+0x5c>
	else return 0;
 8006d22:	2300      	movs	r3, #0
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	4447c000 	.word	0x4447c000
 8006d30:	00000000 	.word	0x00000000
 8006d34:	457a0000 	.word	0x457a0000
 8006d38:	43480000 	.word	0x43480000

08006d3c <Y>:

inline static uint16_t Y(void)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
	uint16_t y;
	y = (uint16_t) remap(getRaw(XPT2046_ADDR_Y), RAW_MIN_Y, RAW_MAX_Y, OUT_MIN_Y, OUT_MAX_Y);
 8006d42:	2090      	movs	r0, #144	; 0x90
 8006d44:	f7ff ff88 	bl	8006c58 <getRaw>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	ee07 3a90 	vmov	s15, r3
 8006d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d52:	ed9f 2a10 	vldr	s4, [pc, #64]	; 8006d94 <Y+0x58>
 8006d56:	eddf 1a10 	vldr	s3, [pc, #64]	; 8006d98 <Y+0x5c>
 8006d5a:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8006d9c <Y+0x60>
 8006d5e:	eddf 0a10 	vldr	s1, [pc, #64]	; 8006da0 <Y+0x64>
 8006d62:	eeb0 0a67 	vmov.f32	s0, s15
 8006d66:	f7ff ff2d 	bl	8006bc4 <remap>
 8006d6a:	eef0 7a40 	vmov.f32	s15, s0
 8006d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d72:	ee17 3a90 	vmov	r3, s15
 8006d76:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_Y) y = OUT_MAX_Y - y;
	if (y > OUT_MIN_Y && y < OUT_MAX_Y) return y;
 8006d78:	88fb      	ldrh	r3, [r7, #6]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d005      	beq.n	8006d8a <Y+0x4e>
 8006d7e:	88fb      	ldrh	r3, [r7, #6]
 8006d80:	f5b3 7fef 	cmp.w	r3, #478	; 0x1de
 8006d84:	d801      	bhi.n	8006d8a <Y+0x4e>
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	e000      	b.n	8006d8c <Y+0x50>
	else return 0;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	43ef8000 	.word	0x43ef8000
 8006d98:	00000000 	.word	0x00000000
 8006d9c:	456d8000 	.word	0x456d8000
 8006da0:	43480000 	.word	0x43480000

08006da4 <getX>:

uint16_t getX(void)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t x[2] = { 1, 2 };
 8006daa:	4b0a      	ldr	r3, [pc, #40]	; (8006dd4 <getX+0x30>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	607b      	str	r3, [r7, #4]
		while (x[0] != x[1])
 8006db0:	e007      	b.n	8006dc2 <getX+0x1e>
		{
			if (XPT2046_REVERSED) { x[0] = Y(); x[1] = Y(); }
			else { x[0] = X(); x[1] = X(); }
 8006db2:	f7ff ff89 	bl	8006cc8 <X>
 8006db6:	4603      	mov	r3, r0
 8006db8:	80bb      	strh	r3, [r7, #4]
 8006dba:	f7ff ff85 	bl	8006cc8 <X>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	80fb      	strh	r3, [r7, #6]
		while (x[0] != x[1])
 8006dc2:	88ba      	ldrh	r2, [r7, #4]
 8006dc4:	88fb      	ldrh	r3, [r7, #6]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d1f3      	bne.n	8006db2 <getX+0xe>
		}
		return x[0];
 8006dca:	88bb      	ldrh	r3, [r7, #4]
	} 
	else if (XPT2046_REVERSED) return Y(); else return X();
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3708      	adds	r7, #8
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	08052650 	.word	0x08052650

08006dd8 <getY>:

uint16_t getY(void)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t y[2] = { 1, 2 };
 8006dde:	4b0a      	ldr	r3, [pc, #40]	; (8006e08 <getY+0x30>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	607b      	str	r3, [r7, #4]
		while (y[0] != y[1])
 8006de4:	e007      	b.n	8006df6 <getY+0x1e>
		{
			if (XPT2046_REVERSED) { y[0] = X(); y[1] = X(); }
			else { y[0] = Y(); y[1] = Y(); }
 8006de6:	f7ff ffa9 	bl	8006d3c <Y>
 8006dea:	4603      	mov	r3, r0
 8006dec:	80bb      	strh	r3, [r7, #4]
 8006dee:	f7ff ffa5 	bl	8006d3c <Y>
 8006df2:	4603      	mov	r3, r0
 8006df4:	80fb      	strh	r3, [r7, #6]
		while (y[0] != y[1])
 8006df6:	88ba      	ldrh	r2, [r7, #4]
 8006df8:	88fb      	ldrh	r3, [r7, #6]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d1f3      	bne.n	8006de6 <getY+0xe>
		}
		return y[0];
 8006dfe:	88bb      	ldrh	r3, [r7, #4]
	}
	else if (XPT2046_REVERSED) return X(); else return Y();
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3708      	adds	r7, #8
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	08052650 	.word	0x08052650

08006e0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006e10:	4b0e      	ldr	r3, [pc, #56]	; (8006e4c <HAL_Init+0x40>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a0d      	ldr	r2, [pc, #52]	; (8006e4c <HAL_Init+0x40>)
 8006e16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006e1c:	4b0b      	ldr	r3, [pc, #44]	; (8006e4c <HAL_Init+0x40>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a0a      	ldr	r2, [pc, #40]	; (8006e4c <HAL_Init+0x40>)
 8006e22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e28:	4b08      	ldr	r3, [pc, #32]	; (8006e4c <HAL_Init+0x40>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a07      	ldr	r2, [pc, #28]	; (8006e4c <HAL_Init+0x40>)
 8006e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e34:	2003      	movs	r0, #3
 8006e36:	f000 fbbb 	bl	80075b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	f000 f83b 	bl	8006eb6 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e40:	f7fe fb42 	bl	80054c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	40023c00 	.word	0x40023c00

08006e50 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8006e54:	4b13      	ldr	r3, [pc, #76]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e56:	f04f 32ff 	mov.w	r2, #4294967295
 8006e5a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8006e5c:	4b11      	ldr	r3, [pc, #68]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8006e62:	4b10      	ldr	r3, [pc, #64]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e64:	f04f 32ff 	mov.w	r2, #4294967295
 8006e68:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8006e6a:	4b0e      	ldr	r3, [pc, #56]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8006e70:	4b0c      	ldr	r3, [pc, #48]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e72:	f04f 32ff 	mov.w	r2, #4294967295
 8006e76:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8006e78:	4b0a      	ldr	r3, [pc, #40]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8006e7e:	4b09      	ldr	r3, [pc, #36]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e80:	f04f 32ff 	mov.w	r2, #4294967295
 8006e84:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8006e86:	4b07      	ldr	r3, [pc, #28]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8006e8c:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e92:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8006e94:	4b03      	ldr	r3, [pc, #12]	; (8006ea4 <HAL_DeInit+0x54>)
 8006e96:	2200      	movs	r2, #0
 8006e98:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8006e9a:	f000 f805 	bl	8006ea8 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40023800 	.word	0x40023800

08006ea8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8006eac:	bf00      	nop
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr

08006eb6 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006eb6:	b580      	push	{r7, lr}
 8006eb8:	b082      	sub	sp, #8
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006ebe:	4b13      	ldr	r3, [pc, #76]	; (8006f0c <HAL_InitTick+0x56>)
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	4b13      	ldr	r3, [pc, #76]	; (8006f10 <HAL_InitTick+0x5a>)
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ecc:	fbb3 f3f1 	udiv	r3, r3, r1
 8006ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f000 fbb2 	bl	800763e <HAL_SYSTICK_Config>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d001      	beq.n	8006ee4 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e00e      	b.n	8006f02 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2b0f      	cmp	r3, #15
 8006ee8:	d80a      	bhi.n	8006f00 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006eea:	2200      	movs	r2, #0
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef2:	f000 fb68 	bl	80075c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ef6:	4a07      	ldr	r2, [pc, #28]	; (8006f14 <HAL_InitTick+0x5e>)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006efc:	2300      	movs	r3, #0
 8006efe:	e000      	b.n	8006f02 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	20000058 	.word	0x20000058
 8006f10:	20000060 	.word	0x20000060
 8006f14:	2000005c 	.word	0x2000005c

08006f18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006f1c:	4b06      	ldr	r3, [pc, #24]	; (8006f38 <HAL_IncTick+0x20>)
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	461a      	mov	r2, r3
 8006f22:	4b06      	ldr	r3, [pc, #24]	; (8006f3c <HAL_IncTick+0x24>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4413      	add	r3, r2
 8006f28:	4a04      	ldr	r2, [pc, #16]	; (8006f3c <HAL_IncTick+0x24>)
 8006f2a:	6013      	str	r3, [r2, #0]
}
 8006f2c:	bf00      	nop
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	20000060 	.word	0x20000060
 8006f3c:	200009d8 	.word	0x200009d8

08006f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f40:	b480      	push	{r7}
 8006f42:	af00      	add	r7, sp, #0
  return uwTick;
 8006f44:	4b03      	ldr	r3, [pc, #12]	; (8006f54 <HAL_GetTick+0x14>)
 8006f46:	681b      	ldr	r3, [r3, #0]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	200009d8 	.word	0x200009d8

08006f58 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8006f5c:	4b03      	ldr	r3, [pc, #12]	; (8006f6c <HAL_GetTickPrio+0x14>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	2000005c 	.word	0x2000005c

08006f70 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	4603      	mov	r3, r0
 8006f78:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8006f7e:	4b0e      	ldr	r3, [pc, #56]	; (8006fb8 <HAL_SetTickFreq+0x48>)
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	79fa      	ldrb	r2, [r7, #7]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d012      	beq.n	8006fae <HAL_SetTickFreq+0x3e>
  {
    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
 8006f88:	4b0b      	ldr	r3, [pc, #44]	; (8006fb8 <HAL_SetTickFreq+0x48>)
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
 8006f8e:	4a0a      	ldr	r2, [pc, #40]	; (8006fb8 <HAL_SetTickFreq+0x48>)
 8006f90:	79fb      	ldrb	r3, [r7, #7]
 8006f92:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8006f94:	4b09      	ldr	r3, [pc, #36]	; (8006fbc <HAL_SetTickFreq+0x4c>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff ff8c 	bl	8006eb6 <HAL_InitTick>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK)
 8006fa2:	7bfb      	ldrb	r3, [r7, #15]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 8006fa8:	4a03      	ldr	r2, [pc, #12]	; (8006fb8 <HAL_SetTickFreq+0x48>)
 8006faa:	7bbb      	ldrb	r3, [r7, #14]
 8006fac:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	20000060 	.word	0x20000060
 8006fbc:	2000005c 	.word	0x2000005c

08006fc0 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8006fc4:	4b03      	ldr	r3, [pc, #12]	; (8006fd4 <HAL_GetTickFreq+0x14>)
 8006fc6:	781b      	ldrb	r3, [r3, #0]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr
 8006fd2:	bf00      	nop
 8006fd4:	20000060 	.word	0x20000060

08006fd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006fe0:	f7ff ffae 	bl	8006f40 <HAL_GetTick>
 8006fe4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff0:	d005      	beq.n	8006ffe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006ff2:	4b0a      	ldr	r3, [pc, #40]	; (800701c <HAL_Delay+0x44>)
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006ffe:	bf00      	nop
 8007000:	f7ff ff9e 	bl	8006f40 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	429a      	cmp	r2, r3
 800700e:	d8f7      	bhi.n	8007000 <HAL_Delay+0x28>
  {
  }
}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	20000060 	.word	0x20000060

08007020 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8007020:	b480      	push	{r7}
 8007022:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8007024:	4b05      	ldr	r3, [pc, #20]	; (800703c <HAL_SuspendTick+0x1c>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a04      	ldr	r2, [pc, #16]	; (800703c <HAL_SuspendTick+0x1c>)
 800702a:	f023 0302 	bic.w	r3, r3, #2
 800702e:	6013      	str	r3, [r2, #0]
}
 8007030:	bf00      	nop
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
 800703a:	bf00      	nop
 800703c:	e000e010 	.word	0xe000e010

08007040 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8007040:	b480      	push	{r7}
 8007042:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8007044:	4b05      	ldr	r3, [pc, #20]	; (800705c <HAL_ResumeTick+0x1c>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a04      	ldr	r2, [pc, #16]	; (800705c <HAL_ResumeTick+0x1c>)
 800704a:	f043 0302 	orr.w	r3, r3, #2
 800704e:	6013      	str	r3, [r2, #0]
}
 8007050:	bf00      	nop
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	e000e010 	.word	0xe000e010

08007060 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8007060:	b480      	push	{r7}
 8007062:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 8007064:	4b02      	ldr	r3, [pc, #8]	; (8007070 <HAL_GetHalVersion+0x10>)
}
 8007066:	4618      	mov	r0, r3
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr
 8007070:	01070d00 	.word	0x01070d00

08007074 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8007074:	b480      	push	{r7}
 8007076:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 8007078:	4b03      	ldr	r3, [pc, #12]	; (8007088 <HAL_GetREVID+0x14>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	0c1b      	lsrs	r3, r3, #16
}
 800707e:	4618      	mov	r0, r3
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr
 8007088:	e0042000 	.word	0xe0042000

0800708c <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8007090:	4b04      	ldr	r3, [pc, #16]	; (80070a4 <HAL_GetDEVID+0x18>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8007098:	4618      	mov	r0, r3
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	e0042000 	.word	0xe0042000

080070a8 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80070a8:	b480      	push	{r7}
 80070aa:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80070ac:	4b05      	ldr	r3, [pc, #20]	; (80070c4 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	4a04      	ldr	r2, [pc, #16]	; (80070c4 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80070b2:	f043 0301 	orr.w	r3, r3, #1
 80070b6:	6053      	str	r3, [r2, #4]
}
 80070b8:	bf00      	nop
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	e0042000 	.word	0xe0042000

080070c8 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80070c8:	b480      	push	{r7}
 80070ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80070cc:	4b05      	ldr	r3, [pc, #20]	; (80070e4 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	4a04      	ldr	r2, [pc, #16]	; (80070e4 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80070d2:	f023 0301 	bic.w	r3, r3, #1
 80070d6:	6053      	str	r3, [r2, #4]
}
 80070d8:	bf00      	nop
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	e0042000 	.word	0xe0042000

080070e8 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80070e8:	b480      	push	{r7}
 80070ea:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80070ec:	4b05      	ldr	r3, [pc, #20]	; (8007104 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	4a04      	ldr	r2, [pc, #16]	; (8007104 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80070f2:	f043 0302 	orr.w	r3, r3, #2
 80070f6:	6053      	str	r3, [r2, #4]
}
 80070f8:	bf00      	nop
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop
 8007104:	e0042000 	.word	0xe0042000

08007108 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8007108:	b480      	push	{r7}
 800710a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800710c:	4b05      	ldr	r3, [pc, #20]	; (8007124 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	4a04      	ldr	r2, [pc, #16]	; (8007124 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8007112:	f023 0302 	bic.w	r3, r3, #2
 8007116:	6053      	str	r3, [r2, #4]
}
 8007118:	bf00      	nop
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	e0042000 	.word	0xe0042000

08007128 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8007128:	b480      	push	{r7}
 800712a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800712c:	4b05      	ldr	r3, [pc, #20]	; (8007144 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	4a04      	ldr	r2, [pc, #16]	; (8007144 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 8007132:	f043 0304 	orr.w	r3, r3, #4
 8007136:	6053      	str	r3, [r2, #4]
}
 8007138:	bf00      	nop
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	e0042000 	.word	0xe0042000

08007148 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8007148:	b480      	push	{r7}
 800714a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800714c:	4b05      	ldr	r3, [pc, #20]	; (8007164 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	4a04      	ldr	r2, [pc, #16]	; (8007164 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 8007152:	f023 0304 	bic.w	r3, r3, #4
 8007156:	6053      	str	r3, [r2, #4]
}
 8007158:	bf00      	nop
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop
 8007164:	e0042000 	.word	0xe0042000

08007168 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 8007168:	b480      	push	{r7}
 800716a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 800716c:	4b03      	ldr	r3, [pc, #12]	; (800717c <HAL_EnableCompensationCell+0x14>)
 800716e:	2201      	movs	r2, #1
 8007170:	601a      	str	r2, [r3, #0]
}
 8007172:	bf00      	nop
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr
 800717c:	42270400 	.word	0x42270400

08007180 <HAL_DisableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
 8007180:	b480      	push	{r7}
 8007182:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 8007184:	4b03      	ldr	r3, [pc, #12]	; (8007194 <HAL_DisableCompensationCell+0x14>)
 8007186:	2200      	movs	r2, #0
 8007188:	601a      	str	r2, [r3, #0]
}
 800718a:	bf00      	nop
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr
 8007194:	42270400 	.word	0x42270400

08007198 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8007198:	b480      	push	{r7}
 800719a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800719c:	4b03      	ldr	r3, [pc, #12]	; (80071ac <HAL_GetUIDw0+0x14>)
 800719e:	681b      	ldr	r3, [r3, #0]
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr
 80071aa:	bf00      	nop
 80071ac:	1fff7a10 	.word	0x1fff7a10

080071b0 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80071b0:	b480      	push	{r7}
 80071b2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80071b4:	4b03      	ldr	r3, [pc, #12]	; (80071c4 <HAL_GetUIDw1+0x14>)
 80071b6:	681b      	ldr	r3, [r3, #0]
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	1fff7a14 	.word	0x1fff7a14

080071c8 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80071c8:	b480      	push	{r7}
 80071ca:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80071cc:	4b03      	ldr	r3, [pc, #12]	; (80071dc <HAL_GetUIDw2+0x14>)
 80071ce:	681b      	ldr	r3, [r3, #0]
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	1fff7a18 	.word	0x1fff7a18

080071e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b085      	sub	sp, #20
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f003 0307 	and.w	r3, r3, #7
 80071ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80071f0:	4b0c      	ldr	r3, [pc, #48]	; (8007224 <__NVIC_SetPriorityGrouping+0x44>)
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80071fc:	4013      	ands	r3, r2
 80071fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007208:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800720c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007212:	4a04      	ldr	r2, [pc, #16]	; (8007224 <__NVIC_SetPriorityGrouping+0x44>)
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	60d3      	str	r3, [r2, #12]
}
 8007218:	bf00      	nop
 800721a:	3714      	adds	r7, #20
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr
 8007224:	e000ed00 	.word	0xe000ed00

08007228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007228:	b480      	push	{r7}
 800722a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800722c:	4b04      	ldr	r3, [pc, #16]	; (8007240 <__NVIC_GetPriorityGrouping+0x18>)
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	0a1b      	lsrs	r3, r3, #8
 8007232:	f003 0307 	and.w	r3, r3, #7
}
 8007236:	4618      	mov	r0, r3
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr
 8007240:	e000ed00 	.word	0xe000ed00

08007244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	4603      	mov	r3, r0
 800724c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800724e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007252:	2b00      	cmp	r3, #0
 8007254:	db0b      	blt.n	800726e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007256:	79fb      	ldrb	r3, [r7, #7]
 8007258:	f003 021f 	and.w	r2, r3, #31
 800725c:	4907      	ldr	r1, [pc, #28]	; (800727c <__NVIC_EnableIRQ+0x38>)
 800725e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007262:	095b      	lsrs	r3, r3, #5
 8007264:	2001      	movs	r0, #1
 8007266:	fa00 f202 	lsl.w	r2, r0, r2
 800726a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800726e:	bf00      	nop
 8007270:	370c      	adds	r7, #12
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	e000e100 	.word	0xe000e100

08007280 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	4603      	mov	r3, r0
 8007288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800728a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800728e:	2b00      	cmp	r3, #0
 8007290:	db12      	blt.n	80072b8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007292:	79fb      	ldrb	r3, [r7, #7]
 8007294:	f003 021f 	and.w	r2, r3, #31
 8007298:	490a      	ldr	r1, [pc, #40]	; (80072c4 <__NVIC_DisableIRQ+0x44>)
 800729a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800729e:	095b      	lsrs	r3, r3, #5
 80072a0:	2001      	movs	r0, #1
 80072a2:	fa00 f202 	lsl.w	r2, r0, r2
 80072a6:	3320      	adds	r3, #32
 80072a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80072ac:	f3bf 8f4f 	dsb	sy
}
 80072b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80072b2:	f3bf 8f6f 	isb	sy
}
 80072b6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	e000e100 	.word	0xe000e100

080072c8 <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	4603      	mov	r3, r0
 80072d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	db0e      	blt.n	80072f8 <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80072da:	4a0b      	ldr	r2, [pc, #44]	; (8007308 <__NVIC_GetPendingIRQ+0x40>)
 80072dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072e0:	095b      	lsrs	r3, r3, #5
 80072e2:	3340      	adds	r3, #64	; 0x40
 80072e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	f003 031f 	and.w	r3, r3, #31
 80072ee:	fa22 f303 	lsr.w	r3, r2, r3
 80072f2:	f003 0301 	and.w	r3, r3, #1
 80072f6:	e000      	b.n	80072fa <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
 80072f8:	2300      	movs	r3, #0
  }
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	370c      	adds	r7, #12
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop
 8007308:	e000e100 	.word	0xe000e100

0800730c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
 8007312:	4603      	mov	r3, r0
 8007314:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800731a:	2b00      	cmp	r3, #0
 800731c:	db0c      	blt.n	8007338 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800731e:	79fb      	ldrb	r3, [r7, #7]
 8007320:	f003 021f 	and.w	r2, r3, #31
 8007324:	4907      	ldr	r1, [pc, #28]	; (8007344 <__NVIC_SetPendingIRQ+0x38>)
 8007326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800732a:	095b      	lsrs	r3, r3, #5
 800732c:	2001      	movs	r0, #1
 800732e:	fa00 f202 	lsl.w	r2, r0, r2
 8007332:	3340      	adds	r3, #64	; 0x40
 8007334:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007338:	bf00      	nop
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr
 8007344:	e000e100 	.word	0xe000e100

08007348 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	4603      	mov	r3, r0
 8007350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007356:	2b00      	cmp	r3, #0
 8007358:	db0c      	blt.n	8007374 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800735a:	79fb      	ldrb	r3, [r7, #7]
 800735c:	f003 021f 	and.w	r2, r3, #31
 8007360:	4907      	ldr	r1, [pc, #28]	; (8007380 <__NVIC_ClearPendingIRQ+0x38>)
 8007362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007366:	095b      	lsrs	r3, r3, #5
 8007368:	2001      	movs	r0, #1
 800736a:	fa00 f202 	lsl.w	r2, r0, r2
 800736e:	3360      	adds	r3, #96	; 0x60
 8007370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007374:	bf00      	nop
 8007376:	370c      	adds	r7, #12
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	e000e100 	.word	0xe000e100

08007384 <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	4603      	mov	r3, r0
 800738c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800738e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007392:	2b00      	cmp	r3, #0
 8007394:	db0e      	blt.n	80073b4 <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8007396:	4a0b      	ldr	r2, [pc, #44]	; (80073c4 <__NVIC_GetActive+0x40>)
 8007398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800739c:	095b      	lsrs	r3, r3, #5
 800739e:	3380      	adds	r3, #128	; 0x80
 80073a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80073a4:	79fb      	ldrb	r3, [r7, #7]
 80073a6:	f003 031f 	and.w	r3, r3, #31
 80073aa:	fa22 f303 	lsr.w	r3, r2, r3
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	e000      	b.n	80073b6 <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
 80073b4:	2300      	movs	r3, #0
  }
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr
 80073c2:	bf00      	nop
 80073c4:	e000e100 	.word	0xe000e100

080073c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b083      	sub	sp, #12
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	4603      	mov	r3, r0
 80073d0:	6039      	str	r1, [r7, #0]
 80073d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	db0a      	blt.n	80073f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	490c      	ldr	r1, [pc, #48]	; (8007414 <__NVIC_SetPriority+0x4c>)
 80073e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073e6:	0112      	lsls	r2, r2, #4
 80073e8:	b2d2      	uxtb	r2, r2
 80073ea:	440b      	add	r3, r1
 80073ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80073f0:	e00a      	b.n	8007408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	b2da      	uxtb	r2, r3
 80073f6:	4908      	ldr	r1, [pc, #32]	; (8007418 <__NVIC_SetPriority+0x50>)
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	f003 030f 	and.w	r3, r3, #15
 80073fe:	3b04      	subs	r3, #4
 8007400:	0112      	lsls	r2, r2, #4
 8007402:	b2d2      	uxtb	r2, r2
 8007404:	440b      	add	r3, r1
 8007406:	761a      	strb	r2, [r3, #24]
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr
 8007414:	e000e100 	.word	0xe000e100
 8007418:	e000ed00 	.word	0xe000ed00

0800741c <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	4603      	mov	r3, r0
 8007424:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
 8007426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800742a:	2b00      	cmp	r3, #0
 800742c:	db09      	blt.n	8007442 <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 800742e:	4a0d      	ldr	r2, [pc, #52]	; (8007464 <__NVIC_GetPriority+0x48>)
 8007430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007434:	4413      	add	r3, r2
 8007436:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 800743a:	b2db      	uxtb	r3, r3
 800743c:	091b      	lsrs	r3, r3, #4
 800743e:	b2db      	uxtb	r3, r3
 8007440:	e009      	b.n	8007456 <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8007442:	4a09      	ldr	r2, [pc, #36]	; (8007468 <__NVIC_GetPriority+0x4c>)
 8007444:	79fb      	ldrb	r3, [r7, #7]
 8007446:	f003 030f 	and.w	r3, r3, #15
 800744a:	3b04      	subs	r3, #4
 800744c:	4413      	add	r3, r2
 800744e:	7e1b      	ldrb	r3, [r3, #24]
 8007450:	b2db      	uxtb	r3, r3
 8007452:	091b      	lsrs	r3, r3, #4
 8007454:	b2db      	uxtb	r3, r3
  }
}
 8007456:	4618      	mov	r0, r3
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	e000e100 	.word	0xe000e100
 8007468:	e000ed00 	.word	0xe000ed00

0800746c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800746c:	b480      	push	{r7}
 800746e:	b089      	sub	sp, #36	; 0x24
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f003 0307 	and.w	r3, r3, #7
 800747e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	f1c3 0307 	rsb	r3, r3, #7
 8007486:	2b04      	cmp	r3, #4
 8007488:	bf28      	it	cs
 800748a:	2304      	movcs	r3, #4
 800748c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	3304      	adds	r3, #4
 8007492:	2b06      	cmp	r3, #6
 8007494:	d902      	bls.n	800749c <NVIC_EncodePriority+0x30>
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	3b03      	subs	r3, #3
 800749a:	e000      	b.n	800749e <NVIC_EncodePriority+0x32>
 800749c:	2300      	movs	r3, #0
 800749e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80074a0:	f04f 32ff 	mov.w	r2, #4294967295
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	fa02 f303 	lsl.w	r3, r2, r3
 80074aa:	43da      	mvns	r2, r3
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	401a      	ands	r2, r3
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80074b4:	f04f 31ff 	mov.w	r1, #4294967295
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	fa01 f303 	lsl.w	r3, r1, r3
 80074be:	43d9      	mvns	r1, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80074c4:	4313      	orrs	r3, r2
         );
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3724      	adds	r7, #36	; 0x24
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b089      	sub	sp, #36	; 0x24
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	60f8      	str	r0, [r7, #12]
 80074da:	60b9      	str	r1, [r7, #8]
 80074dc:	607a      	str	r2, [r7, #4]
 80074de:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	f003 0307 	and.w	r3, r3, #7
 80074e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	f1c3 0307 	rsb	r3, r3, #7
 80074ee:	2b04      	cmp	r3, #4
 80074f0:	bf28      	it	cs
 80074f2:	2304      	movcs	r3, #4
 80074f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	3304      	adds	r3, #4
 80074fa:	2b06      	cmp	r3, #6
 80074fc:	d902      	bls.n	8007504 <NVIC_DecodePriority+0x32>
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	3b03      	subs	r3, #3
 8007502:	e000      	b.n	8007506 <NVIC_DecodePriority+0x34>
 8007504:	2300      	movs	r3, #0
 8007506:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	40da      	lsrs	r2, r3
 800750e:	f04f 31ff 	mov.w	r1, #4294967295
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	fa01 f303 	lsl.w	r3, r1, r3
 8007518:	43db      	mvns	r3, r3
 800751a:	401a      	ands	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8007520:	f04f 32ff 	mov.w	r2, #4294967295
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	fa02 f303 	lsl.w	r3, r2, r3
 800752a:	43da      	mvns	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	401a      	ands	r2, r3
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	601a      	str	r2, [r3, #0]
}
 8007534:	bf00      	nop
 8007536:	3724      	adds	r7, #36	; 0x24
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8007540:	b480      	push	{r7}
 8007542:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8007544:	f3bf 8f4f 	dsb	sy
}
 8007548:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800754a:	4b06      	ldr	r3, [pc, #24]	; (8007564 <__NVIC_SystemReset+0x24>)
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007552:	4904      	ldr	r1, [pc, #16]	; (8007564 <__NVIC_SystemReset+0x24>)
 8007554:	4b04      	ldr	r3, [pc, #16]	; (8007568 <__NVIC_SystemReset+0x28>)
 8007556:	4313      	orrs	r3, r2
 8007558:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800755a:	f3bf 8f4f 	dsb	sy
}
 800755e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8007560:	bf00      	nop
 8007562:	e7fd      	b.n	8007560 <__NVIC_SystemReset+0x20>
 8007564:	e000ed00 	.word	0xe000ed00
 8007568:	05fa0004 	.word	0x05fa0004

0800756c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	3b01      	subs	r3, #1
 8007578:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800757c:	d301      	bcc.n	8007582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800757e:	2301      	movs	r3, #1
 8007580:	e00f      	b.n	80075a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007582:	4a0a      	ldr	r2, [pc, #40]	; (80075ac <SysTick_Config+0x40>)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	3b01      	subs	r3, #1
 8007588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800758a:	210f      	movs	r1, #15
 800758c:	f04f 30ff 	mov.w	r0, #4294967295
 8007590:	f7ff ff1a 	bl	80073c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007594:	4b05      	ldr	r3, [pc, #20]	; (80075ac <SysTick_Config+0x40>)
 8007596:	2200      	movs	r2, #0
 8007598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800759a:	4b04      	ldr	r3, [pc, #16]	; (80075ac <SysTick_Config+0x40>)
 800759c:	2207      	movs	r2, #7
 800759e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3708      	adds	r7, #8
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	e000e010 	.word	0xe000e010

080075b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f7ff fe11 	bl	80071e0 <__NVIC_SetPriorityGrouping>
}
 80075be:	bf00      	nop
 80075c0:	3708      	adds	r7, #8
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b086      	sub	sp, #24
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	4603      	mov	r3, r0
 80075ce:	60b9      	str	r1, [r7, #8]
 80075d0:	607a      	str	r2, [r7, #4]
 80075d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80075d4:	2300      	movs	r3, #0
 80075d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80075d8:	f7ff fe26 	bl	8007228 <__NVIC_GetPriorityGrouping>
 80075dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	68b9      	ldr	r1, [r7, #8]
 80075e2:	6978      	ldr	r0, [r7, #20]
 80075e4:	f7ff ff42 	bl	800746c <NVIC_EncodePriority>
 80075e8:	4602      	mov	r2, r0
 80075ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80075ee:	4611      	mov	r1, r2
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7ff fee9 	bl	80073c8 <__NVIC_SetPriority>
}
 80075f6:	bf00      	nop
 80075f8:	3718      	adds	r7, #24
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}

080075fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b082      	sub	sp, #8
 8007602:	af00      	add	r7, sp, #0
 8007604:	4603      	mov	r3, r0
 8007606:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800760c:	4618      	mov	r0, r3
 800760e:	f7ff fe19 	bl	8007244 <__NVIC_EnableIRQ>
}
 8007612:	bf00      	nop
 8007614:	3708      	adds	r7, #8
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b082      	sub	sp, #8
 800761e:	af00      	add	r7, sp, #0
 8007620:	4603      	mov	r3, r0
 8007622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007628:	4618      	mov	r0, r3
 800762a:	f7ff fe29 	bl	8007280 <__NVIC_DisableIRQ>
}
 800762e:	bf00      	nop
 8007630:	3708      	adds	r7, #8
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8007636:	b580      	push	{r7, lr}
 8007638:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800763a:	f7ff ff81 	bl	8007540 <__NVIC_SystemReset>

0800763e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b082      	sub	sp, #8
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7ff ff90 	bl	800756c <SysTick_Config>
 800764c:	4603      	mov	r3, r0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007656:	b480      	push	{r7}
 8007658:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800765a:	f3bf 8f5f 	dmb	sy
}
 800765e:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007660:	4b06      	ldr	r3, [pc, #24]	; (800767c <HAL_MPU_Disable+0x26>)
 8007662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007664:	4a05      	ldr	r2, [pc, #20]	; (800767c <HAL_MPU_Disable+0x26>)
 8007666:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800766a:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 800766c:	4b04      	ldr	r3, [pc, #16]	; (8007680 <HAL_MPU_Disable+0x2a>)
 800766e:	2200      	movs	r2, #0
 8007670:	605a      	str	r2, [r3, #4]
}
 8007672:	bf00      	nop
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr
 800767c:	e000ed00 	.word	0xe000ed00
 8007680:	e000ed90 	.word	0xe000ed90

08007684 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007684:	b480      	push	{r7}
 8007686:	b083      	sub	sp, #12
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800768c:	4a0b      	ldr	r2, [pc, #44]	; (80076bc <HAL_MPU_Enable+0x38>)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f043 0301 	orr.w	r3, r3, #1
 8007694:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007696:	4b0a      	ldr	r3, [pc, #40]	; (80076c0 <HAL_MPU_Enable+0x3c>)
 8007698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769a:	4a09      	ldr	r2, [pc, #36]	; (80076c0 <HAL_MPU_Enable+0x3c>)
 800769c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076a0:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80076a2:	f3bf 8f4f 	dsb	sy
}
 80076a6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80076a8:	f3bf 8f6f 	isb	sy
}
 80076ac:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80076ae:	bf00      	nop
 80076b0:	370c      	adds	r7, #12
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	e000ed90 	.word	0xe000ed90
 80076c0:	e000ed00 	.word	0xe000ed00

080076c4 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	785a      	ldrb	r2, [r3, #1]
 80076d0:	4b1d      	ldr	r3, [pc, #116]	; (8007748 <HAL_MPU_ConfigRegion+0x84>)
 80076d2:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d029      	beq.n	8007730 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 80076dc:	4a1a      	ldr	r2, [pc, #104]	; (8007748 <HAL_MPU_ConfigRegion+0x84>)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	7b1b      	ldrb	r3, [r3, #12]
 80076e8:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	7adb      	ldrb	r3, [r3, #11]
 80076ee:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80076f0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	7a9b      	ldrb	r3, [r3, #10]
 80076f6:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80076f8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	7b5b      	ldrb	r3, [r3, #13]
 80076fe:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007700:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	7b9b      	ldrb	r3, [r3, #14]
 8007706:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007708:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	7bdb      	ldrb	r3, [r3, #15]
 800770e:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007710:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	7a5b      	ldrb	r3, [r3, #9]
 8007716:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007718:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	7a1b      	ldrb	r3, [r3, #8]
 800771e:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007720:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	7812      	ldrb	r2, [r2, #0]
 8007726:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007728:	4a07      	ldr	r2, [pc, #28]	; (8007748 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800772a:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800772c:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00U;
    MPU->RASR = 0x00U;
  }
}
 800772e:	e005      	b.n	800773c <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00U;
 8007730:	4b05      	ldr	r3, [pc, #20]	; (8007748 <HAL_MPU_ConfigRegion+0x84>)
 8007732:	2200      	movs	r2, #0
 8007734:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00U;
 8007736:	4b04      	ldr	r3, [pc, #16]	; (8007748 <HAL_MPU_ConfigRegion+0x84>)
 8007738:	2200      	movs	r2, #0
 800773a:	611a      	str	r2, [r3, #16]
}
 800773c:	bf00      	nop
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	e000ed90 	.word	0xe000ed90

0800774c <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 8007750:	f7ff fd6a 	bl	8007228 <__NVIC_GetPriorityGrouping>
 8007754:	4603      	mov	r3, r0
}
 8007756:	4618      	mov	r0, r3
 8007758:	bd80      	pop	{r7, pc}

0800775a <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b084      	sub	sp, #16
 800775e:	af00      	add	r7, sp, #0
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
 8007764:	603b      	str	r3, [r7, #0]
 8007766:	4603      	mov	r3, r0
 8007768:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 800776a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800776e:	4618      	mov	r0, r3
 8007770:	f7ff fe54 	bl	800741c <__NVIC_GetPriority>
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	68b9      	ldr	r1, [r7, #8]
 800777a:	f7ff feaa 	bl	80074d2 <NVIC_DecodePriority>
}
 800777e:	bf00      	nop
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b082      	sub	sp, #8
 800778a:	af00      	add	r7, sp, #0
 800778c:	4603      	mov	r3, r0
 800778e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8007790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007794:	4618      	mov	r0, r3
 8007796:	f7ff fdb9 	bl	800730c <__NVIC_SetPendingIRQ>
}
 800779a:	bf00      	nop
 800779c:	3708      	adds	r7, #8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b082      	sub	sp, #8
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	4603      	mov	r3, r0
 80077aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 80077ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077b0:	4618      	mov	r0, r3
 80077b2:	f7ff fd89 	bl	80072c8 <__NVIC_GetPendingIRQ>
 80077b6:	4603      	mov	r3, r0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3708      	adds	r7, #8
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	4603      	mov	r3, r0
 80077c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80077ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7ff fdba 	bl	8007348 <__NVIC_ClearPendingIRQ>
}
 80077d4:	bf00      	nop
 80077d6:	3708      	adds	r7, #8
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}

080077dc <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b082      	sub	sp, #8
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	4603      	mov	r3, r0
 80077e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 80077e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7ff fdca 	bl	8007384 <__NVIC_GetActive>
 80077f0:	4603      	mov	r3, r0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3708      	adds	r7, #8
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80077fa:	b480      	push	{r7}
 80077fc:	b083      	sub	sp, #12
 80077fe:	af00      	add	r7, sp, #0
 8007800:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2b04      	cmp	r3, #4
 8007806:	d106      	bne.n	8007816 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8007808:	4b09      	ldr	r3, [pc, #36]	; (8007830 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a08      	ldr	r2, [pc, #32]	; (8007830 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 800780e:	f043 0304 	orr.w	r3, r3, #4
 8007812:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8007814:	e005      	b.n	8007822 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8007816:	4b06      	ldr	r3, [pc, #24]	; (8007830 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a05      	ldr	r2, [pc, #20]	; (8007830 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 800781c:	f023 0304 	bic.w	r3, r3, #4
 8007820:	6013      	str	r3, [r2, #0]
}
 8007822:	bf00      	nop
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	e000e010 	.word	0xe000e010

08007834 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8007838:	f000 f802 	bl	8007840 <HAL_SYSTICK_Callback>
}
 800783c:	bf00      	nop
 800783e:	bd80      	pop	{r7, pc}

08007840 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8007840:	b480      	push	{r7}
 8007842:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8007844:	bf00      	nop
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr

0800784e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b082      	sub	sp, #8
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d101      	bne.n	8007860 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e014      	b.n	800788a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	791b      	ldrb	r3, [r3, #4]
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d105      	bne.n	8007876 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f7fd fe51 	bl	8005518 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2202      	movs	r2, #2
 800787a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007888:	2300      	movs	r3, #0
}
 800788a:	4618      	mov	r0, r3
 800788c:	3708      	adds	r7, #8
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <HAL_DAC_DeInit>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac)
{
 8007892:	b580      	push	{r7, lr}
 8007894:	b082      	sub	sp, #8
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d101      	bne.n	80078a4 <HAL_DAC_DeInit+0x12>
  {
    return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e00f      	b.n	80078c4 <HAL_DAC_DeInit+0x32>

  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2202      	movs	r2, #2
 80078a8:	711a      	strb	r2, [r3, #4]
  }
  /* DeInit the low level hardware */
  hdac->MspDeInitCallback(hdac);
#else
  /* DeInit the low level hardware */
  HAL_DAC_MspDeInit(hdac);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f7fd fe78 	bl	80055a0 <HAL_DAC_MspDeInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	611a      	str	r2, [r3, #16]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_RESET;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	711a      	strb	r2, [r3, #4]

  /* Release Lock */
  __HAL_UNLOCK(hdac);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3708      	adds	r7, #8
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	795b      	ldrb	r3, [r3, #5]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d101      	bne.n	80078e2 <HAL_DAC_Start+0x16>
 80078de:	2302      	movs	r3, #2
 80078e0:	e040      	b.n	8007964 <HAL_DAC_Start+0x98>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2202      	movs	r2, #2
 80078ec:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	6819      	ldr	r1, [r3, #0]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	f003 0310 	and.w	r3, r3, #16
 80078fa:	2201      	movs	r2, #1
 80078fc:	409a      	lsls	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	430a      	orrs	r2, r1
 8007904:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d10f      	bne.n	800792c <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8007916:	2b3c      	cmp	r3, #60	; 0x3c
 8007918:	d11d      	bne.n	8007956 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f042 0201 	orr.w	r2, r2, #1
 8007928:	605a      	str	r2, [r3, #4]
 800792a:	e014      	b.n	8007956 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	f003 0310 	and.w	r3, r3, #16
 800793c:	213c      	movs	r1, #60	; 0x3c
 800793e:	fa01 f303 	lsl.w	r3, r1, r3
 8007942:	429a      	cmp	r2, r3
 8007944:	d107      	bne.n	8007956 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	685a      	ldr	r2, [r3, #4]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f042 0202 	orr.w	r2, r2, #2
 8007954:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	6819      	ldr	r1, [r3, #0]
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	f003 0310 	and.w	r3, r3, #16
 8007986:	2201      	movs	r2, #1
 8007988:	fa02 f303 	lsl.w	r3, r2, r3
 800798c:	43da      	mvns	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	400a      	ands	r2, r1
 8007994:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr

080079aa <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80079aa:	b580      	push	{r7, lr}
 80079ac:	b086      	sub	sp, #24
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	60f8      	str	r0, [r7, #12]
 80079b2:	60b9      	str	r1, [r7, #8]
 80079b4:	607a      	str	r2, [r7, #4]
 80079b6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80079b8:	2300      	movs	r3, #0
 80079ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 80079bc:	2300      	movs	r3, #0
 80079be:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	795b      	ldrb	r3, [r3, #5]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d101      	bne.n	80079cc <HAL_DAC_Start_DMA+0x22>
 80079c8:	2302      	movs	r3, #2
 80079ca:	e0ab      	b.n	8007b24 <HAL_DAC_Start_DMA+0x17a>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2201      	movs	r2, #1
 80079d0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2202      	movs	r2, #2
 80079d6:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d12f      	bne.n	8007a3e <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	4a52      	ldr	r2, [pc, #328]	; (8007b2c <HAL_DAC_Start_DMA+0x182>)
 80079e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	4a51      	ldr	r2, [pc, #324]	; (8007b30 <HAL_DAC_Start_DMA+0x186>)
 80079ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	4a50      	ldr	r2, [pc, #320]	; (8007b34 <HAL_DAC_Start_DMA+0x18a>)
 80079f4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a04:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8007a06:	6a3b      	ldr	r3, [r7, #32]
 8007a08:	2b08      	cmp	r3, #8
 8007a0a:	d013      	beq.n	8007a34 <HAL_DAC_Start_DMA+0x8a>
 8007a0c:	6a3b      	ldr	r3, [r7, #32]
 8007a0e:	2b08      	cmp	r3, #8
 8007a10:	d845      	bhi.n	8007a9e <HAL_DAC_Start_DMA+0xf4>
 8007a12:	6a3b      	ldr	r3, [r7, #32]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d003      	beq.n	8007a20 <HAL_DAC_Start_DMA+0x76>
 8007a18:	6a3b      	ldr	r3, [r7, #32]
 8007a1a:	2b04      	cmp	r3, #4
 8007a1c:	d005      	beq.n	8007a2a <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8007a1e:	e03e      	b.n	8007a9e <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	3308      	adds	r3, #8
 8007a26:	613b      	str	r3, [r7, #16]
        break;
 8007a28:	e03c      	b.n	8007aa4 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	330c      	adds	r3, #12
 8007a30:	613b      	str	r3, [r7, #16]
        break;
 8007a32:	e037      	b.n	8007aa4 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	3310      	adds	r3, #16
 8007a3a:	613b      	str	r3, [r7, #16]
        break;
 8007a3c:	e032      	b.n	8007aa4 <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	4a3d      	ldr	r2, [pc, #244]	; (8007b38 <HAL_DAC_Start_DMA+0x18e>)
 8007a44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	4a3c      	ldr	r2, [pc, #240]	; (8007b3c <HAL_DAC_Start_DMA+0x192>)
 8007a4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	4a3b      	ldr	r2, [pc, #236]	; (8007b40 <HAL_DAC_Start_DMA+0x196>)
 8007a54:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007a64:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8007a66:	6a3b      	ldr	r3, [r7, #32]
 8007a68:	2b08      	cmp	r3, #8
 8007a6a:	d013      	beq.n	8007a94 <HAL_DAC_Start_DMA+0xea>
 8007a6c:	6a3b      	ldr	r3, [r7, #32]
 8007a6e:	2b08      	cmp	r3, #8
 8007a70:	d817      	bhi.n	8007aa2 <HAL_DAC_Start_DMA+0xf8>
 8007a72:	6a3b      	ldr	r3, [r7, #32]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <HAL_DAC_Start_DMA+0xd6>
 8007a78:	6a3b      	ldr	r3, [r7, #32]
 8007a7a:	2b04      	cmp	r3, #4
 8007a7c:	d005      	beq.n	8007a8a <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8007a7e:	e010      	b.n	8007aa2 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3314      	adds	r3, #20
 8007a86:	613b      	str	r3, [r7, #16]
        break;
 8007a88:	e00c      	b.n	8007aa4 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	3318      	adds	r3, #24
 8007a90:	613b      	str	r3, [r7, #16]
        break;
 8007a92:	e007      	b.n	8007aa4 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	331c      	adds	r3, #28
 8007a9a:	613b      	str	r3, [r7, #16]
        break;
 8007a9c:	e002      	b.n	8007aa4 <HAL_DAC_Start_DMA+0xfa>
        break;
 8007a9e:	bf00      	nop
 8007aa0:	e000      	b.n	8007aa4 <HAL_DAC_Start_DMA+0xfa>
        break;
 8007aa2:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d111      	bne.n	8007ace <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ab8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6898      	ldr	r0, [r3, #8]
 8007abe:	6879      	ldr	r1, [r7, #4]
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	693a      	ldr	r2, [r7, #16]
 8007ac4:	f000 fca5 	bl	8008412 <HAL_DMA_Start_IT>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	75fb      	strb	r3, [r7, #23]
 8007acc:	e010      	b.n	8007af0 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007adc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	68d8      	ldr	r0, [r3, #12]
 8007ae2:	6879      	ldr	r1, [r7, #4]
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	f000 fc93 	bl	8008412 <HAL_DMA_Start_IT>
 8007aec:	4603      	mov	r3, r0
 8007aee:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8007af6:	7dfb      	ldrb	r3, [r7, #23]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d10c      	bne.n	8007b16 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	6819      	ldr	r1, [r3, #0]
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	f003 0310 	and.w	r3, r3, #16
 8007b08:	2201      	movs	r2, #1
 8007b0a:	409a      	lsls	r2, r3
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	430a      	orrs	r2, r1
 8007b12:	601a      	str	r2, [r3, #0]
 8007b14:	e005      	b.n	8007b22 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	f043 0204 	orr.w	r2, r3, #4
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8007b22:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3718      	adds	r7, #24
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	08007e27 	.word	0x08007e27
 8007b30:	08007e49 	.word	0x08007e49
 8007b34:	08007e65 	.word	0x08007e65
 8007b38:	08008119 	.word	0x08008119
 8007b3c:	0800813b 	.word	0x0800813b
 8007b40:	08008157 	.word	0x08008157

08007b44 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	6819      	ldr	r1, [r3, #0]
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	f003 0310 	and.w	r3, r3, #16
 8007b5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b62:	43da      	mvns	r2, r3
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	400a      	ands	r2, r1
 8007b6a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	6819      	ldr	r1, [r3, #0]
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	f003 0310 	and.w	r3, r3, #16
 8007b78:	2201      	movs	r2, #1
 8007b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b7e:	43da      	mvns	r2, r3
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	400a      	ands	r2, r1
 8007b86:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d10d      	bne.n	8007baa <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	4618      	mov	r0, r3
 8007b94:	f000 fc95 	bl	80084c2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ba6:	601a      	str	r2, [r3, #0]
 8007ba8:	e00c      	b.n	8007bc4 <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f000 fc87 	bl	80084c2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8007bc2:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007bca:	2300      	movs	r3, #0
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3708      	adds	r7, #8
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007be6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bea:	d120      	bne.n	8007c2e <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bf2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bfa:	d118      	bne.n	8007c2e <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2204      	movs	r2, #4
 8007c00:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	691b      	ldr	r3, [r3, #16]
 8007c06:	f043 0201 	orr.w	r2, r3, #1
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007c16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007c26:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f870 	bl	8007d0e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c3c:	d120      	bne.n	8007c80 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c4c:	d118      	bne.n	8007c80 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2204      	movs	r2, #4
 8007c52:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	f043 0202 	orr.w	r2, r3, #2
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007c68:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007c78:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 fa28 	bl	80080d0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8007c80:	bf00      	nop
 8007c82:	3708      	adds	r7, #8
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b087      	sub	sp, #28
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
 8007c94:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d105      	bne.n	8007cb2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4413      	add	r3, r2
 8007cac:	3308      	adds	r3, #8
 8007cae:	617b      	str	r3, [r7, #20]
 8007cb0:	e004      	b.n	8007cbc <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	3314      	adds	r3, #20
 8007cba:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	371c      	adds	r7, #28
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	b083      	sub	sp, #12
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8007cda:	bf00      	nop
 8007cdc:	370c      	adds	r7, #12
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007ce6:	b480      	push	{r7}
 8007ce8:	b083      	sub	sp, #12
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8007cee:	bf00      	nop
 8007cf0:	370c      	adds	r7, #12
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b083      	sub	sp, #12
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8007d02:	bf00      	nop
 8007d04:	370c      	adds	r7, #12
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr

08007d0e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007d0e:	b480      	push	{r7}
 8007d10:	b083      	sub	sp, #12
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8007d16:	bf00      	nop
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr

08007d22 <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007d22:	b480      	push	{r7}
 8007d24:	b085      	sub	sp, #20
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
 8007d2a:	6039      	str	r1, [r7, #0]
  uint32_t result = 0;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  if (Channel == DAC_CHANNEL_1)
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d104      	bne.n	8007d40 <HAL_DAC_GetValue+0x1e>
  {
    result = hdac->Instance->DOR1;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d3c:	60fb      	str	r3, [r7, #12]
 8007d3e:	e003      	b.n	8007d48 <HAL_DAC_GetValue+0x26>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    result = hdac->Instance->DOR2;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d46:	60fb      	str	r3, [r7, #12]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  /* Returns the DAC channel data output register value */
  return result;
 8007d48:	68fb      	ldr	r3, [r7, #12]
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3714      	adds	r7, #20
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr

08007d56 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b087      	sub	sp, #28
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	60f8      	str	r0, [r7, #12]
 8007d5e:	60b9      	str	r1, [r7, #8]
 8007d60:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	795b      	ldrb	r3, [r3, #5]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d101      	bne.n	8007d6e <HAL_DAC_ConfigChannel+0x18>
 8007d6a:	2302      	movs	r3, #2
 8007d6c:	e03c      	b.n	8007de8 <HAL_DAC_ConfigChannel+0x92>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2201      	movs	r2, #1
 8007d72:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2202      	movs	r2, #2
 8007d78:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f003 0310 	and.w	r3, r3, #16
 8007d88:	f640 72fe 	movw	r2, #4094	; 0xffe
 8007d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d90:	43db      	mvns	r3, r3
 8007d92:	697a      	ldr	r2, [r7, #20]
 8007d94:	4013      	ands	r3, r2
 8007d96:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f003 0310 	and.w	r3, r3, #16
 8007daa:	693a      	ldr	r2, [r7, #16]
 8007dac:	fa02 f303 	lsl.w	r3, r2, r3
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	697a      	ldr	r2, [r7, #20]
 8007dbc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	6819      	ldr	r1, [r3, #0]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f003 0310 	and.w	r3, r3, #16
 8007dca:	22c0      	movs	r2, #192	; 0xc0
 8007dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd0:	43da      	mvns	r2, r3
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	400a      	ands	r2, r1
 8007dd8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	371c      	adds	r7, #28
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr

08007df4 <HAL_DAC_GetState>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL state
  */
HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef *hdac)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b083      	sub	sp, #12
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  /* Return DAC handle state */
  return hdac->State;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	791b      	ldrb	r3, [r3, #4]
 8007e00:	b2db      	uxtb	r3, r3
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	370c      	adds	r7, #12
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <HAL_DAC_GetError>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval DAC Error Code
  */
uint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac)
{
 8007e0e:	b480      	push	{r7}
 8007e10:	b083      	sub	sp, #12
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
  return hdac->ErrorCode;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	691b      	ldr	r3, [r3, #16]
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	370c      	adds	r7, #12
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b084      	sub	sp, #16
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e32:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f7ff ff4c 	bl	8007cd2 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	711a      	strb	r2, [r3, #4]
}
 8007e40:	bf00      	nop
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e54:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f7ff ff45 	bl	8007ce6 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007e5c:	bf00      	nop
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e70:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	691b      	ldr	r3, [r3, #16]
 8007e76:	f043 0204 	orr.w	r2, r3, #4
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f7ff ff3b 	bl	8007cfa <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2201      	movs	r2, #1
 8007e88:	711a      	strb	r2, [r3, #4]
}
 8007e8a:	bf00      	nop
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <HAL_DACEx_DualStart>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualStart(DAC_HandleTypeDef *hdac)
{
 8007e92:	b480      	push	{r7}
 8007e94:	b085      	sub	sp, #20
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
  uint32_t tmp_swtrig = 0UL;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	60fb      	str	r3, [r7, #12]


  /* Process locked */
  __HAL_LOCK(hdac);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	795b      	ldrb	r3, [r3, #5]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d101      	bne.n	8007eaa <HAL_DACEx_DualStart+0x18>
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	e03b      	b.n	8007f22 <HAL_DACEx_DualStart+0x90>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2201      	movs	r2, #1
 8007eae:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_1);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f042 0201 	orr.w	r2, r2, #1
 8007ec4:	601a      	str	r2, [r3, #0]
  __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_2);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007ed4:	601a      	str	r2, [r3, #0]

  /* Check if software trigger enabled */
  if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8007ee0:	2b3c      	cmp	r3, #60	; 0x3c
 8007ee2:	d103      	bne.n	8007eec <HAL_DACEx_DualStart+0x5a>
  {
    tmp_swtrig |= DAC_SWTRIGR_SWTRIG1;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f043 0301 	orr.w	r3, r3, #1
 8007eea:	60fb      	str	r3, [r7, #12]
  }
  if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (DAC_CHANNEL_2 & 0x10UL)))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007ef6:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 8007efa:	d103      	bne.n	8007f04 <HAL_DACEx_DualStart+0x72>
  {
    tmp_swtrig |= DAC_SWTRIGR_SWTRIG2;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f043 0302 	orr.w	r3, r3, #2
 8007f02:	60fb      	str	r3, [r7, #12]
  }
  /* Enable the selected DAC software conversion*/
  SET_BIT(hdac->Instance->SWTRIGR, tmp_swtrig);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	6859      	ldr	r1, [r3, #4]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	430a      	orrs	r2, r1
 8007f12:	605a      	str	r2, [r3, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3714      	adds	r7, #20
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <HAL_DACEx_DualStop>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualStop(DAC_HandleTypeDef *hdac)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b083      	sub	sp, #12
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, DAC_CHANNEL_1);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f022 0201 	bic.w	r2, r2, #1
 8007f44:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, DAC_CHANNEL_2);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007f54:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2201      	movs	r2, #1
 8007f5a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr

08007f6a <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 8007f6a:	b480      	push	{r7}
 8007f6c:	b085      	sub	sp, #20
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	60f8      	str	r0, [r7, #12]
 8007f72:	60b9      	str	r1, [r7, #8]
 8007f74:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	795b      	ldrb	r3, [r3, #5]
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d101      	bne.n	8007f82 <HAL_DACEx_TriangleWaveGenerate+0x18>
 8007f7e:	2302      	movs	r3, #2
 8007f80:	e024      	b.n	8007fcc <HAL_DACEx_TriangleWaveGenerate+0x62>
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2201      	movs	r2, #1
 8007f86:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2202      	movs	r2, #2
 8007f8c:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	f003 0310 	and.w	r3, r3, #16
 8007f9a:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 8007f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8007fa2:	43db      	mvns	r3, r3
 8007fa4:	ea02 0103 	and.w	r1, r2, r3
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	f003 0310 	and.w	r3, r3, #16
 8007fb4:	409a      	lsls	r2, r3
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	430a      	orrs	r2, r1
 8007fbc:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007fca:	2300      	movs	r3, #0
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3714      	adds	r7, #20
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_DACEx_NoiseWaveGenerate>:
  *            @arg DAC_LFSRUNMASK_BITS10_0: Unmask DAC channel LFSR bit[10:0] for noise wave generation
  *            @arg DAC_LFSRUNMASK_BITS11_0: Unmask DAC channel LFSR bit[11:0] for noise wave generation
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b085      	sub	sp, #20
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	795b      	ldrb	r3, [r3, #5]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d101      	bne.n	8007ff0 <HAL_DACEx_NoiseWaveGenerate+0x18>
 8007fec:	2302      	movs	r3, #2
 8007fee:	e024      	b.n	800803a <HAL_DACEx_NoiseWaveGenerate+0x62>
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2202      	movs	r2, #2
 8007ffa:	711a      	strb	r2, [r3, #4]

  /* Enable the noise wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	f003 0310 	and.w	r3, r3, #16
 8008008:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 800800c:	fa01 f303 	lsl.w	r3, r1, r3
 8008010:	43db      	mvns	r3, r3
 8008012:	ea02 0103 	and.w	r1, r2, r3
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	f003 0310 	and.w	r3, r3, #16
 8008022:	409a      	lsls	r2, r3
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	430a      	orrs	r2, r1
 800802a:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_0 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2201      	movs	r2, #1
 8008030:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2200      	movs	r2, #0
 8008036:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3714      	adds	r7, #20
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <HAL_DACEx_DualSetValue>:
  * @note   In dual mode, a unique register access is required to write in both
  *          DAC channels at the same time.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef *hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2)
{
 8008046:	b480      	push	{r7}
 8008048:	b087      	sub	sp, #28
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	607a      	str	r2, [r7, #4]
 8008052:	603b      	str	r3, [r7, #0]
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));

  /* Calculate and set dual DAC data holding register value */
  if (Alignment == DAC_ALIGN_8B_R)
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	2b08      	cmp	r3, #8
 8008058:	d105      	bne.n	8008066 <HAL_DACEx_DualSetValue+0x20>
  {
    data = ((uint32_t)Data2 << 8U) | Data1;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	021b      	lsls	r3, r3, #8
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	4313      	orrs	r3, r2
 8008062:	617b      	str	r3, [r7, #20]
 8008064:	e004      	b.n	8008070 <HAL_DACEx_DualSetValue+0x2a>
  }
  else
  {
    data = ((uint32_t)Data2 << 16U) | Data1;
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	041b      	lsls	r3, r3, #16
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	4313      	orrs	r3, r2
 800806e:	617b      	str	r3, [r7, #20]
  }

  tmp = (uint32_t)hdac->Instance;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	613b      	str	r3, [r7, #16]
  tmp += DAC_DHR12RD_ALIGNMENT(Alignment);
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	4413      	add	r3, r2
 800807c:	3320      	adds	r3, #32
 800807e:	613b      	str	r3, [r7, #16]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	697a      	ldr	r2, [r7, #20]
 8008084:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	371c      	adds	r7, #28
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800809c:	bf00      	nop
 800809e:	370c      	adds	r7, #12
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80080b0:	bf00      	nop
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80080c4:	bf00      	nop
 80080c6:	370c      	adds	r7, #12
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <HAL_DACEx_DualGetValue>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DACEx_DualGetValue(DAC_HandleTypeDef *hdac)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0UL;
 80080ec:	2300      	movs	r3, #0
 80080ee:	60fb      	str	r3, [r7, #12]

  tmp |= hdac->Instance->DOR1;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f6:	68fa      	ldr	r2, [r7, #12]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	60fb      	str	r3, [r7, #12]

  tmp |= hdac->Instance->DOR2 << 16UL;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008102:	041b      	lsls	r3, r3, #16
 8008104:	68fa      	ldr	r2, [r7, #12]
 8008106:	4313      	orrs	r3, r2
 8008108:	60fb      	str	r3, [r7, #12]

  /* Returns the DAC channel data output register value */
  return tmp;
 800810a:	68fb      	ldr	r3, [r7, #12]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3714      	adds	r7, #20
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008124:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8008126:	68f8      	ldr	r0, [r7, #12]
 8008128:	f7ff ffb4 	bl	8008094 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2201      	movs	r2, #1
 8008130:	711a      	strb	r2, [r3, #4]
}
 8008132:	bf00      	nop
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008146:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f7ff ffad 	bl	80080a8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800814e:	bf00      	nop
 8008150:	3710      	adds	r7, #16
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}

08008156 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008162:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	f043 0204 	orr.w	r2, r3, #4
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f7ff ffa3 	bl	80080bc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2201      	movs	r2, #1
 800817a:	711a      	strb	r2, [r3, #4]
}
 800817c:	bf00      	nop
 800817e:	3710      	adds	r7, #16
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b086      	sub	sp, #24
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800818c:	2300      	movs	r3, #0
 800818e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008190:	f7fe fed6 	bl	8006f40 <HAL_GetTick>
 8008194:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d101      	bne.n	80081a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	e099      	b.n	80082d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2202      	movs	r2, #2
 80081a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f022 0201 	bic.w	r2, r2, #1
 80081be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80081c0:	e00f      	b.n	80081e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80081c2:	f7fe febd 	bl	8006f40 <HAL_GetTick>
 80081c6:	4602      	mov	r2, r0
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	1ad3      	subs	r3, r2, r3
 80081cc:	2b05      	cmp	r3, #5
 80081ce:	d908      	bls.n	80081e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2220      	movs	r2, #32
 80081d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2203      	movs	r2, #3
 80081da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80081de:	2303      	movs	r3, #3
 80081e0:	e078      	b.n	80082d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 0301 	and.w	r3, r3, #1
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1e8      	bne.n	80081c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80081f8:	697a      	ldr	r2, [r7, #20]
 80081fa:	4b38      	ldr	r3, [pc, #224]	; (80082dc <HAL_DMA_Init+0x158>)
 80081fc:	4013      	ands	r3, r2
 80081fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800820e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800821a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	699b      	ldr	r3, [r3, #24]
 8008220:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008226:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6a1b      	ldr	r3, [r3, #32]
 800822c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800822e:	697a      	ldr	r2, [r7, #20]
 8008230:	4313      	orrs	r3, r2
 8008232:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008238:	2b04      	cmp	r3, #4
 800823a:	d107      	bne.n	800824c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008244:	4313      	orrs	r3, r2
 8008246:	697a      	ldr	r2, [r7, #20]
 8008248:	4313      	orrs	r3, r2
 800824a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	697a      	ldr	r2, [r7, #20]
 8008252:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f023 0307 	bic.w	r3, r3, #7
 8008262:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	4313      	orrs	r3, r2
 800826c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008272:	2b04      	cmp	r3, #4
 8008274:	d117      	bne.n	80082a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800827a:	697a      	ldr	r2, [r7, #20]
 800827c:	4313      	orrs	r3, r2
 800827e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00e      	beq.n	80082a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 fd4d 	bl	8008d28 <DMA_CheckFifoParam>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d008      	beq.n	80082a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2240      	movs	r2, #64	; 0x40
 8008298:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2201      	movs	r2, #1
 800829e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80082a2:	2301      	movs	r3, #1
 80082a4:	e016      	b.n	80082d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 fd05 	bl	8008cbe <DMA_CalcBaseAndBitshift>
 80082b4:	4603      	mov	r3, r0
 80082b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082bc:	223f      	movs	r2, #63	; 0x3f
 80082be:	409a      	lsls	r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2201      	movs	r2, #1
 80082ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80082d2:	2300      	movs	r3, #0
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3718      	adds	r7, #24
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	f010803f 	.word	0xf010803f

080082e0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d101      	bne.n	80082f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e050      	b.n	8008394 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d101      	bne.n	8008302 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80082fe:	2302      	movs	r3, #2
 8008300:	e048      	b.n	8008394 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f022 0201 	bic.w	r2, r2, #1
 8008310:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2200      	movs	r2, #0
 8008318:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2200      	movs	r2, #0
 8008320:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2200      	movs	r2, #0
 8008328:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2200      	movs	r2, #0
 8008330:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2200      	movs	r2, #0
 8008338:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2221      	movs	r2, #33	; 0x21
 8008340:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 fcbb 	bl	8008cbe <DMA_CalcBaseAndBitshift>
 8008348:	4603      	mov	r3, r0
 800834a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2200      	movs	r2, #0
 8008350:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008374:	223f      	movs	r2, #63	; 0x3f
 8008376:	409a      	lsls	r2, r3
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008392:	2300      	movs	r3, #0
}
 8008394:	4618      	mov	r0, r3
 8008396:	3710      	adds	r7, #16
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
 80083a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d101      	bne.n	80083bc <HAL_DMA_Start+0x20>
 80083b8:	2302      	movs	r3, #2
 80083ba:	e026      	b.n	800840a <HAL_DMA_Start+0x6e>
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d115      	bne.n	80083fc <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2202      	movs	r2, #2
 80083d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	68b9      	ldr	r1, [r7, #8]
 80083e4:	68f8      	ldr	r0, [r7, #12]
 80083e6:	f000 fc3c 	bl	8008c62 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f042 0201 	orr.w	r2, r2, #1
 80083f8:	601a      	str	r2, [r3, #0]
 80083fa:	e005      	b.n	8008408 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2200      	movs	r2, #0
 8008400:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008404:	2302      	movs	r3, #2
 8008406:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8008408:	7dfb      	ldrb	r3, [r7, #23]
}
 800840a:	4618      	mov	r0, r3
 800840c:	3718      	adds	r7, #24
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}

08008412 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008412:	b580      	push	{r7, lr}
 8008414:	b086      	sub	sp, #24
 8008416:	af00      	add	r7, sp, #0
 8008418:	60f8      	str	r0, [r7, #12]
 800841a:	60b9      	str	r1, [r7, #8]
 800841c:	607a      	str	r2, [r7, #4]
 800841e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008420:	2300      	movs	r3, #0
 8008422:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008428:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008430:	2b01      	cmp	r3, #1
 8008432:	d101      	bne.n	8008438 <HAL_DMA_Start_IT+0x26>
 8008434:	2302      	movs	r3, #2
 8008436:	e040      	b.n	80084ba <HAL_DMA_Start_IT+0xa8>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008446:	b2db      	uxtb	r3, r3
 8008448:	2b01      	cmp	r3, #1
 800844a:	d12f      	bne.n	80084ac <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2202      	movs	r2, #2
 8008450:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2200      	movs	r2, #0
 8008458:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	68b9      	ldr	r1, [r7, #8]
 8008460:	68f8      	ldr	r0, [r7, #12]
 8008462:	f000 fbfe 	bl	8008c62 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800846a:	223f      	movs	r2, #63	; 0x3f
 800846c:	409a      	lsls	r2, r3
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f042 0216 	orr.w	r2, r2, #22
 8008480:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008486:	2b00      	cmp	r3, #0
 8008488:	d007      	beq.n	800849a <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f042 0208 	orr.w	r2, r2, #8
 8008498:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f042 0201 	orr.w	r2, r2, #1
 80084a8:	601a      	str	r2, [r3, #0]
 80084aa:	e005      	b.n	80084b8 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80084b4:	2302      	movs	r3, #2
 80084b6:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80084b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3718      	adds	r7, #24
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}

080084c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80084c2:	b580      	push	{r7, lr}
 80084c4:	b084      	sub	sp, #16
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80084d0:	f7fe fd36 	bl	8006f40 <HAL_GetTick>
 80084d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d008      	beq.n	80084f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2280      	movs	r2, #128	; 0x80
 80084e6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e052      	b.n	800859a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f022 0216 	bic.w	r2, r2, #22
 8008502:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	695a      	ldr	r2, [r3, #20]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008512:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008518:	2b00      	cmp	r3, #0
 800851a:	d103      	bne.n	8008524 <HAL_DMA_Abort+0x62>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008520:	2b00      	cmp	r3, #0
 8008522:	d007      	beq.n	8008534 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f022 0208 	bic.w	r2, r2, #8
 8008532:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f022 0201 	bic.w	r2, r2, #1
 8008542:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008544:	e013      	b.n	800856e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008546:	f7fe fcfb 	bl	8006f40 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	2b05      	cmp	r3, #5
 8008552:	d90c      	bls.n	800856e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2220      	movs	r2, #32
 8008558:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2203      	movs	r2, #3
 800855e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e015      	b.n	800859a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 0301 	and.w	r3, r3, #1
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1e4      	bne.n	8008546 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008580:	223f      	movs	r2, #63	; 0x3f
 8008582:	409a      	lsls	r2, r3
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80085a2:	b480      	push	{r7}
 80085a4:	b083      	sub	sp, #12
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	d004      	beq.n	80085c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2280      	movs	r2, #128	; 0x80
 80085ba:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e00c      	b.n	80085da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2205      	movs	r2, #5
 80085c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f022 0201 	bic.w	r2, r2, #1
 80085d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr

080085e6 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b08a      	sub	sp, #40	; 0x28
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	60f8      	str	r0, [r7, #12]
 80085ee:	460b      	mov	r3, r1
 80085f0:	607a      	str	r2, [r7, #4]
 80085f2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80085f4:	2300      	movs	r3, #0
 80085f6:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80085f8:	f7fe fca2 	bl	8006f40 <HAL_GetTick>
 80085fc:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b02      	cmp	r3, #2
 8008608:	d008      	beq.n	800861c <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2280      	movs	r2, #128	; 0x80
 800860e:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	e0bf      	b.n	800879c <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008626:	2b00      	cmp	r3, #0
 8008628:	d005      	beq.n	8008636 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008630:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e0b2      	b.n	800879c <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8008636:	7afb      	ldrb	r3, [r7, #11]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d106      	bne.n	800864a <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008640:	2220      	movs	r2, #32
 8008642:	fa02 f303 	lsl.w	r3, r2, r3
 8008646:	627b      	str	r3, [r7, #36]	; 0x24
 8008648:	e005      	b.n	8008656 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800864e:	2210      	movs	r2, #16
 8008650:	fa02 f303 	lsl.w	r3, r2, r3
 8008654:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800865a:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8008662:	e05a      	b.n	800871a <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800866a:	d017      	beq.n	800869c <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d007      	beq.n	8008682 <HAL_DMA_PollForTransfer+0x9c>
 8008672:	f7fe fc65 	bl	8006f40 <HAL_GetTick>
 8008676:	4602      	mov	r2, r0
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	1ad3      	subs	r3, r2, r3
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	429a      	cmp	r2, r3
 8008680:	d20c      	bcs.n	800869c <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2220      	movs	r2, #32
 8008686:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8008698:	2303      	movs	r3, #3
 800869a:	e07f      	b.n	800879c <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086a6:	2208      	movs	r2, #8
 80086a8:	409a      	lsls	r2, r3
 80086aa:	6a3b      	ldr	r3, [r7, #32]
 80086ac:	4013      	ands	r3, r2
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00b      	beq.n	80086ca <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086b6:	f043 0201 	orr.w	r2, r3, #1
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086c2:	2208      	movs	r2, #8
 80086c4:	409a      	lsls	r2, r3
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086ce:	2201      	movs	r2, #1
 80086d0:	409a      	lsls	r2, r3
 80086d2:	6a3b      	ldr	r3, [r7, #32]
 80086d4:	4013      	ands	r3, r2
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d00b      	beq.n	80086f2 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086de:	f043 0202 	orr.w	r2, r3, #2
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086ea:	2201      	movs	r2, #1
 80086ec:	409a      	lsls	r2, r3
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086f6:	2204      	movs	r2, #4
 80086f8:	409a      	lsls	r2, r3
 80086fa:	6a3b      	ldr	r3, [r7, #32]
 80086fc:	4013      	ands	r3, r2
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00b      	beq.n	800871a <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008706:	f043 0204 	orr.w	r2, r3, #4
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008712:	2204      	movs	r2, #4
 8008714:	409a      	lsls	r2, r3
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800871a:	6a3a      	ldr	r2, [r7, #32]
 800871c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871e:	4013      	ands	r3, r2
 8008720:	2b00      	cmp	r3, #0
 8008722:	d105      	bne.n	8008730 <HAL_DMA_PollForTransfer+0x14a>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	d099      	beq.n	8008664 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008734:	2b00      	cmp	r3, #0
 8008736:	d018      	beq.n	800876a <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800873c:	f003 0301 	and.w	r3, r3, #1
 8008740:	2b00      	cmp	r3, #0
 8008742:	d012      	beq.n	800876a <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8008744:	68f8      	ldr	r0, [r7, #12]
 8008746:	f7ff febc 	bl	80084c2 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800874e:	2230      	movs	r2, #48	; 0x30
 8008750:	409a      	lsls	r2, r3
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	609a      	str	r2, [r3, #8]
    
      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e018      	b.n	800879c <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800876a:	7afb      	ldrb	r3, [r7, #11]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d10e      	bne.n	800878e <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008774:	2230      	movs	r2, #48	; 0x30
 8008776:	409a      	lsls	r2, r3
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	609a      	str	r2, [r3, #8]
    
    hdma->State = HAL_DMA_STATE_READY;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2200      	movs	r2, #0
 8008788:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800878c:	e005      	b.n	800879a <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008792:	2210      	movs	r2, #16
 8008794:	409a      	lsls	r2, r3
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 800879a:	7ffb      	ldrb	r3, [r7, #31]
}
 800879c:	4618      	mov	r0, r3
 800879e:	3728      	adds	r7, #40	; 0x28
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80087ac:	2300      	movs	r3, #0
 80087ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80087b0:	4b8e      	ldr	r3, [pc, #568]	; (80089ec <HAL_DMA_IRQHandler+0x248>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a8e      	ldr	r2, [pc, #568]	; (80089f0 <HAL_DMA_IRQHandler+0x24c>)
 80087b6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ba:	0a9b      	lsrs	r3, r3, #10
 80087bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087ce:	2208      	movs	r2, #8
 80087d0:	409a      	lsls	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	4013      	ands	r3, r2
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d01a      	beq.n	8008810 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f003 0304 	and.w	r3, r3, #4
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d013      	beq.n	8008810 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f022 0204 	bic.w	r2, r2, #4
 80087f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087fc:	2208      	movs	r2, #8
 80087fe:	409a      	lsls	r2, r3
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008808:	f043 0201 	orr.w	r2, r3, #1
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008814:	2201      	movs	r2, #1
 8008816:	409a      	lsls	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	4013      	ands	r3, r2
 800881c:	2b00      	cmp	r3, #0
 800881e:	d012      	beq.n	8008846 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	695b      	ldr	r3, [r3, #20]
 8008826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00b      	beq.n	8008846 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008832:	2201      	movs	r2, #1
 8008834:	409a      	lsls	r2, r3
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800883e:	f043 0202 	orr.w	r2, r3, #2
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800884a:	2204      	movs	r2, #4
 800884c:	409a      	lsls	r2, r3
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	4013      	ands	r3, r2
 8008852:	2b00      	cmp	r3, #0
 8008854:	d012      	beq.n	800887c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f003 0302 	and.w	r3, r3, #2
 8008860:	2b00      	cmp	r3, #0
 8008862:	d00b      	beq.n	800887c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008868:	2204      	movs	r2, #4
 800886a:	409a      	lsls	r2, r3
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008874:	f043 0204 	orr.w	r2, r3, #4
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008880:	2210      	movs	r2, #16
 8008882:	409a      	lsls	r2, r3
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	4013      	ands	r3, r2
 8008888:	2b00      	cmp	r3, #0
 800888a:	d043      	beq.n	8008914 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f003 0308 	and.w	r3, r3, #8
 8008896:	2b00      	cmp	r3, #0
 8008898:	d03c      	beq.n	8008914 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800889e:	2210      	movs	r2, #16
 80088a0:	409a      	lsls	r2, r3
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d018      	beq.n	80088e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d108      	bne.n	80088d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d024      	beq.n	8008914 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	4798      	blx	r3
 80088d2:	e01f      	b.n	8008914 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d01b      	beq.n	8008914 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	4798      	blx	r3
 80088e4:	e016      	b.n	8008914 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d107      	bne.n	8008904 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f022 0208 	bic.w	r2, r2, #8
 8008902:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008908:	2b00      	cmp	r3, #0
 800890a:	d003      	beq.n	8008914 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008918:	2220      	movs	r2, #32
 800891a:	409a      	lsls	r2, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	4013      	ands	r3, r2
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 808f 	beq.w	8008a44 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f003 0310 	and.w	r3, r3, #16
 8008930:	2b00      	cmp	r3, #0
 8008932:	f000 8087 	beq.w	8008a44 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800893a:	2220      	movs	r2, #32
 800893c:	409a      	lsls	r2, r3
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008948:	b2db      	uxtb	r3, r3
 800894a:	2b05      	cmp	r3, #5
 800894c:	d136      	bne.n	80089bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f022 0216 	bic.w	r2, r2, #22
 800895c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	695a      	ldr	r2, [r3, #20]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800896c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008972:	2b00      	cmp	r3, #0
 8008974:	d103      	bne.n	800897e <HAL_DMA_IRQHandler+0x1da>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800897a:	2b00      	cmp	r3, #0
 800897c:	d007      	beq.n	800898e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f022 0208 	bic.w	r2, r2, #8
 800898c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008992:	223f      	movs	r2, #63	; 0x3f
 8008994:	409a      	lsls	r2, r3
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2201      	movs	r2, #1
 800899e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d07e      	beq.n	8008ab0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	4798      	blx	r3
        }
        return;
 80089ba:	e079      	b.n	8008ab0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d01d      	beq.n	8008a06 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d10d      	bne.n	80089f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d031      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	4798      	blx	r3
 80089e8:	e02c      	b.n	8008a44 <HAL_DMA_IRQHandler+0x2a0>
 80089ea:	bf00      	nop
 80089ec:	20000058 	.word	0x20000058
 80089f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d023      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	4798      	blx	r3
 8008a04:	e01e      	b.n	8008a44 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10f      	bne.n	8008a34 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f022 0210 	bic.w	r2, r2, #16
 8008a22:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d003      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d032      	beq.n	8008ab2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a50:	f003 0301 	and.w	r3, r3, #1
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d022      	beq.n	8008a9e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2205      	movs	r2, #5
 8008a5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f022 0201 	bic.w	r2, r2, #1
 8008a6e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	3301      	adds	r3, #1
 8008a74:	60bb      	str	r3, [r7, #8]
 8008a76:	697a      	ldr	r2, [r7, #20]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d307      	bcc.n	8008a8c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0301 	and.w	r3, r3, #1
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1f2      	bne.n	8008a70 <HAL_DMA_IRQHandler+0x2cc>
 8008a8a:	e000      	b.n	8008a8e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008a8c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2201      	movs	r2, #1
 8008a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d005      	beq.n	8008ab2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	4798      	blx	r3
 8008aae:	e000      	b.n	8008ab2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8008ab0:	bf00      	nop
    }
  }
}
 8008ab2:	3718      	adds	r7, #24
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b087      	sub	sp, #28
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	607a      	str	r2, [r7, #4]
 8008ac4:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d101      	bne.n	8008ad8 <HAL_DMA_RegisterCallback+0x20>
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	e03c      	b.n	8008b52 <HAL_DMA_RegisterCallback+0x9a>
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d129      	bne.n	8008b40 <HAL_DMA_RegisterCallback+0x88>
  {
    switch (CallbackID)
 8008aec:	7afb      	ldrb	r3, [r7, #11]
 8008aee:	2b05      	cmp	r3, #5
 8008af0:	d829      	bhi.n	8008b46 <HAL_DMA_RegisterCallback+0x8e>
 8008af2:	a201      	add	r2, pc, #4	; (adr r2, 8008af8 <HAL_DMA_RegisterCallback+0x40>)
 8008af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af8:	08008b11 	.word	0x08008b11
 8008afc:	08008b19 	.word	0x08008b19
 8008b00:	08008b21 	.word	0x08008b21
 8008b04:	08008b29 	.word	0x08008b29
 8008b08:	08008b31 	.word	0x08008b31
 8008b0c:	08008b39 	.word	0x08008b39
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8008b16:	e017      	b.n	8008b48 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008b1e:	e013      	b.n	8008b48 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8008b26:	e00f      	b.n	8008b48 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	687a      	ldr	r2, [r7, #4]
 8008b2c:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8008b2e:	e00b      	b.n	8008b48 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8008b36:	e007      	b.n	8008b48 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	687a      	ldr	r2, [r7, #4]
 8008b3c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008b3e:	e003      	b.n	8008b48 <HAL_DMA_RegisterCallback+0x90>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	75fb      	strb	r3, [r7, #23]
 8008b44:	e000      	b.n	8008b48 <HAL_DMA_RegisterCallback+0x90>
      break;
 8008b46:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8008b50:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	371c      	adds	r7, #28
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr

08008b5e <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifer
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8008b5e:	b480      	push	{r7}
 8008b60:	b085      	sub	sp, #20
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	460b      	mov	r3, r1
 8008b68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d101      	bne.n	8008b7c <HAL_DMA_UnRegisterCallback+0x1e>
 8008b78:	2302      	movs	r3, #2
 8008b7a:	e052      	b.n	8008c22 <HAL_DMA_UnRegisterCallback+0xc4>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d141      	bne.n	8008c14 <HAL_DMA_UnRegisterCallback+0xb6>
  {
    switch (CallbackID)
 8008b90:	78fb      	ldrb	r3, [r7, #3]
 8008b92:	2b06      	cmp	r3, #6
 8008b94:	d83b      	bhi.n	8008c0e <HAL_DMA_UnRegisterCallback+0xb0>
 8008b96:	a201      	add	r2, pc, #4	; (adr r2, 8008b9c <HAL_DMA_UnRegisterCallback+0x3e>)
 8008b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b9c:	08008bb9 	.word	0x08008bb9
 8008ba0:	08008bc1 	.word	0x08008bc1
 8008ba4:	08008bc9 	.word	0x08008bc9
 8008ba8:	08008bd1 	.word	0x08008bd1
 8008bac:	08008bd9 	.word	0x08008bd9
 8008bb0:	08008be1 	.word	0x08008be1
 8008bb4:	08008be9 	.word	0x08008be9
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8008bbe:	e02b      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008bc6:	e027      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8008bce:	e023      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8008bd6:	e01f      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8008bde:	e01b      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 8008be6:	e017      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	63da      	str	r2, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	641a      	str	r2, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	645a      	str	r2, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	649a      	str	r2, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	64da      	str	r2, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 8008c0c:	e004      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
      
    default:
      status = HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	73fb      	strb	r3, [r7, #15]
      break;
 8008c12:	e001      	b.n	8008c18 <HAL_DMA_UnRegisterCallback+0xba>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8008c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3714      	adds	r7, #20
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr

08008c2e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008c2e:	b480      	push	{r7}
 8008c30:	b083      	sub	sp, #12
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008c3c:	b2db      	uxtb	r3, r3
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	370c      	adds	r7, #12
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr

08008c4a <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008c4a:	b480      	push	{r7}
 8008c4c:	b083      	sub	sp, #12
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	370c      	adds	r7, #12
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008c62:	b480      	push	{r7}
 8008c64:	b085      	sub	sp, #20
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	60f8      	str	r0, [r7, #12]
 8008c6a:	60b9      	str	r1, [r7, #8]
 8008c6c:	607a      	str	r2, [r7, #4]
 8008c6e:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008c7e:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	683a      	ldr	r2, [r7, #0]
 8008c86:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	2b40      	cmp	r3, #64	; 0x40
 8008c8e:	d108      	bne.n	8008ca2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	68ba      	ldr	r2, [r7, #8]
 8008c9e:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008ca0:	e007      	b.n	8008cb2 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68ba      	ldr	r2, [r7, #8]
 8008ca8:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	60da      	str	r2, [r3, #12]
}
 8008cb2:	bf00      	nop
 8008cb4:	3714      	adds	r7, #20
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr

08008cbe <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b085      	sub	sp, #20
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	3b10      	subs	r3, #16
 8008cce:	4a14      	ldr	r2, [pc, #80]	; (8008d20 <DMA_CalcBaseAndBitshift+0x62>)
 8008cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd4:	091b      	lsrs	r3, r3, #4
 8008cd6:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008cd8:	4a12      	ldr	r2, [pc, #72]	; (8008d24 <DMA_CalcBaseAndBitshift+0x66>)
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	4413      	add	r3, r2
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2b03      	cmp	r3, #3
 8008cea:	d909      	bls.n	8008d00 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008cf4:	f023 0303 	bic.w	r3, r3, #3
 8008cf8:	1d1a      	adds	r2, r3, #4
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	659a      	str	r2, [r3, #88]	; 0x58
 8008cfe:	e007      	b.n	8008d10 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008d08:	f023 0303 	bic.w	r3, r3, #3
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3714      	adds	r7, #20
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr
 8008d20:	aaaaaaab 	.word	0xaaaaaaab
 8008d24:	08052654 	.word	0x08052654

08008d28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d30:	2300      	movs	r3, #0
 8008d32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	699b      	ldr	r3, [r3, #24]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d11f      	bne.n	8008d82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	2b03      	cmp	r3, #3
 8008d46:	d856      	bhi.n	8008df6 <DMA_CheckFifoParam+0xce>
 8008d48:	a201      	add	r2, pc, #4	; (adr r2, 8008d50 <DMA_CheckFifoParam+0x28>)
 8008d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4e:	bf00      	nop
 8008d50:	08008d61 	.word	0x08008d61
 8008d54:	08008d73 	.word	0x08008d73
 8008d58:	08008d61 	.word	0x08008d61
 8008d5c:	08008df7 	.word	0x08008df7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d046      	beq.n	8008dfa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008d70:	e043      	b.n	8008dfa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d76:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008d7a:	d140      	bne.n	8008dfe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008d80:	e03d      	b.n	8008dfe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	699b      	ldr	r3, [r3, #24]
 8008d86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d8a:	d121      	bne.n	8008dd0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	2b03      	cmp	r3, #3
 8008d90:	d837      	bhi.n	8008e02 <DMA_CheckFifoParam+0xda>
 8008d92:	a201      	add	r2, pc, #4	; (adr r2, 8008d98 <DMA_CheckFifoParam+0x70>)
 8008d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d98:	08008da9 	.word	0x08008da9
 8008d9c:	08008daf 	.word	0x08008daf
 8008da0:	08008da9 	.word	0x08008da9
 8008da4:	08008dc1 	.word	0x08008dc1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	73fb      	strb	r3, [r7, #15]
      break;
 8008dac:	e030      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008db2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d025      	beq.n	8008e06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008dbe:	e022      	b.n	8008e06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dc4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008dc8:	d11f      	bne.n	8008e0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008dce:	e01c      	b.n	8008e0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	2b02      	cmp	r3, #2
 8008dd4:	d903      	bls.n	8008dde <DMA_CheckFifoParam+0xb6>
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2b03      	cmp	r3, #3
 8008dda:	d003      	beq.n	8008de4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008ddc:	e018      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	73fb      	strb	r3, [r7, #15]
      break;
 8008de2:	e015      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d00e      	beq.n	8008e0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	73fb      	strb	r3, [r7, #15]
      break;
 8008df4:	e00b      	b.n	8008e0e <DMA_CheckFifoParam+0xe6>
      break;
 8008df6:	bf00      	nop
 8008df8:	e00a      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      break;
 8008dfa:	bf00      	nop
 8008dfc:	e008      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      break;
 8008dfe:	bf00      	nop
 8008e00:	e006      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      break;
 8008e02:	bf00      	nop
 8008e04:	e004      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      break;
 8008e06:	bf00      	nop
 8008e08:	e002      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      break;   
 8008e0a:	bf00      	nop
 8008e0c:	e000      	b.n	8008e10 <DMA_CheckFifoParam+0xe8>
      break;
 8008e0e:	bf00      	nop
    }
  } 
  
  return status; 
 8008e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3714      	adds	r7, #20
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8008e1e:	b580      	push	{r7, lr}
 8008e20:	b086      	sub	sp, #24
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	60f8      	str	r0, [r7, #12]
 8008e26:	60b9      	str	r1, [r7, #8]
 8008e28:	607a      	str	r2, [r7, #4]
 8008e2a:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	2b80      	cmp	r3, #128	; 0x80
 8008e36:	d106      	bne.n	8008e46 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e3e:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8008e40:	2301      	movs	r3, #1
 8008e42:	75fb      	strb	r3, [r7, #23]
 8008e44:	e031      	b.n	8008eaa <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d101      	bne.n	8008e54 <HAL_DMAEx_MultiBufferStart+0x36>
 8008e50:	2302      	movs	r3, #2
 8008e52:	e02b      	b.n	8008eac <HAL_DMAEx_MultiBufferStart+0x8e>
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2201      	movs	r2, #1
 8008e58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d11e      	bne.n	8008ea6 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008e7e:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	683a      	ldr	r2, [r7, #0]
 8008e86:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008e88:	6a3b      	ldr	r3, [r7, #32]
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	68b9      	ldr	r1, [r7, #8]
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	f001 f972 	bl	800a178 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f042 0201 	orr.w	r2, r2, #1
 8008ea2:	601a      	str	r2, [r3, #0]
 8008ea4:	e001      	b.n	8008eaa <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8008eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3718      	adds	r7, #24
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b086      	sub	sp, #24
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]
 8008ec0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	2b80      	cmp	r3, #128	; 0x80
 8008ecc:	d106      	bne.n	8008edc <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008ed4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	f001 b911 	b.w	800a0fe <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d007      	beq.n	8008ef4 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d003      	beq.n	8008ef4 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d105      	bne.n	8008f00 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2240      	movs	r2, #64	; 0x40
 8008ef8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	f001 b8ff 	b.w	800a0fe <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d102      	bne.n	8008f10 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8008f0a:	2302      	movs	r3, #2
 8008f0c:	f001 b8f7 	b.w	800a0fe <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2201      	movs	r2, #1
 8008f14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	f041 80e5 	bne.w	800a0f0 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2202      	movs	r2, #2
 8008f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008f42:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8008f4c:	6a3b      	ldr	r3, [r7, #32]
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	68b9      	ldr	r1, [r7, #8]
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	f001 f910 	bl	800a178 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	4b8d      	ldr	r3, [pc, #564]	; (8009194 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d960      	bls.n	8009026 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a8b      	ldr	r2, [pc, #556]	; (8009198 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d057      	beq.n	800901e <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a8a      	ldr	r2, [pc, #552]	; (800919c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d050      	beq.n	800901a <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a88      	ldr	r2, [pc, #544]	; (80091a0 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d049      	beq.n	8009016 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a87      	ldr	r2, [pc, #540]	; (80091a4 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d042      	beq.n	8009012 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a85      	ldr	r2, [pc, #532]	; (80091a8 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d03a      	beq.n	800900c <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a84      	ldr	r2, [pc, #528]	; (80091ac <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d032      	beq.n	8009006 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	4a82      	ldr	r2, [pc, #520]	; (80091b0 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d02a      	beq.n	8009000 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4a81      	ldr	r2, [pc, #516]	; (80091b4 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d022      	beq.n	8008ffa <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a7f      	ldr	r2, [pc, #508]	; (80091b8 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d01a      	beq.n	8008ff4 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a7e      	ldr	r2, [pc, #504]	; (80091bc <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d012      	beq.n	8008fee <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a7c      	ldr	r2, [pc, #496]	; (80091c0 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d00a      	beq.n	8008fe8 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a7b      	ldr	r2, [pc, #492]	; (80091c4 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d102      	bne.n	8008fe2 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8008fdc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008fe0:	e01e      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008fe2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008fe6:	e01b      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008fe8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008fec:	e018      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008fee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ff2:	e015      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008ff4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ff8:	e012      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008ffa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ffe:	e00f      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8009000:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009004:	e00c      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8009006:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800900a:	e009      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800900c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009010:	e006      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8009012:	2320      	movs	r3, #32
 8009014:	e004      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8009016:	2320      	movs	r3, #32
 8009018:	e002      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800901a:	2320      	movs	r3, #32
 800901c:	e000      	b.n	8009020 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800901e:	2320      	movs	r3, #32
 8009020:	4a69      	ldr	r2, [pc, #420]	; (80091c8 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8009022:	60d3      	str	r3, [r2, #12]
 8009024:	e14f      	b.n	80092c6 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	461a      	mov	r2, r3
 800902c:	4b67      	ldr	r3, [pc, #412]	; (80091cc <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800902e:	429a      	cmp	r2, r3
 8009030:	d960      	bls.n	80090f4 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a58      	ldr	r2, [pc, #352]	; (8009198 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d057      	beq.n	80090ec <HAL_DMAEx_MultiBufferStart_IT+0x238>
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a56      	ldr	r2, [pc, #344]	; (800919c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d050      	beq.n	80090e8 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a55      	ldr	r2, [pc, #340]	; (80091a0 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d049      	beq.n	80090e4 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a53      	ldr	r2, [pc, #332]	; (80091a4 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d042      	beq.n	80090e0 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a52      	ldr	r2, [pc, #328]	; (80091a8 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d03a      	beq.n	80090da <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a50      	ldr	r2, [pc, #320]	; (80091ac <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d032      	beq.n	80090d4 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a4f      	ldr	r2, [pc, #316]	; (80091b0 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d02a      	beq.n	80090ce <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a4d      	ldr	r2, [pc, #308]	; (80091b4 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d022      	beq.n	80090c8 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a4c      	ldr	r2, [pc, #304]	; (80091b8 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d01a      	beq.n	80090c2 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a4a      	ldr	r2, [pc, #296]	; (80091bc <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d012      	beq.n	80090bc <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a49      	ldr	r2, [pc, #292]	; (80091c0 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 800909c:	4293      	cmp	r3, r2
 800909e:	d00a      	beq.n	80090b6 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a47      	ldr	r2, [pc, #284]	; (80091c4 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d102      	bne.n	80090b0 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 80090aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80090ae:	e01e      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80090b4:	e01b      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80090ba:	e018      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80090c0:	e015      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090c2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80090c6:	e012      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090cc:	e00f      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090d2:	e00c      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090d8:	e009      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090de:	e006      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090e0:	2320      	movs	r3, #32
 80090e2:	e004      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090e4:	2320      	movs	r3, #32
 80090e6:	e002      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090e8:	2320      	movs	r3, #32
 80090ea:	e000      	b.n	80090ee <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80090ec:	2320      	movs	r3, #32
 80090ee:	4a36      	ldr	r2, [pc, #216]	; (80091c8 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80090f0:	6093      	str	r3, [r2, #8]
 80090f2:	e0e8      	b.n	80092c6 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	461a      	mov	r2, r3
 80090fa:	4b35      	ldr	r3, [pc, #212]	; (80091d0 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80090fc:	429a      	cmp	r2, r3
 80090fe:	f240 8082 	bls.w	8009206 <HAL_DMAEx_MultiBufferStart_IT+0x352>
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a24      	ldr	r2, [pc, #144]	; (8009198 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d078      	beq.n	80091fe <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a22      	ldr	r2, [pc, #136]	; (800919c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d071      	beq.n	80091fa <HAL_DMAEx_MultiBufferStart_IT+0x346>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a21      	ldr	r2, [pc, #132]	; (80091a0 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d06a      	beq.n	80091f6 <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a1f      	ldr	r2, [pc, #124]	; (80091a4 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d063      	beq.n	80091f2 <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a1e      	ldr	r2, [pc, #120]	; (80091a8 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d05b      	beq.n	80091ec <HAL_DMAEx_MultiBufferStart_IT+0x338>
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a1c      	ldr	r2, [pc, #112]	; (80091ac <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d053      	beq.n	80091e6 <HAL_DMAEx_MultiBufferStart_IT+0x332>
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a1b      	ldr	r2, [pc, #108]	; (80091b0 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d04b      	beq.n	80091e0 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a19      	ldr	r2, [pc, #100]	; (80091b4 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d043      	beq.n	80091da <HAL_DMAEx_MultiBufferStart_IT+0x326>
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a18      	ldr	r2, [pc, #96]	; (80091b8 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d03b      	beq.n	80091d4 <HAL_DMAEx_MultiBufferStart_IT+0x320>
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a16      	ldr	r2, [pc, #88]	; (80091bc <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d012      	beq.n	800918c <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a15      	ldr	r2, [pc, #84]	; (80091c0 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d00a      	beq.n	8009186 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a13      	ldr	r2, [pc, #76]	; (80091c4 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d102      	bne.n	8009180 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 800917a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800917e:	e03f      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8009180:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009184:	e03c      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8009186:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800918a:	e039      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800918c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009190:	e036      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8009192:	bf00      	nop
 8009194:	40026458 	.word	0x40026458
 8009198:	40026010 	.word	0x40026010
 800919c:	40026410 	.word	0x40026410
 80091a0:	40026070 	.word	0x40026070
 80091a4:	40026470 	.word	0x40026470
 80091a8:	40026028 	.word	0x40026028
 80091ac:	40026428 	.word	0x40026428
 80091b0:	40026088 	.word	0x40026088
 80091b4:	40026488 	.word	0x40026488
 80091b8:	40026040 	.word	0x40026040
 80091bc:	40026440 	.word	0x40026440
 80091c0:	400260a0 	.word	0x400260a0
 80091c4:	400264a0 	.word	0x400264a0
 80091c8:	40026400 	.word	0x40026400
 80091cc:	400260b8 	.word	0x400260b8
 80091d0:	40026058 	.word	0x40026058
 80091d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80091d8:	e012      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80091de:	e00f      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80091e4:	e00c      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80091ea:	e009      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80091f0:	e006      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091f2:	2320      	movs	r3, #32
 80091f4:	e004      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091f6:	2320      	movs	r3, #32
 80091f8:	e002      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091fa:	2320      	movs	r3, #32
 80091fc:	e000      	b.n	8009200 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80091fe:	2320      	movs	r3, #32
 8009200:	4a8c      	ldr	r2, [pc, #560]	; (8009434 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8009202:	60d3      	str	r3, [r2, #12]
 8009204:	e05f      	b.n	80092c6 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a8b      	ldr	r2, [pc, #556]	; (8009438 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d057      	beq.n	80092c0 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a89      	ldr	r2, [pc, #548]	; (800943c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d050      	beq.n	80092bc <HAL_DMAEx_MultiBufferStart_IT+0x408>
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a88      	ldr	r2, [pc, #544]	; (8009440 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8009220:	4293      	cmp	r3, r2
 8009222:	d049      	beq.n	80092b8 <HAL_DMAEx_MultiBufferStart_IT+0x404>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a86      	ldr	r2, [pc, #536]	; (8009444 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d042      	beq.n	80092b4 <HAL_DMAEx_MultiBufferStart_IT+0x400>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a85      	ldr	r2, [pc, #532]	; (8009448 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d03a      	beq.n	80092ae <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4a83      	ldr	r2, [pc, #524]	; (800944c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d032      	beq.n	80092a8 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a82      	ldr	r2, [pc, #520]	; (8009450 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d02a      	beq.n	80092a2 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a80      	ldr	r2, [pc, #512]	; (8009454 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d022      	beq.n	800929c <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a7f      	ldr	r2, [pc, #508]	; (8009458 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d01a      	beq.n	8009296 <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a7d      	ldr	r2, [pc, #500]	; (800945c <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d012      	beq.n	8009290 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4a7c      	ldr	r2, [pc, #496]	; (8009460 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d00a      	beq.n	800928a <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a7a      	ldr	r2, [pc, #488]	; (8009464 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d102      	bne.n	8009284 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 800927e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009282:	e01e      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8009284:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009288:	e01b      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800928a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800928e:	e018      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8009290:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009294:	e015      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8009296:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800929a:	e012      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800929c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80092a0:	e00f      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80092a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80092a6:	e00c      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80092a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80092ac:	e009      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80092ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80092b2:	e006      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80092b4:	2320      	movs	r3, #32
 80092b6:	e004      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80092b8:	2320      	movs	r3, #32
 80092ba:	e002      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80092bc:	2320      	movs	r3, #32
 80092be:	e000      	b.n	80092c2 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80092c0:	2320      	movs	r3, #32
 80092c2:	4a5c      	ldr	r2, [pc, #368]	; (8009434 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 80092c4:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	461a      	mov	r2, r3
 80092cc:	4b66      	ldr	r3, [pc, #408]	; (8009468 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d960      	bls.n	8009394 <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a58      	ldr	r2, [pc, #352]	; (8009438 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d057      	beq.n	800938c <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a56      	ldr	r2, [pc, #344]	; (800943c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d050      	beq.n	8009388 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a55      	ldr	r2, [pc, #340]	; (8009440 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d049      	beq.n	8009384 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a53      	ldr	r2, [pc, #332]	; (8009444 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d042      	beq.n	8009380 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a52      	ldr	r2, [pc, #328]	; (8009448 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d03a      	beq.n	800937a <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a50      	ldr	r2, [pc, #320]	; (800944c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d032      	beq.n	8009374 <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a4f      	ldr	r2, [pc, #316]	; (8009450 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d02a      	beq.n	800936e <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a4d      	ldr	r2, [pc, #308]	; (8009454 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d022      	beq.n	8009368 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a4c      	ldr	r2, [pc, #304]	; (8009458 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d01a      	beq.n	8009362 <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a4a      	ldr	r2, [pc, #296]	; (800945c <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d012      	beq.n	800935c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a49      	ldr	r2, [pc, #292]	; (8009460 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d00a      	beq.n	8009356 <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a47      	ldr	r2, [pc, #284]	; (8009464 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d102      	bne.n	8009350 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 800934a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800934e:	e01e      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009350:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009354:	e01b      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009356:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800935a:	e018      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800935c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009360:	e015      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009362:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009366:	e012      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800936c:	e00f      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800936e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009372:	e00c      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009374:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009378:	e009      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800937a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800937e:	e006      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009380:	2310      	movs	r3, #16
 8009382:	e004      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009384:	2310      	movs	r3, #16
 8009386:	e002      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8009388:	2310      	movs	r3, #16
 800938a:	e000      	b.n	800938e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800938c:	2310      	movs	r3, #16
 800938e:	4a37      	ldr	r2, [pc, #220]	; (800946c <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8009390:	60d3      	str	r3, [r2, #12]
 8009392:	e14f      	b.n	8009634 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	461a      	mov	r2, r3
 800939a:	4b35      	ldr	r3, [pc, #212]	; (8009470 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800939c:	429a      	cmp	r2, r3
 800939e:	f240 8082 	bls.w	80094a6 <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a24      	ldr	r2, [pc, #144]	; (8009438 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d078      	beq.n	800949e <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a22      	ldr	r2, [pc, #136]	; (800943c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d071      	beq.n	800949a <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a21      	ldr	r2, [pc, #132]	; (8009440 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d06a      	beq.n	8009496 <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a1f      	ldr	r2, [pc, #124]	; (8009444 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d063      	beq.n	8009492 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a1e      	ldr	r2, [pc, #120]	; (8009448 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d05b      	beq.n	800948c <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a1c      	ldr	r2, [pc, #112]	; (800944c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d053      	beq.n	8009486 <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a1b      	ldr	r2, [pc, #108]	; (8009450 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d04b      	beq.n	8009480 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a19      	ldr	r2, [pc, #100]	; (8009454 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d043      	beq.n	800947a <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a18      	ldr	r2, [pc, #96]	; (8009458 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d03b      	beq.n	8009474 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a16      	ldr	r2, [pc, #88]	; (800945c <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d012      	beq.n	800942c <HAL_DMAEx_MultiBufferStart_IT+0x578>
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a15      	ldr	r2, [pc, #84]	; (8009460 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d00a      	beq.n	8009426 <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a13      	ldr	r2, [pc, #76]	; (8009464 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d102      	bne.n	8009420 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 800941a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800941e:	e03f      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8009420:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009424:	e03c      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8009426:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800942a:	e039      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800942c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009430:	e036      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8009432:	bf00      	nop
 8009434:	40026000 	.word	0x40026000
 8009438:	40026010 	.word	0x40026010
 800943c:	40026410 	.word	0x40026410
 8009440:	40026070 	.word	0x40026070
 8009444:	40026470 	.word	0x40026470
 8009448:	40026028 	.word	0x40026028
 800944c:	40026428 	.word	0x40026428
 8009450:	40026088 	.word	0x40026088
 8009454:	40026488 	.word	0x40026488
 8009458:	40026040 	.word	0x40026040
 800945c:	40026440 	.word	0x40026440
 8009460:	400260a0 	.word	0x400260a0
 8009464:	400264a0 	.word	0x400264a0
 8009468:	40026458 	.word	0x40026458
 800946c:	40026400 	.word	0x40026400
 8009470:	400260b8 	.word	0x400260b8
 8009474:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009478:	e012      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800947a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800947e:	e00f      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8009480:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009484:	e00c      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8009486:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800948a:	e009      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800948c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009490:	e006      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8009492:	2310      	movs	r3, #16
 8009494:	e004      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8009496:	2310      	movs	r3, #16
 8009498:	e002      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800949a:	2310      	movs	r3, #16
 800949c:	e000      	b.n	80094a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800949e:	2310      	movs	r3, #16
 80094a0:	4a8c      	ldr	r2, [pc, #560]	; (80096d4 <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 80094a2:	6093      	str	r3, [r2, #8]
 80094a4:	e0c6      	b.n	8009634 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	461a      	mov	r2, r3
 80094ac:	4b8a      	ldr	r3, [pc, #552]	; (80096d8 <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d960      	bls.n	8009574 <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a89      	ldr	r2, [pc, #548]	; (80096dc <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d057      	beq.n	800956c <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a87      	ldr	r2, [pc, #540]	; (80096e0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d050      	beq.n	8009568 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a86      	ldr	r2, [pc, #536]	; (80096e4 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d049      	beq.n	8009564 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a84      	ldr	r2, [pc, #528]	; (80096e8 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d042      	beq.n	8009560 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a83      	ldr	r2, [pc, #524]	; (80096ec <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d03a      	beq.n	800955a <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a81      	ldr	r2, [pc, #516]	; (80096f0 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d032      	beq.n	8009554 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a80      	ldr	r2, [pc, #512]	; (80096f4 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d02a      	beq.n	800954e <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a7e      	ldr	r2, [pc, #504]	; (80096f8 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d022      	beq.n	8009548 <HAL_DMAEx_MultiBufferStart_IT+0x694>
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a7d      	ldr	r2, [pc, #500]	; (80096fc <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d01a      	beq.n	8009542 <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a7b      	ldr	r2, [pc, #492]	; (8009700 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d012      	beq.n	800953c <HAL_DMAEx_MultiBufferStart_IT+0x688>
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a7a      	ldr	r2, [pc, #488]	; (8009704 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d00a      	beq.n	8009536 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a78      	ldr	r2, [pc, #480]	; (8009708 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d102      	bne.n	8009530 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 800952a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800952e:	e01e      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009530:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009534:	e01b      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009536:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800953a:	e018      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800953c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009540:	e015      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009542:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009546:	e012      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009548:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800954c:	e00f      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800954e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009552:	e00c      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009558:	e009      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800955a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800955e:	e006      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009560:	2310      	movs	r3, #16
 8009562:	e004      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009564:	2310      	movs	r3, #16
 8009566:	e002      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8009568:	2310      	movs	r3, #16
 800956a:	e000      	b.n	800956e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800956c:	2310      	movs	r3, #16
 800956e:	4a67      	ldr	r2, [pc, #412]	; (800970c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8009570:	60d3      	str	r3, [r2, #12]
 8009572:	e05f      	b.n	8009634 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a58      	ldr	r2, [pc, #352]	; (80096dc <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d057      	beq.n	800962e <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a57      	ldr	r2, [pc, #348]	; (80096e0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d050      	beq.n	800962a <HAL_DMAEx_MultiBufferStart_IT+0x776>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a55      	ldr	r2, [pc, #340]	; (80096e4 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d049      	beq.n	8009626 <HAL_DMAEx_MultiBufferStart_IT+0x772>
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a54      	ldr	r2, [pc, #336]	; (80096e8 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d042      	beq.n	8009622 <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a52      	ldr	r2, [pc, #328]	; (80096ec <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d03a      	beq.n	800961c <HAL_DMAEx_MultiBufferStart_IT+0x768>
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a51      	ldr	r2, [pc, #324]	; (80096f0 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d032      	beq.n	8009616 <HAL_DMAEx_MultiBufferStart_IT+0x762>
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a4f      	ldr	r2, [pc, #316]	; (80096f4 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d02a      	beq.n	8009610 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4a4e      	ldr	r2, [pc, #312]	; (80096f8 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d022      	beq.n	800960a <HAL_DMAEx_MultiBufferStart_IT+0x756>
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a4c      	ldr	r2, [pc, #304]	; (80096fc <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d01a      	beq.n	8009604 <HAL_DMAEx_MultiBufferStart_IT+0x750>
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a4b      	ldr	r2, [pc, #300]	; (8009700 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d012      	beq.n	80095fe <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a49      	ldr	r2, [pc, #292]	; (8009704 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d00a      	beq.n	80095f8 <HAL_DMAEx_MultiBufferStart_IT+0x744>
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a48      	ldr	r2, [pc, #288]	; (8009708 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d102      	bne.n	80095f2 <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 80095ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80095f0:	e01e      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80095f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80095f6:	e01b      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80095f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80095fc:	e018      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80095fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009602:	e015      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8009604:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009608:	e012      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800960a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800960e:	e00f      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8009610:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009614:	e00c      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8009616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800961a:	e009      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800961c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009620:	e006      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8009622:	2310      	movs	r3, #16
 8009624:	e004      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8009626:	2310      	movs	r3, #16
 8009628:	e002      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800962a:	2310      	movs	r3, #16
 800962c:	e000      	b.n	8009630 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800962e:	2310      	movs	r3, #16
 8009630:	4a36      	ldr	r2, [pc, #216]	; (800970c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8009632:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	461a      	mov	r2, r3
 800963a:	4b35      	ldr	r3, [pc, #212]	; (8009710 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 800963c:	429a      	cmp	r2, r3
 800963e:	f240 8082 	bls.w	8009746 <HAL_DMAEx_MultiBufferStart_IT+0x892>
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a25      	ldr	r2, [pc, #148]	; (80096dc <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d078      	beq.n	800973e <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a23      	ldr	r2, [pc, #140]	; (80096e0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d071      	beq.n	800973a <HAL_DMAEx_MultiBufferStart_IT+0x886>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a22      	ldr	r2, [pc, #136]	; (80096e4 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d06a      	beq.n	8009736 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4a20      	ldr	r2, [pc, #128]	; (80096e8 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d063      	beq.n	8009732 <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	4a1f      	ldr	r2, [pc, #124]	; (80096ec <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d05b      	beq.n	800972c <HAL_DMAEx_MultiBufferStart_IT+0x878>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a1d      	ldr	r2, [pc, #116]	; (80096f0 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d053      	beq.n	8009726 <HAL_DMAEx_MultiBufferStart_IT+0x872>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a1c      	ldr	r2, [pc, #112]	; (80096f4 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d04b      	beq.n	8009720 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a1a      	ldr	r2, [pc, #104]	; (80096f8 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d043      	beq.n	800971a <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a19      	ldr	r2, [pc, #100]	; (80096fc <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d03b      	beq.n	8009714 <HAL_DMAEx_MultiBufferStart_IT+0x860>
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a17      	ldr	r2, [pc, #92]	; (8009700 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d012      	beq.n	80096cc <HAL_DMAEx_MultiBufferStart_IT+0x818>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a16      	ldr	r2, [pc, #88]	; (8009704 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d00a      	beq.n	80096c6 <HAL_DMAEx_MultiBufferStart_IT+0x812>
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a14      	ldr	r2, [pc, #80]	; (8009708 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d102      	bne.n	80096c0 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 80096ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80096be:	e03f      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80096c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80096c4:	e03c      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80096c6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80096ca:	e039      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80096cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80096d0:	e036      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80096d2:	bf00      	nop
 80096d4:	40026400 	.word	0x40026400
 80096d8:	40026058 	.word	0x40026058
 80096dc:	40026010 	.word	0x40026010
 80096e0:	40026410 	.word	0x40026410
 80096e4:	40026070 	.word	0x40026070
 80096e8:	40026470 	.word	0x40026470
 80096ec:	40026028 	.word	0x40026028
 80096f0:	40026428 	.word	0x40026428
 80096f4:	40026088 	.word	0x40026088
 80096f8:	40026488 	.word	0x40026488
 80096fc:	40026040 	.word	0x40026040
 8009700:	40026440 	.word	0x40026440
 8009704:	400260a0 	.word	0x400260a0
 8009708:	400264a0 	.word	0x400264a0
 800970c:	40026000 	.word	0x40026000
 8009710:	40026458 	.word	0x40026458
 8009714:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009718:	e012      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800971a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800971e:	e00f      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8009720:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009724:	e00c      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8009726:	f44f 7300 	mov.w	r3, #512	; 0x200
 800972a:	e009      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800972c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009730:	e006      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8009732:	2308      	movs	r3, #8
 8009734:	e004      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8009736:	2308      	movs	r3, #8
 8009738:	e002      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800973a:	2308      	movs	r3, #8
 800973c:	e000      	b.n	8009740 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800973e:	2308      	movs	r3, #8
 8009740:	4a8c      	ldr	r2, [pc, #560]	; (8009974 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8009742:	60d3      	str	r3, [r2, #12]
 8009744:	e14e      	b.n	80099e4 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	461a      	mov	r2, r3
 800974c:	4b8a      	ldr	r3, [pc, #552]	; (8009978 <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 800974e:	429a      	cmp	r2, r3
 8009750:	d960      	bls.n	8009814 <HAL_DMAEx_MultiBufferStart_IT+0x960>
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4a89      	ldr	r2, [pc, #548]	; (800997c <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d057      	beq.n	800980c <HAL_DMAEx_MultiBufferStart_IT+0x958>
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4a87      	ldr	r2, [pc, #540]	; (8009980 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d050      	beq.n	8009808 <HAL_DMAEx_MultiBufferStart_IT+0x954>
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a86      	ldr	r2, [pc, #536]	; (8009984 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d049      	beq.n	8009804 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a84      	ldr	r2, [pc, #528]	; (8009988 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d042      	beq.n	8009800 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a83      	ldr	r2, [pc, #524]	; (800998c <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d03a      	beq.n	80097fa <HAL_DMAEx_MultiBufferStart_IT+0x946>
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	4a81      	ldr	r2, [pc, #516]	; (8009990 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d032      	beq.n	80097f4 <HAL_DMAEx_MultiBufferStart_IT+0x940>
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4a80      	ldr	r2, [pc, #512]	; (8009994 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d02a      	beq.n	80097ee <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a7e      	ldr	r2, [pc, #504]	; (8009998 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d022      	beq.n	80097e8 <HAL_DMAEx_MultiBufferStart_IT+0x934>
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a7d      	ldr	r2, [pc, #500]	; (800999c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d01a      	beq.n	80097e2 <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a7b      	ldr	r2, [pc, #492]	; (80099a0 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d012      	beq.n	80097dc <HAL_DMAEx_MultiBufferStart_IT+0x928>
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a7a      	ldr	r2, [pc, #488]	; (80099a4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d00a      	beq.n	80097d6 <HAL_DMAEx_MultiBufferStart_IT+0x922>
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a78      	ldr	r2, [pc, #480]	; (80099a8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d102      	bne.n	80097d0 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 80097ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80097ce:	e01e      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80097d4:	e01b      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097d6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80097da:	e018      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80097e0:	e015      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097e2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80097e6:	e012      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097ec:	e00f      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097f2:	e00c      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097f8:	e009      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80097fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097fe:	e006      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8009800:	2308      	movs	r3, #8
 8009802:	e004      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8009804:	2308      	movs	r3, #8
 8009806:	e002      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8009808:	2308      	movs	r3, #8
 800980a:	e000      	b.n	800980e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800980c:	2308      	movs	r3, #8
 800980e:	4a59      	ldr	r2, [pc, #356]	; (8009974 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8009810:	6093      	str	r3, [r2, #8]
 8009812:	e0e7      	b.n	80099e4 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	461a      	mov	r2, r3
 800981a:	4b64      	ldr	r3, [pc, #400]	; (80099ac <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 800981c:	429a      	cmp	r2, r3
 800981e:	d960      	bls.n	80098e2 <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a55      	ldr	r2, [pc, #340]	; (800997c <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d057      	beq.n	80098da <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a54      	ldr	r2, [pc, #336]	; (8009980 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d050      	beq.n	80098d6 <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a52      	ldr	r2, [pc, #328]	; (8009984 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d049      	beq.n	80098d2 <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a51      	ldr	r2, [pc, #324]	; (8009988 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d042      	beq.n	80098ce <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a4f      	ldr	r2, [pc, #316]	; (800998c <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d03a      	beq.n	80098c8 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a4e      	ldr	r2, [pc, #312]	; (8009990 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d032      	beq.n	80098c2 <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a4c      	ldr	r2, [pc, #304]	; (8009994 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d02a      	beq.n	80098bc <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a4b      	ldr	r2, [pc, #300]	; (8009998 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d022      	beq.n	80098b6 <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a49      	ldr	r2, [pc, #292]	; (800999c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d01a      	beq.n	80098b0 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a48      	ldr	r2, [pc, #288]	; (80099a0 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d012      	beq.n	80098aa <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a46      	ldr	r2, [pc, #280]	; (80099a4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d00a      	beq.n	80098a4 <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a45      	ldr	r2, [pc, #276]	; (80099a8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d102      	bne.n	800989e <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 8009898:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800989c:	e01e      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800989e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80098a2:	e01b      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098a4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80098a8:	e018      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80098ae:	e015      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80098b4:	e012      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098ba:	e00f      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098c0:	e00c      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098c6:	e009      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098cc:	e006      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098ce:	2308      	movs	r3, #8
 80098d0:	e004      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098d2:	2308      	movs	r3, #8
 80098d4:	e002      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098d6:	2308      	movs	r3, #8
 80098d8:	e000      	b.n	80098dc <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80098da:	2308      	movs	r3, #8
 80098dc:	4a34      	ldr	r2, [pc, #208]	; (80099b0 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 80098de:	60d3      	str	r3, [r2, #12]
 80098e0:	e080      	b.n	80099e4 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a25      	ldr	r2, [pc, #148]	; (800997c <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d078      	beq.n	80099de <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a23      	ldr	r2, [pc, #140]	; (8009980 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d071      	beq.n	80099da <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a22      	ldr	r2, [pc, #136]	; (8009984 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d06a      	beq.n	80099d6 <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a20      	ldr	r2, [pc, #128]	; (8009988 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d063      	beq.n	80099d2 <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a1f      	ldr	r2, [pc, #124]	; (800998c <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d05b      	beq.n	80099cc <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a1d      	ldr	r2, [pc, #116]	; (8009990 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d053      	beq.n	80099c6 <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a1c      	ldr	r2, [pc, #112]	; (8009994 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d04b      	beq.n	80099c0 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a1a      	ldr	r2, [pc, #104]	; (8009998 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d043      	beq.n	80099ba <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a19      	ldr	r2, [pc, #100]	; (800999c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d03b      	beq.n	80099b4 <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a17      	ldr	r2, [pc, #92]	; (80099a0 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d012      	beq.n	800996c <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a16      	ldr	r2, [pc, #88]	; (80099a4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d00a      	beq.n	8009966 <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a14      	ldr	r2, [pc, #80]	; (80099a8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d102      	bne.n	8009960 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 800995a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800995e:	e03f      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8009960:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009964:	e03c      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8009966:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800996a:	e039      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800996c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009970:	e036      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8009972:	bf00      	nop
 8009974:	40026400 	.word	0x40026400
 8009978:	400260b8 	.word	0x400260b8
 800997c:	40026010 	.word	0x40026010
 8009980:	40026410 	.word	0x40026410
 8009984:	40026070 	.word	0x40026070
 8009988:	40026470 	.word	0x40026470
 800998c:	40026028 	.word	0x40026028
 8009990:	40026428 	.word	0x40026428
 8009994:	40026088 	.word	0x40026088
 8009998:	40026488 	.word	0x40026488
 800999c:	40026040 	.word	0x40026040
 80099a0:	40026440 	.word	0x40026440
 80099a4:	400260a0 	.word	0x400260a0
 80099a8:	400264a0 	.word	0x400264a0
 80099ac:	40026058 	.word	0x40026058
 80099b0:	40026000 	.word	0x40026000
 80099b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80099b8:	e012      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099be:	e00f      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099c4:	e00c      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099ca:	e009      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099d0:	e006      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099d2:	2308      	movs	r3, #8
 80099d4:	e004      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099d6:	2308      	movs	r3, #8
 80099d8:	e002      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099da:	2308      	movs	r3, #8
 80099dc:	e000      	b.n	80099e0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80099de:	2308      	movs	r3, #8
 80099e0:	4a8a      	ldr	r2, [pc, #552]	; (8009c0c <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 80099e2:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	461a      	mov	r2, r3
 80099ea:	4b89      	ldr	r3, [pc, #548]	; (8009c10 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 80099ec:	429a      	cmp	r2, r3
 80099ee:	d960      	bls.n	8009ab2 <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a87      	ldr	r2, [pc, #540]	; (8009c14 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d057      	beq.n	8009aaa <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a86      	ldr	r2, [pc, #536]	; (8009c18 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d050      	beq.n	8009aa6 <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a84      	ldr	r2, [pc, #528]	; (8009c1c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d049      	beq.n	8009aa2 <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a83      	ldr	r2, [pc, #524]	; (8009c20 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d042      	beq.n	8009a9e <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a81      	ldr	r2, [pc, #516]	; (8009c24 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d03a      	beq.n	8009a98 <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a80      	ldr	r2, [pc, #512]	; (8009c28 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d032      	beq.n	8009a92 <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a7e      	ldr	r2, [pc, #504]	; (8009c2c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d02a      	beq.n	8009a8c <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a7d      	ldr	r2, [pc, #500]	; (8009c30 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d022      	beq.n	8009a86 <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a7b      	ldr	r2, [pc, #492]	; (8009c34 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d01a      	beq.n	8009a80 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a7a      	ldr	r2, [pc, #488]	; (8009c38 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d012      	beq.n	8009a7a <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a78      	ldr	r2, [pc, #480]	; (8009c3c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d00a      	beq.n	8009a74 <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a77      	ldr	r2, [pc, #476]	; (8009c40 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d102      	bne.n	8009a6e <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 8009a68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009a6c:	e01e      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009a72:	e01b      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009a78:	e018      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a7a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009a7e:	e015      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009a84:	e012      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a8a:	e00f      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a90:	e00c      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a96:	e009      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a9c:	e006      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009a9e:	2304      	movs	r3, #4
 8009aa0:	e004      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009aa2:	2304      	movs	r3, #4
 8009aa4:	e002      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009aa6:	2304      	movs	r3, #4
 8009aa8:	e000      	b.n	8009aac <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8009aaa:	2304      	movs	r3, #4
 8009aac:	4a65      	ldr	r2, [pc, #404]	; (8009c44 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8009aae:	60d3      	str	r3, [r2, #12]
 8009ab0:	e150      	b.n	8009d54 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	461a      	mov	r2, r3
 8009ab8:	4b63      	ldr	r3, [pc, #396]	; (8009c48 <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d960      	bls.n	8009b80 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a54      	ldr	r2, [pc, #336]	; (8009c14 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d057      	beq.n	8009b78 <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a52      	ldr	r2, [pc, #328]	; (8009c18 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d050      	beq.n	8009b74 <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a51      	ldr	r2, [pc, #324]	; (8009c1c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d049      	beq.n	8009b70 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a4f      	ldr	r2, [pc, #316]	; (8009c20 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d042      	beq.n	8009b6c <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a4e      	ldr	r2, [pc, #312]	; (8009c24 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d03a      	beq.n	8009b66 <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a4c      	ldr	r2, [pc, #304]	; (8009c28 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d032      	beq.n	8009b60 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a4b      	ldr	r2, [pc, #300]	; (8009c2c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d02a      	beq.n	8009b5a <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	4a49      	ldr	r2, [pc, #292]	; (8009c30 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d022      	beq.n	8009b54 <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4a48      	ldr	r2, [pc, #288]	; (8009c34 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d01a      	beq.n	8009b4e <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4a46      	ldr	r2, [pc, #280]	; (8009c38 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d012      	beq.n	8009b48 <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4a45      	ldr	r2, [pc, #276]	; (8009c3c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d00a      	beq.n	8009b42 <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4a43      	ldr	r2, [pc, #268]	; (8009c40 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d102      	bne.n	8009b3c <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8009b36:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009b3a:	e01e      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009b40:	e01b      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b42:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009b46:	e018      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b48:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009b4c:	e015      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b4e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009b52:	e012      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b58:	e00f      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b5e:	e00c      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b64:	e009      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b6a:	e006      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b6c:	2304      	movs	r3, #4
 8009b6e:	e004      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b70:	2304      	movs	r3, #4
 8009b72:	e002      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b74:	2304      	movs	r3, #4
 8009b76:	e000      	b.n	8009b7a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8009b78:	2304      	movs	r3, #4
 8009b7a:	4a32      	ldr	r2, [pc, #200]	; (8009c44 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8009b7c:	6093      	str	r3, [r2, #8]
 8009b7e:	e0e9      	b.n	8009d54 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	461a      	mov	r2, r3
 8009b86:	4b31      	ldr	r3, [pc, #196]	; (8009c4c <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	f240 8083 	bls.w	8009c94 <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a20      	ldr	r2, [pc, #128]	; (8009c14 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d079      	beq.n	8009c8c <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a1e      	ldr	r2, [pc, #120]	; (8009c18 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d072      	beq.n	8009c88 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a1d      	ldr	r2, [pc, #116]	; (8009c1c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d06b      	beq.n	8009c84 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a1b      	ldr	r2, [pc, #108]	; (8009c20 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d064      	beq.n	8009c80 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a1a      	ldr	r2, [pc, #104]	; (8009c24 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d05c      	beq.n	8009c7a <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a18      	ldr	r2, [pc, #96]	; (8009c28 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d054      	beq.n	8009c74 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a17      	ldr	r2, [pc, #92]	; (8009c2c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d04c      	beq.n	8009c6e <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a15      	ldr	r2, [pc, #84]	; (8009c30 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d044      	beq.n	8009c68 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a14      	ldr	r2, [pc, #80]	; (8009c34 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d03c      	beq.n	8009c62 <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a12      	ldr	r2, [pc, #72]	; (8009c38 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d034      	beq.n	8009c5c <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a11      	ldr	r2, [pc, #68]	; (8009c3c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d02c      	beq.n	8009c56 <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a0f      	ldr	r2, [pc, #60]	; (8009c40 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d124      	bne.n	8009c50 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 8009c06:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009c0a:	e040      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c0c:	40026000 	.word	0x40026000
 8009c10:	40026458 	.word	0x40026458
 8009c14:	40026010 	.word	0x40026010
 8009c18:	40026410 	.word	0x40026410
 8009c1c:	40026070 	.word	0x40026070
 8009c20:	40026470 	.word	0x40026470
 8009c24:	40026028 	.word	0x40026028
 8009c28:	40026428 	.word	0x40026428
 8009c2c:	40026088 	.word	0x40026088
 8009c30:	40026488 	.word	0x40026488
 8009c34:	40026040 	.word	0x40026040
 8009c38:	40026440 	.word	0x40026440
 8009c3c:	400260a0 	.word	0x400260a0
 8009c40:	400264a0 	.word	0x400264a0
 8009c44:	40026400 	.word	0x40026400
 8009c48:	400260b8 	.word	0x400260b8
 8009c4c:	40026058 	.word	0x40026058
 8009c50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009c54:	e01b      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c56:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009c5a:	e018      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009c60:	e015      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c62:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009c66:	e012      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c6c:	e00f      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c72:	e00c      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c78:	e009      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c7e:	e006      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c80:	2304      	movs	r3, #4
 8009c82:	e004      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c84:	2304      	movs	r3, #4
 8009c86:	e002      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c88:	2304      	movs	r3, #4
 8009c8a:	e000      	b.n	8009c8e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009c8c:	2304      	movs	r3, #4
 8009c8e:	4a8b      	ldr	r2, [pc, #556]	; (8009ebc <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8009c90:	60d3      	str	r3, [r2, #12]
 8009c92:	e05f      	b.n	8009d54 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a89      	ldr	r2, [pc, #548]	; (8009ec0 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d057      	beq.n	8009d4e <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a88      	ldr	r2, [pc, #544]	; (8009ec4 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d050      	beq.n	8009d4a <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a86      	ldr	r2, [pc, #536]	; (8009ec8 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d049      	beq.n	8009d46 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a85      	ldr	r2, [pc, #532]	; (8009ecc <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d042      	beq.n	8009d42 <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a83      	ldr	r2, [pc, #524]	; (8009ed0 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d03a      	beq.n	8009d3c <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a82      	ldr	r2, [pc, #520]	; (8009ed4 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d032      	beq.n	8009d36 <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4a80      	ldr	r2, [pc, #512]	; (8009ed8 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d02a      	beq.n	8009d30 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a7f      	ldr	r2, [pc, #508]	; (8009edc <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d022      	beq.n	8009d2a <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4a7d      	ldr	r2, [pc, #500]	; (8009ee0 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d01a      	beq.n	8009d24 <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4a7c      	ldr	r2, [pc, #496]	; (8009ee4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d012      	beq.n	8009d1e <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4a7a      	ldr	r2, [pc, #488]	; (8009ee8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d00a      	beq.n	8009d18 <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a79      	ldr	r2, [pc, #484]	; (8009eec <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d102      	bne.n	8009d12 <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8009d0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d10:	e01e      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009d16:	e01b      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d18:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d1c:	e018      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d1e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d22:	e015      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d24:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d28:	e012      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009d2e:	e00f      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009d34:	e00c      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009d3a:	e009      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009d40:	e006      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d42:	2304      	movs	r3, #4
 8009d44:	e004      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d46:	2304      	movs	r3, #4
 8009d48:	e002      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d4a:	2304      	movs	r3, #4
 8009d4c:	e000      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009d4e:	2304      	movs	r3, #4
 8009d50:	4a5a      	ldr	r2, [pc, #360]	; (8009ebc <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8009d52:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	461a      	mov	r2, r3
 8009d5a:	4b65      	ldr	r3, [pc, #404]	; (8009ef0 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d95c      	bls.n	8009e1a <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a56      	ldr	r2, [pc, #344]	; (8009ec0 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d053      	beq.n	8009e12 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a55      	ldr	r2, [pc, #340]	; (8009ec4 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d04c      	beq.n	8009e0e <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a53      	ldr	r2, [pc, #332]	; (8009ec8 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d045      	beq.n	8009e0a <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a52      	ldr	r2, [pc, #328]	; (8009ecc <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d03e      	beq.n	8009e06 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a50      	ldr	r2, [pc, #320]	; (8009ed0 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d037      	beq.n	8009e02 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a4f      	ldr	r2, [pc, #316]	; (8009ed4 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d030      	beq.n	8009dfe <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a4d      	ldr	r2, [pc, #308]	; (8009ed8 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d029      	beq.n	8009dfa <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a4c      	ldr	r2, [pc, #304]	; (8009edc <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d022      	beq.n	8009df6 <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a4a      	ldr	r2, [pc, #296]	; (8009ee0 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d01a      	beq.n	8009df0 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a49      	ldr	r2, [pc, #292]	; (8009ee4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d012      	beq.n	8009dea <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a47      	ldr	r2, [pc, #284]	; (8009ee8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d00a      	beq.n	8009de4 <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4a46      	ldr	r2, [pc, #280]	; (8009eec <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d102      	bne.n	8009dde <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 8009dd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009ddc:	e01a      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009dde:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009de2:	e017      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009de4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009de8:	e014      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009dea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009dee:	e011      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009df0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009df4:	e00e      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009df6:	2340      	movs	r3, #64	; 0x40
 8009df8:	e00c      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009dfa:	2340      	movs	r3, #64	; 0x40
 8009dfc:	e00a      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009dfe:	2340      	movs	r3, #64	; 0x40
 8009e00:	e008      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009e02:	2340      	movs	r3, #64	; 0x40
 8009e04:	e006      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009e06:	2301      	movs	r3, #1
 8009e08:	e004      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e002      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e000      	b.n	8009e14 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009e12:	2301      	movs	r3, #1
 8009e14:	4a37      	ldr	r2, [pc, #220]	; (8009ef4 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8009e16:	60d3      	str	r3, [r2, #12]
 8009e18:	e141      	b.n	800a09e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	461a      	mov	r2, r3
 8009e20:	4b35      	ldr	r3, [pc, #212]	; (8009ef8 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d97c      	bls.n	8009f20 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a25      	ldr	r2, [pc, #148]	; (8009ec0 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d073      	beq.n	8009f18 <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a23      	ldr	r2, [pc, #140]	; (8009ec4 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d06c      	beq.n	8009f14 <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a22      	ldr	r2, [pc, #136]	; (8009ec8 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d065      	beq.n	8009f10 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a20      	ldr	r2, [pc, #128]	; (8009ecc <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d05e      	beq.n	8009f0c <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a1f      	ldr	r2, [pc, #124]	; (8009ed0 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d057      	beq.n	8009f08 <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a1d      	ldr	r2, [pc, #116]	; (8009ed4 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d050      	beq.n	8009f04 <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4a1c      	ldr	r2, [pc, #112]	; (8009ed8 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d049      	beq.n	8009f00 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a1a      	ldr	r2, [pc, #104]	; (8009edc <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d042      	beq.n	8009efc <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4a19      	ldr	r2, [pc, #100]	; (8009ee0 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d01a      	beq.n	8009eb6 <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a17      	ldr	r2, [pc, #92]	; (8009ee4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d012      	beq.n	8009eb0 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a16      	ldr	r2, [pc, #88]	; (8009ee8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d00a      	beq.n	8009eaa <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4a14      	ldr	r2, [pc, #80]	; (8009eec <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d102      	bne.n	8009ea4 <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8009e9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009ea2:	e03a      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009ea4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009ea8:	e037      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009eaa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009eae:	e034      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009eb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009eb4:	e031      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009eb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009eba:	e02e      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009ebc:	40026000 	.word	0x40026000
 8009ec0:	40026010 	.word	0x40026010
 8009ec4:	40026410 	.word	0x40026410
 8009ec8:	40026070 	.word	0x40026070
 8009ecc:	40026470 	.word	0x40026470
 8009ed0:	40026028 	.word	0x40026028
 8009ed4:	40026428 	.word	0x40026428
 8009ed8:	40026088 	.word	0x40026088
 8009edc:	40026488 	.word	0x40026488
 8009ee0:	40026040 	.word	0x40026040
 8009ee4:	40026440 	.word	0x40026440
 8009ee8:	400260a0 	.word	0x400260a0
 8009eec:	400264a0 	.word	0x400264a0
 8009ef0:	40026458 	.word	0x40026458
 8009ef4:	40026400 	.word	0x40026400
 8009ef8:	400260b8 	.word	0x400260b8
 8009efc:	2340      	movs	r3, #64	; 0x40
 8009efe:	e00c      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009f00:	2340      	movs	r3, #64	; 0x40
 8009f02:	e00a      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009f04:	2340      	movs	r3, #64	; 0x40
 8009f06:	e008      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009f08:	2340      	movs	r3, #64	; 0x40
 8009f0a:	e006      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e004      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009f10:	2301      	movs	r3, #1
 8009f12:	e002      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009f14:	2301      	movs	r3, #1
 8009f16:	e000      	b.n	8009f1a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009f18:	2301      	movs	r3, #1
 8009f1a:	4a7b      	ldr	r2, [pc, #492]	; (800a108 <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8009f1c:	6093      	str	r3, [r2, #8]
 8009f1e:	e0be      	b.n	800a09e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	461a      	mov	r2, r3
 8009f26:	4b79      	ldr	r3, [pc, #484]	; (800a10c <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d95c      	bls.n	8009fe6 <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a77      	ldr	r2, [pc, #476]	; (800a110 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d053      	beq.n	8009fde <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a76      	ldr	r2, [pc, #472]	; (800a114 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d04c      	beq.n	8009fda <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a74      	ldr	r2, [pc, #464]	; (800a118 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d045      	beq.n	8009fd6 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a73      	ldr	r2, [pc, #460]	; (800a11c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d03e      	beq.n	8009fd2 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a71      	ldr	r2, [pc, #452]	; (800a120 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d037      	beq.n	8009fce <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a70      	ldr	r2, [pc, #448]	; (800a124 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d030      	beq.n	8009fca <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a6e      	ldr	r2, [pc, #440]	; (800a128 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d029      	beq.n	8009fc6 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a6d      	ldr	r2, [pc, #436]	; (800a12c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d022      	beq.n	8009fc2 <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a6b      	ldr	r2, [pc, #428]	; (800a130 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d01a      	beq.n	8009fbc <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a6a      	ldr	r2, [pc, #424]	; (800a134 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d012      	beq.n	8009fb6 <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a68      	ldr	r2, [pc, #416]	; (800a138 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d00a      	beq.n	8009fb0 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a67      	ldr	r2, [pc, #412]	; (800a13c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d102      	bne.n	8009faa <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8009fa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009fa8:	e01a      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009faa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009fae:	e017      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009fb4:	e014      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009fba:	e011      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009fc0:	e00e      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fc2:	2340      	movs	r3, #64	; 0x40
 8009fc4:	e00c      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fc6:	2340      	movs	r3, #64	; 0x40
 8009fc8:	e00a      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fca:	2340      	movs	r3, #64	; 0x40
 8009fcc:	e008      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fce:	2340      	movs	r3, #64	; 0x40
 8009fd0:	e006      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e004      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e002      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e000      	b.n	8009fe0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009fde:	2301      	movs	r3, #1
 8009fe0:	4a57      	ldr	r2, [pc, #348]	; (800a140 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8009fe2:	60d3      	str	r3, [r2, #12]
 8009fe4:	e05b      	b.n	800a09e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a49      	ldr	r2, [pc, #292]	; (800a110 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d053      	beq.n	800a098 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a47      	ldr	r2, [pc, #284]	; (800a114 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d04c      	beq.n	800a094 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a46      	ldr	r2, [pc, #280]	; (800a118 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d045      	beq.n	800a090 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a44      	ldr	r2, [pc, #272]	; (800a11c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d03e      	beq.n	800a08c <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a43      	ldr	r2, [pc, #268]	; (800a120 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d037      	beq.n	800a088 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a41      	ldr	r2, [pc, #260]	; (800a124 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d030      	beq.n	800a084 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4a40      	ldr	r2, [pc, #256]	; (800a128 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d029      	beq.n	800a080 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4a3e      	ldr	r2, [pc, #248]	; (800a12c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d022      	beq.n	800a07c <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4a3d      	ldr	r2, [pc, #244]	; (800a130 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d01a      	beq.n	800a076 <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a3b      	ldr	r2, [pc, #236]	; (800a134 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d012      	beq.n	800a070 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a3a      	ldr	r2, [pc, #232]	; (800a138 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d00a      	beq.n	800a06a <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a38      	ldr	r2, [pc, #224]	; (800a13c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d102      	bne.n	800a064 <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 800a05e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a062:	e01a      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a064:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a068:	e017      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a06a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a06e:	e014      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a070:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a074:	e011      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a076:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a07a:	e00e      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a07c:	2340      	movs	r3, #64	; 0x40
 800a07e:	e00c      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a080:	2340      	movs	r3, #64	; 0x40
 800a082:	e00a      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a084:	2340      	movs	r3, #64	; 0x40
 800a086:	e008      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a088:	2340      	movs	r3, #64	; 0x40
 800a08a:	e006      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a08c:	2301      	movs	r3, #1
 800a08e:	e004      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a090:	2301      	movs	r3, #1
 800a092:	e002      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a094:	2301      	movs	r3, #1
 800a096:	e000      	b.n	800a09a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800a098:	2301      	movs	r3, #1
 800a09a:	4a29      	ldr	r2, [pc, #164]	; (800a140 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800a09c:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f042 0216 	orr.w	r2, r2, #22
 800a0ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	695a      	ldr	r2, [r3, #20]
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a0bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d103      	bne.n	800a0ce <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d007      	beq.n	800a0de <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	681a      	ldr	r2, [r3, #0]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f042 0208 	orr.w	r2, r2, #8
 800a0dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	681a      	ldr	r2, [r3, #0]
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f042 0201 	orr.w	r2, r2, #1
 800a0ec:	601a      	str	r2, [r3, #0]
 800a0ee:	e005      	b.n	800a0fc <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a0f8:	2302      	movs	r3, #2
 800a0fa:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 800a0fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3718      	adds	r7, #24
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
 800a106:	bf00      	nop
 800a108:	40026400 	.word	0x40026400
 800a10c:	40026058 	.word	0x40026058
 800a110:	40026010 	.word	0x40026010
 800a114:	40026410 	.word	0x40026410
 800a118:	40026070 	.word	0x40026070
 800a11c:	40026470 	.word	0x40026470
 800a120:	40026028 	.word	0x40026028
 800a124:	40026428 	.word	0x40026428
 800a128:	40026088 	.word	0x40026088
 800a12c:	40026488 	.word	0x40026488
 800a130:	40026040 	.word	0x40026040
 800a134:	40026440 	.word	0x40026440
 800a138:	400260a0 	.word	0x400260a0
 800a13c:	400264a0 	.word	0x400264a0
 800a140:	40026000 	.word	0x40026000

0800a144 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 800a144:	b480      	push	{r7}
 800a146:	b085      	sub	sp, #20
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	4613      	mov	r3, r2
 800a150:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 800a152:	79fb      	ldrb	r3, [r7, #7]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d104      	bne.n	800a162 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	68ba      	ldr	r2, [r7, #8]
 800a15e:	60da      	str	r2, [r3, #12]
 800a160:	e003      	b.n	800a16a <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	68ba      	ldr	r2, [r7, #8]
 800a168:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800a16a:	2300      	movs	r3, #0
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3714      	adds	r7, #20
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr

0800a178 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 800a178:	b480      	push	{r7}
 800a17a:	b085      	sub	sp, #20
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	607a      	str	r2, [r7, #4]
 800a184:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	683a      	ldr	r2, [r7, #0]
 800a18c:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	2b40      	cmp	r3, #64	; 0x40
 800a194:	d108      	bne.n	800a1a8 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	68ba      	ldr	r2, [r7, #8]
 800a1a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a1a6:	e007      	b.n	800a1b8 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	68ba      	ldr	r2, [r7, #8]
 800a1ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	687a      	ldr	r2, [r7, #4]
 800a1b6:	60da      	str	r2, [r3, #12]
}
 800a1b8:	bf00      	nop
 800a1ba:	3714      	adds	r7, #20
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b087      	sub	sp, #28
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <HAL_EXTI_SetConfigLine+0x16>
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d101      	bne.n	800a1de <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e08f      	b.n	800a2fe <HAL_EXTI_SetConfigLine+0x13a>
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f003 031f 	and.w	r3, r3, #31
 800a1ee:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f8:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a202:	2b00      	cmp	r3, #0
 800a204:	d052      	beq.n	800a2ac <HAL_EXTI_SetConfigLine+0xe8>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	f003 0301 	and.w	r3, r3, #1
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d006      	beq.n	800a220 <HAL_EXTI_SetConfigLine+0x5c>
    {
      EXTI->RTSR |= maskline;
 800a212:	4b3e      	ldr	r3, [pc, #248]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a214:	689a      	ldr	r2, [r3, #8]
 800a216:	493d      	ldr	r1, [pc, #244]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	4313      	orrs	r3, r2
 800a21c:	608b      	str	r3, [r1, #8]
 800a21e:	e006      	b.n	800a22e <HAL_EXTI_SetConfigLine+0x6a>
    }
    else
    {
      EXTI->RTSR &= ~maskline;
 800a220:	4b3a      	ldr	r3, [pc, #232]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a222:	689a      	ldr	r2, [r3, #8]
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	43db      	mvns	r3, r3
 800a228:	4938      	ldr	r1, [pc, #224]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a22a:	4013      	ands	r3, r2
 800a22c:	608b      	str	r3, [r1, #8]
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	f003 0302 	and.w	r3, r3, #2
 800a236:	2b00      	cmp	r3, #0
 800a238:	d006      	beq.n	800a248 <HAL_EXTI_SetConfigLine+0x84>
    {
      EXTI->FTSR |= maskline;
 800a23a:	4b34      	ldr	r3, [pc, #208]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a23c:	68da      	ldr	r2, [r3, #12]
 800a23e:	4933      	ldr	r1, [pc, #204]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	4313      	orrs	r3, r2
 800a244:	60cb      	str	r3, [r1, #12]
 800a246:	e006      	b.n	800a256 <HAL_EXTI_SetConfigLine+0x92>
    }
    else
    {
      EXTI->FTSR &= ~maskline;
 800a248:	4b30      	ldr	r3, [pc, #192]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a24a:	68da      	ldr	r2, [r3, #12]
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	43db      	mvns	r3, r3
 800a250:	492e      	ldr	r1, [pc, #184]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a252:	4013      	ands	r3, r2
 800a254:	60cb      	str	r3, [r1, #12]
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800a25e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800a262:	d123      	bne.n	800a2ac <HAL_EXTI_SetConfigLine+0xe8>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 800a264:	4a2a      	ldr	r2, [pc, #168]	; (800a310 <HAL_EXTI_SetConfigLine+0x14c>)
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	089b      	lsrs	r3, r3, #2
 800a26a:	3302      	adds	r3, #2
 800a26c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a270:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	f003 0303 	and.w	r3, r3, #3
 800a278:	009b      	lsls	r3, r3, #2
 800a27a:	220f      	movs	r2, #15
 800a27c:	fa02 f303 	lsl.w	r3, r2, r3
 800a280:	43db      	mvns	r3, r3
 800a282:	68fa      	ldr	r2, [r7, #12]
 800a284:	4013      	ands	r3, r2
 800a286:	60fb      	str	r3, [r7, #12]
      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	68da      	ldr	r2, [r3, #12]
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	f003 0303 	and.w	r3, r3, #3
 800a292:	009b      	lsls	r3, r3, #2
 800a294:	fa02 f303 	lsl.w	r3, r2, r3
 800a298:	68fa      	ldr	r2, [r7, #12]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 800a29e:	491c      	ldr	r1, [pc, #112]	; (800a310 <HAL_EXTI_SetConfigLine+0x14c>)
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	089b      	lsrs	r3, r3, #2
 800a2a4:	3302      	adds	r3, #2
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	f003 0301 	and.w	r3, r3, #1
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d006      	beq.n	800a2c6 <HAL_EXTI_SetConfigLine+0x102>
  {
    EXTI->IMR |= maskline;
 800a2b8:	4b14      	ldr	r3, [pc, #80]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	4913      	ldr	r1, [pc, #76]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	600b      	str	r3, [r1, #0]
 800a2c4:	e006      	b.n	800a2d4 <HAL_EXTI_SetConfigLine+0x110>
  }
  else
  {
    EXTI->IMR &= ~maskline;
 800a2c6:	4b11      	ldr	r3, [pc, #68]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2c8:	681a      	ldr	r2, [r3, #0]
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	43db      	mvns	r3, r3
 800a2ce:	490f      	ldr	r1, [pc, #60]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2d0:	4013      	ands	r3, r2
 800a2d2:	600b      	str	r3, [r1, #0]
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	f003 0302 	and.w	r3, r3, #2
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d006      	beq.n	800a2ee <HAL_EXTI_SetConfigLine+0x12a>
  {
    EXTI->EMR |= maskline;
 800a2e0:	4b0a      	ldr	r3, [pc, #40]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2e2:	685a      	ldr	r2, [r3, #4]
 800a2e4:	4909      	ldr	r1, [pc, #36]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	604b      	str	r3, [r1, #4]
 800a2ec:	e006      	b.n	800a2fc <HAL_EXTI_SetConfigLine+0x138>
  }
  else
  {
    EXTI->EMR &= ~maskline;
 800a2ee:	4b07      	ldr	r3, [pc, #28]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2f0:	685a      	ldr	r2, [r3, #4]
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	43db      	mvns	r3, r3
 800a2f6:	4905      	ldr	r1, [pc, #20]	; (800a30c <HAL_EXTI_SetConfigLine+0x148>)
 800a2f8:	4013      	ands	r3, r2
 800a2fa:	604b      	str	r3, [r1, #4]
  }

  return HAL_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	371c      	adds	r7, #28
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	40013c00 	.word	0x40013c00
 800a310:	40013800 	.word	0x40013800

0800a314 <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 800a314:	b480      	push	{r7}
 800a316:	b087      	sub	sp, #28
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d002      	beq.n	800a32a <HAL_EXTI_GetConfigLine+0x16>
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d101      	bne.n	800a32e <HAL_EXTI_GetConfigLine+0x1a>
  {
    return HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	e061      	b.n	800a3f2 <HAL_EXTI_GetConfigLine+0xde>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f003 031f 	and.w	r3, r3, #31
 800a33e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 800a340:	2201      	movs	r2, #1
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	fa02 f303 	lsl.w	r3, r2, r3
 800a348:	613b      	str	r3, [r7, #16]

  /* 1] Get core mode : interrupt */

  /* Check if selected line is enable */
  if ((EXTI->IMR & maskline) != 0x00u)
 800a34a:	4b2d      	ldr	r3, [pc, #180]	; (800a400 <HAL_EXTI_GetConfigLine+0xec>)
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	4013      	ands	r3, r2
 800a352:	2b00      	cmp	r3, #0
 800a354:	d003      	beq.n	800a35e <HAL_EXTI_GetConfigLine+0x4a>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	2201      	movs	r2, #1
 800a35a:	605a      	str	r2, [r3, #4]
 800a35c:	e002      	b.n	800a364 <HAL_EXTI_GetConfigLine+0x50>
  }
  else
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	2200      	movs	r2, #0
 800a362:	605a      	str	r2, [r3, #4]
  }

  /* Get event mode */
  /* Check if selected line is enable */
  if ((EXTI->EMR & maskline) != 0x00u)
 800a364:	4b26      	ldr	r3, [pc, #152]	; (800a400 <HAL_EXTI_GetConfigLine+0xec>)
 800a366:	685a      	ldr	r2, [r3, #4]
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	4013      	ands	r3, r2
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d005      	beq.n	800a37c <HAL_EXTI_GetConfigLine+0x68>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	f043 0202 	orr.w	r2, r3, #2
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	605a      	str	r2, [r3, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	2200      	movs	r2, #0
 800a380:	609a      	str	r2, [r3, #8]
  pExtiConfig->GPIOSel = 0x00u;
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	2200      	movs	r2, #0
 800a386:	60da      	str	r2, [r3, #12]

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a390:	2b00      	cmp	r3, #0
 800a392:	d02d      	beq.n	800a3f0 <HAL_EXTI_GetConfigLine+0xdc>
  {
    /* Check if configuration of selected line is enable */
    if ((EXTI->RTSR & maskline) != 0x00u)
 800a394:	4b1a      	ldr	r3, [pc, #104]	; (800a400 <HAL_EXTI_GetConfigLine+0xec>)
 800a396:	689a      	ldr	r2, [r3, #8]
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	4013      	ands	r3, r2
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d002      	beq.n	800a3a6 <HAL_EXTI_GetConfigLine+0x92>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	609a      	str	r2, [r3, #8]
    }

    /* Get falling configuration */
    /* Check if configuration of selected line is enable */
    if ((EXTI->FTSR & maskline) != 0x00u)
 800a3a6:	4b16      	ldr	r3, [pc, #88]	; (800a400 <HAL_EXTI_GetConfigLine+0xec>)
 800a3a8:	68da      	ldr	r2, [r3, #12]
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	4013      	ands	r3, r2
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d005      	beq.n	800a3be <HAL_EXTI_GetConfigLine+0xaa>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	689b      	ldr	r3, [r3, #8]
 800a3b6:	f043 0202 	orr.w	r2, r3, #2
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	609a      	str	r2, [r3, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800a3c6:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800a3ca:	d111      	bne.n	800a3f0 <HAL_EXTI_GetConfigLine+0xdc>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 800a3cc:	4a0d      	ldr	r2, [pc, #52]	; (800a404 <HAL_EXTI_GetConfigLine+0xf0>)
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	089b      	lsrs	r3, r3, #2
 800a3d2:	3302      	adds	r3, #2
 800a3d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3d8:	60fb      	str	r3, [r7, #12]
      pExtiConfig->GPIOSel = ((regval << (SYSCFG_EXTICR1_EXTI1_Pos * (3uL - (linepos & 0x03u)))) >> 24);
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	43db      	mvns	r3, r3
 800a3de:	f003 0303 	and.w	r3, r3, #3
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	68fa      	ldr	r2, [r7, #12]
 800a3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ea:	0e1a      	lsrs	r2, r3, #24
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	60da      	str	r2, [r3, #12]
    }
  }

  return HAL_OK;
 800a3f0:	2300      	movs	r3, #0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	371c      	adds	r7, #28
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr
 800a3fe:	bf00      	nop
 800a400:	40013c00 	.word	0x40013c00
 800a404:	40013800 	.word	0x40013800

0800a408 <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
{
 800a408:	b480      	push	{r7}
 800a40a:	b087      	sub	sp, #28
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if (hexti == NULL)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d101      	bne.n	800a41a <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
 800a416:	2301      	movs	r3, #1
 800a418:	e04c      	b.n	800a4b4 <HAL_EXTI_ClearConfigLine+0xac>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f003 031f 	and.w	r3, r3, #31
 800a422:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 800a424:	2201      	movs	r2, #1
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	fa02 f303 	lsl.w	r3, r2, r3
 800a42c:	613b      	str	r3, [r7, #16]

  /* 1] Clear interrupt mode */
  EXTI->IMR = (EXTI->IMR & ~maskline);
 800a42e:	4b24      	ldr	r3, [pc, #144]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	43db      	mvns	r3, r3
 800a436:	4922      	ldr	r1, [pc, #136]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a438:	4013      	ands	r3, r2
 800a43a:	600b      	str	r3, [r1, #0]

  /* 2] Clear event mode */
  EXTI->EMR = (EXTI->EMR & ~maskline);
 800a43c:	4b20      	ldr	r3, [pc, #128]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a43e:	685a      	ldr	r2, [r3, #4]
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	43db      	mvns	r3, r3
 800a444:	491e      	ldr	r1, [pc, #120]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a446:	4013      	ands	r3, r2
 800a448:	604b      	str	r3, [r1, #4]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a452:	2b00      	cmp	r3, #0
 800a454:	d02d      	beq.n	800a4b2 <HAL_EXTI_ClearConfigLine+0xaa>
  {
    EXTI->RTSR = (EXTI->RTSR & ~maskline);
 800a456:	4b1a      	ldr	r3, [pc, #104]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a458:	689a      	ldr	r2, [r3, #8]
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	43db      	mvns	r3, r3
 800a45e:	4918      	ldr	r1, [pc, #96]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a460:	4013      	ands	r3, r2
 800a462:	608b      	str	r3, [r1, #8]
    EXTI->FTSR = (EXTI->FTSR & ~maskline);
 800a464:	4b16      	ldr	r3, [pc, #88]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a466:	68da      	ldr	r2, [r3, #12]
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	43db      	mvns	r3, r3
 800a46c:	4914      	ldr	r1, [pc, #80]	; (800a4c0 <HAL_EXTI_ClearConfigLine+0xb8>)
 800a46e:	4013      	ands	r3, r2
 800a470:	60cb      	str	r3, [r1, #12]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800a47a:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800a47e:	d118      	bne.n	800a4b2 <HAL_EXTI_ClearConfigLine+0xaa>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 800a480:	4a10      	ldr	r2, [pc, #64]	; (800a4c4 <HAL_EXTI_ClearConfigLine+0xbc>)
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	089b      	lsrs	r3, r3, #2
 800a486:	3302      	adds	r3, #2
 800a488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a48c:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	f003 0303 	and.w	r3, r3, #3
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	220f      	movs	r2, #15
 800a498:	fa02 f303 	lsl.w	r3, r2, r3
 800a49c:	43db      	mvns	r3, r3
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 800a4a4:	4907      	ldr	r1, [pc, #28]	; (800a4c4 <HAL_EXTI_ClearConfigLine+0xbc>)
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	089b      	lsrs	r3, r3, #2
 800a4aa:	3302      	adds	r3, #2
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  return HAL_OK;
 800a4b2:	2300      	movs	r3, #0
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	371c      	adds	r7, #28
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4be:	4770      	bx	lr
 800a4c0:	40013c00 	.word	0x40013c00
 800a4c4:	40013800 	.word	0x40013800

0800a4c8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b087      	sub	sp, #28
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	60f8      	str	r0, [r7, #12]
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	607a      	str	r2, [r7, #4]
 800a4d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800a4da:	7afb      	ldrb	r3, [r7, #11]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d103      	bne.n	800a4e8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	687a      	ldr	r2, [r7, #4]
 800a4e4:	605a      	str	r2, [r3, #4]
      break;
 800a4e6:	e002      	b.n	800a4ee <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	75fb      	strb	r3, [r7, #23]
      break;
 800a4ec:	bf00      	nop
  }

  return status;
 800a4ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	371c      	adds	r7, #28
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d101      	bne.n	800a510 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800a50c:	2301      	movs	r3, #1
 800a50e:	e003      	b.n	800a518 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	683a      	ldr	r2, [r7, #0]
 800a514:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a516:	2300      	movs	r3, #0
  }
}
 800a518:	4618      	mov	r0, r3
 800a51a:	370c      	adds	r7, #12
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr

0800a524 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f003 031f 	and.w	r3, r3, #31
 800a534:	2201      	movs	r2, #1
 800a536:	fa02 f303 	lsl.w	r3, r2, r3
 800a53a:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 800a53c:	4b0a      	ldr	r3, [pc, #40]	; (800a568 <HAL_EXTI_IRQHandler+0x44>)
 800a53e:	695b      	ldr	r3, [r3, #20]
 800a540:	68fa      	ldr	r2, [r7, #12]
 800a542:	4013      	ands	r3, r2
 800a544:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d009      	beq.n	800a560 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 800a54c:	4a06      	ldr	r2, [pc, #24]	; (800a568 <HAL_EXTI_IRQHandler+0x44>)
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	685b      	ldr	r3, [r3, #4]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d002      	beq.n	800a560 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	4798      	blx	r3
    }
  }
}
 800a560:	bf00      	nop
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}
 800a568:	40013c00 	.word	0x40013c00

0800a56c <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b087      	sub	sp, #28
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f003 031f 	and.w	r3, r3, #31
 800a57e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 800a580:	2201      	movs	r2, #1
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	fa02 f303 	lsl.w	r3, r2, r3
 800a588:	613b      	str	r3, [r7, #16]

  /* return 1 if bit is set else 0 */
  regval = ((EXTI->PR & maskline) >> linepos);
 800a58a:	4b07      	ldr	r3, [pc, #28]	; (800a5a8 <HAL_EXTI_GetPending+0x3c>)
 800a58c:	695a      	ldr	r2, [r3, #20]
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	401a      	ands	r2, r3
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	fa22 f303 	lsr.w	r3, r2, r3
 800a598:	60fb      	str	r3, [r7, #12]
  return regval;
 800a59a:	68fb      	ldr	r3, [r7, #12]
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	371c      	adds	r7, #28
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr
 800a5a8:	40013c00 	.word	0x40013c00

0800a5ac <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f003 031f 	and.w	r3, r3, #31
 800a5be:	2201      	movs	r2, #1
 800a5c0:	fa02 f303 	lsl.w	r3, r2, r3
 800a5c4:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 800a5c6:	4a04      	ldr	r2, [pc, #16]	; (800a5d8 <HAL_EXTI_ClearPending+0x2c>)
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6153      	str	r3, [r2, #20]
}
 800a5cc:	bf00      	nop
 800a5ce:	3714      	adds	r7, #20
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr
 800a5d8:	40013c00 	.word	0x40013c00

0800a5dc <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f003 031f 	and.w	r3, r3, #31
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a5f2:	60fb      	str	r3, [r7, #12]

  /* Generate Software interrupt */
  EXTI->SWIER = maskline;
 800a5f4:	4a04      	ldr	r2, [pc, #16]	; (800a608 <HAL_EXTI_GenerateSWI+0x2c>)
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	6113      	str	r3, [r2, #16]
}
 800a5fa:	bf00      	nop
 800a5fc:	3714      	adds	r7, #20
 800a5fe:	46bd      	mov	sp, r7
 800a600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a604:	4770      	bx	lr
 800a606:	bf00      	nop
 800a608:	40013c00 	.word	0x40013c00

0800a60c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b086      	sub	sp, #24
 800a610:	af00      	add	r7, sp, #0
 800a612:	60f8      	str	r0, [r7, #12]
 800a614:	60b9      	str	r1, [r7, #8]
 800a616:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a61a:	2301      	movs	r3, #1
 800a61c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a61e:	4b23      	ldr	r3, [pc, #140]	; (800a6ac <HAL_FLASH_Program+0xa0>)
 800a620:	7e1b      	ldrb	r3, [r3, #24]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d101      	bne.n	800a62a <HAL_FLASH_Program+0x1e>
 800a626:	2302      	movs	r3, #2
 800a628:	e03b      	b.n	800a6a2 <HAL_FLASH_Program+0x96>
 800a62a:	4b20      	ldr	r3, [pc, #128]	; (800a6ac <HAL_FLASH_Program+0xa0>)
 800a62c:	2201      	movs	r2, #1
 800a62e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a630:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a634:	f000 f9be 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800a638:	4603      	mov	r3, r0
 800a63a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800a63c:	7dfb      	ldrb	r3, [r7, #23]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d12b      	bne.n	800a69a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d105      	bne.n	800a654 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800a648:	783b      	ldrb	r3, [r7, #0]
 800a64a:	4619      	mov	r1, r3
 800a64c:	68b8      	ldr	r0, [r7, #8]
 800a64e:	f000 fa69 	bl	800ab24 <FLASH_Program_Byte>
 800a652:	e016      	b.n	800a682 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2b01      	cmp	r3, #1
 800a658:	d105      	bne.n	800a666 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800a65a:	883b      	ldrh	r3, [r7, #0]
 800a65c:	4619      	mov	r1, r3
 800a65e:	68b8      	ldr	r0, [r7, #8]
 800a660:	f000 fa3c 	bl	800aadc <FLASH_Program_HalfWord>
 800a664:	e00d      	b.n	800a682 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2b02      	cmp	r3, #2
 800a66a:	d105      	bne.n	800a678 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	4619      	mov	r1, r3
 800a670:	68b8      	ldr	r0, [r7, #8]
 800a672:	f000 fa11 	bl	800aa98 <FLASH_Program_Word>
 800a676:	e004      	b.n	800a682 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800a678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a67c:	68b8      	ldr	r0, [r7, #8]
 800a67e:	f000 f9d9 	bl	800aa34 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a682:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a686:	f000 f995 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800a68a:	4603      	mov	r3, r0
 800a68c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800a68e:	4b08      	ldr	r3, [pc, #32]	; (800a6b0 <HAL_FLASH_Program+0xa4>)
 800a690:	691b      	ldr	r3, [r3, #16]
 800a692:	4a07      	ldr	r2, [pc, #28]	; (800a6b0 <HAL_FLASH_Program+0xa4>)
 800a694:	f023 0301 	bic.w	r3, r3, #1
 800a698:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800a69a:	4b04      	ldr	r3, [pc, #16]	; (800a6ac <HAL_FLASH_Program+0xa0>)
 800a69c:	2200      	movs	r2, #0
 800a69e:	761a      	strb	r2, [r3, #24]
  
  return status;
 800a6a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3718      	adds	r7, #24
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}
 800a6aa:	bf00      	nop
 800a6ac:	200009dc 	.word	0x200009dc
 800a6b0:	40023c00 	.word	0x40023c00

0800a6b4 <HAL_FLASH_Program_IT>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b086      	sub	sp, #24
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_OK;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a6c6:	4b20      	ldr	r3, [pc, #128]	; (800a748 <HAL_FLASH_Program_IT+0x94>)
 800a6c8:	7e1b      	ldrb	r3, [r3, #24]
 800a6ca:	2b01      	cmp	r3, #1
 800a6cc:	d101      	bne.n	800a6d2 <HAL_FLASH_Program_IT+0x1e>
 800a6ce:	2302      	movs	r3, #2
 800a6d0:	e035      	b.n	800a73e <HAL_FLASH_Program_IT+0x8a>
 800a6d2:	4b1d      	ldr	r3, [pc, #116]	; (800a748 <HAL_FLASH_Program_IT+0x94>)
 800a6d4:	2201      	movs	r2, #1
 800a6d6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 800a6d8:	4b1c      	ldr	r3, [pc, #112]	; (800a74c <HAL_FLASH_Program_IT+0x98>)
 800a6da:	691b      	ldr	r3, [r3, #16]
 800a6dc:	4a1b      	ldr	r2, [pc, #108]	; (800a74c <HAL_FLASH_Program_IT+0x98>)
 800a6de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a6e2:	6113      	str	r3, [r2, #16]
  
  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 800a6e4:	4b19      	ldr	r3, [pc, #100]	; (800a74c <HAL_FLASH_Program_IT+0x98>)
 800a6e6:	691b      	ldr	r3, [r3, #16]
 800a6e8:	4a18      	ldr	r2, [pc, #96]	; (800a74c <HAL_FLASH_Program_IT+0x98>)
 800a6ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a6ee:	6113      	str	r3, [r2, #16]

  pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
 800a6f0:	4b15      	ldr	r3, [pc, #84]	; (800a748 <HAL_FLASH_Program_IT+0x94>)
 800a6f2:	2203      	movs	r2, #3
 800a6f4:	701a      	strb	r2, [r3, #0]
  pFlash.Address = Address;
 800a6f6:	4a14      	ldr	r2, [pc, #80]	; (800a748 <HAL_FLASH_Program_IT+0x94>)
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	6153      	str	r3, [r2, #20]

  if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d105      	bne.n	800a70e <HAL_FLASH_Program_IT+0x5a>
  {
    /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800a702:	783b      	ldrb	r3, [r7, #0]
 800a704:	4619      	mov	r1, r3
 800a706:	68b8      	ldr	r0, [r7, #8]
 800a708:	f000 fa0c 	bl	800ab24 <FLASH_Program_Byte>
 800a70c:	e016      	b.n	800a73c <HAL_FLASH_Program_IT+0x88>
  }
  else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2b01      	cmp	r3, #1
 800a712:	d105      	bne.n	800a720 <HAL_FLASH_Program_IT+0x6c>
  {
    /*Program halfword (16-bit) at a specified address.*/
    FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800a714:	883b      	ldrh	r3, [r7, #0]
 800a716:	4619      	mov	r1, r3
 800a718:	68b8      	ldr	r0, [r7, #8]
 800a71a:	f000 f9df 	bl	800aadc <FLASH_Program_HalfWord>
 800a71e:	e00d      	b.n	800a73c <HAL_FLASH_Program_IT+0x88>
  }
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2b02      	cmp	r3, #2
 800a724:	d105      	bne.n	800a732 <HAL_FLASH_Program_IT+0x7e>
  {
    /*Program word (32-bit) at a specified address.*/
    FLASH_Program_Word(Address, (uint32_t) Data);
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	4619      	mov	r1, r3
 800a72a:	68b8      	ldr	r0, [r7, #8]
 800a72c:	f000 f9b4 	bl	800aa98 <FLASH_Program_Word>
 800a730:	e004      	b.n	800a73c <HAL_FLASH_Program_IT+0x88>
  }
  else
  {
    /*Program double word (64-bit) at a specified address.*/
    FLASH_Program_DoubleWord(Address, Data);
 800a732:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a736:	68b8      	ldr	r0, [r7, #8]
 800a738:	f000 f97c 	bl	800aa34 <FLASH_Program_DoubleWord>
  }

  return status;
 800a73c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3718      	adds	r7, #24
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
 800a746:	bf00      	nop
 800a748:	200009dc 	.word	0x200009dc
 800a74c:	40023c00 	.word	0x40023c00

0800a750 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800a756:	2300      	movs	r3, #0
 800a758:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800a75a:	4b4b      	ldr	r3, [pc, #300]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a75c:	68db      	ldr	r3, [r3, #12]
 800a75e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800a762:	2b00      	cmp	r3, #0
 800a764:	d020      	beq.n	800a7a8 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800a766:	4b49      	ldr	r3, [pc, #292]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	d107      	bne.n	800a780 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 800a770:	4b46      	ldr	r3, [pc, #280]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 800a776:	4b45      	ldr	r3, [pc, #276]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a778:	f04f 32ff 	mov.w	r2, #4294967295
 800a77c:	60da      	str	r2, [r3, #12]
 800a77e:	e00b      	b.n	800a798 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800a780:	4b42      	ldr	r3, [pc, #264]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	b2db      	uxtb	r3, r3
 800a786:	2b02      	cmp	r3, #2
 800a788:	d103      	bne.n	800a792 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800a78a:	4b40      	ldr	r3, [pc, #256]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a78c:	691b      	ldr	r3, [r3, #16]
 800a78e:	607b      	str	r3, [r7, #4]
 800a790:	e002      	b.n	800a798 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 800a792:	4b3e      	ldr	r3, [pc, #248]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a794:	695b      	ldr	r3, [r3, #20]
 800a796:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 800a798:	f000 f9e6 	bl	800ab68 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 f881 	bl	800a8a4 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a7a2:	4b3a      	ldr	r3, [pc, #232]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800a7a8:	4b37      	ldr	r3, [pc, #220]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	f003 0301 	and.w	r3, r3, #1
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d04a      	beq.n	800a84a <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800a7b4:	4b34      	ldr	r3, [pc, #208]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800a7ba:	4b34      	ldr	r3, [pc, #208]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	b2db      	uxtb	r3, r3
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d12d      	bne.n	800a820 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 800a7c4:	4b31      	ldr	r3, [pc, #196]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7c6:	685b      	ldr	r3, [r3, #4]
 800a7c8:	3b01      	subs	r3, #1
 800a7ca:	4a30      	ldr	r2, [pc, #192]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7cc:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 800a7ce:	4b2f      	ldr	r3, [pc, #188]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7d0:	685b      	ldr	r3, [r3, #4]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d015      	beq.n	800a802 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 800a7d6:	4b2d      	ldr	r3, [pc, #180]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f857 	bl	800a890 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 800a7e2:	4b2a      	ldr	r3, [pc, #168]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7e4:	68db      	ldr	r3, [r3, #12]
 800a7e6:	3301      	adds	r3, #1
 800a7e8:	4a28      	ldr	r2, [pc, #160]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7ea:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 800a7ec:	4b27      	ldr	r3, [pc, #156]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 800a7f2:	4b26      	ldr	r3, [pc, #152]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a7f4:	7a1b      	ldrb	r3, [r3, #8]
 800a7f6:	b2db      	uxtb	r3, r3
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 fb84 	bl	800af08 <FLASH_Erase_Sector>
 800a800:	e023      	b.n	800a84a <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 800a802:	f04f 33ff 	mov.w	r3, #4294967295
 800a806:	607b      	str	r3, [r7, #4]
 800a808:	4a20      	ldr	r2, [pc, #128]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a80e:	4b1f      	ldr	r3, [pc, #124]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a810:	2200      	movs	r2, #0
 800a812:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800a814:	f000 fcb6 	bl	800b184 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f000 f839 	bl	800a890 <HAL_FLASH_EndOfOperationCallback>
 800a81e:	e014      	b.n	800a84a <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 800a820:	4b1a      	ldr	r3, [pc, #104]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	b2db      	uxtb	r3, r3
 800a826:	2b02      	cmp	r3, #2
 800a828:	d107      	bne.n	800a83a <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800a82a:	f000 fcab 	bl	800b184 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800a82e:	4b17      	ldr	r3, [pc, #92]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a830:	691b      	ldr	r3, [r3, #16]
 800a832:	4618      	mov	r0, r3
 800a834:	f000 f82c 	bl	800a890 <HAL_FLASH_EndOfOperationCallback>
 800a838:	e004      	b.n	800a844 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800a83a:	4b14      	ldr	r3, [pc, #80]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a83c:	695b      	ldr	r3, [r3, #20]
 800a83e:	4618      	mov	r0, r3
 800a840:	f000 f826 	bl	800a890 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a844:	4b11      	ldr	r3, [pc, #68]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a846:	2200      	movs	r2, #0
 800a848:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800a84a:	4b10      	ldr	r3, [pc, #64]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	b2db      	uxtb	r3, r3
 800a850:	2b00      	cmp	r3, #0
 800a852:	d114      	bne.n	800a87e <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 800a854:	4b0c      	ldr	r3, [pc, #48]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a856:	691b      	ldr	r3, [r3, #16]
 800a858:	4a0b      	ldr	r2, [pc, #44]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a85a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a85e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 800a860:	4b09      	ldr	r3, [pc, #36]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a862:	691b      	ldr	r3, [r3, #16]
 800a864:	4a08      	ldr	r2, [pc, #32]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a86a:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800a86c:	4b06      	ldr	r3, [pc, #24]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a86e:	691b      	ldr	r3, [r3, #16]
 800a870:	4a05      	ldr	r2, [pc, #20]	; (800a888 <HAL_FLASH_IRQHandler+0x138>)
 800a872:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a876:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800a878:	4b04      	ldr	r3, [pc, #16]	; (800a88c <HAL_FLASH_IRQHandler+0x13c>)
 800a87a:	2200      	movs	r2, #0
 800a87c:	761a      	strb	r2, [r3, #24]
  }
}
 800a87e:	bf00      	nop
 800a880:	3708      	adds	r7, #8
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
 800a886:	bf00      	nop
 800a888:	40023c00 	.word	0x40023c00
 800a88c:	200009dc 	.word	0x200009dc

0800a890 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800a890:	b480      	push	{r7}
 800a892:	b083      	sub	sp, #12
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 800a898:	bf00      	nop
 800a89a:	370c      	adds	r7, #12
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b083      	sub	sp, #12
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 800a8ac:	bf00      	nop
 800a8ae:	370c      	adds	r7, #12
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr

0800a8b8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b083      	sub	sp, #12
 800a8bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800a8c2:	4b0b      	ldr	r3, [pc, #44]	; (800a8f0 <HAL_FLASH_Unlock+0x38>)
 800a8c4:	691b      	ldr	r3, [r3, #16]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	da0b      	bge.n	800a8e2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800a8ca:	4b09      	ldr	r3, [pc, #36]	; (800a8f0 <HAL_FLASH_Unlock+0x38>)
 800a8cc:	4a09      	ldr	r2, [pc, #36]	; (800a8f4 <HAL_FLASH_Unlock+0x3c>)
 800a8ce:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800a8d0:	4b07      	ldr	r3, [pc, #28]	; (800a8f0 <HAL_FLASH_Unlock+0x38>)
 800a8d2:	4a09      	ldr	r2, [pc, #36]	; (800a8f8 <HAL_FLASH_Unlock+0x40>)
 800a8d4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800a8d6:	4b06      	ldr	r3, [pc, #24]	; (800a8f0 <HAL_FLASH_Unlock+0x38>)
 800a8d8:	691b      	ldr	r3, [r3, #16]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	da01      	bge.n	800a8e2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800a8de:	2301      	movs	r3, #1
 800a8e0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800a8e2:	79fb      	ldrb	r3, [r7, #7]
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	370c      	adds	r7, #12
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ee:	4770      	bx	lr
 800a8f0:	40023c00 	.word	0x40023c00
 800a8f4:	45670123 	.word	0x45670123
 800a8f8:	cdef89ab 	.word	0xcdef89ab

0800a8fc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800a900:	4b05      	ldr	r3, [pc, #20]	; (800a918 <HAL_FLASH_Lock+0x1c>)
 800a902:	691b      	ldr	r3, [r3, #16]
 800a904:	4a04      	ldr	r2, [pc, #16]	; (800a918 <HAL_FLASH_Lock+0x1c>)
 800a906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a90a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800a90c:	2300      	movs	r3, #0
}
 800a90e:	4618      	mov	r0, r3
 800a910:	46bd      	mov	sp, r7
 800a912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a916:	4770      	bx	lr
 800a918:	40023c00 	.word	0x40023c00

0800a91c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800a91c:	b480      	push	{r7}
 800a91e:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 800a920:	4b09      	ldr	r3, [pc, #36]	; (800a948 <HAL_FLASH_OB_Unlock+0x2c>)
 800a922:	695b      	ldr	r3, [r3, #20]
 800a924:	f003 0301 	and.w	r3, r3, #1
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d007      	beq.n	800a93c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 800a92c:	4b06      	ldr	r3, [pc, #24]	; (800a948 <HAL_FLASH_OB_Unlock+0x2c>)
 800a92e:	4a07      	ldr	r2, [pc, #28]	; (800a94c <HAL_FLASH_OB_Unlock+0x30>)
 800a930:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 800a932:	4b05      	ldr	r3, [pc, #20]	; (800a948 <HAL_FLASH_OB_Unlock+0x2c>)
 800a934:	4a06      	ldr	r2, [pc, #24]	; (800a950 <HAL_FLASH_OB_Unlock+0x34>)
 800a936:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 800a938:	2300      	movs	r3, #0
 800a93a:	e000      	b.n	800a93e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800a93c:	2301      	movs	r3, #1
}
 800a93e:	4618      	mov	r0, r3
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr
 800a948:	40023c00 	.word	0x40023c00
 800a94c:	08192a3b 	.word	0x08192a3b
 800a950:	4c5d6e7f 	.word	0x4c5d6e7f

0800a954 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 800a954:	b480      	push	{r7}
 800a956:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800a958:	4b05      	ldr	r3, [pc, #20]	; (800a970 <HAL_FLASH_OB_Lock+0x1c>)
 800a95a:	695b      	ldr	r3, [r3, #20]
 800a95c:	4a04      	ldr	r2, [pc, #16]	; (800a970 <HAL_FLASH_OB_Lock+0x1c>)
 800a95e:	f043 0301 	orr.w	r3, r3, #1
 800a962:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 800a964:	2300      	movs	r3, #0
}
 800a966:	4618      	mov	r0, r3
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr
 800a970:	40023c00 	.word	0x40023c00

0800a974 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 800a978:	4b07      	ldr	r3, [pc, #28]	; (800a998 <HAL_FLASH_OB_Launch+0x24>)
 800a97a:	781b      	ldrb	r3, [r3, #0]
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	4a06      	ldr	r2, [pc, #24]	; (800a998 <HAL_FLASH_OB_Launch+0x24>)
 800a980:	f043 0302 	orr.w	r3, r3, #2
 800a984:	b2db      	uxtb	r3, r3
 800a986:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 800a988:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a98c:	f000 f812 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800a990:	4603      	mov	r3, r0
}
 800a992:	4618      	mov	r0, r3
 800a994:	bd80      	pop	{r7, pc}
 800a996:	bf00      	nop
 800a998:	40023c14 	.word	0x40023c14

0800a99c <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 800a99c:	b480      	push	{r7}
 800a99e:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800a9a0:	4b03      	ldr	r3, [pc, #12]	; (800a9b0 <HAL_FLASH_GetError+0x14>)
 800a9a2:	69db      	ldr	r3, [r3, #28]
}  
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ac:	4770      	bx	lr
 800a9ae:	bf00      	nop
 800a9b0:	200009dc 	.word	0x200009dc

0800a9b4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800a9c0:	4b1a      	ldr	r3, [pc, #104]	; (800aa2c <FLASH_WaitForLastOperation+0x78>)
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800a9c6:	f7fc fabb 	bl	8006f40 <HAL_GetTick>
 800a9ca:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800a9cc:	e010      	b.n	800a9f0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9d4:	d00c      	beq.n	800a9f0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d007      	beq.n	800a9ec <FLASH_WaitForLastOperation+0x38>
 800a9dc:	f7fc fab0 	bl	8006f40 <HAL_GetTick>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	1ad3      	subs	r3, r2, r3
 800a9e6:	687a      	ldr	r2, [r7, #4]
 800a9e8:	429a      	cmp	r2, r3
 800a9ea:	d201      	bcs.n	800a9f0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	e019      	b.n	800aa24 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800a9f0:	4b0f      	ldr	r3, [pc, #60]	; (800aa30 <FLASH_WaitForLastOperation+0x7c>)
 800a9f2:	68db      	ldr	r3, [r3, #12]
 800a9f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d1e8      	bne.n	800a9ce <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800a9fc:	4b0c      	ldr	r3, [pc, #48]	; (800aa30 <FLASH_WaitForLastOperation+0x7c>)
 800a9fe:	68db      	ldr	r3, [r3, #12]
 800aa00:	f003 0301 	and.w	r3, r3, #1
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d002      	beq.n	800aa0e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800aa08:	4b09      	ldr	r3, [pc, #36]	; (800aa30 <FLASH_WaitForLastOperation+0x7c>)
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800aa0e:	4b08      	ldr	r3, [pc, #32]	; (800aa30 <FLASH_WaitForLastOperation+0x7c>)
 800aa10:	68db      	ldr	r3, [r3, #12]
 800aa12:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d003      	beq.n	800aa22 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800aa1a:	f000 f8a5 	bl	800ab68 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e000      	b.n	800aa24 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800aa22:	2300      	movs	r3, #0
  
}  
 800aa24:	4618      	mov	r0, r3
 800aa26:	3710      	adds	r7, #16
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	200009dc 	.word	0x200009dc
 800aa30:	40023c00 	.word	0x40023c00

0800aa34 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	60f8      	str	r0, [r7, #12]
 800aa3c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800aa40:	4b14      	ldr	r3, [pc, #80]	; (800aa94 <FLASH_Program_DoubleWord+0x60>)
 800aa42:	691b      	ldr	r3, [r3, #16]
 800aa44:	4a13      	ldr	r2, [pc, #76]	; (800aa94 <FLASH_Program_DoubleWord+0x60>)
 800aa46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800aa4c:	4b11      	ldr	r3, [pc, #68]	; (800aa94 <FLASH_Program_DoubleWord+0x60>)
 800aa4e:	691b      	ldr	r3, [r3, #16]
 800aa50:	4a10      	ldr	r2, [pc, #64]	; (800aa94 <FLASH_Program_DoubleWord+0x60>)
 800aa52:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800aa56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800aa58:	4b0e      	ldr	r3, [pc, #56]	; (800aa94 <FLASH_Program_DoubleWord+0x60>)
 800aa5a:	691b      	ldr	r3, [r3, #16]
 800aa5c:	4a0d      	ldr	r2, [pc, #52]	; (800aa94 <FLASH_Program_DoubleWord+0x60>)
 800aa5e:	f043 0301 	orr.w	r3, r3, #1
 800aa62:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	683a      	ldr	r2, [r7, #0]
 800aa68:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800aa6a:	f3bf 8f6f 	isb	sy
}
 800aa6e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800aa70:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aa74:	f04f 0200 	mov.w	r2, #0
 800aa78:	f04f 0300 	mov.w	r3, #0
 800aa7c:	000a      	movs	r2, r1
 800aa7e:	2300      	movs	r3, #0
 800aa80:	68f9      	ldr	r1, [r7, #12]
 800aa82:	3104      	adds	r1, #4
 800aa84:	4613      	mov	r3, r2
 800aa86:	600b      	str	r3, [r1, #0]
}
 800aa88:	bf00      	nop
 800aa8a:	3714      	adds	r7, #20
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr
 800aa94:	40023c00 	.word	0x40023c00

0800aa98 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
 800aaa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800aaa2:	4b0d      	ldr	r3, [pc, #52]	; (800aad8 <FLASH_Program_Word+0x40>)
 800aaa4:	691b      	ldr	r3, [r3, #16]
 800aaa6:	4a0c      	ldr	r2, [pc, #48]	; (800aad8 <FLASH_Program_Word+0x40>)
 800aaa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aaac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800aaae:	4b0a      	ldr	r3, [pc, #40]	; (800aad8 <FLASH_Program_Word+0x40>)
 800aab0:	691b      	ldr	r3, [r3, #16]
 800aab2:	4a09      	ldr	r2, [pc, #36]	; (800aad8 <FLASH_Program_Word+0x40>)
 800aab4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aab8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800aaba:	4b07      	ldr	r3, [pc, #28]	; (800aad8 <FLASH_Program_Word+0x40>)
 800aabc:	691b      	ldr	r3, [r3, #16]
 800aabe:	4a06      	ldr	r2, [pc, #24]	; (800aad8 <FLASH_Program_Word+0x40>)
 800aac0:	f043 0301 	orr.w	r3, r3, #1
 800aac4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	683a      	ldr	r2, [r7, #0]
 800aaca:	601a      	str	r2, [r3, #0]
}
 800aacc:	bf00      	nop
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr
 800aad8:	40023c00 	.word	0x40023c00

0800aadc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	460b      	mov	r3, r1
 800aae6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800aae8:	4b0d      	ldr	r3, [pc, #52]	; (800ab20 <FLASH_Program_HalfWord+0x44>)
 800aaea:	691b      	ldr	r3, [r3, #16]
 800aaec:	4a0c      	ldr	r2, [pc, #48]	; (800ab20 <FLASH_Program_HalfWord+0x44>)
 800aaee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aaf2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800aaf4:	4b0a      	ldr	r3, [pc, #40]	; (800ab20 <FLASH_Program_HalfWord+0x44>)
 800aaf6:	691b      	ldr	r3, [r3, #16]
 800aaf8:	4a09      	ldr	r2, [pc, #36]	; (800ab20 <FLASH_Program_HalfWord+0x44>)
 800aafa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aafe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ab00:	4b07      	ldr	r3, [pc, #28]	; (800ab20 <FLASH_Program_HalfWord+0x44>)
 800ab02:	691b      	ldr	r3, [r3, #16]
 800ab04:	4a06      	ldr	r2, [pc, #24]	; (800ab20 <FLASH_Program_HalfWord+0x44>)
 800ab06:	f043 0301 	orr.w	r3, r3, #1
 800ab0a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	887a      	ldrh	r2, [r7, #2]
 800ab10:	801a      	strh	r2, [r3, #0]
}
 800ab12:	bf00      	nop
 800ab14:	370c      	adds	r7, #12
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop
 800ab20:	40023c00 	.word	0x40023c00

0800ab24 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ab30:	4b0c      	ldr	r3, [pc, #48]	; (800ab64 <FLASH_Program_Byte+0x40>)
 800ab32:	691b      	ldr	r3, [r3, #16]
 800ab34:	4a0b      	ldr	r2, [pc, #44]	; (800ab64 <FLASH_Program_Byte+0x40>)
 800ab36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800ab3c:	4b09      	ldr	r3, [pc, #36]	; (800ab64 <FLASH_Program_Byte+0x40>)
 800ab3e:	4a09      	ldr	r2, [pc, #36]	; (800ab64 <FLASH_Program_Byte+0x40>)
 800ab40:	691b      	ldr	r3, [r3, #16]
 800ab42:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ab44:	4b07      	ldr	r3, [pc, #28]	; (800ab64 <FLASH_Program_Byte+0x40>)
 800ab46:	691b      	ldr	r3, [r3, #16]
 800ab48:	4a06      	ldr	r2, [pc, #24]	; (800ab64 <FLASH_Program_Byte+0x40>)
 800ab4a:	f043 0301 	orr.w	r3, r3, #1
 800ab4e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	78fa      	ldrb	r2, [r7, #3]
 800ab54:	701a      	strb	r2, [r3, #0]
}
 800ab56:	bf00      	nop
 800ab58:	370c      	adds	r7, #12
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop
 800ab64:	40023c00 	.word	0x40023c00

0800ab68 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800ab68:	b480      	push	{r7}
 800ab6a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800ab6c:	4b27      	ldr	r3, [pc, #156]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800ab6e:	68db      	ldr	r3, [r3, #12]
 800ab70:	f003 0310 	and.w	r3, r3, #16
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d008      	beq.n	800ab8a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800ab78:	4b25      	ldr	r3, [pc, #148]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800ab7a:	69db      	ldr	r3, [r3, #28]
 800ab7c:	f043 0310 	orr.w	r3, r3, #16
 800ab80:	4a23      	ldr	r2, [pc, #140]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800ab82:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800ab84:	4b21      	ldr	r3, [pc, #132]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800ab86:	2210      	movs	r2, #16
 800ab88:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800ab8a:	4b20      	ldr	r3, [pc, #128]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800ab8c:	68db      	ldr	r3, [r3, #12]
 800ab8e:	f003 0320 	and.w	r3, r3, #32
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d008      	beq.n	800aba8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800ab96:	4b1e      	ldr	r3, [pc, #120]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800ab98:	69db      	ldr	r3, [r3, #28]
 800ab9a:	f043 0308 	orr.w	r3, r3, #8
 800ab9e:	4a1c      	ldr	r2, [pc, #112]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800aba0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800aba2:	4b1a      	ldr	r3, [pc, #104]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800aba4:	2220      	movs	r2, #32
 800aba6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800aba8:	4b18      	ldr	r3, [pc, #96]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800abaa:	68db      	ldr	r3, [r3, #12]
 800abac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d008      	beq.n	800abc6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800abb4:	4b16      	ldr	r3, [pc, #88]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800abb6:	69db      	ldr	r3, [r3, #28]
 800abb8:	f043 0304 	orr.w	r3, r3, #4
 800abbc:	4a14      	ldr	r2, [pc, #80]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800abbe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800abc0:	4b12      	ldr	r3, [pc, #72]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800abc2:	2240      	movs	r2, #64	; 0x40
 800abc4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800abc6:	4b11      	ldr	r3, [pc, #68]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d008      	beq.n	800abe4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800abd2:	4b0f      	ldr	r3, [pc, #60]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800abd4:	69db      	ldr	r3, [r3, #28]
 800abd6:	f043 0302 	orr.w	r3, r3, #2
 800abda:	4a0d      	ldr	r2, [pc, #52]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800abdc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800abde:	4b0b      	ldr	r3, [pc, #44]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800abe0:	2280      	movs	r2, #128	; 0x80
 800abe2:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800abe4:	4b09      	ldr	r3, [pc, #36]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800abe6:	68db      	ldr	r3, [r3, #12]
 800abe8:	f003 0302 	and.w	r3, r3, #2
 800abec:	2b00      	cmp	r3, #0
 800abee:	d008      	beq.n	800ac02 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800abf0:	4b07      	ldr	r3, [pc, #28]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800abf2:	69db      	ldr	r3, [r3, #28]
 800abf4:	f043 0320 	orr.w	r3, r3, #32
 800abf8:	4a05      	ldr	r2, [pc, #20]	; (800ac10 <FLASH_SetErrorCode+0xa8>)
 800abfa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800abfc:	4b03      	ldr	r3, [pc, #12]	; (800ac0c <FLASH_SetErrorCode+0xa4>)
 800abfe:	2202      	movs	r2, #2
 800ac00:	60da      	str	r2, [r3, #12]
  }
}
 800ac02:	bf00      	nop
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr
 800ac0c:	40023c00 	.word	0x40023c00
 800ac10:	200009dc 	.word	0x200009dc

0800ac14 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ac1e:	2301      	movs	r3, #1
 800ac20:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800ac22:	2300      	movs	r3, #0
 800ac24:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ac26:	4b31      	ldr	r3, [pc, #196]	; (800acec <HAL_FLASHEx_Erase+0xd8>)
 800ac28:	7e1b      	ldrb	r3, [r3, #24]
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d101      	bne.n	800ac32 <HAL_FLASHEx_Erase+0x1e>
 800ac2e:	2302      	movs	r3, #2
 800ac30:	e058      	b.n	800ace4 <HAL_FLASHEx_Erase+0xd0>
 800ac32:	4b2e      	ldr	r3, [pc, #184]	; (800acec <HAL_FLASHEx_Erase+0xd8>)
 800ac34:	2201      	movs	r2, #1
 800ac36:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ac38:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ac3c:	f7ff feba 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800ac40:	4603      	mov	r3, r0
 800ac42:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800ac44:	7bfb      	ldrb	r3, [r7, #15]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d148      	bne.n	800acdc <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac50:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d115      	bne.n	800ac86 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	691b      	ldr	r3, [r3, #16]
 800ac5e:	b2da      	uxtb	r2, r3
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	4619      	mov	r1, r3
 800ac66:	4610      	mov	r0, r2
 800ac68:	f000 f92b 	bl	800aec2 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ac6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ac70:	f7ff fea0 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800ac74:	4603      	mov	r3, r0
 800ac76:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800ac78:	4b1d      	ldr	r3, [pc, #116]	; (800acf0 <HAL_FLASHEx_Erase+0xdc>)
 800ac7a:	691b      	ldr	r3, [r3, #16]
 800ac7c:	4a1c      	ldr	r2, [pc, #112]	; (800acf0 <HAL_FLASHEx_Erase+0xdc>)
 800ac7e:	f023 0304 	bic.w	r3, r3, #4
 800ac82:	6113      	str	r3, [r2, #16]
 800ac84:	e028      	b.n	800acd8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	60bb      	str	r3, [r7, #8]
 800ac8c:	e01c      	b.n	800acc8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	691b      	ldr	r3, [r3, #16]
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	4619      	mov	r1, r3
 800ac96:	68b8      	ldr	r0, [r7, #8]
 800ac98:	f000 f936 	bl	800af08 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ac9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aca0:	f7ff fe88 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800aca4:	4603      	mov	r3, r0
 800aca6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800aca8:	4b11      	ldr	r3, [pc, #68]	; (800acf0 <HAL_FLASHEx_Erase+0xdc>)
 800acaa:	691b      	ldr	r3, [r3, #16]
 800acac:	4a10      	ldr	r2, [pc, #64]	; (800acf0 <HAL_FLASHEx_Erase+0xdc>)
 800acae:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800acb2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800acb4:	7bfb      	ldrb	r3, [r7, #15]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d003      	beq.n	800acc2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	68ba      	ldr	r2, [r7, #8]
 800acbe:	601a      	str	r2, [r3, #0]
          break;
 800acc0:	e00a      	b.n	800acd8 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	3301      	adds	r3, #1
 800acc6:	60bb      	str	r3, [r7, #8]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	68da      	ldr	r2, [r3, #12]
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	689b      	ldr	r3, [r3, #8]
 800acd0:	4413      	add	r3, r2
 800acd2:	68ba      	ldr	r2, [r7, #8]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d3da      	bcc.n	800ac8e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800acd8:	f000 fa54 	bl	800b184 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800acdc:	4b03      	ldr	r3, [pc, #12]	; (800acec <HAL_FLASHEx_Erase+0xd8>)
 800acde:	2200      	movs	r2, #0
 800ace0:	761a      	strb	r2, [r3, #24]

  return status;
 800ace2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	200009dc 	.word	0x200009dc
 800acf0:	40023c00 	.word	0x40023c00

0800acf4 <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b084      	sub	sp, #16
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800acfc:	2300      	movs	r3, #0
 800acfe:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ad00:	4b25      	ldr	r3, [pc, #148]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad02:	7e1b      	ldrb	r3, [r3, #24]
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d101      	bne.n	800ad0c <HAL_FLASHEx_Erase_IT+0x18>
 800ad08:	2302      	movs	r3, #2
 800ad0a:	e040      	b.n	800ad8e <HAL_FLASHEx_Erase_IT+0x9a>
 800ad0c:	4b22      	ldr	r3, [pc, #136]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad0e:	2201      	movs	r2, #1
 800ad10:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 800ad12:	4b22      	ldr	r3, [pc, #136]	; (800ad9c <HAL_FLASHEx_Erase_IT+0xa8>)
 800ad14:	691b      	ldr	r3, [r3, #16]
 800ad16:	4a21      	ldr	r2, [pc, #132]	; (800ad9c <HAL_FLASHEx_Erase_IT+0xa8>)
 800ad18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ad1c:	6113      	str	r3, [r2, #16]

  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 800ad1e:	4b1f      	ldr	r3, [pc, #124]	; (800ad9c <HAL_FLASHEx_Erase_IT+0xa8>)
 800ad20:	691b      	ldr	r3, [r3, #16]
 800ad22:	4a1e      	ldr	r2, [pc, #120]	; (800ad9c <HAL_FLASHEx_Erase_IT+0xa8>)
 800ad24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ad28:	6113      	str	r3, [r2, #16]

  /* Clear pending flags (if any) */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | \
 800ad2a:	4b1c      	ldr	r3, [pc, #112]	; (800ad9c <HAL_FLASHEx_Erase_IT+0xa8>)
 800ad2c:	22f3      	movs	r2, #243	; 0xf3
 800ad2e:	60da      	str	r2, [r3, #12]
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	d110      	bne.n	800ad5a <HAL_FLASHEx_Erase_IT+0x66>
  {
    /*Mass erase to be done*/
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 800ad38:	4b17      	ldr	r3, [pc, #92]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad3a:	2202      	movs	r2, #2
 800ad3c:	701a      	strb	r2, [r3, #0]
    pFlash.Bank = pEraseInit->Banks;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	685b      	ldr	r3, [r3, #4]
 800ad42:	4a15      	ldr	r2, [pc, #84]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad44:	6113      	str	r3, [r2, #16]
    FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	691b      	ldr	r3, [r3, #16]
 800ad4a:	b2da      	uxtb	r2, r3
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	685b      	ldr	r3, [r3, #4]
 800ad50:	4619      	mov	r1, r3
 800ad52:	4610      	mov	r0, r2
 800ad54:	f000 f8b5 	bl	800aec2 <FLASH_MassErase>
 800ad58:	e018      	b.n	800ad8c <HAL_FLASHEx_Erase_IT+0x98>
    /* Erase by sector to be done*/

    /* Check the parameters */
    assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

    pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE;
 800ad5a:	4b0f      	ldr	r3, [pc, #60]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	701a      	strb	r2, [r3, #0]
    pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	68db      	ldr	r3, [r3, #12]
 800ad64:	4a0c      	ldr	r2, [pc, #48]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad66:	6053      	str	r3, [r2, #4]
    pFlash.Sector = pEraseInit->Sector;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	4a0a      	ldr	r2, [pc, #40]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad6e:	60d3      	str	r3, [r2, #12]
    pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	691b      	ldr	r3, [r3, #16]
 800ad74:	b2da      	uxtb	r2, r3
 800ad76:	4b08      	ldr	r3, [pc, #32]	; (800ad98 <HAL_FLASHEx_Erase_IT+0xa4>)
 800ad78:	721a      	strb	r2, [r3, #8]

    /*Erase 1st sector and wait for IT*/
    FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->VoltageRange);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	689a      	ldr	r2, [r3, #8]
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	b2db      	uxtb	r3, r3
 800ad84:	4619      	mov	r1, r3
 800ad86:	4610      	mov	r0, r2
 800ad88:	f000 f8be 	bl	800af08 <FLASH_Erase_Sector>
  }

  return status;
 800ad8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3710      	adds	r7, #16
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}
 800ad96:	bf00      	nop
 800ad98:	200009dc 	.word	0x200009dc
 800ad9c:	40023c00 	.word	0x40023c00

0800ada0 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b084      	sub	sp, #16
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ada8:	2301      	movs	r3, #1
 800adaa:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800adac:	4b32      	ldr	r3, [pc, #200]	; (800ae78 <HAL_FLASHEx_OBProgram+0xd8>)
 800adae:	7e1b      	ldrb	r3, [r3, #24]
 800adb0:	2b01      	cmp	r3, #1
 800adb2:	d101      	bne.n	800adb8 <HAL_FLASHEx_OBProgram+0x18>
 800adb4:	2302      	movs	r3, #2
 800adb6:	e05b      	b.n	800ae70 <HAL_FLASHEx_OBProgram+0xd0>
 800adb8:	4b2f      	ldr	r3, [pc, #188]	; (800ae78 <HAL_FLASHEx_OBProgram+0xd8>)
 800adba:	2201      	movs	r2, #1
 800adbc:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f003 0301 	and.w	r3, r3, #1
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d018      	beq.n	800adfc <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	685b      	ldr	r3, [r3, #4]
 800adce:	2b01      	cmp	r3, #1
 800add0:	d10a      	bne.n	800ade8 <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	689a      	ldr	r2, [r3, #8]
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	68db      	ldr	r3, [r3, #12]
 800adda:	4619      	mov	r1, r3
 800addc:	4610      	mov	r0, r2
 800adde:	f000 f8db 	bl	800af98 <FLASH_OB_EnableWRP>
 800ade2:	4603      	mov	r3, r0
 800ade4:	73fb      	strb	r3, [r7, #15]
 800ade6:	e009      	b.n	800adfc <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	689a      	ldr	r2, [r3, #8]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	4619      	mov	r1, r3
 800adf2:	4610      	mov	r0, r2
 800adf4:	f000 f8f2 	bl	800afdc <FLASH_OB_DisableWRP>
 800adf8:	4603      	mov	r3, r0
 800adfa:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f003 0302 	and.w	r3, r3, #2
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d007      	beq.n	800ae18 <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	691b      	ldr	r3, [r3, #16]
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f000 f904 	bl	800b01c <FLASH_OB_RDP_LevelConfig>
 800ae14:	4603      	mov	r3, r0
 800ae16:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	f003 0304 	and.w	r3, r3, #4
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d013      	beq.n	800ae4c <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	7e1b      	ldrb	r3, [r3, #24]
 800ae28:	f003 0320 	and.w	r3, r3, #32
 800ae2c:	b2d8      	uxtb	r0, r3
                                 pOBInit->USERConfig & OB_STOP_NO_RST,
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 800ae32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae36:	b2d9      	uxtb	r1, r3
                                 pOBInit->USERConfig & OB_STDBY_NO_RST);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 800ae3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ae40:	b2db      	uxtb	r3, r3
 800ae42:	461a      	mov	r2, r3
 800ae44:	f000 f904 	bl	800b050 <FLASH_OB_UserConfig>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f003 0308 	and.w	r3, r3, #8
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d007      	beq.n	800ae68 <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	695b      	ldr	r3, [r3, #20]
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f000 f926 	bl	800b0b0 <FLASH_OB_BOR_LevelConfig>
 800ae64:	4603      	mov	r3, r0
 800ae66:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ae68:	4b03      	ldr	r3, [pc, #12]	; (800ae78 <HAL_FLASHEx_OBProgram+0xd8>)
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	761a      	strb	r2, [r3, #24]

  return status;
 800ae6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3710      	adds	r7, #16
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}
 800ae78:	200009dc 	.word	0x200009dc

0800ae7c <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b082      	sub	sp, #8
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	220f      	movs	r2, #15
 800ae88:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 800ae8a:	f000 f93f 	bl	800b10c <FLASH_OB_GetWRP>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	461a      	mov	r2, r3
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 800ae96:	f000 f945 	bl	800b124 <FLASH_OB_GetRDP>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 800aea2:	f000 f923 	bl	800b0ec <FLASH_OB_GetUser>
 800aea6:	4603      	mov	r3, r0
 800aea8:	461a      	mov	r2, r3
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 800aeae:	f000 f959 	bl	800b164 <FLASH_OB_GetBOR>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	615a      	str	r2, [r3, #20]
}
 800aeba:	bf00      	nop
 800aebc:	3708      	adds	r7, #8
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800aec2:	b480      	push	{r7}
 800aec4:	b083      	sub	sp, #12
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	4603      	mov	r3, r0
 800aeca:	6039      	str	r1, [r7, #0]
 800aecc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800aece:	4b0d      	ldr	r3, [pc, #52]	; (800af04 <FLASH_MassErase+0x42>)
 800aed0:	691b      	ldr	r3, [r3, #16]
 800aed2:	4a0c      	ldr	r2, [pc, #48]	; (800af04 <FLASH_MassErase+0x42>)
 800aed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aed8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800aeda:	4b0a      	ldr	r3, [pc, #40]	; (800af04 <FLASH_MassErase+0x42>)
 800aedc:	691b      	ldr	r3, [r3, #16]
 800aede:	4a09      	ldr	r2, [pc, #36]	; (800af04 <FLASH_MassErase+0x42>)
 800aee0:	f043 0304 	orr.w	r3, r3, #4
 800aee4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800aee6:	4b07      	ldr	r3, [pc, #28]	; (800af04 <FLASH_MassErase+0x42>)
 800aee8:	691a      	ldr	r2, [r3, #16]
 800aeea:	79fb      	ldrb	r3, [r7, #7]
 800aeec:	021b      	lsls	r3, r3, #8
 800aeee:	4313      	orrs	r3, r2
 800aef0:	4a04      	ldr	r2, [pc, #16]	; (800af04 <FLASH_MassErase+0x42>)
 800aef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aef6:	6113      	str	r3, [r2, #16]
}
 800aef8:	bf00      	nop
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr
 800af04:	40023c00 	.word	0x40023c00

0800af08 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800af08:	b480      	push	{r7}
 800af0a:	b085      	sub	sp, #20
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
 800af10:	460b      	mov	r3, r1
 800af12:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800af14:	2300      	movs	r3, #0
 800af16:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800af18:	78fb      	ldrb	r3, [r7, #3]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d102      	bne.n	800af24 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800af1e:	2300      	movs	r3, #0
 800af20:	60fb      	str	r3, [r7, #12]
 800af22:	e010      	b.n	800af46 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800af24:	78fb      	ldrb	r3, [r7, #3]
 800af26:	2b01      	cmp	r3, #1
 800af28:	d103      	bne.n	800af32 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800af2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af2e:	60fb      	str	r3, [r7, #12]
 800af30:	e009      	b.n	800af46 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800af32:	78fb      	ldrb	r3, [r7, #3]
 800af34:	2b02      	cmp	r3, #2
 800af36:	d103      	bne.n	800af40 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800af38:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af3c:	60fb      	str	r3, [r7, #12]
 800af3e:	e002      	b.n	800af46 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800af40:	f44f 7340 	mov.w	r3, #768	; 0x300
 800af44:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800af46:	4b13      	ldr	r3, [pc, #76]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af48:	691b      	ldr	r3, [r3, #16]
 800af4a:	4a12      	ldr	r2, [pc, #72]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af50:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800af52:	4b10      	ldr	r3, [pc, #64]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af54:	691a      	ldr	r2, [r3, #16]
 800af56:	490f      	ldr	r1, [pc, #60]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800af5e:	4b0d      	ldr	r3, [pc, #52]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af60:	691b      	ldr	r3, [r3, #16]
 800af62:	4a0c      	ldr	r2, [pc, #48]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af64:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800af68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800af6a:	4b0a      	ldr	r3, [pc, #40]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af6c:	691a      	ldr	r2, [r3, #16]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	00db      	lsls	r3, r3, #3
 800af72:	4313      	orrs	r3, r2
 800af74:	4a07      	ldr	r2, [pc, #28]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af76:	f043 0302 	orr.w	r3, r3, #2
 800af7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800af7c:	4b05      	ldr	r3, [pc, #20]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af7e:	691b      	ldr	r3, [r3, #16]
 800af80:	4a04      	ldr	r2, [pc, #16]	; (800af94 <FLASH_Erase_Sector+0x8c>)
 800af82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af86:	6113      	str	r3, [r2, #16]
}
 800af88:	bf00      	nop
 800af8a:	3714      	adds	r7, #20
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr
 800af94:	40023c00 	.word	0x40023c00

0800af98 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b084      	sub	sp, #16
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800afa2:	2300      	movs	r3, #0
 800afa4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800afa6:	f24c 3050 	movw	r0, #50000	; 0xc350
 800afaa:	f7ff fd03 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800afae:	4603      	mov	r3, r0
 800afb0:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800afb2:	7bfb      	ldrb	r3, [r7, #15]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d10a      	bne.n	800afce <FLASH_OB_EnableWRP+0x36>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
 800afb8:	4b07      	ldr	r3, [pc, #28]	; (800afd8 <FLASH_OB_EnableWRP+0x40>)
 800afba:	881b      	ldrh	r3, [r3, #0]
 800afbc:	b29a      	uxth	r2, r3
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	b29b      	uxth	r3, r3
 800afc2:	43db      	mvns	r3, r3
 800afc4:	b29b      	uxth	r3, r3
 800afc6:	4904      	ldr	r1, [pc, #16]	; (800afd8 <FLASH_OB_EnableWRP+0x40>)
 800afc8:	4013      	ands	r3, r2
 800afca:	b29b      	uxth	r3, r3
 800afcc:	800b      	strh	r3, [r1, #0]
  }

  return status;
 800afce:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3710      	adds	r7, #16
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}
 800afd8:	40023c16 	.word	0x40023c16

0800afdc <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800afe6:	2300      	movs	r3, #0
 800afe8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800afea:	f24c 3050 	movw	r0, #50000	; 0xc350
 800afee:	f7ff fce1 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800aff2:	4603      	mov	r3, r0
 800aff4:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800aff6:	7bfb      	ldrb	r3, [r7, #15]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d108      	bne.n	800b00e <FLASH_OB_DisableWRP+0x32>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
 800affc:	4b06      	ldr	r3, [pc, #24]	; (800b018 <FLASH_OB_DisableWRP+0x3c>)
 800affe:	881b      	ldrh	r3, [r3, #0]
 800b000:	b29a      	uxth	r2, r3
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	b29b      	uxth	r3, r3
 800b006:	4904      	ldr	r1, [pc, #16]	; (800b018 <FLASH_OB_DisableWRP+0x3c>)
 800b008:	4313      	orrs	r3, r2
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	800b      	strh	r3, [r1, #0]
  }

  return status;
 800b00e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b010:	4618      	mov	r0, r3
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	40023c16 	.word	0x40023c16

0800b01c <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b084      	sub	sp, #16
 800b020:	af00      	add	r7, sp, #0
 800b022:	4603      	mov	r3, r0
 800b024:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800b026:	2300      	movs	r3, #0
 800b028:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b02a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b02e:	f7ff fcc1 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800b032:	4603      	mov	r3, r0
 800b034:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800b036:	7bfb      	ldrb	r3, [r7, #15]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d102      	bne.n	800b042 <FLASH_OB_RDP_LevelConfig+0x26>
  {
    *(__IO uint8_t *)OPTCR_BYTE1_ADDRESS = Level;
 800b03c:	4a03      	ldr	r2, [pc, #12]	; (800b04c <FLASH_OB_RDP_LevelConfig+0x30>)
 800b03e:	79fb      	ldrb	r3, [r7, #7]
 800b040:	7013      	strb	r3, [r2, #0]
  }

  return status;
 800b042:	7bfb      	ldrb	r3, [r7, #15]
}
 800b044:	4618      	mov	r0, r3
 800b046:	3710      	adds	r7, #16
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}
 800b04c:	40023c15 	.word	0x40023c15

0800b050 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b084      	sub	sp, #16
 800b054:	af00      	add	r7, sp, #0
 800b056:	4603      	mov	r3, r0
 800b058:	71fb      	strb	r3, [r7, #7]
 800b05a:	460b      	mov	r3, r1
 800b05c:	71bb      	strb	r3, [r7, #6]
 800b05e:	4613      	mov	r3, r2
 800b060:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp = 0xFF;
 800b062:	23ff      	movs	r3, #255	; 0xff
 800b064:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status = HAL_OK;
 800b066:	2300      	movs	r3, #0
 800b068:	73bb      	strb	r3, [r7, #14]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b06a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b06e:	f7ff fca1 	bl	800a9b4 <FLASH_WaitForLastOperation>
 800b072:	4603      	mov	r3, r0
 800b074:	73bb      	strb	r3, [r7, #14]

  if (status == HAL_OK)
 800b076:	7bbb      	ldrb	r3, [r7, #14]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d111      	bne.n	800b0a0 <FLASH_OB_UserConfig+0x50>
  {
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 800b07c:	4b0b      	ldr	r3, [pc, #44]	; (800b0ac <FLASH_OB_UserConfig+0x5c>)
 800b07e:	781b      	ldrb	r3, [r3, #0]
 800b080:	b2db      	uxtb	r3, r3
 800b082:	f003 031f 	and.w	r3, r3, #31
 800b086:	73fb      	strb	r3, [r7, #15]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp)));
 800b088:	79ba      	ldrb	r2, [r7, #6]
 800b08a:	7bfb      	ldrb	r3, [r7, #15]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	b2da      	uxtb	r2, r3
 800b090:	797b      	ldrb	r3, [r7, #5]
 800b092:	4313      	orrs	r3, r2
 800b094:	b2da      	uxtb	r2, r3
 800b096:	4905      	ldr	r1, [pc, #20]	; (800b0ac <FLASH_OB_UserConfig+0x5c>)
 800b098:	79fb      	ldrb	r3, [r7, #7]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	700b      	strb	r3, [r1, #0]
  }

  return status;
 800b0a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3710      	adds	r7, #16
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	40023c14 	.word	0x40023c14

0800b0b0 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b083      	sub	sp, #12
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 800b0ba:	4b0b      	ldr	r3, [pc, #44]	; (800b0e8 <FLASH_OB_BOR_LevelConfig+0x38>)
 800b0bc:	781b      	ldrb	r3, [r3, #0]
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	4a09      	ldr	r2, [pc, #36]	; (800b0e8 <FLASH_OB_BOR_LevelConfig+0x38>)
 800b0c2:	f023 030c 	bic.w	r3, r3, #12
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 800b0ca:	4b07      	ldr	r3, [pc, #28]	; (800b0e8 <FLASH_OB_BOR_LevelConfig+0x38>)
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	b2da      	uxtb	r2, r3
 800b0d0:	4905      	ldr	r1, [pc, #20]	; (800b0e8 <FLASH_OB_BOR_LevelConfig+0x38>)
 800b0d2:	79fb      	ldrb	r3, [r7, #7]
 800b0d4:	4313      	orrs	r3, r2
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	700b      	strb	r3, [r1, #0]

  return HAL_OK;
 800b0da:	2300      	movs	r3, #0

}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	370c      	adds	r7, #12
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e6:	4770      	bx	lr
 800b0e8:	40023c14 	.word	0x40023c14

0800b0ec <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 800b0f0:	4b05      	ldr	r3, [pc, #20]	; (800b108 <FLASH_OB_GetUser+0x1c>)
 800b0f2:	695b      	ldr	r3, [r3, #20]
 800b0f4:	b2db      	uxtb	r3, r3
 800b0f6:	f023 031f 	bic.w	r3, r3, #31
 800b0fa:	b2db      	uxtb	r3, r3
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	46bd      	mov	sp, r7
 800b100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b104:	4770      	bx	lr
 800b106:	bf00      	nop
 800b108:	40023c00 	.word	0x40023c00

0800b10c <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 800b10c:	b480      	push	{r7}
 800b10e:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 800b110:	4b03      	ldr	r3, [pc, #12]	; (800b120 <FLASH_OB_GetWRP+0x14>)
 800b112:	881b      	ldrh	r3, [r3, #0]
 800b114:	b29b      	uxth	r3, r3
}
 800b116:	4618      	mov	r0, r3
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr
 800b120:	40023c16 	.word	0x40023c16

0800b124 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 800b12a:	23aa      	movs	r3, #170	; 0xaa
 800b12c:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 800b12e:	4b0c      	ldr	r3, [pc, #48]	; (800b160 <FLASH_OB_GetRDP+0x3c>)
 800b130:	781b      	ldrb	r3, [r3, #0]
 800b132:	b2db      	uxtb	r3, r3
 800b134:	2bcc      	cmp	r3, #204	; 0xcc
 800b136:	d102      	bne.n	800b13e <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 800b138:	23cc      	movs	r3, #204	; 0xcc
 800b13a:	71fb      	strb	r3, [r7, #7]
 800b13c:	e009      	b.n	800b152 <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 800b13e:	4b08      	ldr	r3, [pc, #32]	; (800b160 <FLASH_OB_GetRDP+0x3c>)
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	b2db      	uxtb	r3, r3
 800b144:	2baa      	cmp	r3, #170	; 0xaa
 800b146:	d102      	bne.n	800b14e <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 800b148:	23aa      	movs	r3, #170	; 0xaa
 800b14a:	71fb      	strb	r3, [r7, #7]
 800b14c:	e001      	b.n	800b152 <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 800b14e:	2355      	movs	r3, #85	; 0x55
 800b150:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800b152:	79fb      	ldrb	r3, [r7, #7]
}
 800b154:	4618      	mov	r0, r3
 800b156:	370c      	adds	r7, #12
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr
 800b160:	40023c15 	.word	0x40023c15

0800b164 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 800b164:	b480      	push	{r7}
 800b166:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 800b168:	4b05      	ldr	r3, [pc, #20]	; (800b180 <FLASH_OB_GetBOR+0x1c>)
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	b2db      	uxtb	r3, r3
 800b16e:	f003 030c 	and.w	r3, r3, #12
 800b172:	b2db      	uxtb	r3, r3
}
 800b174:	4618      	mov	r0, r3
 800b176:	46bd      	mov	sp, r7
 800b178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17c:	4770      	bx	lr
 800b17e:	bf00      	nop
 800b180:	40023c14 	.word	0x40023c14

0800b184 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800b184:	b480      	push	{r7}
 800b186:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800b188:	4b20      	ldr	r3, [pc, #128]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b190:	2b00      	cmp	r3, #0
 800b192:	d017      	beq.n	800b1c4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800b194:	4b1d      	ldr	r3, [pc, #116]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4a1c      	ldr	r2, [pc, #112]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b19a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b19e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800b1a0:	4b1a      	ldr	r3, [pc, #104]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4a19      	ldr	r2, [pc, #100]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b1aa:	6013      	str	r3, [r2, #0]
 800b1ac:	4b17      	ldr	r3, [pc, #92]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a16      	ldr	r2, [pc, #88]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b1b6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b1b8:	4b14      	ldr	r3, [pc, #80]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	4a13      	ldr	r2, [pc, #76]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b1c2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800b1c4:	4b11      	ldr	r3, [pc, #68]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d017      	beq.n	800b200 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800b1d0:	4b0e      	ldr	r3, [pc, #56]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	4a0d      	ldr	r2, [pc, #52]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b1da:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800b1dc:	4b0b      	ldr	r3, [pc, #44]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4a0a      	ldr	r2, [pc, #40]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b1e6:	6013      	str	r3, [r2, #0]
 800b1e8:	4b08      	ldr	r3, [pc, #32]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	4a07      	ldr	r2, [pc, #28]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1f2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800b1f4:	4b05      	ldr	r3, [pc, #20]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4a04      	ldr	r2, [pc, #16]	; (800b20c <FLASH_FlushCaches+0x88>)
 800b1fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b1fe:	6013      	str	r3, [r2, #0]
  }
}
 800b200:	bf00      	nop
 800b202:	46bd      	mov	sp, r7
 800b204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b208:	4770      	bx	lr
 800b20a:	bf00      	nop
 800b20c:	40023c00 	.word	0x40023c00

0800b210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b210:	b480      	push	{r7}
 800b212:	b089      	sub	sp, #36	; 0x24
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b21a:	2300      	movs	r3, #0
 800b21c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b21e:	2300      	movs	r3, #0
 800b220:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b222:	2300      	movs	r3, #0
 800b224:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b226:	2300      	movs	r3, #0
 800b228:	61fb      	str	r3, [r7, #28]
 800b22a:	e16b      	b.n	800b504 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b22c:	2201      	movs	r2, #1
 800b22e:	69fb      	ldr	r3, [r7, #28]
 800b230:	fa02 f303 	lsl.w	r3, r2, r3
 800b234:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	697a      	ldr	r2, [r7, #20]
 800b23c:	4013      	ands	r3, r2
 800b23e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b240:	693a      	ldr	r2, [r7, #16]
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	429a      	cmp	r2, r3
 800b246:	f040 815a 	bne.w	800b4fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	685b      	ldr	r3, [r3, #4]
 800b24e:	f003 0303 	and.w	r3, r3, #3
 800b252:	2b01      	cmp	r3, #1
 800b254:	d005      	beq.n	800b262 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b25e:	2b02      	cmp	r3, #2
 800b260:	d130      	bne.n	800b2c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	689b      	ldr	r3, [r3, #8]
 800b266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b268:	69fb      	ldr	r3, [r7, #28]
 800b26a:	005b      	lsls	r3, r3, #1
 800b26c:	2203      	movs	r2, #3
 800b26e:	fa02 f303 	lsl.w	r3, r2, r3
 800b272:	43db      	mvns	r3, r3
 800b274:	69ba      	ldr	r2, [r7, #24]
 800b276:	4013      	ands	r3, r2
 800b278:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	68da      	ldr	r2, [r3, #12]
 800b27e:	69fb      	ldr	r3, [r7, #28]
 800b280:	005b      	lsls	r3, r3, #1
 800b282:	fa02 f303 	lsl.w	r3, r2, r3
 800b286:	69ba      	ldr	r2, [r7, #24]
 800b288:	4313      	orrs	r3, r2
 800b28a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	69ba      	ldr	r2, [r7, #24]
 800b290:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b298:	2201      	movs	r2, #1
 800b29a:	69fb      	ldr	r3, [r7, #28]
 800b29c:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a0:	43db      	mvns	r3, r3
 800b2a2:	69ba      	ldr	r2, [r7, #24]
 800b2a4:	4013      	ands	r3, r2
 800b2a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	091b      	lsrs	r3, r3, #4
 800b2ae:	f003 0201 	and.w	r2, r3, #1
 800b2b2:	69fb      	ldr	r3, [r7, #28]
 800b2b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b2b8:	69ba      	ldr	r2, [r7, #24]
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	69ba      	ldr	r2, [r7, #24]
 800b2c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	f003 0303 	and.w	r3, r3, #3
 800b2cc:	2b03      	cmp	r3, #3
 800b2ce:	d017      	beq.n	800b300 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b2d6:	69fb      	ldr	r3, [r7, #28]
 800b2d8:	005b      	lsls	r3, r3, #1
 800b2da:	2203      	movs	r2, #3
 800b2dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b2e0:	43db      	mvns	r3, r3
 800b2e2:	69ba      	ldr	r2, [r7, #24]
 800b2e4:	4013      	ands	r3, r2
 800b2e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	689a      	ldr	r2, [r3, #8]
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	005b      	lsls	r3, r3, #1
 800b2f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2f4:	69ba      	ldr	r2, [r7, #24]
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	69ba      	ldr	r2, [r7, #24]
 800b2fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	f003 0303 	and.w	r3, r3, #3
 800b308:	2b02      	cmp	r3, #2
 800b30a:	d123      	bne.n	800b354 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b30c:	69fb      	ldr	r3, [r7, #28]
 800b30e:	08da      	lsrs	r2, r3, #3
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	3208      	adds	r2, #8
 800b314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b318:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b31a:	69fb      	ldr	r3, [r7, #28]
 800b31c:	f003 0307 	and.w	r3, r3, #7
 800b320:	009b      	lsls	r3, r3, #2
 800b322:	220f      	movs	r2, #15
 800b324:	fa02 f303 	lsl.w	r3, r2, r3
 800b328:	43db      	mvns	r3, r3
 800b32a:	69ba      	ldr	r2, [r7, #24]
 800b32c:	4013      	ands	r3, r2
 800b32e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	691a      	ldr	r2, [r3, #16]
 800b334:	69fb      	ldr	r3, [r7, #28]
 800b336:	f003 0307 	and.w	r3, r3, #7
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	fa02 f303 	lsl.w	r3, r2, r3
 800b340:	69ba      	ldr	r2, [r7, #24]
 800b342:	4313      	orrs	r3, r2
 800b344:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b346:	69fb      	ldr	r3, [r7, #28]
 800b348:	08da      	lsrs	r2, r3, #3
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	3208      	adds	r2, #8
 800b34e:	69b9      	ldr	r1, [r7, #24]
 800b350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b35a:	69fb      	ldr	r3, [r7, #28]
 800b35c:	005b      	lsls	r3, r3, #1
 800b35e:	2203      	movs	r2, #3
 800b360:	fa02 f303 	lsl.w	r3, r2, r3
 800b364:	43db      	mvns	r3, r3
 800b366:	69ba      	ldr	r2, [r7, #24]
 800b368:	4013      	ands	r3, r2
 800b36a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	685b      	ldr	r3, [r3, #4]
 800b370:	f003 0203 	and.w	r2, r3, #3
 800b374:	69fb      	ldr	r3, [r7, #28]
 800b376:	005b      	lsls	r3, r3, #1
 800b378:	fa02 f303 	lsl.w	r3, r2, r3
 800b37c:	69ba      	ldr	r2, [r7, #24]
 800b37e:	4313      	orrs	r3, r2
 800b380:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	69ba      	ldr	r2, [r7, #24]
 800b386:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b390:	2b00      	cmp	r3, #0
 800b392:	f000 80b4 	beq.w	800b4fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b396:	2300      	movs	r3, #0
 800b398:	60fb      	str	r3, [r7, #12]
 800b39a:	4b60      	ldr	r3, [pc, #384]	; (800b51c <HAL_GPIO_Init+0x30c>)
 800b39c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b39e:	4a5f      	ldr	r2, [pc, #380]	; (800b51c <HAL_GPIO_Init+0x30c>)
 800b3a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b3a4:	6453      	str	r3, [r2, #68]	; 0x44
 800b3a6:	4b5d      	ldr	r3, [pc, #372]	; (800b51c <HAL_GPIO_Init+0x30c>)
 800b3a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b3ae:	60fb      	str	r3, [r7, #12]
 800b3b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b3b2:	4a5b      	ldr	r2, [pc, #364]	; (800b520 <HAL_GPIO_Init+0x310>)
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	089b      	lsrs	r3, r3, #2
 800b3b8:	3302      	adds	r3, #2
 800b3ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	f003 0303 	and.w	r3, r3, #3
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	220f      	movs	r2, #15
 800b3ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ce:	43db      	mvns	r3, r3
 800b3d0:	69ba      	ldr	r2, [r7, #24]
 800b3d2:	4013      	ands	r3, r2
 800b3d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	4a52      	ldr	r2, [pc, #328]	; (800b524 <HAL_GPIO_Init+0x314>)
 800b3da:	4293      	cmp	r3, r2
 800b3dc:	d02b      	beq.n	800b436 <HAL_GPIO_Init+0x226>
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	4a51      	ldr	r2, [pc, #324]	; (800b528 <HAL_GPIO_Init+0x318>)
 800b3e2:	4293      	cmp	r3, r2
 800b3e4:	d025      	beq.n	800b432 <HAL_GPIO_Init+0x222>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	4a50      	ldr	r2, [pc, #320]	; (800b52c <HAL_GPIO_Init+0x31c>)
 800b3ea:	4293      	cmp	r3, r2
 800b3ec:	d01f      	beq.n	800b42e <HAL_GPIO_Init+0x21e>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	4a4f      	ldr	r2, [pc, #316]	; (800b530 <HAL_GPIO_Init+0x320>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d019      	beq.n	800b42a <HAL_GPIO_Init+0x21a>
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	4a4e      	ldr	r2, [pc, #312]	; (800b534 <HAL_GPIO_Init+0x324>)
 800b3fa:	4293      	cmp	r3, r2
 800b3fc:	d013      	beq.n	800b426 <HAL_GPIO_Init+0x216>
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	4a4d      	ldr	r2, [pc, #308]	; (800b538 <HAL_GPIO_Init+0x328>)
 800b402:	4293      	cmp	r3, r2
 800b404:	d00d      	beq.n	800b422 <HAL_GPIO_Init+0x212>
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	4a4c      	ldr	r2, [pc, #304]	; (800b53c <HAL_GPIO_Init+0x32c>)
 800b40a:	4293      	cmp	r3, r2
 800b40c:	d007      	beq.n	800b41e <HAL_GPIO_Init+0x20e>
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	4a4b      	ldr	r2, [pc, #300]	; (800b540 <HAL_GPIO_Init+0x330>)
 800b412:	4293      	cmp	r3, r2
 800b414:	d101      	bne.n	800b41a <HAL_GPIO_Init+0x20a>
 800b416:	2307      	movs	r3, #7
 800b418:	e00e      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b41a:	2308      	movs	r3, #8
 800b41c:	e00c      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b41e:	2306      	movs	r3, #6
 800b420:	e00a      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b422:	2305      	movs	r3, #5
 800b424:	e008      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b426:	2304      	movs	r3, #4
 800b428:	e006      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b42a:	2303      	movs	r3, #3
 800b42c:	e004      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b42e:	2302      	movs	r3, #2
 800b430:	e002      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b432:	2301      	movs	r3, #1
 800b434:	e000      	b.n	800b438 <HAL_GPIO_Init+0x228>
 800b436:	2300      	movs	r3, #0
 800b438:	69fa      	ldr	r2, [r7, #28]
 800b43a:	f002 0203 	and.w	r2, r2, #3
 800b43e:	0092      	lsls	r2, r2, #2
 800b440:	4093      	lsls	r3, r2
 800b442:	69ba      	ldr	r2, [r7, #24]
 800b444:	4313      	orrs	r3, r2
 800b446:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b448:	4935      	ldr	r1, [pc, #212]	; (800b520 <HAL_GPIO_Init+0x310>)
 800b44a:	69fb      	ldr	r3, [r7, #28]
 800b44c:	089b      	lsrs	r3, r3, #2
 800b44e:	3302      	adds	r3, #2
 800b450:	69ba      	ldr	r2, [r7, #24]
 800b452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b456:	4b3b      	ldr	r3, [pc, #236]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	43db      	mvns	r3, r3
 800b460:	69ba      	ldr	r2, [r7, #24]
 800b462:	4013      	ands	r3, r2
 800b464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d003      	beq.n	800b47a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800b472:	69ba      	ldr	r2, [r7, #24]
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	4313      	orrs	r3, r2
 800b478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b47a:	4a32      	ldr	r2, [pc, #200]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b47c:	69bb      	ldr	r3, [r7, #24]
 800b47e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b480:	4b30      	ldr	r3, [pc, #192]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b482:	685b      	ldr	r3, [r3, #4]
 800b484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	43db      	mvns	r3, r3
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	4013      	ands	r3, r2
 800b48e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	685b      	ldr	r3, [r3, #4]
 800b494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d003      	beq.n	800b4a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800b49c:	69ba      	ldr	r2, [r7, #24]
 800b49e:	693b      	ldr	r3, [r7, #16]
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b4a4:	4a27      	ldr	r2, [pc, #156]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b4aa:	4b26      	ldr	r3, [pc, #152]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	43db      	mvns	r3, r3
 800b4b4:	69ba      	ldr	r2, [r7, #24]
 800b4b6:	4013      	ands	r3, r2
 800b4b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d003      	beq.n	800b4ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800b4c6:	69ba      	ldr	r2, [r7, #24]
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	4313      	orrs	r3, r2
 800b4cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b4ce:	4a1d      	ldr	r2, [pc, #116]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b4d0:	69bb      	ldr	r3, [r7, #24]
 800b4d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b4d4:	4b1b      	ldr	r3, [pc, #108]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b4d6:	68db      	ldr	r3, [r3, #12]
 800b4d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	43db      	mvns	r3, r3
 800b4de:	69ba      	ldr	r2, [r7, #24]
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d003      	beq.n	800b4f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800b4f0:	69ba      	ldr	r2, [r7, #24]
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b4f8:	4a12      	ldr	r2, [pc, #72]	; (800b544 <HAL_GPIO_Init+0x334>)
 800b4fa:	69bb      	ldr	r3, [r7, #24]
 800b4fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b4fe:	69fb      	ldr	r3, [r7, #28]
 800b500:	3301      	adds	r3, #1
 800b502:	61fb      	str	r3, [r7, #28]
 800b504:	69fb      	ldr	r3, [r7, #28]
 800b506:	2b0f      	cmp	r3, #15
 800b508:	f67f ae90 	bls.w	800b22c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b50c:	bf00      	nop
 800b50e:	bf00      	nop
 800b510:	3724      	adds	r7, #36	; 0x24
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr
 800b51a:	bf00      	nop
 800b51c:	40023800 	.word	0x40023800
 800b520:	40013800 	.word	0x40013800
 800b524:	40020000 	.word	0x40020000
 800b528:	40020400 	.word	0x40020400
 800b52c:	40020800 	.word	0x40020800
 800b530:	40020c00 	.word	0x40020c00
 800b534:	40021000 	.word	0x40021000
 800b538:	40021400 	.word	0x40021400
 800b53c:	40021800 	.word	0x40021800
 800b540:	40021c00 	.word	0x40021c00
 800b544:	40013c00 	.word	0x40013c00

0800b548 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b548:	b480      	push	{r7}
 800b54a:	b087      	sub	sp, #28
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b552:	2300      	movs	r3, #0
 800b554:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800b556:	2300      	movs	r3, #0
 800b558:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800b55a:	2300      	movs	r3, #0
 800b55c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b55e:	2300      	movs	r3, #0
 800b560:	617b      	str	r3, [r7, #20]
 800b562:	e0cd      	b.n	800b700 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b564:	2201      	movs	r2, #1
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	fa02 f303 	lsl.w	r3, r2, r3
 800b56c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800b56e:	683a      	ldr	r2, [r7, #0]
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	4013      	ands	r3, r2
 800b574:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800b576:	68fa      	ldr	r2, [r7, #12]
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	429a      	cmp	r2, r3
 800b57c:	f040 80bd 	bne.w	800b6fa <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800b580:	4a65      	ldr	r2, [pc, #404]	; (800b718 <HAL_GPIO_DeInit+0x1d0>)
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	089b      	lsrs	r3, r3, #2
 800b586:	3302      	adds	r3, #2
 800b588:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b58c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	f003 0303 	and.w	r3, r3, #3
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	220f      	movs	r2, #15
 800b598:	fa02 f303 	lsl.w	r3, r2, r3
 800b59c:	68ba      	ldr	r2, [r7, #8]
 800b59e:	4013      	ands	r3, r2
 800b5a0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	4a5d      	ldr	r2, [pc, #372]	; (800b71c <HAL_GPIO_DeInit+0x1d4>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d02b      	beq.n	800b602 <HAL_GPIO_DeInit+0xba>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	4a5c      	ldr	r2, [pc, #368]	; (800b720 <HAL_GPIO_DeInit+0x1d8>)
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	d025      	beq.n	800b5fe <HAL_GPIO_DeInit+0xb6>
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	4a5b      	ldr	r2, [pc, #364]	; (800b724 <HAL_GPIO_DeInit+0x1dc>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d01f      	beq.n	800b5fa <HAL_GPIO_DeInit+0xb2>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	4a5a      	ldr	r2, [pc, #360]	; (800b728 <HAL_GPIO_DeInit+0x1e0>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d019      	beq.n	800b5f6 <HAL_GPIO_DeInit+0xae>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	4a59      	ldr	r2, [pc, #356]	; (800b72c <HAL_GPIO_DeInit+0x1e4>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d013      	beq.n	800b5f2 <HAL_GPIO_DeInit+0xaa>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	4a58      	ldr	r2, [pc, #352]	; (800b730 <HAL_GPIO_DeInit+0x1e8>)
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	d00d      	beq.n	800b5ee <HAL_GPIO_DeInit+0xa6>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	4a57      	ldr	r2, [pc, #348]	; (800b734 <HAL_GPIO_DeInit+0x1ec>)
 800b5d6:	4293      	cmp	r3, r2
 800b5d8:	d007      	beq.n	800b5ea <HAL_GPIO_DeInit+0xa2>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	4a56      	ldr	r2, [pc, #344]	; (800b738 <HAL_GPIO_DeInit+0x1f0>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d101      	bne.n	800b5e6 <HAL_GPIO_DeInit+0x9e>
 800b5e2:	2307      	movs	r3, #7
 800b5e4:	e00e      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b5e6:	2308      	movs	r3, #8
 800b5e8:	e00c      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b5ea:	2306      	movs	r3, #6
 800b5ec:	e00a      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b5ee:	2305      	movs	r3, #5
 800b5f0:	e008      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b5f2:	2304      	movs	r3, #4
 800b5f4:	e006      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b5f6:	2303      	movs	r3, #3
 800b5f8:	e004      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b5fa:	2302      	movs	r3, #2
 800b5fc:	e002      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b5fe:	2301      	movs	r3, #1
 800b600:	e000      	b.n	800b604 <HAL_GPIO_DeInit+0xbc>
 800b602:	2300      	movs	r3, #0
 800b604:	697a      	ldr	r2, [r7, #20]
 800b606:	f002 0203 	and.w	r2, r2, #3
 800b60a:	0092      	lsls	r2, r2, #2
 800b60c:	4093      	lsls	r3, r2
 800b60e:	68ba      	ldr	r2, [r7, #8]
 800b610:	429a      	cmp	r2, r3
 800b612:	d132      	bne.n	800b67a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800b614:	4b49      	ldr	r3, [pc, #292]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b616:	681a      	ldr	r2, [r3, #0]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	43db      	mvns	r3, r3
 800b61c:	4947      	ldr	r1, [pc, #284]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b61e:	4013      	ands	r3, r2
 800b620:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800b622:	4b46      	ldr	r3, [pc, #280]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b624:	685a      	ldr	r2, [r3, #4]
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	43db      	mvns	r3, r3
 800b62a:	4944      	ldr	r1, [pc, #272]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b62c:	4013      	ands	r3, r2
 800b62e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800b630:	4b42      	ldr	r3, [pc, #264]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b632:	689a      	ldr	r2, [r3, #8]
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	43db      	mvns	r3, r3
 800b638:	4940      	ldr	r1, [pc, #256]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b63a:	4013      	ands	r3, r2
 800b63c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800b63e:	4b3f      	ldr	r3, [pc, #252]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b640:	68da      	ldr	r2, [r3, #12]
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	43db      	mvns	r3, r3
 800b646:	493d      	ldr	r1, [pc, #244]	; (800b73c <HAL_GPIO_DeInit+0x1f4>)
 800b648:	4013      	ands	r3, r2
 800b64a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	f003 0303 	and.w	r3, r3, #3
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	220f      	movs	r2, #15
 800b656:	fa02 f303 	lsl.w	r3, r2, r3
 800b65a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800b65c:	4a2e      	ldr	r2, [pc, #184]	; (800b718 <HAL_GPIO_DeInit+0x1d0>)
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	089b      	lsrs	r3, r3, #2
 800b662:	3302      	adds	r3, #2
 800b664:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	43da      	mvns	r2, r3
 800b66c:	482a      	ldr	r0, [pc, #168]	; (800b718 <HAL_GPIO_DeInit+0x1d0>)
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	089b      	lsrs	r3, r3, #2
 800b672:	400a      	ands	r2, r1
 800b674:	3302      	adds	r3, #2
 800b676:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	005b      	lsls	r3, r3, #1
 800b682:	2103      	movs	r1, #3
 800b684:	fa01 f303 	lsl.w	r3, r1, r3
 800b688:	43db      	mvns	r3, r3
 800b68a:	401a      	ands	r2, r3
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	08da      	lsrs	r2, r3, #3
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	3208      	adds	r2, #8
 800b698:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	f003 0307 	and.w	r3, r3, #7
 800b6a2:	009b      	lsls	r3, r3, #2
 800b6a4:	220f      	movs	r2, #15
 800b6a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b6aa:	43db      	mvns	r3, r3
 800b6ac:	697a      	ldr	r2, [r7, #20]
 800b6ae:	08d2      	lsrs	r2, r2, #3
 800b6b0:	4019      	ands	r1, r3
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	3208      	adds	r2, #8
 800b6b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	68da      	ldr	r2, [r3, #12]
 800b6be:	697b      	ldr	r3, [r7, #20]
 800b6c0:	005b      	lsls	r3, r3, #1
 800b6c2:	2103      	movs	r1, #3
 800b6c4:	fa01 f303 	lsl.w	r3, r1, r3
 800b6c8:	43db      	mvns	r3, r3
 800b6ca:	401a      	ands	r2, r3
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	685a      	ldr	r2, [r3, #4]
 800b6d4:	2101      	movs	r1, #1
 800b6d6:	697b      	ldr	r3, [r7, #20]
 800b6d8:	fa01 f303 	lsl.w	r3, r1, r3
 800b6dc:	43db      	mvns	r3, r3
 800b6de:	401a      	ands	r2, r3
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	689a      	ldr	r2, [r3, #8]
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	005b      	lsls	r3, r3, #1
 800b6ec:	2103      	movs	r1, #3
 800b6ee:	fa01 f303 	lsl.w	r3, r1, r3
 800b6f2:	43db      	mvns	r3, r3
 800b6f4:	401a      	ands	r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	617b      	str	r3, [r7, #20]
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	2b0f      	cmp	r3, #15
 800b704:	f67f af2e 	bls.w	800b564 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800b708:	bf00      	nop
 800b70a:	bf00      	nop
 800b70c:	371c      	adds	r7, #28
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr
 800b716:	bf00      	nop
 800b718:	40013800 	.word	0x40013800
 800b71c:	40020000 	.word	0x40020000
 800b720:	40020400 	.word	0x40020400
 800b724:	40020800 	.word	0x40020800
 800b728:	40020c00 	.word	0x40020c00
 800b72c:	40021000 	.word	0x40021000
 800b730:	40021400 	.word	0x40021400
 800b734:	40021800 	.word	0x40021800
 800b738:	40021c00 	.word	0x40021c00
 800b73c:	40013c00 	.word	0x40013c00

0800b740 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b740:	b480      	push	{r7}
 800b742:	b085      	sub	sp, #20
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
 800b748:	460b      	mov	r3, r1
 800b74a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	691a      	ldr	r2, [r3, #16]
 800b750:	887b      	ldrh	r3, [r7, #2]
 800b752:	4013      	ands	r3, r2
 800b754:	2b00      	cmp	r3, #0
 800b756:	d002      	beq.n	800b75e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b758:	2301      	movs	r3, #1
 800b75a:	73fb      	strb	r3, [r7, #15]
 800b75c:	e001      	b.n	800b762 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b75e:	2300      	movs	r3, #0
 800b760:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b762:	7bfb      	ldrb	r3, [r7, #15]
}
 800b764:	4618      	mov	r0, r3
 800b766:	3714      	adds	r7, #20
 800b768:	46bd      	mov	sp, r7
 800b76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76e:	4770      	bx	lr

0800b770 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
 800b778:	460b      	mov	r3, r1
 800b77a:	807b      	strh	r3, [r7, #2]
 800b77c:	4613      	mov	r3, r2
 800b77e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b780:	787b      	ldrb	r3, [r7, #1]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d003      	beq.n	800b78e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b786:	887a      	ldrh	r2, [r7, #2]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b78c:	e003      	b.n	800b796 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b78e:	887b      	ldrh	r3, [r7, #2]
 800b790:	041a      	lsls	r2, r3, #16
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	619a      	str	r2, [r3, #24]
}
 800b796:	bf00      	nop
 800b798:	370c      	adds	r7, #12
 800b79a:	46bd      	mov	sp, r7
 800b79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a0:	4770      	bx	lr

0800b7a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b7a2:	b480      	push	{r7}
 800b7a4:	b085      	sub	sp, #20
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	695b      	ldr	r3, [r3, #20]
 800b7b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b7b4:	887a      	ldrh	r2, [r7, #2]
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	4013      	ands	r3, r2
 800b7ba:	041a      	lsls	r2, r3, #16
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	43d9      	mvns	r1, r3
 800b7c0:	887b      	ldrh	r3, [r7, #2]
 800b7c2:	400b      	ands	r3, r1
 800b7c4:	431a      	orrs	r2, r3
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	619a      	str	r2, [r3, #24]
}
 800b7ca:	bf00      	nop
 800b7cc:	3714      	adds	r7, #20
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d4:	4770      	bx	lr

0800b7d6 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b7d6:	b480      	push	{r7}
 800b7d8:	b085      	sub	sp, #20
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	6078      	str	r0, [r7, #4]
 800b7de:	460b      	mov	r3, r1
 800b7e0:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800b7e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b7e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 800b7e8:	887a      	ldrh	r2, [r7, #2]
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800b7f0:	68fa      	ldr	r2, [r7, #12]
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800b7f6:	887a      	ldrh	r2, [r7, #2]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800b7fc:	68fa      	ldr	r2, [r7, #12]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	61da      	str	r2, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	69db      	ldr	r3, [r3, #28]
 800b806:	60fb      	str	r3, [r7, #12]

  /* Read again in order to confirm lock is active */
 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	69db      	ldr	r3, [r3, #28]
 800b80c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b810:	2b00      	cmp	r3, #0
 800b812:	d001      	beq.n	800b818 <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 800b814:	2300      	movs	r3, #0
 800b816:	e000      	b.n	800b81a <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b818:	2301      	movs	r3, #1
  }
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3714      	adds	r7, #20
 800b81e:	46bd      	mov	sp, r7
 800b820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b824:	4770      	bx	lr

0800b826 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b826:	b580      	push	{r7, lr}
 800b828:	b082      	sub	sp, #8
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	4603      	mov	r3, r0
 800b82e:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800b830:	4b08      	ldr	r3, [pc, #32]	; (800b854 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 800b832:	695a      	ldr	r2, [r3, #20]
 800b834:	88fb      	ldrh	r3, [r7, #6]
 800b836:	4013      	ands	r3, r2
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d006      	beq.n	800b84a <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b83c:	4a05      	ldr	r2, [pc, #20]	; (800b854 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 800b83e:	88fb      	ldrh	r3, [r7, #6]
 800b840:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b842:	88fb      	ldrh	r3, [r7, #6]
 800b844:	4618      	mov	r0, r3
 800b846:	f000 f807 	bl	800b858 <HAL_GPIO_EXTI_Callback>
  }
}
 800b84a:	bf00      	nop
 800b84c:	3708      	adds	r7, #8
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	40013c00 	.word	0x40013c00

0800b858 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b858:	b480      	push	{r7}
 800b85a:	b083      	sub	sp, #12
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	4603      	mov	r3, r0
 800b860:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800b862:	bf00      	nop
 800b864:	370c      	adds	r7, #12
 800b866:	46bd      	mov	sp, r7
 800b868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86c:	4770      	bx	lr

0800b86e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b86e:	b580      	push	{r7, lr}
 800b870:	b084      	sub	sp, #16
 800b872:	af00      	add	r7, sp, #0
 800b874:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d101      	bne.n	800b880 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b87c:	2301      	movs	r3, #1
 800b87e:	e12b      	b.n	800bad8 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b886:	b2db      	uxtb	r3, r3
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d106      	bne.n	800b89a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f7f9 fea1 	bl	80055dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2224      	movs	r2, #36	; 0x24
 800b89e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	681a      	ldr	r2, [r3, #0]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f022 0201 	bic.w	r2, r2, #1
 800b8b0:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b8c0:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b8d0:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800b8d2:	f007 f891 	bl	80129f8 <HAL_RCC_GetPCLK1Freq>
 800b8d6:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	4a80      	ldr	r2, [pc, #512]	; (800bae0 <HAL_I2C_Init+0x272>)
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d807      	bhi.n	800b8f2 <HAL_I2C_Init+0x84>
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	4a7f      	ldr	r2, [pc, #508]	; (800bae4 <HAL_I2C_Init+0x276>)
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	bf94      	ite	ls
 800b8ea:	2301      	movls	r3, #1
 800b8ec:	2300      	movhi	r3, #0
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	e006      	b.n	800b900 <HAL_I2C_Init+0x92>
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	4a7c      	ldr	r2, [pc, #496]	; (800bae8 <HAL_I2C_Init+0x27a>)
 800b8f6:	4293      	cmp	r3, r2
 800b8f8:	bf94      	ite	ls
 800b8fa:	2301      	movls	r3, #1
 800b8fc:	2300      	movhi	r3, #0
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	2b00      	cmp	r3, #0
 800b902:	d001      	beq.n	800b908 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800b904:	2301      	movs	r3, #1
 800b906:	e0e7      	b.n	800bad8 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	4a78      	ldr	r2, [pc, #480]	; (800baec <HAL_I2C_Init+0x27e>)
 800b90c:	fba2 2303 	umull	r2, r3, r2, r3
 800b910:	0c9b      	lsrs	r3, r3, #18
 800b912:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	685b      	ldr	r3, [r3, #4]
 800b91a:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	68ba      	ldr	r2, [r7, #8]
 800b924:	430a      	orrs	r2, r1
 800b926:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	6a1b      	ldr	r3, [r3, #32]
 800b92e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	685b      	ldr	r3, [r3, #4]
 800b936:	4a6a      	ldr	r2, [pc, #424]	; (800bae0 <HAL_I2C_Init+0x272>)
 800b938:	4293      	cmp	r3, r2
 800b93a:	d802      	bhi.n	800b942 <HAL_I2C_Init+0xd4>
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	3301      	adds	r3, #1
 800b940:	e009      	b.n	800b956 <HAL_I2C_Init+0xe8>
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b948:	fb02 f303 	mul.w	r3, r2, r3
 800b94c:	4a68      	ldr	r2, [pc, #416]	; (800baf0 <HAL_I2C_Init+0x282>)
 800b94e:	fba2 2303 	umull	r2, r3, r2, r3
 800b952:	099b      	lsrs	r3, r3, #6
 800b954:	3301      	adds	r3, #1
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	6812      	ldr	r2, [r2, #0]
 800b95a:	430b      	orrs	r3, r1
 800b95c:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	69db      	ldr	r3, [r3, #28]
 800b964:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800b968:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	495b      	ldr	r1, [pc, #364]	; (800bae0 <HAL_I2C_Init+0x272>)
 800b972:	428b      	cmp	r3, r1
 800b974:	d819      	bhi.n	800b9aa <HAL_I2C_Init+0x13c>
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	1e59      	subs	r1, r3, #1
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	685b      	ldr	r3, [r3, #4]
 800b97e:	005b      	lsls	r3, r3, #1
 800b980:	fbb1 f3f3 	udiv	r3, r1, r3
 800b984:	1c59      	adds	r1, r3, #1
 800b986:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b98a:	400b      	ands	r3, r1
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00a      	beq.n	800b9a6 <HAL_I2C_Init+0x138>
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	1e59      	subs	r1, r3, #1
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	685b      	ldr	r3, [r3, #4]
 800b998:	005b      	lsls	r3, r3, #1
 800b99a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b99e:	3301      	adds	r3, #1
 800b9a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b9a4:	e051      	b.n	800ba4a <HAL_I2C_Init+0x1dc>
 800b9a6:	2304      	movs	r3, #4
 800b9a8:	e04f      	b.n	800ba4a <HAL_I2C_Init+0x1dc>
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	689b      	ldr	r3, [r3, #8]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d111      	bne.n	800b9d6 <HAL_I2C_Init+0x168>
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	1e58      	subs	r0, r3, #1
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6859      	ldr	r1, [r3, #4]
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	005b      	lsls	r3, r3, #1
 800b9be:	440b      	add	r3, r1
 800b9c0:	fbb0 f3f3 	udiv	r3, r0, r3
 800b9c4:	3301      	adds	r3, #1
 800b9c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	bf0c      	ite	eq
 800b9ce:	2301      	moveq	r3, #1
 800b9d0:	2300      	movne	r3, #0
 800b9d2:	b2db      	uxtb	r3, r3
 800b9d4:	e012      	b.n	800b9fc <HAL_I2C_Init+0x18e>
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	1e58      	subs	r0, r3, #1
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6859      	ldr	r1, [r3, #4]
 800b9de:	460b      	mov	r3, r1
 800b9e0:	009b      	lsls	r3, r3, #2
 800b9e2:	440b      	add	r3, r1
 800b9e4:	0099      	lsls	r1, r3, #2
 800b9e6:	440b      	add	r3, r1
 800b9e8:	fbb0 f3f3 	udiv	r3, r0, r3
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	bf0c      	ite	eq
 800b9f6:	2301      	moveq	r3, #1
 800b9f8:	2300      	movne	r3, #0
 800b9fa:	b2db      	uxtb	r3, r3
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d001      	beq.n	800ba04 <HAL_I2C_Init+0x196>
 800ba00:	2301      	movs	r3, #1
 800ba02:	e022      	b.n	800ba4a <HAL_I2C_Init+0x1dc>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	689b      	ldr	r3, [r3, #8]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d10e      	bne.n	800ba2a <HAL_I2C_Init+0x1bc>
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	1e58      	subs	r0, r3, #1
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6859      	ldr	r1, [r3, #4]
 800ba14:	460b      	mov	r3, r1
 800ba16:	005b      	lsls	r3, r3, #1
 800ba18:	440b      	add	r3, r1
 800ba1a:	fbb0 f3f3 	udiv	r3, r0, r3
 800ba1e:	3301      	adds	r3, #1
 800ba20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ba24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ba28:	e00f      	b.n	800ba4a <HAL_I2C_Init+0x1dc>
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	1e58      	subs	r0, r3, #1
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6859      	ldr	r1, [r3, #4]
 800ba32:	460b      	mov	r3, r1
 800ba34:	009b      	lsls	r3, r3, #2
 800ba36:	440b      	add	r3, r1
 800ba38:	0099      	lsls	r1, r3, #2
 800ba3a:	440b      	add	r3, r1
 800ba3c:	fbb0 f3f3 	udiv	r3, r0, r3
 800ba40:	3301      	adds	r3, #1
 800ba42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ba46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ba4a:	6879      	ldr	r1, [r7, #4]
 800ba4c:	6809      	ldr	r1, [r1, #0]
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	69da      	ldr	r2, [r3, #28]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6a1b      	ldr	r3, [r3, #32]
 800ba64:	431a      	orrs	r2, r3
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	430a      	orrs	r2, r1
 800ba6c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800ba78:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ba7c:	687a      	ldr	r2, [r7, #4]
 800ba7e:	6911      	ldr	r1, [r2, #16]
 800ba80:	687a      	ldr	r2, [r7, #4]
 800ba82:	68d2      	ldr	r2, [r2, #12]
 800ba84:	4311      	orrs	r1, r2
 800ba86:	687a      	ldr	r2, [r7, #4]
 800ba88:	6812      	ldr	r2, [r2, #0]
 800ba8a:	430b      	orrs	r3, r1
 800ba8c:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	68db      	ldr	r3, [r3, #12]
 800ba94:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	695a      	ldr	r2, [r3, #20]
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	699b      	ldr	r3, [r3, #24]
 800baa0:	431a      	orrs	r2, r3
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	430a      	orrs	r2, r1
 800baa8:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f042 0201 	orr.w	r2, r2, #1
 800bab8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2200      	movs	r2, #0
 800babe:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2220      	movs	r2, #32
 800bac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	2200      	movs	r2, #0
 800bacc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2200      	movs	r2, #0
 800bad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800bad6:	2300      	movs	r3, #0
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3710      	adds	r7, #16
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}
 800bae0:	000186a0 	.word	0x000186a0
 800bae4:	001e847f 	.word	0x001e847f
 800bae8:	003d08ff 	.word	0x003d08ff
 800baec:	431bde83 	.word	0x431bde83
 800baf0:	10624dd3 	.word	0x10624dd3

0800baf4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b082      	sub	sp, #8
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d101      	bne.n	800bb06 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	e021      	b.n	800bb4a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2224      	movs	r2, #36	; 0x24
 800bb0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f022 0201 	bic.w	r2, r2, #1
 800bb1c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f7f9 fdb4 	bl	800568c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2200      	movs	r2, #0
 800bb28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2200      	movs	r2, #0
 800bb36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2200      	movs	r2, #0
 800bb44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bb48:	2300      	movs	r3, #0
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3708      	adds	r7, #8
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}

0800bb52 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb52:	b580      	push	{r7, lr}
 800bb54:	b088      	sub	sp, #32
 800bb56:	af02      	add	r7, sp, #8
 800bb58:	60f8      	str	r0, [r7, #12]
 800bb5a:	607a      	str	r2, [r7, #4]
 800bb5c:	461a      	mov	r2, r3
 800bb5e:	460b      	mov	r3, r1
 800bb60:	817b      	strh	r3, [r7, #10]
 800bb62:	4613      	mov	r3, r2
 800bb64:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800bb66:	f7fb f9eb 	bl	8006f40 <HAL_GetTick>
 800bb6a:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb72:	b2db      	uxtb	r3, r3
 800bb74:	2b20      	cmp	r3, #32
 800bb76:	f040 80e0 	bne.w	800bd3a <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	9300      	str	r3, [sp, #0]
 800bb7e:	2319      	movs	r3, #25
 800bb80:	2201      	movs	r2, #1
 800bb82:	4970      	ldr	r1, [pc, #448]	; (800bd44 <HAL_I2C_Master_Transmit+0x1f2>)
 800bb84:	68f8      	ldr	r0, [r7, #12]
 800bb86:	f005 fd97 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d001      	beq.n	800bb94 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800bb90:	2302      	movs	r3, #2
 800bb92:	e0d3      	b.n	800bd3c <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d101      	bne.n	800bba2 <HAL_I2C_Master_Transmit+0x50>
 800bb9e:	2302      	movs	r3, #2
 800bba0:	e0cc      	b.n	800bd3c <HAL_I2C_Master_Transmit+0x1ea>
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2201      	movs	r2, #1
 800bba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f003 0301 	and.w	r3, r3, #1
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d007      	beq.n	800bbc8 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	681a      	ldr	r2, [r3, #0]
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f042 0201 	orr.w	r2, r2, #1
 800bbc6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	681a      	ldr	r2, [r3, #0]
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bbd6:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	2221      	movs	r2, #33	; 0x21
 800bbdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	2210      	movs	r2, #16
 800bbe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	2200      	movs	r2, #0
 800bbec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	687a      	ldr	r2, [r7, #4]
 800bbf2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	893a      	ldrh	r2, [r7, #8]
 800bbf8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbfe:	b29a      	uxth	r2, r3
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	4a50      	ldr	r2, [pc, #320]	; (800bd48 <HAL_I2C_Master_Transmit+0x1f6>)
 800bc08:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800bc0a:	8979      	ldrh	r1, [r7, #10]
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	6a3a      	ldr	r2, [r7, #32]
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f005 f8c9 	bl	8010da8 <I2C_MasterRequestWrite>
 800bc16:	4603      	mov	r3, r0
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d001      	beq.n	800bc20 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e08d      	b.n	800bd3c <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bc20:	2300      	movs	r3, #0
 800bc22:	613b      	str	r3, [r7, #16]
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	695b      	ldr	r3, [r3, #20]
 800bc2a:	613b      	str	r3, [r7, #16]
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	699b      	ldr	r3, [r3, #24]
 800bc32:	613b      	str	r3, [r7, #16]
 800bc34:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800bc36:	e066      	b.n	800bd06 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bc38:	697a      	ldr	r2, [r7, #20]
 800bc3a:	6a39      	ldr	r1, [r7, #32]
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f005 fe11 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d00d      	beq.n	800bc64 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc4c:	2b04      	cmp	r3, #4
 800bc4e:	d107      	bne.n	800bc60 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	681a      	ldr	r2, [r3, #0]
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bc5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800bc60:	2301      	movs	r3, #1
 800bc62:	e06b      	b.n	800bd3c <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc68:	781a      	ldrb	r2, [r3, #0]
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc74:	1c5a      	adds	r2, r3, #1
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc7e:	b29b      	uxth	r3, r3
 800bc80:	3b01      	subs	r3, #1
 800bc82:	b29a      	uxth	r2, r3
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc8c:	3b01      	subs	r3, #1
 800bc8e:	b29a      	uxth	r2, r3
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	695b      	ldr	r3, [r3, #20]
 800bc9a:	f003 0304 	and.w	r3, r3, #4
 800bc9e:	2b04      	cmp	r3, #4
 800bca0:	d11b      	bne.n	800bcda <HAL_I2C_Master_Transmit+0x188>
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d017      	beq.n	800bcda <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcae:	781a      	ldrb	r2, [r3, #0]
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcba:	1c5a      	adds	r2, r3, #1
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bcc4:	b29b      	uxth	r3, r3
 800bcc6:	3b01      	subs	r3, #1
 800bcc8:	b29a      	uxth	r2, r3
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bcd2:	3b01      	subs	r3, #1
 800bcd4:	b29a      	uxth	r2, r3
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bcda:	697a      	ldr	r2, [r7, #20]
 800bcdc:	6a39      	ldr	r1, [r7, #32]
 800bcde:	68f8      	ldr	r0, [r7, #12]
 800bce0:	f005 fe01 	bl	80118e6 <I2C_WaitOnBTFFlagUntilTimeout>
 800bce4:	4603      	mov	r3, r0
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d00d      	beq.n	800bd06 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcee:	2b04      	cmp	r3, #4
 800bcf0:	d107      	bne.n	800bd02 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	681a      	ldr	r2, [r3, #0]
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bd00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800bd02:	2301      	movs	r3, #1
 800bd04:	e01a      	b.n	800bd3c <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d194      	bne.n	800bc38 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bd1c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	2220      	movs	r2, #32
 800bd22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	2200      	movs	r2, #0
 800bd32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800bd36:	2300      	movs	r3, #0
 800bd38:	e000      	b.n	800bd3c <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800bd3a:	2302      	movs	r3, #2
  }
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	3718      	adds	r7, #24
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}
 800bd44:	00100002 	.word	0x00100002
 800bd48:	ffff0000 	.word	0xffff0000

0800bd4c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b08c      	sub	sp, #48	; 0x30
 800bd50:	af02      	add	r7, sp, #8
 800bd52:	60f8      	str	r0, [r7, #12]
 800bd54:	607a      	str	r2, [r7, #4]
 800bd56:	461a      	mov	r2, r3
 800bd58:	460b      	mov	r3, r1
 800bd5a:	817b      	strh	r3, [r7, #10]
 800bd5c:	4613      	mov	r3, r2
 800bd5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800bd60:	f7fb f8ee 	bl	8006f40 <HAL_GetTick>
 800bd64:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	2b20      	cmp	r3, #32
 800bd70:	f040 820b 	bne.w	800c18a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800bd74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd76:	9300      	str	r3, [sp, #0]
 800bd78:	2319      	movs	r3, #25
 800bd7a:	2201      	movs	r2, #1
 800bd7c:	497c      	ldr	r1, [pc, #496]	; (800bf70 <HAL_I2C_Master_Receive+0x224>)
 800bd7e:	68f8      	ldr	r0, [r7, #12]
 800bd80:	f005 fc9a 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800bd84:	4603      	mov	r3, r0
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d001      	beq.n	800bd8e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800bd8a:	2302      	movs	r3, #2
 800bd8c:	e1fe      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d101      	bne.n	800bd9c <HAL_I2C_Master_Receive+0x50>
 800bd98:	2302      	movs	r3, #2
 800bd9a:	e1f7      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f003 0301 	and.w	r3, r3, #1
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d007      	beq.n	800bdc2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f042 0201 	orr.w	r2, r2, #1
 800bdc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	681a      	ldr	r2, [r3, #0]
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bdd0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	2222      	movs	r2, #34	; 0x22
 800bdd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	2210      	movs	r2, #16
 800bdde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2200      	movs	r2, #0
 800bde6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	893a      	ldrh	r2, [r7, #8]
 800bdf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bdf8:	b29a      	uxth	r2, r3
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	4a5c      	ldr	r2, [pc, #368]	; (800bf74 <HAL_I2C_Master_Receive+0x228>)
 800be02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800be04:	8979      	ldrh	r1, [r7, #10]
 800be06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be0a:	68f8      	ldr	r0, [r7, #12]
 800be0c:	f005 f84e 	bl	8010eac <I2C_MasterRequestRead>
 800be10:	4603      	mov	r3, r0
 800be12:	2b00      	cmp	r3, #0
 800be14:	d001      	beq.n	800be1a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800be16:	2301      	movs	r3, #1
 800be18:	e1b8      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d113      	bne.n	800be4a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800be22:	2300      	movs	r3, #0
 800be24:	617b      	str	r3, [r7, #20]
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	695b      	ldr	r3, [r3, #20]
 800be2c:	617b      	str	r3, [r7, #20]
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	699b      	ldr	r3, [r3, #24]
 800be34:	617b      	str	r3, [r7, #20]
 800be36:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	681a      	ldr	r2, [r3, #0]
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800be46:	601a      	str	r2, [r3, #0]
 800be48:	e18c      	b.n	800c164 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d11b      	bne.n	800be8a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800be62:	2300      	movs	r3, #0
 800be64:	61bb      	str	r3, [r7, #24]
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	695b      	ldr	r3, [r3, #20]
 800be6c:	61bb      	str	r3, [r7, #24]
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	699b      	ldr	r3, [r3, #24]
 800be74:	61bb      	str	r3, [r7, #24]
 800be76:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	681a      	ldr	r2, [r3, #0]
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800be86:	601a      	str	r2, [r3, #0]
 800be88:	e16c      	b.n	800c164 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be8e:	2b02      	cmp	r3, #2
 800be90:	d11b      	bne.n	800beca <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	681a      	ldr	r2, [r3, #0]
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bea0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	681a      	ldr	r2, [r3, #0]
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800beb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800beb2:	2300      	movs	r3, #0
 800beb4:	61fb      	str	r3, [r7, #28]
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	695b      	ldr	r3, [r3, #20]
 800bebc:	61fb      	str	r3, [r7, #28]
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	699b      	ldr	r3, [r3, #24]
 800bec4:	61fb      	str	r3, [r7, #28]
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	e14c      	b.n	800c164 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	681a      	ldr	r2, [r3, #0]
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bed8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800beda:	2300      	movs	r3, #0
 800bedc:	623b      	str	r3, [r7, #32]
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	695b      	ldr	r3, [r3, #20]
 800bee4:	623b      	str	r3, [r7, #32]
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	699b      	ldr	r3, [r3, #24]
 800beec:	623b      	str	r3, [r7, #32]
 800beee:	6a3b      	ldr	r3, [r7, #32]
    }

    while (hi2c->XferSize > 0U)
 800bef0:	e138      	b.n	800c164 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bef6:	2b03      	cmp	r3, #3
 800bef8:	f200 80f1 	bhi.w	800c0de <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	d123      	bne.n	800bf4c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bf04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bf08:	68f8      	ldr	r0, [r7, #12]
 800bf0a:	f005 fd9d 	bl	8011a48 <I2C_WaitOnRXNEFlagUntilTimeout>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d001      	beq.n	800bf18 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800bf14:	2301      	movs	r3, #1
 800bf16:	e139      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	691a      	ldr	r2, [r3, #16]
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf22:	b2d2      	uxtb	r2, r2
 800bf24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf2a:	1c5a      	adds	r2, r3, #1
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf34:	3b01      	subs	r3, #1
 800bf36:	b29a      	uxth	r2, r3
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	3b01      	subs	r3, #1
 800bf44:	b29a      	uxth	r2, r3
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bf4a:	e10b      	b.n	800c164 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf50:	2b02      	cmp	r3, #2
 800bf52:	d14e      	bne.n	800bff2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800bf54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf56:	9300      	str	r3, [sp, #0]
 800bf58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	4906      	ldr	r1, [pc, #24]	; (800bf78 <HAL_I2C_Master_Receive+0x22c>)
 800bf5e:	68f8      	ldr	r0, [r7, #12]
 800bf60:	f005 fbaa 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800bf64:	4603      	mov	r3, r0
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d008      	beq.n	800bf7c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	e10e      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
 800bf6e:	bf00      	nop
 800bf70:	00100002 	.word	0x00100002
 800bf74:	ffff0000 	.word	0xffff0000
 800bf78:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	681a      	ldr	r2, [r3, #0]
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	691a      	ldr	r2, [r3, #16]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf96:	b2d2      	uxtb	r2, r2
 800bf98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf9e:	1c5a      	adds	r2, r3, #1
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfa8:	3b01      	subs	r3, #1
 800bfaa:	b29a      	uxth	r2, r3
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	3b01      	subs	r3, #1
 800bfb8:	b29a      	uxth	r2, r3
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	691a      	ldr	r2, [r3, #16]
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfc8:	b2d2      	uxtb	r2, r2
 800bfca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfd0:	1c5a      	adds	r2, r3, #1
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfda:	3b01      	subs	r3, #1
 800bfdc:	b29a      	uxth	r2, r3
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfe6:	b29b      	uxth	r3, r3
 800bfe8:	3b01      	subs	r3, #1
 800bfea:	b29a      	uxth	r2, r3
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bff0:	e0b8      	b.n	800c164 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800bff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bff4:	9300      	str	r3, [sp, #0]
 800bff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff8:	2200      	movs	r2, #0
 800bffa:	4966      	ldr	r1, [pc, #408]	; (800c194 <HAL_I2C_Master_Receive+0x448>)
 800bffc:	68f8      	ldr	r0, [r7, #12]
 800bffe:	f005 fb5b 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d001      	beq.n	800c00c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800c008:	2301      	movs	r3, #1
 800c00a:	e0bf      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	681a      	ldr	r2, [r3, #0]
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c01a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	691a      	ldr	r2, [r3, #16]
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c026:	b2d2      	uxtb	r2, r2
 800c028:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c02e:	1c5a      	adds	r2, r3, #1
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c038:	3b01      	subs	r3, #1
 800c03a:	b29a      	uxth	r2, r3
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c044:	b29b      	uxth	r3, r3
 800c046:	3b01      	subs	r3, #1
 800c048:	b29a      	uxth	r2, r3
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800c04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c050:	9300      	str	r3, [sp, #0]
 800c052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c054:	2200      	movs	r2, #0
 800c056:	494f      	ldr	r1, [pc, #316]	; (800c194 <HAL_I2C_Master_Receive+0x448>)
 800c058:	68f8      	ldr	r0, [r7, #12]
 800c05a:	f005 fb2d 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800c05e:	4603      	mov	r3, r0
 800c060:	2b00      	cmp	r3, #0
 800c062:	d001      	beq.n	800c068 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800c064:	2301      	movs	r3, #1
 800c066:	e091      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	681a      	ldr	r2, [r3, #0]
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c076:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	691a      	ldr	r2, [r3, #16]
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c082:	b2d2      	uxtb	r2, r2
 800c084:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c08a:	1c5a      	adds	r2, r3, #1
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c094:	3b01      	subs	r3, #1
 800c096:	b29a      	uxth	r2, r3
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0a0:	b29b      	uxth	r3, r3
 800c0a2:	3b01      	subs	r3, #1
 800c0a4:	b29a      	uxth	r2, r3
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	691a      	ldr	r2, [r3, #16]
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0b4:	b2d2      	uxtb	r2, r2
 800c0b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0bc:	1c5a      	adds	r2, r3, #1
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	b29a      	uxth	r2, r3
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0d2:	b29b      	uxth	r3, r3
 800c0d4:	3b01      	subs	r3, #1
 800c0d6:	b29a      	uxth	r2, r3
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c0dc:	e042      	b.n	800c164 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c0de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c0e2:	68f8      	ldr	r0, [r7, #12]
 800c0e4:	f005 fcb0 	bl	8011a48 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d001      	beq.n	800c0f2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	e04c      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	691a      	ldr	r2, [r3, #16]
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0fc:	b2d2      	uxtb	r2, r2
 800c0fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c104:	1c5a      	adds	r2, r3, #1
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c10e:	3b01      	subs	r3, #1
 800c110:	b29a      	uxth	r2, r3
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	3b01      	subs	r3, #1
 800c11e:	b29a      	uxth	r2, r3
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	695b      	ldr	r3, [r3, #20]
 800c12a:	f003 0304 	and.w	r3, r3, #4
 800c12e:	2b04      	cmp	r3, #4
 800c130:	d118      	bne.n	800c164 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	691a      	ldr	r2, [r3, #16]
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c13c:	b2d2      	uxtb	r2, r2
 800c13e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c144:	1c5a      	adds	r2, r3, #1
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c14e:	3b01      	subs	r3, #1
 800c150:	b29a      	uxth	r2, r3
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	3b01      	subs	r3, #1
 800c15e:	b29a      	uxth	r2, r3
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c168:	2b00      	cmp	r3, #0
 800c16a:	f47f aec2 	bne.w	800bef2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	2220      	movs	r2, #32
 800c172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	2200      	movs	r2, #0
 800c17a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2200      	movs	r2, #0
 800c182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c186:	2300      	movs	r3, #0
 800c188:	e000      	b.n	800c18c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800c18a:	2302      	movs	r3, #2
  }
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3728      	adds	r7, #40	; 0x28
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}
 800c194:	00010004 	.word	0x00010004

0800c198 <HAL_I2C_Slave_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b08a      	sub	sp, #40	; 0x28
 800c19c:	af02      	add	r7, sp, #8
 800c19e:	60f8      	str	r0, [r7, #12]
 800c1a0:	60b9      	str	r1, [r7, #8]
 800c1a2:	603b      	str	r3, [r7, #0]
 800c1a4:	4613      	mov	r3, r2
 800c1a6:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c1a8:	f7fa feca 	bl	8006f40 <HAL_GetTick>
 800c1ac:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c1b4:	b2db      	uxtb	r3, r3
 800c1b6:	2b20      	cmp	r3, #32
 800c1b8:	f040 80fb 	bne.w	800c3b2 <HAL_I2C_Slave_Transmit+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d002      	beq.n	800c1c8 <HAL_I2C_Slave_Transmit+0x30>
 800c1c2:	88fb      	ldrh	r3, [r7, #6]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d101      	bne.n	800c1cc <HAL_I2C_Slave_Transmit+0x34>
    {
      return  HAL_ERROR;
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	e0f3      	b.n	800c3b4 <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	d101      	bne.n	800c1da <HAL_I2C_Slave_Transmit+0x42>
 800c1d6:	2302      	movs	r3, #2
 800c1d8:	e0ec      	b.n	800c3b4 <HAL_I2C_Slave_Transmit+0x21c>
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f003 0301 	and.w	r3, r3, #1
 800c1ec:	2b01      	cmp	r3, #1
 800c1ee:	d007      	beq.n	800c200 <HAL_I2C_Slave_Transmit+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f042 0201 	orr.w	r2, r2, #1
 800c1fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	681a      	ldr	r2, [r3, #0]
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c20e:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	2221      	movs	r2, #33	; 0x21
 800c214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	2220      	movs	r2, #32
 800c21c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2200      	movs	r2, #0
 800c224:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	68ba      	ldr	r2, [r7, #8]
 800c22a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	88fa      	ldrh	r2, [r7, #6]
 800c230:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c236:	b29a      	uxth	r2, r3
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	4a5f      	ldr	r2, [pc, #380]	; (800c3bc <HAL_I2C_Slave_Transmit+0x224>)
 800c240:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	681a      	ldr	r2, [r3, #0]
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c250:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800c252:	69fb      	ldr	r3, [r7, #28]
 800c254:	9300      	str	r3, [sp, #0]
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	2200      	movs	r2, #0
 800c25a:	4959      	ldr	r1, [pc, #356]	; (800c3c0 <HAL_I2C_Slave_Transmit+0x228>)
 800c25c:	68f8      	ldr	r0, [r7, #12]
 800c25e:	f005 fa2b 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800c262:	4603      	mov	r3, r0
 800c264:	2b00      	cmp	r3, #0
 800c266:	d001      	beq.n	800c26c <HAL_I2C_Slave_Transmit+0xd4>
    {
      return HAL_ERROR;
 800c268:	2301      	movs	r3, #1
 800c26a:	e0a3      	b.n	800c3b4 <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c26c:	2300      	movs	r3, #0
 800c26e:	617b      	str	r3, [r7, #20]
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	695b      	ldr	r3, [r3, #20]
 800c276:	617b      	str	r3, [r7, #20]
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	699b      	ldr	r3, [r3, #24]
 800c27e:	617b      	str	r3, [r7, #20]
 800c280:	697b      	ldr	r3, [r7, #20]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	691b      	ldr	r3, [r3, #16]
 800c286:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800c28a:	d165      	bne.n	800c358 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800c28c:	69fb      	ldr	r3, [r7, #28]
 800c28e:	9300      	str	r3, [sp, #0]
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	2200      	movs	r2, #0
 800c294:	494a      	ldr	r1, [pc, #296]	; (800c3c0 <HAL_I2C_Slave_Transmit+0x228>)
 800c296:	68f8      	ldr	r0, [r7, #12]
 800c298:	f005 fa0e 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800c29c:	4603      	mov	r3, r0
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d001      	beq.n	800c2a6 <HAL_I2C_Slave_Transmit+0x10e>
      {
        return HAL_ERROR;
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	e086      	b.n	800c3b4 <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	61bb      	str	r3, [r7, #24]
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	695b      	ldr	r3, [r3, #20]
 800c2b0:	61bb      	str	r3, [r7, #24]
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	699b      	ldr	r3, [r3, #24]
 800c2b8:	61bb      	str	r3, [r7, #24]
 800c2ba:	69bb      	ldr	r3, [r7, #24]
    }

    while (hi2c->XferSize > 0U)
 800c2bc:	e04c      	b.n	800c358 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c2be:	69fa      	ldr	r2, [r7, #28]
 800c2c0:	6839      	ldr	r1, [r7, #0]
 800c2c2:	68f8      	ldr	r0, [r7, #12]
 800c2c4:	f005 face 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d009      	beq.n	800c2e2 <HAL_I2C_Slave_Transmit+0x14a>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	681a      	ldr	r2, [r3, #0]
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c2dc:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	e068      	b.n	800c3b4 <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2e6:	781a      	ldrb	r2, [r3, #0]
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f2:	1c5a      	adds	r2, r3, #1
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c2fc:	b29b      	uxth	r3, r3
 800c2fe:	3b01      	subs	r3, #1
 800c300:	b29a      	uxth	r2, r3
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c30a:	3b01      	subs	r3, #1
 800c30c:	b29a      	uxth	r2, r3
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	695b      	ldr	r3, [r3, #20]
 800c318:	f003 0304 	and.w	r3, r3, #4
 800c31c:	2b04      	cmp	r3, #4
 800c31e:	d11b      	bne.n	800c358 <HAL_I2C_Slave_Transmit+0x1c0>
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c324:	2b00      	cmp	r3, #0
 800c326:	d017      	beq.n	800c358 <HAL_I2C_Slave_Transmit+0x1c0>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c32c:	781a      	ldrb	r2, [r3, #0]
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c338:	1c5a      	adds	r2, r3, #1
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c342:	b29b      	uxth	r3, r3
 800c344:	3b01      	subs	r3, #1
 800c346:	b29a      	uxth	r2, r3
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c350:	3b01      	subs	r3, #1
 800c352:	b29a      	uxth	r2, r3
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	851a      	strh	r2, [r3, #40]	; 0x28
    while (hi2c->XferSize > 0U)
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d1ae      	bne.n	800c2be <HAL_I2C_Slave_Transmit+0x126>
      }
    }

    /* Wait until AF flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK)
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	9300      	str	r3, [sp, #0]
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	2200      	movs	r2, #0
 800c368:	f44f 3182 	mov.w	r1, #66560	; 0x10400
 800c36c:	68f8      	ldr	r0, [r7, #12]
 800c36e:	f005 f9a3 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800c372:	4603      	mov	r3, r0
 800c374:	2b00      	cmp	r3, #0
 800c376:	d001      	beq.n	800c37c <HAL_I2C_Slave_Transmit+0x1e4>
    {
      return HAL_ERROR;
 800c378:	2301      	movs	r3, #1
 800c37a:	e01b      	b.n	800c3b4 <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c384:	615a      	str	r2, [r3, #20]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	681a      	ldr	r2, [r3, #0]
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c394:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	2220      	movs	r2, #32
 800c39a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	e000      	b.n	800c3b4 <HAL_I2C_Slave_Transmit+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c3b2:	2302      	movs	r3, #2
  }
}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	3720      	adds	r7, #32
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bd80      	pop	{r7, pc}
 800c3bc:	ffff0000 	.word	0xffff0000
 800c3c0:	00010002 	.word	0x00010002

0800c3c4 <HAL_I2C_Slave_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b08a      	sub	sp, #40	; 0x28
 800c3c8:	af02      	add	r7, sp, #8
 800c3ca:	60f8      	str	r0, [r7, #12]
 800c3cc:	60b9      	str	r1, [r7, #8]
 800c3ce:	603b      	str	r3, [r7, #0]
 800c3d0:	4613      	mov	r3, r2
 800c3d2:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c3d4:	f7fa fdb4 	bl	8006f40 <HAL_GetTick>
 800c3d8:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	2b20      	cmp	r3, #32
 800c3e4:	f040 80ee 	bne.w	800c5c4 <HAL_I2C_Slave_Receive+0x200>
  {
    if ((pData == NULL) || (Size == (uint16_t)0))
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d002      	beq.n	800c3f4 <HAL_I2C_Slave_Receive+0x30>
 800c3ee:	88fb      	ldrh	r3, [r7, #6]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d101      	bne.n	800c3f8 <HAL_I2C_Slave_Receive+0x34>
    {
      return HAL_ERROR;
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	e0e6      	b.n	800c5c6 <HAL_I2C_Slave_Receive+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c3fe:	2b01      	cmp	r3, #1
 800c400:	d101      	bne.n	800c406 <HAL_I2C_Slave_Receive+0x42>
 800c402:	2302      	movs	r3, #2
 800c404:	e0df      	b.n	800c5c6 <HAL_I2C_Slave_Receive+0x202>
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	2201      	movs	r2, #1
 800c40a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f003 0301 	and.w	r3, r3, #1
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d007      	beq.n	800c42c <HAL_I2C_Slave_Receive+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	681a      	ldr	r2, [r3, #0]
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	f042 0201 	orr.w	r2, r2, #1
 800c42a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	681a      	ldr	r2, [r3, #0]
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c43a:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2222      	movs	r2, #34	; 0x22
 800c440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	2220      	movs	r2, #32
 800c448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2200      	movs	r2, #0
 800c450:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	68ba      	ldr	r2, [r7, #8]
 800c456:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	88fa      	ldrh	r2, [r7, #6]
 800c45c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c462:	b29a      	uxth	r2, r3
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	4a59      	ldr	r2, [pc, #356]	; (800c5d0 <HAL_I2C_Slave_Receive+0x20c>)
 800c46c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	681a      	ldr	r2, [r3, #0]
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c47c:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800c47e:	69fb      	ldr	r3, [r7, #28]
 800c480:	9300      	str	r3, [sp, #0]
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	2200      	movs	r2, #0
 800c486:	4953      	ldr	r1, [pc, #332]	; (800c5d4 <HAL_I2C_Slave_Receive+0x210>)
 800c488:	68f8      	ldr	r0, [r7, #12]
 800c48a:	f005 f915 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800c48e:	4603      	mov	r3, r0
 800c490:	2b00      	cmp	r3, #0
 800c492:	d001      	beq.n	800c498 <HAL_I2C_Slave_Receive+0xd4>
    {
      return HAL_ERROR;
 800c494:	2301      	movs	r3, #1
 800c496:	e096      	b.n	800c5c6 <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c498:	2300      	movs	r3, #0
 800c49a:	617b      	str	r3, [r7, #20]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	695b      	ldr	r3, [r3, #20]
 800c4a2:	617b      	str	r3, [r7, #20]
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	699b      	ldr	r3, [r3, #24]
 800c4aa:	617b      	str	r3, [r7, #20]
 800c4ac:	697b      	ldr	r3, [r7, #20]

    while (hi2c->XferSize > 0U)
 800c4ae:	e04e      	b.n	800c54e <HAL_I2C_Slave_Receive+0x18a>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c4b0:	69fa      	ldr	r2, [r7, #28]
 800c4b2:	6839      	ldr	r1, [r7, #0]
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	f005 fac7 	bl	8011a48 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d009      	beq.n	800c4d4 <HAL_I2C_Slave_Receive+0x110>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	681a      	ldr	r2, [r3, #0]
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c4ce:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	e078      	b.n	800c5c6 <HAL_I2C_Slave_Receive+0x202>
      }

      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	691a      	ldr	r2, [r3, #16]
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4de:	b2d2      	uxtb	r2, r2
 800c4e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4e6:	1c5a      	adds	r2, r3, #1
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c4f0:	3b01      	subs	r3, #1
 800c4f2:	b29a      	uxth	r2, r3
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4fc:	b29b      	uxth	r3, r3
 800c4fe:	3b01      	subs	r3, #1
 800c500:	b29a      	uxth	r2, r3
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	695b      	ldr	r3, [r3, #20]
 800c50c:	f003 0304 	and.w	r3, r3, #4
 800c510:	2b04      	cmp	r3, #4
 800c512:	d11c      	bne.n	800c54e <HAL_I2C_Slave_Receive+0x18a>
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d018      	beq.n	800c54e <HAL_I2C_Slave_Receive+0x18a>
      {
        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	691a      	ldr	r2, [r3, #16]
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c526:	b2d2      	uxtb	r2, r2
 800c528:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c52e:	1c5a      	adds	r2, r3, #1
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c538:	3b01      	subs	r3, #1
 800c53a:	b29a      	uxth	r2, r3
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c544:	b29b      	uxth	r3, r3
 800c546:	3b01      	subs	r3, #1
 800c548:	b29a      	uxth	r2, r3
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1ac      	bne.n	800c4b0 <HAL_I2C_Slave_Receive+0xec>
      }
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c556:	69fa      	ldr	r2, [r7, #28]
 800c558:	6839      	ldr	r1, [r7, #0]
 800c55a:	68f8      	ldr	r0, [r7, #12]
 800c55c:	f005 fa04 	bl	8011968 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c560:	4603      	mov	r3, r0
 800c562:	2b00      	cmp	r3, #0
 800c564:	d009      	beq.n	800c57a <HAL_I2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	681a      	ldr	r2, [r3, #0]
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c574:	601a      	str	r2, [r3, #0]

      return HAL_ERROR;
 800c576:	2301      	movs	r3, #1
 800c578:	e025      	b.n	800c5c6 <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800c57a:	2300      	movs	r3, #0
 800c57c:	61bb      	str	r3, [r7, #24]
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	695b      	ldr	r3, [r3, #20]
 800c584:	61bb      	str	r3, [r7, #24]
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	681a      	ldr	r2, [r3, #0]
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f042 0201 	orr.w	r2, r2, #1
 800c594:	601a      	str	r2, [r3, #0]
 800c596:	69bb      	ldr	r3, [r7, #24]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	681a      	ldr	r2, [r3, #0]
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c5a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2220      	movs	r2, #32
 800c5ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	e000      	b.n	800c5c6 <HAL_I2C_Slave_Receive+0x202>
  }
  else
  {
    return HAL_BUSY;
 800c5c4:	2302      	movs	r3, #2
  }
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3720      	adds	r7, #32
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	ffff0000 	.word	0xffff0000
 800c5d4:	00010002 	.word	0x00010002

0800c5d8 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b087      	sub	sp, #28
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	60f8      	str	r0, [r7, #12]
 800c5e0:	607a      	str	r2, [r7, #4]
 800c5e2:	461a      	mov	r2, r3
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	817b      	strh	r3, [r7, #10]
 800c5e8:	4613      	mov	r3, r2
 800c5ea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c5f6:	b2db      	uxtb	r3, r3
 800c5f8:	2b20      	cmp	r3, #32
 800c5fa:	f040 8085 	bne.w	800c708 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800c5fe:	4b46      	ldr	r3, [pc, #280]	; (800c718 <HAL_I2C_Master_Transmit_IT+0x140>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	08db      	lsrs	r3, r3, #3
 800c604:	4a45      	ldr	r2, [pc, #276]	; (800c71c <HAL_I2C_Master_Transmit_IT+0x144>)
 800c606:	fba2 2303 	umull	r2, r3, r2, r3
 800c60a:	0a1a      	lsrs	r2, r3, #8
 800c60c:	4613      	mov	r3, r2
 800c60e:	009b      	lsls	r3, r3, #2
 800c610:	4413      	add	r3, r2
 800c612:	009a      	lsls	r2, r3, #2
 800c614:	4413      	add	r3, r2
 800c616:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800c618:	697b      	ldr	r3, [r7, #20]
 800c61a:	3b01      	subs	r3, #1
 800c61c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d116      	bne.n	800c652 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	2200      	movs	r2, #0
 800c628:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	2220      	movs	r2, #32
 800c62e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	2200      	movs	r2, #0
 800c636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c63e:	f043 0220 	orr.w	r2, r3, #32
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	2200      	movs	r2, #0
 800c64a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c64e:	2301      	movs	r3, #1
 800c650:	e05b      	b.n	800c70a <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	699b      	ldr	r3, [r3, #24]
 800c658:	f003 0302 	and.w	r3, r3, #2
 800c65c:	2b02      	cmp	r3, #2
 800c65e:	d0db      	beq.n	800c618 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c666:	2b01      	cmp	r3, #1
 800c668:	d101      	bne.n	800c66e <HAL_I2C_Master_Transmit_IT+0x96>
 800c66a:	2302      	movs	r3, #2
 800c66c:	e04d      	b.n	800c70a <HAL_I2C_Master_Transmit_IT+0x132>
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	2201      	movs	r2, #1
 800c672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f003 0301 	and.w	r3, r3, #1
 800c680:	2b01      	cmp	r3, #1
 800c682:	d007      	beq.n	800c694 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	681a      	ldr	r2, [r3, #0]
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f042 0201 	orr.w	r2, r2, #1
 800c692:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	681a      	ldr	r2, [r3, #0]
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c6a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	2221      	movs	r2, #33	; 0x21
 800c6a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	2210      	movs	r2, #16
 800c6b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	893a      	ldrh	r2, [r7, #8]
 800c6c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c6ca:	b29a      	uxth	r2, r3
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	4a13      	ldr	r2, [pc, #76]	; (800c720 <HAL_I2C_Master_Transmit_IT+0x148>)
 800c6d4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800c6d6:	897a      	ldrh	r2, [r7, #10]
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	685a      	ldr	r2, [r3, #4]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800c6f2:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	681a      	ldr	r2, [r3, #0]
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c702:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800c704:	2300      	movs	r3, #0
 800c706:	e000      	b.n	800c70a <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 800c708:	2302      	movs	r3, #2
  }
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	371c      	adds	r7, #28
 800c70e:	46bd      	mov	sp, r7
 800c710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c714:	4770      	bx	lr
 800c716:	bf00      	nop
 800c718:	20000058 	.word	0x20000058
 800c71c:	14f8b589 	.word	0x14f8b589
 800c720:	ffff0000 	.word	0xffff0000

0800c724 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800c724:	b480      	push	{r7}
 800c726:	b087      	sub	sp, #28
 800c728:	af00      	add	r7, sp, #0
 800c72a:	60f8      	str	r0, [r7, #12]
 800c72c:	607a      	str	r2, [r7, #4]
 800c72e:	461a      	mov	r2, r3
 800c730:	460b      	mov	r3, r1
 800c732:	817b      	strh	r3, [r7, #10]
 800c734:	4613      	mov	r3, r2
 800c736:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800c738:	2300      	movs	r3, #0
 800c73a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c742:	b2db      	uxtb	r3, r3
 800c744:	2b20      	cmp	r3, #32
 800c746:	f040 808d 	bne.w	800c864 <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800c74a:	4b4a      	ldr	r3, [pc, #296]	; (800c874 <HAL_I2C_Master_Receive_IT+0x150>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	08db      	lsrs	r3, r3, #3
 800c750:	4a49      	ldr	r2, [pc, #292]	; (800c878 <HAL_I2C_Master_Receive_IT+0x154>)
 800c752:	fba2 2303 	umull	r2, r3, r2, r3
 800c756:	0a1a      	lsrs	r2, r3, #8
 800c758:	4613      	mov	r3, r2
 800c75a:	009b      	lsls	r3, r3, #2
 800c75c:	4413      	add	r3, r2
 800c75e:	009a      	lsls	r2, r3, #2
 800c760:	4413      	add	r3, r2
 800c762:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	3b01      	subs	r3, #1
 800c768:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800c76a:	697b      	ldr	r3, [r7, #20]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d116      	bne.n	800c79e <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2200      	movs	r2, #0
 800c774:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	2220      	movs	r2, #32
 800c77a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	2200      	movs	r2, #0
 800c782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c78a:	f043 0220 	orr.w	r2, r3, #32
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	2200      	movs	r2, #0
 800c796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c79a:	2301      	movs	r3, #1
 800c79c:	e063      	b.n	800c866 <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	699b      	ldr	r3, [r3, #24]
 800c7a4:	f003 0302 	and.w	r3, r3, #2
 800c7a8:	2b02      	cmp	r3, #2
 800c7aa:	d0db      	beq.n	800c764 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7b2:	2b01      	cmp	r3, #1
 800c7b4:	d101      	bne.n	800c7ba <HAL_I2C_Master_Receive_IT+0x96>
 800c7b6:	2302      	movs	r3, #2
 800c7b8:	e055      	b.n	800c866 <HAL_I2C_Master_Receive_IT+0x142>
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2201      	movs	r2, #1
 800c7be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	f003 0301 	and.w	r3, r3, #1
 800c7cc:	2b01      	cmp	r3, #1
 800c7ce:	d007      	beq.n	800c7e0 <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	681a      	ldr	r2, [r3, #0]
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f042 0201 	orr.w	r2, r2, #1
 800c7de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	681a      	ldr	r2, [r3, #0]
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c7ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	2222      	movs	r2, #34	; 0x22
 800c7f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	2210      	movs	r2, #16
 800c7fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	2200      	movs	r2, #0
 800c804:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	687a      	ldr	r2, [r7, #4]
 800c80a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	893a      	ldrh	r2, [r7, #8]
 800c810:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c816:	b29a      	uxth	r2, r3
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	4a17      	ldr	r2, [pc, #92]	; (800c87c <HAL_I2C_Master_Receive_IT+0x158>)
 800c820:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800c822:	897a      	ldrh	r2, [r7, #10]
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2200      	movs	r2, #0
 800c82c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	685a      	ldr	r2, [r3, #4]
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800c83e:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	681a      	ldr	r2, [r3, #0]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c84e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	681a      	ldr	r2, [r3, #0]
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c85e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800c860:	2300      	movs	r3, #0
 800c862:	e000      	b.n	800c866 <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 800c864:	2302      	movs	r3, #2
  }
}
 800c866:	4618      	mov	r0, r3
 800c868:	371c      	adds	r7, #28
 800c86a:	46bd      	mov	sp, r7
 800c86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c870:	4770      	bx	lr
 800c872:	bf00      	nop
 800c874:	20000058 	.word	0x20000058
 800c878:	14f8b589 	.word	0x14f8b589
 800c87c:	ffff0000 	.word	0xffff0000

0800c880 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800c880:	b480      	push	{r7}
 800c882:	b085      	sub	sp, #20
 800c884:	af00      	add	r7, sp, #0
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	4613      	mov	r3, r2
 800c88c:	80fb      	strh	r3, [r7, #6]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c894:	b2db      	uxtb	r3, r3
 800c896:	2b20      	cmp	r3, #32
 800c898:	d158      	bne.n	800c94c <HAL_I2C_Slave_Transmit_IT+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 800c89a:	68bb      	ldr	r3, [r7, #8]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d002      	beq.n	800c8a6 <HAL_I2C_Slave_Transmit_IT+0x26>
 800c8a0:	88fb      	ldrh	r3, [r7, #6]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d101      	bne.n	800c8aa <HAL_I2C_Slave_Transmit_IT+0x2a>
    {
      return  HAL_ERROR;
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	e051      	b.n	800c94e <HAL_I2C_Slave_Transmit_IT+0xce>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d101      	bne.n	800c8b8 <HAL_I2C_Slave_Transmit_IT+0x38>
 800c8b4:	2302      	movs	r3, #2
 800c8b6:	e04a      	b.n	800c94e <HAL_I2C_Slave_Transmit_IT+0xce>
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f003 0301 	and.w	r3, r3, #1
 800c8ca:	2b01      	cmp	r3, #1
 800c8cc:	d007      	beq.n	800c8de <HAL_I2C_Slave_Transmit_IT+0x5e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	681a      	ldr	r2, [r3, #0]
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f042 0201 	orr.w	r2, r2, #1
 800c8dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	681a      	ldr	r2, [r3, #0]
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c8ec:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	2221      	movs	r2, #33	; 0x21
 800c8f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	2220      	movs	r2, #32
 800c8fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	2200      	movs	r2, #0
 800c902:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	68ba      	ldr	r2, [r7, #8]
 800c908:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	88fa      	ldrh	r2, [r7, #6]
 800c90e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c914:	b29a      	uxth	r2, r3
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	4a0f      	ldr	r2, [pc, #60]	; (800c95c <HAL_I2C_Slave_Transmit_IT+0xdc>)
 800c91e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	681a      	ldr	r2, [r3, #0]
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c92e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	2200      	movs	r2, #0
 800c934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	685a      	ldr	r2, [r3, #4]
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800c946:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800c948:	2300      	movs	r3, #0
 800c94a:	e000      	b.n	800c94e <HAL_I2C_Slave_Transmit_IT+0xce>
  }
  else
  {
    return HAL_BUSY;
 800c94c:	2302      	movs	r3, #2
  }
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3714      	adds	r7, #20
 800c952:	46bd      	mov	sp, r7
 800c954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c958:	4770      	bx	lr
 800c95a:	bf00      	nop
 800c95c:	ffff0000 	.word	0xffff0000

0800c960 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800c960:	b480      	push	{r7}
 800c962:	b085      	sub	sp, #20
 800c964:	af00      	add	r7, sp, #0
 800c966:	60f8      	str	r0, [r7, #12]
 800c968:	60b9      	str	r1, [r7, #8]
 800c96a:	4613      	mov	r3, r2
 800c96c:	80fb      	strh	r3, [r7, #6]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c974:	b2db      	uxtb	r3, r3
 800c976:	2b20      	cmp	r3, #32
 800c978:	d158      	bne.n	800ca2c <HAL_I2C_Slave_Receive_IT+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d002      	beq.n	800c986 <HAL_I2C_Slave_Receive_IT+0x26>
 800c980:	88fb      	ldrh	r3, [r7, #6]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d101      	bne.n	800c98a <HAL_I2C_Slave_Receive_IT+0x2a>
    {
      return  HAL_ERROR;
 800c986:	2301      	movs	r3, #1
 800c988:	e051      	b.n	800ca2e <HAL_I2C_Slave_Receive_IT+0xce>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c990:	2b01      	cmp	r3, #1
 800c992:	d101      	bne.n	800c998 <HAL_I2C_Slave_Receive_IT+0x38>
 800c994:	2302      	movs	r3, #2
 800c996:	e04a      	b.n	800ca2e <HAL_I2C_Slave_Receive_IT+0xce>
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	2201      	movs	r2, #1
 800c99c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f003 0301 	and.w	r3, r3, #1
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d007      	beq.n	800c9be <HAL_I2C_Slave_Receive_IT+0x5e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	681a      	ldr	r2, [r3, #0]
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	f042 0201 	orr.w	r2, r2, #1
 800c9bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	681a      	ldr	r2, [r3, #0]
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c9cc:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	2222      	movs	r2, #34	; 0x22
 800c9d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2220      	movs	r2, #32
 800c9da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	68ba      	ldr	r2, [r7, #8]
 800c9e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	88fa      	ldrh	r2, [r7, #6]
 800c9ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c9f4:	b29a      	uxth	r2, r3
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	4a0f      	ldr	r2, [pc, #60]	; (800ca3c <HAL_I2C_Slave_Receive_IT+0xdc>)
 800c9fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	681a      	ldr	r2, [r3, #0]
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ca0e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2200      	movs	r2, #0
 800ca14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	685a      	ldr	r2, [r3, #4]
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800ca26:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	e000      	b.n	800ca2e <HAL_I2C_Slave_Receive_IT+0xce>
  }
  else
  {
    return HAL_BUSY;
 800ca2c:	2302      	movs	r3, #2
  }
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3714      	adds	r7, #20
 800ca32:	46bd      	mov	sp, r7
 800ca34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca38:	4770      	bx	lr
 800ca3a:	bf00      	nop
 800ca3c:	ffff0000 	.word	0xffff0000

0800ca40 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b086      	sub	sp, #24
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	60f8      	str	r0, [r7, #12]
 800ca48:	607a      	str	r2, [r7, #4]
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	460b      	mov	r3, r1
 800ca4e:	817b      	strh	r3, [r7, #10]
 800ca50:	4613      	mov	r3, r2
 800ca52:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800ca54:	2300      	movs	r3, #0
 800ca56:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca5e:	b2db      	uxtb	r3, r3
 800ca60:	2b20      	cmp	r3, #32
 800ca62:	f040 810d 	bne.w	800cc80 <HAL_I2C_Master_Transmit_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800ca66:	4b89      	ldr	r3, [pc, #548]	; (800cc8c <HAL_I2C_Master_Transmit_DMA+0x24c>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	08db      	lsrs	r3, r3, #3
 800ca6c:	4a88      	ldr	r2, [pc, #544]	; (800cc90 <HAL_I2C_Master_Transmit_DMA+0x250>)
 800ca6e:	fba2 2303 	umull	r2, r3, r2, r3
 800ca72:	0a1a      	lsrs	r2, r3, #8
 800ca74:	4613      	mov	r3, r2
 800ca76:	009b      	lsls	r3, r3, #2
 800ca78:	4413      	add	r3, r2
 800ca7a:	009a      	lsls	r2, r3, #2
 800ca7c:	4413      	add	r3, r2
 800ca7e:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 800ca80:	693b      	ldr	r3, [r7, #16]
 800ca82:	3b01      	subs	r3, #1
 800ca84:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800ca86:	693b      	ldr	r3, [r7, #16]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d116      	bne.n	800caba <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	2220      	movs	r2, #32
 800ca96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caa6:	f043 0220 	orr.w	r2, r3, #32
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	2200      	movs	r2, #0
 800cab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cab6:	2301      	movs	r3, #1
 800cab8:	e0e3      	b.n	800cc82 <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	699b      	ldr	r3, [r3, #24]
 800cac0:	f003 0302 	and.w	r3, r3, #2
 800cac4:	2b02      	cmp	r3, #2
 800cac6:	d0db      	beq.n	800ca80 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cace:	2b01      	cmp	r3, #1
 800cad0:	d101      	bne.n	800cad6 <HAL_I2C_Master_Transmit_DMA+0x96>
 800cad2:	2302      	movs	r3, #2
 800cad4:	e0d5      	b.n	800cc82 <HAL_I2C_Master_Transmit_DMA+0x242>
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	2201      	movs	r2, #1
 800cada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f003 0301 	and.w	r3, r3, #1
 800cae8:	2b01      	cmp	r3, #1
 800caea:	d007      	beq.n	800cafc <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	681a      	ldr	r2, [r3, #0]
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f042 0201 	orr.w	r2, r2, #1
 800cafa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	681a      	ldr	r2, [r3, #0]
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cb0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2221      	movs	r2, #33	; 0x21
 800cb10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2210      	movs	r2, #16
 800cb18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	687a      	ldr	r2, [r7, #4]
 800cb26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	893a      	ldrh	r2, [r7, #8]
 800cb2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb32:	b29a      	uxth	r2, r3
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	4a56      	ldr	r2, [pc, #344]	; (800cc94 <HAL_I2C_Master_Transmit_DMA+0x254>)
 800cb3c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800cb3e:	897a      	ldrh	r2, [r7, #10]
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d07b      	beq.n	800cc44 <HAL_I2C_Master_Transmit_DMA+0x204>
    {
      if (hi2c->hdmatx != NULL)
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d02a      	beq.n	800cbaa <HAL_I2C_Master_Transmit_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb58:	4a4f      	ldr	r2, [pc, #316]	; (800cc98 <HAL_I2C_Master_Transmit_DMA+0x258>)
 800cb5a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb60:	4a4e      	ldr	r2, [pc, #312]	; (800cc9c <HAL_I2C_Master_Transmit_DMA+0x25c>)
 800cb62:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb68:	2200      	movs	r2, #0
 800cb6a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb70:	2200      	movs	r2, #0
 800cb72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb78:	2200      	movs	r2, #0
 800cb7a:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb80:	2200      	movs	r2, #0
 800cb82:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb8c:	4619      	mov	r1, r3
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	3310      	adds	r3, #16
 800cb94:	461a      	mov	r2, r3
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb9a:	f7fb fc3a 	bl	8008412 <HAL_DMA_Start_IT>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800cba2:	7dfb      	ldrb	r3, [r7, #23]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d139      	bne.n	800cc1c <HAL_I2C_Master_Transmit_DMA+0x1dc>
 800cba8:	e013      	b.n	800cbd2 <HAL_I2C_Master_Transmit_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	2220      	movs	r2, #32
 800cbae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbbe:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800cbce:	2301      	movs	r3, #1
 800cbd0:	e057      	b.n	800cc82 <HAL_I2C_Master_Transmit_DMA+0x242>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	685a      	ldr	r2, [r3, #4]
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800cbe8:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	685a      	ldr	r2, [r3, #4]
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cbf8:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	681a      	ldr	r2, [r3, #0]
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cc08:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	e02f      	b.n	800cc7c <HAL_I2C_Master_Transmit_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	2220      	movs	r2, #32
 800cc20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	2200      	movs	r2, #0
 800cc28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc30:	f043 0210 	orr.w	r2, r3, #16
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cc40:	2301      	movs	r3, #1
 800cc42:	e01e      	b.n	800cc82 <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	681a      	ldr	r2, [r3, #0]
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cc52:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	681a      	ldr	r2, [r3, #0]
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cc62:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	2200      	movs	r2, #0
 800cc68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	685a      	ldr	r2, [r3, #4]
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800cc7a:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	e000      	b.n	800cc82 <HAL_I2C_Master_Transmit_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 800cc80:	2302      	movs	r3, #2
  }
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3718      	adds	r7, #24
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	20000058 	.word	0x20000058
 800cc90:	14f8b589 	.word	0x14f8b589
 800cc94:	ffff0000 	.word	0xffff0000
 800cc98:	08011345 	.word	0x08011345
 800cc9c:	080114ef 	.word	0x080114ef

0800cca0 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b086      	sub	sp, #24
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	607a      	str	r2, [r7, #4]
 800ccaa:	461a      	mov	r2, r3
 800ccac:	460b      	mov	r3, r1
 800ccae:	817b      	strh	r3, [r7, #10]
 800ccb0:	4613      	mov	r3, r2
 800ccb2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ccbe:	b2db      	uxtb	r3, r3
 800ccc0:	2b20      	cmp	r3, #32
 800ccc2:	f040 810d 	bne.w	800cee0 <HAL_I2C_Master_Receive_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800ccc6:	4b89      	ldr	r3, [pc, #548]	; (800ceec <HAL_I2C_Master_Receive_DMA+0x24c>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	08db      	lsrs	r3, r3, #3
 800cccc:	4a88      	ldr	r2, [pc, #544]	; (800cef0 <HAL_I2C_Master_Receive_DMA+0x250>)
 800ccce:	fba2 2303 	umull	r2, r3, r2, r3
 800ccd2:	0a1a      	lsrs	r2, r3, #8
 800ccd4:	4613      	mov	r3, r2
 800ccd6:	009b      	lsls	r3, r3, #2
 800ccd8:	4413      	add	r3, r2
 800ccda:	009a      	lsls	r2, r3, #2
 800ccdc:	4413      	add	r3, r2
 800ccde:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 800cce0:	693b      	ldr	r3, [r7, #16]
 800cce2:	3b01      	subs	r3, #1
 800cce4:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d116      	bne.n	800cd1a <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2200      	movs	r2, #0
 800ccf0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	2220      	movs	r2, #32
 800ccf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd06:	f043 0220 	orr.w	r2, r3, #32
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2200      	movs	r2, #0
 800cd12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cd16:	2301      	movs	r3, #1
 800cd18:	e0e3      	b.n	800cee2 <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	699b      	ldr	r3, [r3, #24]
 800cd20:	f003 0302 	and.w	r3, r3, #2
 800cd24:	2b02      	cmp	r3, #2
 800cd26:	d0db      	beq.n	800cce0 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd2e:	2b01      	cmp	r3, #1
 800cd30:	d101      	bne.n	800cd36 <HAL_I2C_Master_Receive_DMA+0x96>
 800cd32:	2302      	movs	r3, #2
 800cd34:	e0d5      	b.n	800cee2 <HAL_I2C_Master_Receive_DMA+0x242>
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	2201      	movs	r2, #1
 800cd3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f003 0301 	and.w	r3, r3, #1
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d007      	beq.n	800cd5c <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	681a      	ldr	r2, [r3, #0]
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f042 0201 	orr.w	r2, r2, #1
 800cd5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	681a      	ldr	r2, [r3, #0]
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cd6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2222      	movs	r2, #34	; 0x22
 800cd70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	2210      	movs	r2, #16
 800cd78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	2200      	movs	r2, #0
 800cd80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	687a      	ldr	r2, [r7, #4]
 800cd86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	893a      	ldrh	r2, [r7, #8]
 800cd8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd92:	b29a      	uxth	r2, r3
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	4a56      	ldr	r2, [pc, #344]	; (800cef4 <HAL_I2C_Master_Receive_DMA+0x254>)
 800cd9c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800cd9e:	897a      	ldrh	r2, [r7, #10]
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d07b      	beq.n	800cea4 <HAL_I2C_Master_Receive_DMA+0x204>
    {
      if (hi2c->hdmarx != NULL)
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d02a      	beq.n	800ce0a <HAL_I2C_Master_Receive_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdb8:	4a4f      	ldr	r2, [pc, #316]	; (800cef8 <HAL_I2C_Master_Receive_DMA+0x258>)
 800cdba:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdc0:	4a4e      	ldr	r2, [pc, #312]	; (800cefc <HAL_I2C_Master_Receive_DMA+0x25c>)
 800cdc2:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdc8:	2200      	movs	r2, #0
 800cdca:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdd8:	2200      	movs	r2, #0
 800cdda:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cde0:	2200      	movs	r2, #0
 800cde2:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	3310      	adds	r3, #16
 800cdee:	4619      	mov	r1, r3
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cdf4:	461a      	mov	r2, r3
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdfa:	f7fb fb0a 	bl	8008412 <HAL_DMA_Start_IT>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800ce02:	7dfb      	ldrb	r3, [r7, #23]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d139      	bne.n	800ce7c <HAL_I2C_Master_Receive_DMA+0x1dc>
 800ce08:	e013      	b.n	800ce32 <HAL_I2C_Master_Receive_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	2220      	movs	r2, #32
 800ce0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2200      	movs	r2, #0
 800ce16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce1e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	2200      	movs	r2, #0
 800ce2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	e057      	b.n	800cee2 <HAL_I2C_Master_Receive_DMA+0x242>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	681a      	ldr	r2, [r3, #0]
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ce40:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	681a      	ldr	r2, [r3, #0]
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ce50:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	2200      	movs	r2, #0
 800ce56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	685a      	ldr	r2, [r3, #4]
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800ce68:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	685a      	ldr	r2, [r3, #4]
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ce78:	605a      	str	r2, [r3, #4]
 800ce7a:	e02f      	b.n	800cedc <HAL_I2C_Master_Receive_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	2220      	movs	r2, #32
 800ce80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	2200      	movs	r2, #0
 800ce88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce90:	f043 0210 	orr.w	r2, r3, #16
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cea0:	2301      	movs	r3, #1
 800cea2:	e01e      	b.n	800cee2 <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2200      	movs	r2, #0
 800cea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	685a      	ldr	r2, [r3, #4]
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800ceba:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ceca:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	681a      	ldr	r2, [r3, #0]
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ceda:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 800cedc:	2300      	movs	r3, #0
 800cede:	e000      	b.n	800cee2 <HAL_I2C_Master_Receive_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 800cee0:	2302      	movs	r3, #2
  }
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3718      	adds	r7, #24
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}
 800ceea:	bf00      	nop
 800ceec:	20000058 	.word	0x20000058
 800cef0:	14f8b589 	.word	0x14f8b589
 800cef4:	ffff0000 	.word	0xffff0000
 800cef8:	08011345 	.word	0x08011345
 800cefc:	080114ef 	.word	0x080114ef

0800cf00 <HAL_I2C_Slave_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b086      	sub	sp, #24
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	4613      	mov	r3, r2
 800cf0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf14:	b2db      	uxtb	r3, r3
 800cf16:	2b20      	cmp	r3, #32
 800cf18:	f040 80b8 	bne.w	800d08c <HAL_I2C_Slave_Transmit_DMA+0x18c>
  {
    if ((pData == NULL) || (Size == 0U))
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d002      	beq.n	800cf28 <HAL_I2C_Slave_Transmit_DMA+0x28>
 800cf22:	88fb      	ldrh	r3, [r7, #6]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d101      	bne.n	800cf2c <HAL_I2C_Slave_Transmit_DMA+0x2c>
    {
      return  HAL_ERROR;
 800cf28:	2301      	movs	r3, #1
 800cf2a:	e0b0      	b.n	800d08e <HAL_I2C_Slave_Transmit_DMA+0x18e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d101      	bne.n	800cf3a <HAL_I2C_Slave_Transmit_DMA+0x3a>
 800cf36:	2302      	movs	r3, #2
 800cf38:	e0a9      	b.n	800d08e <HAL_I2C_Slave_Transmit_DMA+0x18e>
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	f003 0301 	and.w	r3, r3, #1
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d007      	beq.n	800cf60 <HAL_I2C_Slave_Transmit_DMA+0x60>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	681a      	ldr	r2, [r3, #0]
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	f042 0201 	orr.w	r2, r2, #1
 800cf5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	681a      	ldr	r2, [r3, #0]
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cf6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2221      	movs	r2, #33	; 0x21
 800cf74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	2220      	movs	r2, #32
 800cf7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2200      	movs	r2, #0
 800cf84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	68ba      	ldr	r2, [r7, #8]
 800cf8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	88fa      	ldrh	r2, [r7, #6]
 800cf90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf96:	b29a      	uxth	r2, r3
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	4a3e      	ldr	r2, [pc, #248]	; (800d098 <HAL_I2C_Slave_Transmit_DMA+0x198>)
 800cfa0:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmatx != NULL)
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d02a      	beq.n	800d000 <HAL_I2C_Slave_Transmit_DMA+0x100>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfae:	4a3b      	ldr	r2, [pc, #236]	; (800d09c <HAL_I2C_Slave_Transmit_DMA+0x19c>)
 800cfb0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfb6:	4a3a      	ldr	r2, [pc, #232]	; (800d0a0 <HAL_I2C_Slave_Transmit_DMA+0x1a0>)
 800cfb8:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfce:	2200      	movs	r2, #0
 800cfd0:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	3310      	adds	r3, #16
 800cfea:	461a      	mov	r2, r3
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cff0:	f7fb fa0f 	bl	8008412 <HAL_DMA_Start_IT>
 800cff4:	4603      	mov	r3, r0
 800cff6:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800cff8:	7dfb      	ldrb	r3, [r7, #23]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d132      	bne.n	800d064 <HAL_I2C_Slave_Transmit_DMA+0x164>
 800cffe:	e013      	b.n	800d028 <HAL_I2C_Slave_Transmit_DMA+0x128>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	2228      	movs	r2, #40	; 0x28
 800d004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	2200      	movs	r2, #0
 800d00c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d014:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	2200      	movs	r2, #0
 800d020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800d024:	2301      	movs	r3, #1
 800d026:	e032      	b.n	800d08e <HAL_I2C_Slave_Transmit_DMA+0x18e>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	681a      	ldr	r2, [r3, #0]
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d036:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	2200      	movs	r2, #0
 800d03c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	685a      	ldr	r2, [r3, #4]
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800d04e:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	685a      	ldr	r2, [r3, #4]
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d05e:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800d060:	2300      	movs	r3, #0
 800d062:	e014      	b.n	800d08e <HAL_I2C_Slave_Transmit_DMA+0x18e>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	2220      	movs	r2, #32
 800d068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	2200      	movs	r2, #0
 800d070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d078:	f043 0210 	orr.w	r2, r3, #16
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2200      	movs	r2, #0
 800d084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d088:	2301      	movs	r3, #1
 800d08a:	e000      	b.n	800d08e <HAL_I2C_Slave_Transmit_DMA+0x18e>
    }
  }
  else
  {
    return HAL_BUSY;
 800d08c:	2302      	movs	r3, #2
  }
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3718      	adds	r7, #24
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}
 800d096:	bf00      	nop
 800d098:	ffff0000 	.word	0xffff0000
 800d09c:	08011345 	.word	0x08011345
 800d0a0:	080114ef 	.word	0x080114ef

0800d0a4 <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b086      	sub	sp, #24
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	4613      	mov	r3, r2
 800d0b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d0b8:	b2db      	uxtb	r3, r3
 800d0ba:	2b20      	cmp	r3, #32
 800d0bc:	f040 80b8 	bne.w	800d230 <HAL_I2C_Slave_Receive_DMA+0x18c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d002      	beq.n	800d0cc <HAL_I2C_Slave_Receive_DMA+0x28>
 800d0c6:	88fb      	ldrh	r3, [r7, #6]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d101      	bne.n	800d0d0 <HAL_I2C_Slave_Receive_DMA+0x2c>
    {
      return  HAL_ERROR;
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	e0b0      	b.n	800d232 <HAL_I2C_Slave_Receive_DMA+0x18e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	d101      	bne.n	800d0de <HAL_I2C_Slave_Receive_DMA+0x3a>
 800d0da:	2302      	movs	r3, #2
 800d0dc:	e0a9      	b.n	800d232 <HAL_I2C_Slave_Receive_DMA+0x18e>
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	2201      	movs	r2, #1
 800d0e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	f003 0301 	and.w	r3, r3, #1
 800d0f0:	2b01      	cmp	r3, #1
 800d0f2:	d007      	beq.n	800d104 <HAL_I2C_Slave_Receive_DMA+0x60>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	681a      	ldr	r2, [r3, #0]
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f042 0201 	orr.w	r2, r2, #1
 800d102:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	681a      	ldr	r2, [r3, #0]
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d112:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	2222      	movs	r2, #34	; 0x22
 800d118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2220      	movs	r2, #32
 800d120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	2200      	movs	r2, #0
 800d128:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	68ba      	ldr	r2, [r7, #8]
 800d12e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	88fa      	ldrh	r2, [r7, #6]
 800d134:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d13a:	b29a      	uxth	r2, r3
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	4a3e      	ldr	r2, [pc, #248]	; (800d23c <HAL_I2C_Slave_Receive_DMA+0x198>)
 800d144:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmarx != NULL)
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d02a      	beq.n	800d1a4 <HAL_I2C_Slave_Receive_DMA+0x100>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d152:	4a3b      	ldr	r2, [pc, #236]	; (800d240 <HAL_I2C_Slave_Receive_DMA+0x19c>)
 800d154:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d15a:	4a3a      	ldr	r2, [pc, #232]	; (800d244 <HAL_I2C_Slave_Receive_DMA+0x1a0>)
 800d15c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d162:	2200      	movs	r2, #0
 800d164:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d16a:	2200      	movs	r2, #0
 800d16c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d172:	2200      	movs	r2, #0
 800d174:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d17a:	2200      	movs	r2, #0
 800d17c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	3310      	adds	r3, #16
 800d188:	4619      	mov	r1, r3
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d18e:	461a      	mov	r2, r3
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d194:	f7fb f93d 	bl	8008412 <HAL_DMA_Start_IT>
 800d198:	4603      	mov	r3, r0
 800d19a:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800d19c:	7dfb      	ldrb	r3, [r7, #23]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d132      	bne.n	800d208 <HAL_I2C_Slave_Receive_DMA+0x164>
 800d1a2:	e013      	b.n	800d1cc <HAL_I2C_Slave_Receive_DMA+0x128>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	2228      	movs	r2, #40	; 0x28
 800d1a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1b8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	e032      	b.n	800d232 <HAL_I2C_Slave_Receive_DMA+0x18e>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	681a      	ldr	r2, [r3, #0]
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d1da:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	2200      	movs	r2, #0
 800d1e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	685a      	ldr	r2, [r3, #4]
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800d1f2:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	685a      	ldr	r2, [r3, #4]
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d202:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800d204:	2300      	movs	r3, #0
 800d206:	e014      	b.n	800d232 <HAL_I2C_Slave_Receive_DMA+0x18e>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	2220      	movs	r2, #32
 800d20c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	2200      	movs	r2, #0
 800d214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d21c:	f043 0210 	orr.w	r2, r3, #16
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	2200      	movs	r2, #0
 800d228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d22c:	2301      	movs	r3, #1
 800d22e:	e000      	b.n	800d232 <HAL_I2C_Slave_Receive_DMA+0x18e>
    }
  }
  else
  {
    return HAL_BUSY;
 800d230:	2302      	movs	r3, #2
  }
}
 800d232:	4618      	mov	r0, r3
 800d234:	3718      	adds	r7, #24
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
 800d23a:	bf00      	nop
 800d23c:	ffff0000 	.word	0xffff0000
 800d240:	08011345 	.word	0x08011345
 800d244:	080114ef 	.word	0x080114ef

0800d248 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b088      	sub	sp, #32
 800d24c:	af02      	add	r7, sp, #8
 800d24e:	60f8      	str	r0, [r7, #12]
 800d250:	4608      	mov	r0, r1
 800d252:	4611      	mov	r1, r2
 800d254:	461a      	mov	r2, r3
 800d256:	4603      	mov	r3, r0
 800d258:	817b      	strh	r3, [r7, #10]
 800d25a:	460b      	mov	r3, r1
 800d25c:	813b      	strh	r3, [r7, #8]
 800d25e:	4613      	mov	r3, r2
 800d260:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800d262:	f7f9 fe6d 	bl	8006f40 <HAL_GetTick>
 800d266:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d26e:	b2db      	uxtb	r3, r3
 800d270:	2b20      	cmp	r3, #32
 800d272:	f040 80d9 	bne.w	800d428 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d276:	697b      	ldr	r3, [r7, #20]
 800d278:	9300      	str	r3, [sp, #0]
 800d27a:	2319      	movs	r3, #25
 800d27c:	2201      	movs	r2, #1
 800d27e:	496d      	ldr	r1, [pc, #436]	; (800d434 <HAL_I2C_Mem_Write+0x1ec>)
 800d280:	68f8      	ldr	r0, [r7, #12]
 800d282:	f004 fa19 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d001      	beq.n	800d290 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800d28c:	2302      	movs	r3, #2
 800d28e:	e0cc      	b.n	800d42a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d296:	2b01      	cmp	r3, #1
 800d298:	d101      	bne.n	800d29e <HAL_I2C_Mem_Write+0x56>
 800d29a:	2302      	movs	r3, #2
 800d29c:	e0c5      	b.n	800d42a <HAL_I2C_Mem_Write+0x1e2>
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	2201      	movs	r2, #1
 800d2a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	f003 0301 	and.w	r3, r3, #1
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d007      	beq.n	800d2c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	681a      	ldr	r2, [r3, #0]
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f042 0201 	orr.w	r2, r2, #1
 800d2c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	681a      	ldr	r2, [r3, #0]
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d2d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	2221      	movs	r2, #33	; 0x21
 800d2d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	2240      	movs	r2, #64	; 0x40
 800d2e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	6a3a      	ldr	r2, [r7, #32]
 800d2ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d2f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d2fa:	b29a      	uxth	r2, r3
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	4a4d      	ldr	r2, [pc, #308]	; (800d438 <HAL_I2C_Mem_Write+0x1f0>)
 800d304:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d306:	88f8      	ldrh	r0, [r7, #6]
 800d308:	893a      	ldrh	r2, [r7, #8]
 800d30a:	8979      	ldrh	r1, [r7, #10]
 800d30c:	697b      	ldr	r3, [r7, #20]
 800d30e:	9301      	str	r3, [sp, #4]
 800d310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d312:	9300      	str	r3, [sp, #0]
 800d314:	4603      	mov	r3, r0
 800d316:	68f8      	ldr	r0, [r7, #12]
 800d318:	f003 fe96 	bl	8011048 <I2C_RequestMemoryWrite>
 800d31c:	4603      	mov	r3, r0
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d052      	beq.n	800d3c8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800d322:	2301      	movs	r3, #1
 800d324:	e081      	b.n	800d42a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d326:	697a      	ldr	r2, [r7, #20]
 800d328:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d32a:	68f8      	ldr	r0, [r7, #12]
 800d32c:	f004 fa9a 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d00d      	beq.n	800d352 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d33a:	2b04      	cmp	r3, #4
 800d33c:	d107      	bne.n	800d34e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	681a      	ldr	r2, [r3, #0]
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d34c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800d34e:	2301      	movs	r3, #1
 800d350:	e06b      	b.n	800d42a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d356:	781a      	ldrb	r2, [r3, #0]
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d362:	1c5a      	adds	r2, r3, #1
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d36c:	3b01      	subs	r3, #1
 800d36e:	b29a      	uxth	r2, r3
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d378:	b29b      	uxth	r3, r3
 800d37a:	3b01      	subs	r3, #1
 800d37c:	b29a      	uxth	r2, r3
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	695b      	ldr	r3, [r3, #20]
 800d388:	f003 0304 	and.w	r3, r3, #4
 800d38c:	2b04      	cmp	r3, #4
 800d38e:	d11b      	bne.n	800d3c8 <HAL_I2C_Mem_Write+0x180>
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d394:	2b00      	cmp	r3, #0
 800d396:	d017      	beq.n	800d3c8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d39c:	781a      	ldrb	r2, [r3, #0]
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3a8:	1c5a      	adds	r2, r3, #1
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d3b2:	3b01      	subs	r3, #1
 800d3b4:	b29a      	uxth	r2, r3
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d3be:	b29b      	uxth	r3, r3
 800d3c0:	3b01      	subs	r3, #1
 800d3c2:	b29a      	uxth	r2, r3
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d1aa      	bne.n	800d326 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d3d0:	697a      	ldr	r2, [r7, #20]
 800d3d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d3d4:	68f8      	ldr	r0, [r7, #12]
 800d3d6:	f004 fa86 	bl	80118e6 <I2C_WaitOnBTFFlagUntilTimeout>
 800d3da:	4603      	mov	r3, r0
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d00d      	beq.n	800d3fc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3e4:	2b04      	cmp	r3, #4
 800d3e6:	d107      	bne.n	800d3f8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	681a      	ldr	r2, [r3, #0]
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d3f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	e016      	b.n	800d42a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	681a      	ldr	r2, [r3, #0]
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d40a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	2220      	movs	r2, #32
 800d410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2200      	movs	r2, #0
 800d418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	2200      	movs	r2, #0
 800d420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800d424:	2300      	movs	r3, #0
 800d426:	e000      	b.n	800d42a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800d428:	2302      	movs	r3, #2
  }
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3718      	adds	r7, #24
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	00100002 	.word	0x00100002
 800d438:	ffff0000 	.word	0xffff0000

0800d43c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b08c      	sub	sp, #48	; 0x30
 800d440:	af02      	add	r7, sp, #8
 800d442:	60f8      	str	r0, [r7, #12]
 800d444:	4608      	mov	r0, r1
 800d446:	4611      	mov	r1, r2
 800d448:	461a      	mov	r2, r3
 800d44a:	4603      	mov	r3, r0
 800d44c:	817b      	strh	r3, [r7, #10]
 800d44e:	460b      	mov	r3, r1
 800d450:	813b      	strh	r3, [r7, #8]
 800d452:	4613      	mov	r3, r2
 800d454:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800d456:	f7f9 fd73 	bl	8006f40 <HAL_GetTick>
 800d45a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d462:	b2db      	uxtb	r3, r3
 800d464:	2b20      	cmp	r3, #32
 800d466:	f040 8208 	bne.w	800d87a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d46c:	9300      	str	r3, [sp, #0]
 800d46e:	2319      	movs	r3, #25
 800d470:	2201      	movs	r2, #1
 800d472:	497b      	ldr	r1, [pc, #492]	; (800d660 <HAL_I2C_Mem_Read+0x224>)
 800d474:	68f8      	ldr	r0, [r7, #12]
 800d476:	f004 f91f 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800d47a:	4603      	mov	r3, r0
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d001      	beq.n	800d484 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800d480:	2302      	movs	r3, #2
 800d482:	e1fb      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d48a:	2b01      	cmp	r3, #1
 800d48c:	d101      	bne.n	800d492 <HAL_I2C_Mem_Read+0x56>
 800d48e:	2302      	movs	r3, #2
 800d490:	e1f4      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	2201      	movs	r2, #1
 800d496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f003 0301 	and.w	r3, r3, #1
 800d4a4:	2b01      	cmp	r3, #1
 800d4a6:	d007      	beq.n	800d4b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	681a      	ldr	r2, [r3, #0]
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	f042 0201 	orr.w	r2, r2, #1
 800d4b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	681a      	ldr	r2, [r3, #0]
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d4c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	2222      	movs	r2, #34	; 0x22
 800d4cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	2240      	movs	r2, #64	; 0x40
 800d4d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	2200      	movs	r2, #0
 800d4dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d4e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800d4e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d4ee:	b29a      	uxth	r2, r3
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	4a5b      	ldr	r2, [pc, #364]	; (800d664 <HAL_I2C_Mem_Read+0x228>)
 800d4f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d4fa:	88f8      	ldrh	r0, [r7, #6]
 800d4fc:	893a      	ldrh	r2, [r7, #8]
 800d4fe:	8979      	ldrh	r1, [r7, #10]
 800d500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d502:	9301      	str	r3, [sp, #4]
 800d504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d506:	9300      	str	r3, [sp, #0]
 800d508:	4603      	mov	r3, r0
 800d50a:	68f8      	ldr	r0, [r7, #12]
 800d50c:	f003 fe32 	bl	8011174 <I2C_RequestMemoryRead>
 800d510:	4603      	mov	r3, r0
 800d512:	2b00      	cmp	r3, #0
 800d514:	d001      	beq.n	800d51a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800d516:	2301      	movs	r3, #1
 800d518:	e1b0      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d113      	bne.n	800d54a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d522:	2300      	movs	r3, #0
 800d524:	617b      	str	r3, [r7, #20]
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	695b      	ldr	r3, [r3, #20]
 800d52c:	617b      	str	r3, [r7, #20]
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	699b      	ldr	r3, [r3, #24]
 800d534:	617b      	str	r3, [r7, #20]
 800d536:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	681a      	ldr	r2, [r3, #0]
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d546:	601a      	str	r2, [r3, #0]
 800d548:	e184      	b.n	800d854 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d54e:	2b01      	cmp	r3, #1
 800d550:	d11b      	bne.n	800d58a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	681a      	ldr	r2, [r3, #0]
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d560:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d562:	2300      	movs	r3, #0
 800d564:	61bb      	str	r3, [r7, #24]
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	695b      	ldr	r3, [r3, #20]
 800d56c:	61bb      	str	r3, [r7, #24]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	699b      	ldr	r3, [r3, #24]
 800d574:	61bb      	str	r3, [r7, #24]
 800d576:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	681a      	ldr	r2, [r3, #0]
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d586:	601a      	str	r2, [r3, #0]
 800d588:	e164      	b.n	800d854 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d58e:	2b02      	cmp	r3, #2
 800d590:	d11b      	bne.n	800d5ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	681a      	ldr	r2, [r3, #0]
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d5a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	681a      	ldr	r2, [r3, #0]
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d5b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	61fb      	str	r3, [r7, #28]
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	695b      	ldr	r3, [r3, #20]
 800d5bc:	61fb      	str	r3, [r7, #28]
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	699b      	ldr	r3, [r3, #24]
 800d5c4:	61fb      	str	r3, [r7, #28]
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	e144      	b.n	800d854 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	623b      	str	r3, [r7, #32]
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	695b      	ldr	r3, [r3, #20]
 800d5d4:	623b      	str	r3, [r7, #32]
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	699b      	ldr	r3, [r3, #24]
 800d5dc:	623b      	str	r3, [r7, #32]
 800d5de:	6a3b      	ldr	r3, [r7, #32]
    }

    while (hi2c->XferSize > 0U)
 800d5e0:	e138      	b.n	800d854 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d5e6:	2b03      	cmp	r3, #3
 800d5e8:	f200 80f1 	bhi.w	800d7ce <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d5f0:	2b01      	cmp	r3, #1
 800d5f2:	d123      	bne.n	800d63c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d5f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d5f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d5f8:	68f8      	ldr	r0, [r7, #12]
 800d5fa:	f004 fa25 	bl	8011a48 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d5fe:	4603      	mov	r3, r0
 800d600:	2b00      	cmp	r3, #0
 800d602:	d001      	beq.n	800d608 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800d604:	2301      	movs	r3, #1
 800d606:	e139      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	691a      	ldr	r2, [r3, #16]
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d612:	b2d2      	uxtb	r2, r2
 800d614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d61a:	1c5a      	adds	r2, r3, #1
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d624:	3b01      	subs	r3, #1
 800d626:	b29a      	uxth	r2, r3
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d630:	b29b      	uxth	r3, r3
 800d632:	3b01      	subs	r3, #1
 800d634:	b29a      	uxth	r2, r3
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d63a:	e10b      	b.n	800d854 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d640:	2b02      	cmp	r3, #2
 800d642:	d14e      	bne.n	800d6e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800d644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d646:	9300      	str	r3, [sp, #0]
 800d648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d64a:	2200      	movs	r2, #0
 800d64c:	4906      	ldr	r1, [pc, #24]	; (800d668 <HAL_I2C_Mem_Read+0x22c>)
 800d64e:	68f8      	ldr	r0, [r7, #12]
 800d650:	f004 f832 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800d654:	4603      	mov	r3, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	d008      	beq.n	800d66c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800d65a:	2301      	movs	r3, #1
 800d65c:	e10e      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
 800d65e:	bf00      	nop
 800d660:	00100002 	.word	0x00100002
 800d664:	ffff0000 	.word	0xffff0000
 800d668:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	681a      	ldr	r2, [r3, #0]
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d67a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	691a      	ldr	r2, [r3, #16]
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d686:	b2d2      	uxtb	r2, r2
 800d688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d68e:	1c5a      	adds	r2, r3, #1
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d698:	3b01      	subs	r3, #1
 800d69a:	b29a      	uxth	r2, r3
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d6a4:	b29b      	uxth	r3, r3
 800d6a6:	3b01      	subs	r3, #1
 800d6a8:	b29a      	uxth	r2, r3
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	691a      	ldr	r2, [r3, #16]
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6b8:	b2d2      	uxtb	r2, r2
 800d6ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6c0:	1c5a      	adds	r2, r3, #1
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d6ca:	3b01      	subs	r3, #1
 800d6cc:	b29a      	uxth	r2, r3
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d6d6:	b29b      	uxth	r3, r3
 800d6d8:	3b01      	subs	r3, #1
 800d6da:	b29a      	uxth	r2, r3
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d6e0:	e0b8      	b.n	800d854 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800d6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e4:	9300      	str	r3, [sp, #0]
 800d6e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	4966      	ldr	r1, [pc, #408]	; (800d884 <HAL_I2C_Mem_Read+0x448>)
 800d6ec:	68f8      	ldr	r0, [r7, #12]
 800d6ee:	f003 ffe3 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d001      	beq.n	800d6fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	e0bf      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	681a      	ldr	r2, [r3, #0]
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d70a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	691a      	ldr	r2, [r3, #16]
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d716:	b2d2      	uxtb	r2, r2
 800d718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d71e:	1c5a      	adds	r2, r3, #1
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d728:	3b01      	subs	r3, #1
 800d72a:	b29a      	uxth	r2, r3
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d734:	b29b      	uxth	r3, r3
 800d736:	3b01      	subs	r3, #1
 800d738:	b29a      	uxth	r2, r3
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800d73e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d740:	9300      	str	r3, [sp, #0]
 800d742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d744:	2200      	movs	r2, #0
 800d746:	494f      	ldr	r1, [pc, #316]	; (800d884 <HAL_I2C_Mem_Read+0x448>)
 800d748:	68f8      	ldr	r0, [r7, #12]
 800d74a:	f003 ffb5 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800d74e:	4603      	mov	r3, r0
 800d750:	2b00      	cmp	r3, #0
 800d752:	d001      	beq.n	800d758 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800d754:	2301      	movs	r3, #1
 800d756:	e091      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	681a      	ldr	r2, [r3, #0]
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d766:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	691a      	ldr	r2, [r3, #16]
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d772:	b2d2      	uxtb	r2, r2
 800d774:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d77a:	1c5a      	adds	r2, r3, #1
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d784:	3b01      	subs	r3, #1
 800d786:	b29a      	uxth	r2, r3
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d790:	b29b      	uxth	r3, r3
 800d792:	3b01      	subs	r3, #1
 800d794:	b29a      	uxth	r2, r3
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	691a      	ldr	r2, [r3, #16]
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7a4:	b2d2      	uxtb	r2, r2
 800d7a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7ac:	1c5a      	adds	r2, r3, #1
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d7b6:	3b01      	subs	r3, #1
 800d7b8:	b29a      	uxth	r2, r3
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d7c2:	b29b      	uxth	r3, r3
 800d7c4:	3b01      	subs	r3, #1
 800d7c6:	b29a      	uxth	r2, r3
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d7cc:	e042      	b.n	800d854 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d7ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d7d2:	68f8      	ldr	r0, [r7, #12]
 800d7d4:	f004 f938 	bl	8011a48 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d7d8:	4603      	mov	r3, r0
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d001      	beq.n	800d7e2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800d7de:	2301      	movs	r3, #1
 800d7e0:	e04c      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	691a      	ldr	r2, [r3, #16]
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7ec:	b2d2      	uxtb	r2, r2
 800d7ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7f4:	1c5a      	adds	r2, r3, #1
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d7fe:	3b01      	subs	r3, #1
 800d800:	b29a      	uxth	r2, r3
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d80a:	b29b      	uxth	r3, r3
 800d80c:	3b01      	subs	r3, #1
 800d80e:	b29a      	uxth	r2, r3
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	695b      	ldr	r3, [r3, #20]
 800d81a:	f003 0304 	and.w	r3, r3, #4
 800d81e:	2b04      	cmp	r3, #4
 800d820:	d118      	bne.n	800d854 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	691a      	ldr	r2, [r3, #16]
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d82c:	b2d2      	uxtb	r2, r2
 800d82e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d834:	1c5a      	adds	r2, r3, #1
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d83e:	3b01      	subs	r3, #1
 800d840:	b29a      	uxth	r2, r3
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d84a:	b29b      	uxth	r3, r3
 800d84c:	3b01      	subs	r3, #1
 800d84e:	b29a      	uxth	r2, r3
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d858:	2b00      	cmp	r3, #0
 800d85a:	f47f aec2 	bne.w	800d5e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	2220      	movs	r2, #32
 800d862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	2200      	movs	r2, #0
 800d86a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	2200      	movs	r2, #0
 800d872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800d876:	2300      	movs	r3, #0
 800d878:	e000      	b.n	800d87c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800d87a:	2302      	movs	r3, #2
  }
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	3728      	adds	r7, #40	; 0x28
 800d880:	46bd      	mov	sp, r7
 800d882:	bd80      	pop	{r7, pc}
 800d884:	00010004 	.word	0x00010004

0800d888 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800d888:	b480      	push	{r7}
 800d88a:	b087      	sub	sp, #28
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	60f8      	str	r0, [r7, #12]
 800d890:	4608      	mov	r0, r1
 800d892:	4611      	mov	r1, r2
 800d894:	461a      	mov	r2, r3
 800d896:	4603      	mov	r3, r0
 800d898:	817b      	strh	r3, [r7, #10]
 800d89a:	460b      	mov	r3, r1
 800d89c:	813b      	strh	r3, [r7, #8]
 800d89e:	4613      	mov	r3, r2
 800d8a0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d8ac:	b2db      	uxtb	r3, r3
 800d8ae:	2b20      	cmp	r3, #32
 800d8b0:	f040 808e 	bne.w	800d9d0 <HAL_I2C_Mem_Write_IT+0x148>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800d8b4:	4b4a      	ldr	r3, [pc, #296]	; (800d9e0 <HAL_I2C_Mem_Write_IT+0x158>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	08db      	lsrs	r3, r3, #3
 800d8ba:	4a4a      	ldr	r2, [pc, #296]	; (800d9e4 <HAL_I2C_Mem_Write_IT+0x15c>)
 800d8bc:	fba2 2303 	umull	r2, r3, r2, r3
 800d8c0:	0a1a      	lsrs	r2, r3, #8
 800d8c2:	4613      	mov	r3, r2
 800d8c4:	009b      	lsls	r3, r3, #2
 800d8c6:	4413      	add	r3, r2
 800d8c8:	009a      	lsls	r2, r3, #2
 800d8ca:	4413      	add	r3, r2
 800d8cc:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800d8ce:	697b      	ldr	r3, [r7, #20]
 800d8d0:	3b01      	subs	r3, #1
 800d8d2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800d8d4:	697b      	ldr	r3, [r7, #20]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d116      	bne.n	800d908 <HAL_I2C_Mem_Write_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	2220      	movs	r2, #32
 800d8e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8f4:	f043 0220 	orr.w	r2, r3, #32
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2200      	movs	r2, #0
 800d900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d904:	2301      	movs	r3, #1
 800d906:	e064      	b.n	800d9d2 <HAL_I2C_Mem_Write_IT+0x14a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	699b      	ldr	r3, [r3, #24]
 800d90e:	f003 0302 	and.w	r3, r3, #2
 800d912:	2b02      	cmp	r3, #2
 800d914:	d0db      	beq.n	800d8ce <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d101      	bne.n	800d924 <HAL_I2C_Mem_Write_IT+0x9c>
 800d920:	2302      	movs	r3, #2
 800d922:	e056      	b.n	800d9d2 <HAL_I2C_Mem_Write_IT+0x14a>
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	2201      	movs	r2, #1
 800d928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	f003 0301 	and.w	r3, r3, #1
 800d936:	2b01      	cmp	r3, #1
 800d938:	d007      	beq.n	800d94a <HAL_I2C_Mem_Write_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	681a      	ldr	r2, [r3, #0]
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	f042 0201 	orr.w	r2, r2, #1
 800d948:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	681a      	ldr	r2, [r3, #0]
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d958:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	2221      	movs	r2, #33	; 0x21
 800d95e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	2240      	movs	r2, #64	; 0x40
 800d966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	2200      	movs	r2, #0
 800d96e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	6a3a      	ldr	r2, [r7, #32]
 800d974:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d97a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d980:	b29a      	uxth	r2, r3
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	4a17      	ldr	r2, [pc, #92]	; (800d9e8 <HAL_I2C_Mem_Write_IT+0x160>)
 800d98a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800d98c:	897a      	ldrh	r2, [r7, #10]
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800d992:	893a      	ldrh	r2, [r7, #8]
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800d998:	88fa      	ldrh	r2, [r7, #6]
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	681a      	ldr	r2, [r3, #0]
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d9b2:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	685a      	ldr	r2, [r3, #4]
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800d9ca:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	e000      	b.n	800d9d2 <HAL_I2C_Mem_Write_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800d9d0:	2302      	movs	r3, #2
  }
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	371c      	adds	r7, #28
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9dc:	4770      	bx	lr
 800d9de:	bf00      	nop
 800d9e0:	20000058 	.word	0x20000058
 800d9e4:	14f8b589 	.word	0x14f8b589
 800d9e8:	ffff0000 	.word	0xffff0000

0800d9ec <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b087      	sub	sp, #28
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	60f8      	str	r0, [r7, #12]
 800d9f4:	4608      	mov	r0, r1
 800d9f6:	4611      	mov	r1, r2
 800d9f8:	461a      	mov	r2, r3
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	817b      	strh	r3, [r7, #10]
 800d9fe:	460b      	mov	r3, r1
 800da00:	813b      	strh	r3, [r7, #8]
 800da02:	4613      	mov	r3, r2
 800da04:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800da06:	2300      	movs	r3, #0
 800da08:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da10:	b2db      	uxtb	r3, r3
 800da12:	2b20      	cmp	r3, #32
 800da14:	f040 809a 	bne.w	800db4c <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800da18:	4b50      	ldr	r3, [pc, #320]	; (800db5c <HAL_I2C_Mem_Read_IT+0x170>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	08db      	lsrs	r3, r3, #3
 800da1e:	4a50      	ldr	r2, [pc, #320]	; (800db60 <HAL_I2C_Mem_Read_IT+0x174>)
 800da20:	fba2 2303 	umull	r2, r3, r2, r3
 800da24:	0a1a      	lsrs	r2, r3, #8
 800da26:	4613      	mov	r3, r2
 800da28:	009b      	lsls	r3, r3, #2
 800da2a:	4413      	add	r3, r2
 800da2c:	009a      	lsls	r2, r3, #2
 800da2e:	4413      	add	r3, r2
 800da30:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	3b01      	subs	r3, #1
 800da36:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800da38:	697b      	ldr	r3, [r7, #20]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d116      	bne.n	800da6c <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	2200      	movs	r2, #0
 800da42:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	2220      	movs	r2, #32
 800da48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	2200      	movs	r2, #0
 800da50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da58:	f043 0220 	orr.w	r2, r3, #32
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	2200      	movs	r2, #0
 800da64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800da68:	2301      	movs	r3, #1
 800da6a:	e070      	b.n	800db4e <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	699b      	ldr	r3, [r3, #24]
 800da72:	f003 0302 	and.w	r3, r3, #2
 800da76:	2b02      	cmp	r3, #2
 800da78:	d0db      	beq.n	800da32 <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da80:	2b01      	cmp	r3, #1
 800da82:	d101      	bne.n	800da88 <HAL_I2C_Mem_Read_IT+0x9c>
 800da84:	2302      	movs	r3, #2
 800da86:	e062      	b.n	800db4e <HAL_I2C_Mem_Read_IT+0x162>
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	2201      	movs	r2, #1
 800da8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	f003 0301 	and.w	r3, r3, #1
 800da9a:	2b01      	cmp	r3, #1
 800da9c:	d007      	beq.n	800daae <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	681a      	ldr	r2, [r3, #0]
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	f042 0201 	orr.w	r2, r2, #1
 800daac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	681a      	ldr	r2, [r3, #0]
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dabc:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	2222      	movs	r2, #34	; 0x22
 800dac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	2240      	movs	r2, #64	; 0x40
 800daca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	2200      	movs	r2, #0
 800dad2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	6a3a      	ldr	r2, [r7, #32]
 800dad8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800dade:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800dae4:	b29a      	uxth	r2, r3
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	4a1d      	ldr	r2, [pc, #116]	; (800db64 <HAL_I2C_Mem_Read_IT+0x178>)
 800daee:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800daf0:	897a      	ldrh	r2, [r7, #10]
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800daf6:	893a      	ldrh	r2, [r7, #8]
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800dafc:	88fa      	ldrh	r2, [r7, #6]
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	2200      	movs	r2, #0
 800db06:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	681a      	ldr	r2, [r3, #0]
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800db16:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	681a      	ldr	r2, [r3, #0]
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800db26:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	2200      	movs	r2, #0
 800db2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800db34:	2b00      	cmp	r3, #0
 800db36:	d007      	beq.n	800db48 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	685a      	ldr	r2, [r3, #4]
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800db46:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800db48:	2300      	movs	r3, #0
 800db4a:	e000      	b.n	800db4e <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 800db4c:	2302      	movs	r3, #2
  }
}
 800db4e:	4618      	mov	r0, r3
 800db50:	371c      	adds	r7, #28
 800db52:	46bd      	mov	sp, r7
 800db54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db58:	4770      	bx	lr
 800db5a:	bf00      	nop
 800db5c:	20000058 	.word	0x20000058
 800db60:	14f8b589 	.word	0x14f8b589
 800db64:	ffff0000 	.word	0xffff0000

0800db68 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b08a      	sub	sp, #40	; 0x28
 800db6c:	af02      	add	r7, sp, #8
 800db6e:	60f8      	str	r0, [r7, #12]
 800db70:	4608      	mov	r0, r1
 800db72:	4611      	mov	r1, r2
 800db74:	461a      	mov	r2, r3
 800db76:	4603      	mov	r3, r0
 800db78:	817b      	strh	r3, [r7, #10]
 800db7a:	460b      	mov	r3, r1
 800db7c:	813b      	strh	r3, [r7, #8]
 800db7e:	4613      	mov	r3, r2
 800db80:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800db82:	2300      	movs	r3, #0
 800db84:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800db86:	f7f9 f9db 	bl	8006f40 <HAL_GetTick>
 800db8a:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800db92:	b2db      	uxtb	r3, r3
 800db94:	2b20      	cmp	r3, #32
 800db96:	f040 8145 	bne.w	800de24 <HAL_I2C_Mem_Write_DMA+0x2bc>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800db9a:	4b9d      	ldr	r3, [pc, #628]	; (800de10 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	08db      	lsrs	r3, r3, #3
 800dba0:	4a9c      	ldr	r2, [pc, #624]	; (800de14 <HAL_I2C_Mem_Write_DMA+0x2ac>)
 800dba2:	fba2 2303 	umull	r2, r3, r2, r3
 800dba6:	0a1a      	lsrs	r2, r3, #8
 800dba8:	4613      	mov	r3, r2
 800dbaa:	009b      	lsls	r3, r3, #2
 800dbac:	4413      	add	r3, r2
 800dbae:	009a      	lsls	r2, r3, #2
 800dbb0:	4413      	add	r3, r2
 800dbb2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800dbb4:	697b      	ldr	r3, [r7, #20]
 800dbb6:	3b01      	subs	r3, #1
 800dbb8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d116      	bne.n	800dbee <HAL_I2C_Mem_Write_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	2220      	movs	r2, #32
 800dbca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbda:	f043 0220 	orr.w	r2, r3, #32
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800dbea:	2301      	movs	r3, #1
 800dbec:	e11b      	b.n	800de26 <HAL_I2C_Mem_Write_DMA+0x2be>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	699b      	ldr	r3, [r3, #24]
 800dbf4:	f003 0302 	and.w	r3, r3, #2
 800dbf8:	2b02      	cmp	r3, #2
 800dbfa:	d0db      	beq.n	800dbb4 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dc02:	2b01      	cmp	r3, #1
 800dc04:	d101      	bne.n	800dc0a <HAL_I2C_Mem_Write_DMA+0xa2>
 800dc06:	2302      	movs	r3, #2
 800dc08:	e10d      	b.n	800de26 <HAL_I2C_Mem_Write_DMA+0x2be>
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	2201      	movs	r2, #1
 800dc0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	f003 0301 	and.w	r3, r3, #1
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d007      	beq.n	800dc30 <HAL_I2C_Mem_Write_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	681a      	ldr	r2, [r3, #0]
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f042 0201 	orr.w	r2, r2, #1
 800dc2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	681a      	ldr	r2, [r3, #0]
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dc3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	2221      	movs	r2, #33	; 0x21
 800dc44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	2240      	movs	r2, #64	; 0x40
 800dc4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	2200      	movs	r2, #0
 800dc54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dc5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800dc60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800dc66:	b29a      	uxth	r2, r3
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	4a6a      	ldr	r2, [pc, #424]	; (800de18 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 800dc70:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800dc72:	897a      	ldrh	r2, [r7, #10]
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800dc78:	893a      	ldrh	r2, [r7, #8]
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800dc7e:	88fa      	ldrh	r2, [r7, #6]
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	2200      	movs	r2, #0
 800dc88:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	f000 80a9 	beq.w	800dde6 <HAL_I2C_Mem_Write_DMA+0x27e>
    {
      if (hi2c->hdmatx != NULL)
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d02a      	beq.n	800dcf2 <HAL_I2C_Mem_Write_DMA+0x18a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dca0:	4a5e      	ldr	r2, [pc, #376]	; (800de1c <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800dca2:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dca8:	4a5d      	ldr	r2, [pc, #372]	; (800de20 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 800dcaa:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcb8:	2200      	movs	r2, #0
 800dcba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcc8:	2200      	movs	r2, #0
 800dcca:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dcd4:	4619      	mov	r1, r3
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	3310      	adds	r3, #16
 800dcdc:	461a      	mov	r2, r3
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800dce2:	f7fa fb96 	bl	8008412 <HAL_DMA_Start_IT>
 800dce6:	4603      	mov	r3, r0
 800dce8:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800dcea:	7efb      	ldrb	r3, [r7, #27]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d166      	bne.n	800ddbe <HAL_I2C_Mem_Write_DMA+0x256>
 800dcf0:	e013      	b.n	800dd1a <HAL_I2C_Mem_Write_DMA+0x1b2>
        hi2c->State     = HAL_I2C_STATE_READY;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	2220      	movs	r2, #32
 800dcf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd06:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	2200      	movs	r2, #0
 800dd12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800dd16:	2301      	movs	r3, #1
 800dd18:	e085      	b.n	800de26 <HAL_I2C_Mem_Write_DMA+0x2be>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800dd1a:	88f8      	ldrh	r0, [r7, #6]
 800dd1c:	893a      	ldrh	r2, [r7, #8]
 800dd1e:	8979      	ldrh	r1, [r7, #10]
 800dd20:	69fb      	ldr	r3, [r7, #28]
 800dd22:	9301      	str	r3, [sp, #4]
 800dd24:	2323      	movs	r3, #35	; 0x23
 800dd26:	9300      	str	r3, [sp, #0]
 800dd28:	4603      	mov	r3, r0
 800dd2a:	68f8      	ldr	r0, [r7, #12]
 800dd2c:	f003 f98c 	bl	8011048 <I2C_RequestMemoryWrite>
 800dd30:	4603      	mov	r3, r0
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d022      	beq.n	800dd7c <HAL_I2C_Mem_Write_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f7fa fc31 	bl	80085a2 <HAL_DMA_Abort_IT>
 800dd40:	4603      	mov	r3, r0
 800dd42:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd48:	2200      	movs	r2, #0
 800dd4a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	681a      	ldr	r2, [r3, #0]
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dd5a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	2200      	movs	r2, #0
 800dd60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	2200      	movs	r2, #0
 800dd66:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	681a      	ldr	r2, [r3, #0]
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f022 0201 	bic.w	r2, r2, #1
 800dd76:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800dd78:	2301      	movs	r3, #1
 800dd7a:	e054      	b.n	800de26 <HAL_I2C_Mem_Write_DMA+0x2be>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	613b      	str	r3, [r7, #16]
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	695b      	ldr	r3, [r3, #20]
 800dd86:	613b      	str	r3, [r7, #16]
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	699b      	ldr	r3, [r3, #24]
 800dd8e:	613b      	str	r3, [r7, #16]
 800dd90:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	2200      	movs	r2, #0
 800dd96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	685a      	ldr	r2, [r3, #4]
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800dda8:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	685a      	ldr	r2, [r3, #4]
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ddb8:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	e033      	b.n	800de26 <HAL_I2C_Mem_Write_DMA+0x2be>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	2220      	movs	r2, #32
 800ddc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddd2:	f043 0210 	orr.w	r2, r3, #16
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2200      	movs	r2, #0
 800ddde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800dde2:	2301      	movs	r3, #1
 800dde4:	e01f      	b.n	800de26 <HAL_I2C_Mem_Write_DMA+0x2be>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	2220      	movs	r2, #32
 800ddea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddfa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	2200      	movs	r2, #0
 800de06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800de0a:	2301      	movs	r3, #1
 800de0c:	e00b      	b.n	800de26 <HAL_I2C_Mem_Write_DMA+0x2be>
 800de0e:	bf00      	nop
 800de10:	20000058 	.word	0x20000058
 800de14:	14f8b589 	.word	0x14f8b589
 800de18:	ffff0000 	.word	0xffff0000
 800de1c:	08011345 	.word	0x08011345
 800de20:	080114ef 	.word	0x080114ef
    }
  }
  else
  {
    return HAL_BUSY;
 800de24:	2302      	movs	r3, #2
  }
}
 800de26:	4618      	mov	r0, r3
 800de28:	3720      	adds	r7, #32
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}

0800de2e <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800de2e:	b580      	push	{r7, lr}
 800de30:	b08c      	sub	sp, #48	; 0x30
 800de32:	af02      	add	r7, sp, #8
 800de34:	60f8      	str	r0, [r7, #12]
 800de36:	4608      	mov	r0, r1
 800de38:	4611      	mov	r1, r2
 800de3a:	461a      	mov	r2, r3
 800de3c:	4603      	mov	r3, r0
 800de3e:	817b      	strh	r3, [r7, #10]
 800de40:	460b      	mov	r3, r1
 800de42:	813b      	strh	r3, [r7, #8]
 800de44:	4613      	mov	r3, r2
 800de46:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800de48:	f7f9 f87a 	bl	8006f40 <HAL_GetTick>
 800de4c:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 800de4e:	2300      	movs	r3, #0
 800de50:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800de58:	b2db      	uxtb	r3, r3
 800de5a:	2b20      	cmp	r3, #32
 800de5c:	f040 8175 	bne.w	800e14a <HAL_I2C_Mem_Read_DMA+0x31c>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800de60:	4b94      	ldr	r3, [pc, #592]	; (800e0b4 <HAL_I2C_Mem_Read_DMA+0x286>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	08db      	lsrs	r3, r3, #3
 800de66:	4a94      	ldr	r2, [pc, #592]	; (800e0b8 <HAL_I2C_Mem_Read_DMA+0x28a>)
 800de68:	fba2 2303 	umull	r2, r3, r2, r3
 800de6c:	0a1a      	lsrs	r2, r3, #8
 800de6e:	4613      	mov	r3, r2
 800de70:	009b      	lsls	r3, r3, #2
 800de72:	4413      	add	r3, r2
 800de74:	009a      	lsls	r2, r3, #2
 800de76:	4413      	add	r3, r2
 800de78:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 800de7a:	69fb      	ldr	r3, [r7, #28]
 800de7c:	3b01      	subs	r3, #1
 800de7e:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800de80:	69fb      	ldr	r3, [r7, #28]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d116      	bne.n	800deb4 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	2200      	movs	r2, #0
 800de8a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	2220      	movs	r2, #32
 800de90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	2200      	movs	r2, #0
 800de98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dea0:	f043 0220 	orr.w	r2, r3, #32
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2200      	movs	r2, #0
 800deac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800deb0:	2301      	movs	r3, #1
 800deb2:	e14b      	b.n	800e14c <HAL_I2C_Mem_Read_DMA+0x31e>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	699b      	ldr	r3, [r3, #24]
 800deba:	f003 0302 	and.w	r3, r3, #2
 800debe:	2b02      	cmp	r3, #2
 800dec0:	d0db      	beq.n	800de7a <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dec8:	2b01      	cmp	r3, #1
 800deca:	d101      	bne.n	800ded0 <HAL_I2C_Mem_Read_DMA+0xa2>
 800decc:	2302      	movs	r3, #2
 800dece:	e13d      	b.n	800e14c <HAL_I2C_Mem_Read_DMA+0x31e>
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	2201      	movs	r2, #1
 800ded4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	f003 0301 	and.w	r3, r3, #1
 800dee2:	2b01      	cmp	r3, #1
 800dee4:	d007      	beq.n	800def6 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	681a      	ldr	r2, [r3, #0]
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	f042 0201 	orr.w	r2, r2, #1
 800def4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	681a      	ldr	r2, [r3, #0]
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800df04:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2222      	movs	r2, #34	; 0x22
 800df0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	2240      	movs	r2, #64	; 0x40
 800df12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	2200      	movs	r2, #0
 800df1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800df26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800df2c:	b29a      	uxth	r2, r3
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	4a61      	ldr	r2, [pc, #388]	; (800e0bc <HAL_I2C_Mem_Read_DMA+0x28e>)
 800df36:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800df38:	897a      	ldrh	r2, [r7, #10]
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800df3e:	893a      	ldrh	r2, [r7, #8]
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800df44:	88fa      	ldrh	r2, [r7, #6]
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	2200      	movs	r2, #0
 800df4e:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800df54:	2b00      	cmp	r3, #0
 800df56:	f000 80cb 	beq.w	800e0f0 <HAL_I2C_Mem_Read_DMA+0x2c2>
    {
      if (hi2c->hdmarx != NULL)
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d02d      	beq.n	800dfbe <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df66:	4a56      	ldr	r2, [pc, #344]	; (800e0c0 <HAL_I2C_Mem_Read_DMA+0x292>)
 800df68:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df6e:	4a55      	ldr	r2, [pc, #340]	; (800e0c4 <HAL_I2C_Mem_Read_DMA+0x296>)
 800df70:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df76:	2200      	movs	r2, #0
 800df78:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df7e:	2200      	movs	r2, #0
 800df80:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df86:	2200      	movs	r2, #0
 800df88:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df8e:	2200      	movs	r2, #0
 800df90:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	3310      	adds	r3, #16
 800df9c:	4619      	mov	r1, r3
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfa2:	461a      	mov	r2, r3
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800dfa8:	f7fa fa33 	bl	8008412 <HAL_DMA_Start_IT>
 800dfac:	4603      	mov	r3, r0
 800dfae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800dfb2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	f040 8086 	bne.w	800e0c8 <HAL_I2C_Mem_Read_DMA+0x29a>
 800dfbc:	e013      	b.n	800dfe6 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	2220      	movs	r2, #32
 800dfc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	2200      	movs	r2, #0
 800dfca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dfd2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	2200      	movs	r2, #0
 800dfde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800dfe2:	2301      	movs	r3, #1
 800dfe4:	e0b2      	b.n	800e14c <HAL_I2C_Mem_Read_DMA+0x31e>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800dfe6:	88f8      	ldrh	r0, [r7, #6]
 800dfe8:	893a      	ldrh	r2, [r7, #8]
 800dfea:	8979      	ldrh	r1, [r7, #10]
 800dfec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfee:	9301      	str	r3, [sp, #4]
 800dff0:	2323      	movs	r3, #35	; 0x23
 800dff2:	9300      	str	r3, [sp, #0]
 800dff4:	4603      	mov	r3, r0
 800dff6:	68f8      	ldr	r0, [r7, #12]
 800dff8:	f003 f8bc 	bl	8011174 <I2C_RequestMemoryRead>
 800dffc:	4603      	mov	r3, r0
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d023      	beq.n	800e04a <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e006:	4618      	mov	r0, r3
 800e008:	f7fa facb 	bl	80085a2 <HAL_DMA_Abort_IT>
 800e00c:	4603      	mov	r3, r0
 800e00e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e016:	2200      	movs	r2, #0
 800e018:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	681a      	ldr	r2, [r3, #0]
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e028:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	2200      	movs	r2, #0
 800e02e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	2200      	movs	r2, #0
 800e034:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	681a      	ldr	r2, [r3, #0]
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f022 0201 	bic.w	r2, r2, #1
 800e044:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800e046:	2301      	movs	r3, #1
 800e048:	e080      	b.n	800e14c <HAL_I2C_Mem_Read_DMA+0x31e>
        }

        if (hi2c->XferSize == 1U)
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e04e:	2b01      	cmp	r3, #1
 800e050:	d108      	bne.n	800e064 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	681a      	ldr	r2, [r3, #0]
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e060:	601a      	str	r2, [r3, #0]
 800e062:	e007      	b.n	800e074 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	685a      	ldr	r2, [r3, #4]
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e072:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e074:	2300      	movs	r3, #0
 800e076:	617b      	str	r3, [r7, #20]
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	695b      	ldr	r3, [r3, #20]
 800e07e:	617b      	str	r3, [r7, #20]
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	699b      	ldr	r3, [r3, #24]
 800e086:	617b      	str	r3, [r7, #20]
 800e088:	697b      	ldr	r3, [r7, #20]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2200      	movs	r2, #0
 800e08e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	685a      	ldr	r2, [r3, #4]
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e0a0:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	685a      	ldr	r2, [r3, #4]
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e0b0:	605a      	str	r2, [r3, #4]
 800e0b2:	e048      	b.n	800e146 <HAL_I2C_Mem_Read_DMA+0x318>
 800e0b4:	20000058 	.word	0x20000058
 800e0b8:	14f8b589 	.word	0x14f8b589
 800e0bc:	ffff0000 	.word	0xffff0000
 800e0c0:	08011345 	.word	0x08011345
 800e0c4:	080114ef 	.word	0x080114ef
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2220      	movs	r2, #32
 800e0cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0dc:	f043 0210 	orr.w	r2, r3, #16
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2200      	movs	r2, #0
 800e0e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800e0ec:	2301      	movs	r3, #1
 800e0ee:	e02d      	b.n	800e14c <HAL_I2C_Mem_Read_DMA+0x31e>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800e0f0:	88f8      	ldrh	r0, [r7, #6]
 800e0f2:	893a      	ldrh	r2, [r7, #8]
 800e0f4:	8979      	ldrh	r1, [r7, #10]
 800e0f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0f8:	9301      	str	r3, [sp, #4]
 800e0fa:	2323      	movs	r3, #35	; 0x23
 800e0fc:	9300      	str	r3, [sp, #0]
 800e0fe:	4603      	mov	r3, r0
 800e100:	68f8      	ldr	r0, [r7, #12]
 800e102:	f003 f837 	bl	8011174 <I2C_RequestMemoryRead>
 800e106:	4603      	mov	r3, r0
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d001      	beq.n	800e110 <HAL_I2C_Mem_Read_DMA+0x2e2>
      {
        return HAL_ERROR;
 800e10c:	2301      	movs	r3, #1
 800e10e:	e01d      	b.n	800e14c <HAL_I2C_Mem_Read_DMA+0x31e>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e110:	2300      	movs	r3, #0
 800e112:	61bb      	str	r3, [r7, #24]
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	695b      	ldr	r3, [r3, #20]
 800e11a:	61bb      	str	r3, [r7, #24]
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	699b      	ldr	r3, [r3, #24]
 800e122:	61bb      	str	r3, [r7, #24]
 800e124:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	681a      	ldr	r2, [r3, #0]
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e134:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	2220      	movs	r2, #32
 800e13a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	2200      	movs	r2, #0
 800e142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 800e146:	2300      	movs	r3, #0
 800e148:	e000      	b.n	800e14c <HAL_I2C_Mem_Read_DMA+0x31e>
  }
  else
  {
    return HAL_BUSY;
 800e14a:	2302      	movs	r3, #2
  }
}
 800e14c:	4618      	mov	r0, r3
 800e14e:	3728      	adds	r7, #40	; 0x28
 800e150:	46bd      	mov	sp, r7
 800e152:	bd80      	pop	{r7, pc}

0800e154 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800e154:	b580      	push	{r7, lr}
 800e156:	b08a      	sub	sp, #40	; 0x28
 800e158:	af02      	add	r7, sp, #8
 800e15a:	60f8      	str	r0, [r7, #12]
 800e15c:	607a      	str	r2, [r7, #4]
 800e15e:	603b      	str	r3, [r7, #0]
 800e160:	460b      	mov	r3, r1
 800e162:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800e164:	f7f8 feec 	bl	8006f40 <HAL_GetTick>
 800e168:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800e16a:	2301      	movs	r3, #1
 800e16c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e174:	b2db      	uxtb	r3, r3
 800e176:	2b20      	cmp	r3, #32
 800e178:	f040 8111 	bne.w	800e39e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800e17c:	69fb      	ldr	r3, [r7, #28]
 800e17e:	9300      	str	r3, [sp, #0]
 800e180:	2319      	movs	r3, #25
 800e182:	2201      	movs	r2, #1
 800e184:	4988      	ldr	r1, [pc, #544]	; (800e3a8 <HAL_I2C_IsDeviceReady+0x254>)
 800e186:	68f8      	ldr	r0, [r7, #12]
 800e188:	f003 fa96 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800e18c:	4603      	mov	r3, r0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d001      	beq.n	800e196 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800e192:	2302      	movs	r3, #2
 800e194:	e104      	b.n	800e3a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e19c:	2b01      	cmp	r3, #1
 800e19e:	d101      	bne.n	800e1a4 <HAL_I2C_IsDeviceReady+0x50>
 800e1a0:	2302      	movs	r3, #2
 800e1a2:	e0fd      	b.n	800e3a0 <HAL_I2C_IsDeviceReady+0x24c>
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	2201      	movs	r2, #1
 800e1a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	f003 0301 	and.w	r3, r3, #1
 800e1b6:	2b01      	cmp	r3, #1
 800e1b8:	d007      	beq.n	800e1ca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	681a      	ldr	r2, [r3, #0]
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	f042 0201 	orr.w	r2, r2, #1
 800e1c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	681a      	ldr	r2, [r3, #0]
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e1d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	2224      	movs	r2, #36	; 0x24
 800e1de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	4a70      	ldr	r2, [pc, #448]	; (800e3ac <HAL_I2C_IsDeviceReady+0x258>)
 800e1ec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	681a      	ldr	r2, [r3, #0]
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e1fc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800e1fe:	69fb      	ldr	r3, [r7, #28]
 800e200:	9300      	str	r3, [sp, #0]
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	2200      	movs	r2, #0
 800e206:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800e20a:	68f8      	ldr	r0, [r7, #12]
 800e20c:	f003 fa54 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800e210:	4603      	mov	r3, r0
 800e212:	2b00      	cmp	r3, #0
 800e214:	d00d      	beq.n	800e232 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e224:	d103      	bne.n	800e22e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e22c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800e22e:	2303      	movs	r3, #3
 800e230:	e0b6      	b.n	800e3a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800e232:	897b      	ldrh	r3, [r7, #10]
 800e234:	b2db      	uxtb	r3, r3
 800e236:	461a      	mov	r2, r3
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800e240:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800e242:	f7f8 fe7d 	bl	8006f40 <HAL_GetTick>
 800e246:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	695b      	ldr	r3, [r3, #20]
 800e24e:	f003 0302 	and.w	r3, r3, #2
 800e252:	2b02      	cmp	r3, #2
 800e254:	bf0c      	ite	eq
 800e256:	2301      	moveq	r3, #1
 800e258:	2300      	movne	r3, #0
 800e25a:	b2db      	uxtb	r3, r3
 800e25c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	695b      	ldr	r3, [r3, #20]
 800e264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e268:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e26c:	bf0c      	ite	eq
 800e26e:	2301      	moveq	r3, #1
 800e270:	2300      	movne	r3, #0
 800e272:	b2db      	uxtb	r3, r3
 800e274:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800e276:	e025      	b.n	800e2c4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800e278:	f7f8 fe62 	bl	8006f40 <HAL_GetTick>
 800e27c:	4602      	mov	r2, r0
 800e27e:	69fb      	ldr	r3, [r7, #28]
 800e280:	1ad3      	subs	r3, r2, r3
 800e282:	683a      	ldr	r2, [r7, #0]
 800e284:	429a      	cmp	r2, r3
 800e286:	d302      	bcc.n	800e28e <HAL_I2C_IsDeviceReady+0x13a>
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d103      	bne.n	800e296 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	22a0      	movs	r2, #160	; 0xa0
 800e292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	695b      	ldr	r3, [r3, #20]
 800e29c:	f003 0302 	and.w	r3, r3, #2
 800e2a0:	2b02      	cmp	r3, #2
 800e2a2:	bf0c      	ite	eq
 800e2a4:	2301      	moveq	r3, #1
 800e2a6:	2300      	movne	r3, #0
 800e2a8:	b2db      	uxtb	r3, r3
 800e2aa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	695b      	ldr	r3, [r3, #20]
 800e2b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e2b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e2ba:	bf0c      	ite	eq
 800e2bc:	2301      	moveq	r3, #1
 800e2be:	2300      	movne	r3, #0
 800e2c0:	b2db      	uxtb	r3, r3
 800e2c2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e2ca:	b2db      	uxtb	r3, r3
 800e2cc:	2ba0      	cmp	r3, #160	; 0xa0
 800e2ce:	d005      	beq.n	800e2dc <HAL_I2C_IsDeviceReady+0x188>
 800e2d0:	7dfb      	ldrb	r3, [r7, #23]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d102      	bne.n	800e2dc <HAL_I2C_IsDeviceReady+0x188>
 800e2d6:	7dbb      	ldrb	r3, [r7, #22]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d0cd      	beq.n	800e278 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	2220      	movs	r2, #32
 800e2e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	695b      	ldr	r3, [r3, #20]
 800e2ea:	f003 0302 	and.w	r3, r3, #2
 800e2ee:	2b02      	cmp	r3, #2
 800e2f0:	d129      	bne.n	800e346 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	681a      	ldr	r2, [r3, #0]
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e300:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e302:	2300      	movs	r3, #0
 800e304:	613b      	str	r3, [r7, #16]
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	695b      	ldr	r3, [r3, #20]
 800e30c:	613b      	str	r3, [r7, #16]
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	699b      	ldr	r3, [r3, #24]
 800e314:	613b      	str	r3, [r7, #16]
 800e316:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800e318:	69fb      	ldr	r3, [r7, #28]
 800e31a:	9300      	str	r3, [sp, #0]
 800e31c:	2319      	movs	r3, #25
 800e31e:	2201      	movs	r2, #1
 800e320:	4921      	ldr	r1, [pc, #132]	; (800e3a8 <HAL_I2C_IsDeviceReady+0x254>)
 800e322:	68f8      	ldr	r0, [r7, #12]
 800e324:	f003 f9c8 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800e328:	4603      	mov	r3, r0
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d001      	beq.n	800e332 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800e32e:	2301      	movs	r3, #1
 800e330:	e036      	b.n	800e3a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	2220      	movs	r2, #32
 800e336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	2200      	movs	r2, #0
 800e33e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800e342:	2300      	movs	r3, #0
 800e344:	e02c      	b.n	800e3a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	681a      	ldr	r2, [r3, #0]
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e354:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800e35e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800e360:	69fb      	ldr	r3, [r7, #28]
 800e362:	9300      	str	r3, [sp, #0]
 800e364:	2319      	movs	r3, #25
 800e366:	2201      	movs	r2, #1
 800e368:	490f      	ldr	r1, [pc, #60]	; (800e3a8 <HAL_I2C_IsDeviceReady+0x254>)
 800e36a:	68f8      	ldr	r0, [r7, #12]
 800e36c:	f003 f9a4 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 800e370:	4603      	mov	r3, r0
 800e372:	2b00      	cmp	r3, #0
 800e374:	d001      	beq.n	800e37a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800e376:	2301      	movs	r3, #1
 800e378:	e012      	b.n	800e3a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800e37a:	69bb      	ldr	r3, [r7, #24]
 800e37c:	3301      	adds	r3, #1
 800e37e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800e380:	69ba      	ldr	r2, [r7, #24]
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	429a      	cmp	r2, r3
 800e386:	f4ff af32 	bcc.w	800e1ee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2220      	movs	r2, #32
 800e38e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	2200      	movs	r2, #0
 800e396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800e39a:	2301      	movs	r3, #1
 800e39c:	e000      	b.n	800e3a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800e39e:	2302      	movs	r3, #2
  }
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	3720      	adds	r7, #32
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	bd80      	pop	{r7, pc}
 800e3a8:	00100002 	.word	0x00100002
 800e3ac:	ffff0000 	.word	0xffff0000

0800e3b0 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e3b0:	b480      	push	{r7}
 800e3b2:	b087      	sub	sp, #28
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	60f8      	str	r0, [r7, #12]
 800e3b8:	607a      	str	r2, [r7, #4]
 800e3ba:	461a      	mov	r2, r3
 800e3bc:	460b      	mov	r3, r1
 800e3be:	817b      	strh	r3, [r7, #10]
 800e3c0:	4613      	mov	r3, r2
 800e3c2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count      = 0x00U;
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e3d2:	b2db      	uxtb	r3, r3
 800e3d4:	2b20      	cmp	r3, #32
 800e3d6:	f040 80a6 	bne.w	800e526 <HAL_I2C_Master_Seq_Transmit_IT+0x176>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e3e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e3e8:	d005      	beq.n	800e3f6 <HAL_I2C_Master_Seq_Transmit_IT+0x46>
 800e3ea:	6a3b      	ldr	r3, [r7, #32]
 800e3ec:	2b08      	cmp	r3, #8
 800e3ee:	d002      	beq.n	800e3f6 <HAL_I2C_Master_Seq_Transmit_IT+0x46>
 800e3f0:	6a3b      	ldr	r3, [r7, #32]
 800e3f2:	2b01      	cmp	r3, #1
 800e3f4:	d130      	bne.n	800e458 <HAL_I2C_Master_Seq_Transmit_IT+0xa8>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800e3f6:	4b4f      	ldr	r3, [pc, #316]	; (800e534 <HAL_I2C_Master_Seq_Transmit_IT+0x184>)
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	08db      	lsrs	r3, r3, #3
 800e3fc:	4a4e      	ldr	r2, [pc, #312]	; (800e538 <HAL_I2C_Master_Seq_Transmit_IT+0x188>)
 800e3fe:	fba2 2303 	umull	r2, r3, r2, r3
 800e402:	0a1a      	lsrs	r2, r3, #8
 800e404:	4613      	mov	r3, r2
 800e406:	009b      	lsls	r3, r3, #2
 800e408:	4413      	add	r3, r2
 800e40a:	009a      	lsls	r2, r3, #2
 800e40c:	4413      	add	r3, r2
 800e40e:	613b      	str	r3, [r7, #16]
      do
      {
        count--;
 800e410:	693b      	ldr	r3, [r7, #16]
 800e412:	3b01      	subs	r3, #1
 800e414:	613b      	str	r3, [r7, #16]
        if (count == 0U)
 800e416:	693b      	ldr	r3, [r7, #16]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d116      	bne.n	800e44a <HAL_I2C_Master_Seq_Transmit_IT+0x9a>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	2200      	movs	r2, #0
 800e420:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	2220      	movs	r2, #32
 800e426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	2200      	movs	r2, #0
 800e42e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e436:	f043 0220 	orr.w	r2, r3, #32
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	2200      	movs	r2, #0
 800e442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800e446:	2301      	movs	r3, #1
 800e448:	e06e      	b.n	800e528 <HAL_I2C_Master_Seq_Transmit_IT+0x178>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	699b      	ldr	r3, [r3, #24]
 800e450:	f003 0302 	and.w	r3, r3, #2
 800e454:	2b02      	cmp	r3, #2
 800e456:	d0db      	beq.n	800e410 <HAL_I2C_Master_Seq_Transmit_IT+0x60>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e45e:	2b01      	cmp	r3, #1
 800e460:	d101      	bne.n	800e466 <HAL_I2C_Master_Seq_Transmit_IT+0xb6>
 800e462:	2302      	movs	r3, #2
 800e464:	e060      	b.n	800e528 <HAL_I2C_Master_Seq_Transmit_IT+0x178>
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	2201      	movs	r2, #1
 800e46a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f003 0301 	and.w	r3, r3, #1
 800e478:	2b01      	cmp	r3, #1
 800e47a:	d007      	beq.n	800e48c <HAL_I2C_Master_Seq_Transmit_IT+0xdc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	681a      	ldr	r2, [r3, #0]
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	f042 0201 	orr.w	r2, r2, #1
 800e48a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	681a      	ldr	r2, [r3, #0]
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e49a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	2221      	movs	r2, #33	; 0x21
 800e4a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	2210      	movs	r2, #16
 800e4a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	687a      	ldr	r2, [r7, #4]
 800e4b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	893a      	ldrh	r2, [r7, #8]
 800e4bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e4c2:	b29a      	uxth	r2, r3
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	6a3a      	ldr	r2, [r7, #32]
 800e4cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800e4ce:	897a      	ldrh	r2, [r7, #10]
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4d8:	617b      	str	r3, [r7, #20]

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800e4da:	697b      	ldr	r3, [r7, #20]
 800e4dc:	2b11      	cmp	r3, #17
 800e4de:	d10c      	bne.n	800e4fa <HAL_I2C_Master_Seq_Transmit_IT+0x14a>
 800e4e0:	6a3b      	ldr	r3, [r7, #32]
 800e4e2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800e4e6:	d003      	beq.n	800e4f0 <HAL_I2C_Master_Seq_Transmit_IT+0x140>
 800e4e8:	6a3b      	ldr	r3, [r7, #32]
 800e4ea:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800e4ee:	d101      	bne.n	800e4f4 <HAL_I2C_Master_Seq_Transmit_IT+0x144>
 800e4f0:	2301      	movs	r3, #1
 800e4f2:	e000      	b.n	800e4f6 <HAL_I2C_Master_Seq_Transmit_IT+0x146>
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	2b01      	cmp	r3, #1
 800e4f8:	d107      	bne.n	800e50a <HAL_I2C_Master_Seq_Transmit_IT+0x15a>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	681a      	ldr	r2, [r3, #0]
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e508:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	2200      	movs	r2, #0
 800e50e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	685a      	ldr	r2, [r3, #4]
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800e520:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800e522:	2300      	movs	r3, #0
 800e524:	e000      	b.n	800e528 <HAL_I2C_Master_Seq_Transmit_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 800e526:	2302      	movs	r3, #2
  }
}
 800e528:	4618      	mov	r0, r3
 800e52a:	371c      	adds	r7, #28
 800e52c:	46bd      	mov	sp, r7
 800e52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e532:	4770      	bx	lr
 800e534:	20000058 	.word	0x20000058
 800e538:	14f8b589 	.word	0x14f8b589

0800e53c <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b088      	sub	sp, #32
 800e540:	af00      	add	r7, sp, #0
 800e542:	60f8      	str	r0, [r7, #12]
 800e544:	607a      	str	r2, [r7, #4]
 800e546:	461a      	mov	r2, r3
 800e548:	460b      	mov	r3, r1
 800e54a:	817b      	strh	r3, [r7, #10]
 800e54c:	4613      	mov	r3, r2
 800e54e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800e550:	2300      	movs	r3, #0
 800e552:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count      = 0x00U;
 800e554:	2300      	movs	r3, #0
 800e556:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e55e:	b2db      	uxtb	r3, r3
 800e560:	2b20      	cmp	r3, #32
 800e562:	f040 8149 	bne.w	800e7f8 <HAL_I2C_Master_Seq_Transmit_DMA+0x2bc>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e570:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e574:	d005      	beq.n	800e582 <HAL_I2C_Master_Seq_Transmit_DMA+0x46>
 800e576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e578:	2b08      	cmp	r3, #8
 800e57a:	d002      	beq.n	800e582 <HAL_I2C_Master_Seq_Transmit_DMA+0x46>
 800e57c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e57e:	2b01      	cmp	r3, #1
 800e580:	d130      	bne.n	800e5e4 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800e582:	4b99      	ldr	r3, [pc, #612]	; (800e7e8 <HAL_I2C_Master_Seq_Transmit_DMA+0x2ac>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	08db      	lsrs	r3, r3, #3
 800e588:	4a98      	ldr	r2, [pc, #608]	; (800e7ec <HAL_I2C_Master_Seq_Transmit_DMA+0x2b0>)
 800e58a:	fba2 2303 	umull	r2, r3, r2, r3
 800e58e:	0a1a      	lsrs	r2, r3, #8
 800e590:	4613      	mov	r3, r2
 800e592:	009b      	lsls	r3, r3, #2
 800e594:	4413      	add	r3, r2
 800e596:	009a      	lsls	r2, r3, #2
 800e598:	4413      	add	r3, r2
 800e59a:	617b      	str	r3, [r7, #20]
      do
      {
        count--;
 800e59c:	697b      	ldr	r3, [r7, #20]
 800e59e:	3b01      	subs	r3, #1
 800e5a0:	617b      	str	r3, [r7, #20]
        if (count == 0U)
 800e5a2:	697b      	ldr	r3, [r7, #20]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d116      	bne.n	800e5d6 <HAL_I2C_Master_Seq_Transmit_DMA+0x9a>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	2220      	movs	r2, #32
 800e5b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5c2:	f043 0220 	orr.w	r2, r3, #32
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800e5d2:	2301      	movs	r3, #1
 800e5d4:	e111      	b.n	800e7fa <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	699b      	ldr	r3, [r3, #24]
 800e5dc:	f003 0302 	and.w	r3, r3, #2
 800e5e0:	2b02      	cmp	r3, #2
 800e5e2:	d0db      	beq.n	800e59c <HAL_I2C_Master_Seq_Transmit_DMA+0x60>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e5ea:	2b01      	cmp	r3, #1
 800e5ec:	d101      	bne.n	800e5f2 <HAL_I2C_Master_Seq_Transmit_DMA+0xb6>
 800e5ee:	2302      	movs	r3, #2
 800e5f0:	e103      	b.n	800e7fa <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	2201      	movs	r2, #1
 800e5f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f003 0301 	and.w	r3, r3, #1
 800e604:	2b01      	cmp	r3, #1
 800e606:	d007      	beq.n	800e618 <HAL_I2C_Master_Seq_Transmit_DMA+0xdc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	681a      	ldr	r2, [r3, #0]
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	f042 0201 	orr.w	r2, r2, #1
 800e616:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	681a      	ldr	r2, [r3, #0]
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e626:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	2221      	movs	r2, #33	; 0x21
 800e62c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	2210      	movs	r2, #16
 800e634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	2200      	movs	r2, #0
 800e63c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	687a      	ldr	r2, [r7, #4]
 800e642:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	893a      	ldrh	r2, [r7, #8]
 800e648:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e64e:	b29a      	uxth	r2, r3
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e658:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800e65a:	897a      	ldrh	r2, [r7, #10]
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e664:	61bb      	str	r3, [r7, #24]

    if (hi2c->XferSize > 0U)
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	f000 808d 	beq.w	800e78a <HAL_I2C_Master_Seq_Transmit_DMA+0x24e>
    {
      if (hi2c->hdmatx != NULL)
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e674:	2b00      	cmp	r3, #0
 800e676:	d022      	beq.n	800e6be <HAL_I2C_Master_Seq_Transmit_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e67c:	4a5c      	ldr	r2, [pc, #368]	; (800e7f0 <HAL_I2C_Master_Seq_Transmit_DMA+0x2b4>)
 800e67e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e684:	4a5b      	ldr	r2, [pc, #364]	; (800e7f4 <HAL_I2C_Master_Seq_Transmit_DMA+0x2b8>)
 800e686:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e68c:	2200      	movs	r2, #0
 800e68e:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e694:	2200      	movs	r2, #0
 800e696:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6a0:	4619      	mov	r1, r3
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	3310      	adds	r3, #16
 800e6a8:	461a      	mov	r2, r3
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e6ae:	f7f9 feb0 	bl	8008412 <HAL_DMA_Start_IT>
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	77fb      	strb	r3, [r7, #31]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800e6b6:	7ffb      	ldrb	r3, [r7, #31]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d152      	bne.n	800e762 <HAL_I2C_Master_Seq_Transmit_DMA+0x226>
 800e6bc:	e013      	b.n	800e6e6 <HAL_I2C_Master_Seq_Transmit_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	2220      	movs	r2, #32
 800e6c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	e089      	b.n	800e7fa <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	681a      	ldr	r2, [r3, #0]
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e6f4:	601a      	str	r2, [r3, #0]

        /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
        /* Mean Previous state is same as current state */
        if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800e6f6:	69bb      	ldr	r3, [r7, #24]
 800e6f8:	2b11      	cmp	r3, #17
 800e6fa:	d10c      	bne.n	800e716 <HAL_I2C_Master_Seq_Transmit_DMA+0x1da>
 800e6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6fe:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800e702:	d003      	beq.n	800e70c <HAL_I2C_Master_Seq_Transmit_DMA+0x1d0>
 800e704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e706:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800e70a:	d101      	bne.n	800e710 <HAL_I2C_Master_Seq_Transmit_DMA+0x1d4>
 800e70c:	2301      	movs	r3, #1
 800e70e:	e000      	b.n	800e712 <HAL_I2C_Master_Seq_Transmit_DMA+0x1d6>
 800e710:	2300      	movs	r3, #0
 800e712:	2b01      	cmp	r3, #1
 800e714:	d107      	bne.n	800e726 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
        {
          /* Generate Start */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	681a      	ldr	r2, [r3, #0]
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e724:	601a      	str	r2, [r3, #0]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	2200      	movs	r2, #0
 800e72a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* If XferOptions is not associated to a new frame, mean no start bit is request, enable directly the DMA request */
        /* In other cases, DMA request is enabled after Slave address treatment in IRQHandler */
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 800e72e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e730:	2b04      	cmp	r3, #4
 800e732:	d005      	beq.n	800e740 <HAL_I2C_Master_Seq_Transmit_DMA+0x204>
 800e734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e736:	2b20      	cmp	r3, #32
 800e738:	d002      	beq.n	800e740 <HAL_I2C_Master_Seq_Transmit_DMA+0x204>
 800e73a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e73c:	2b10      	cmp	r3, #16
 800e73e:	d107      	bne.n	800e750 <HAL_I2C_Master_Seq_Transmit_DMA+0x214>
        {
          /* Enable DMA Request */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	685a      	ldr	r2, [r3, #4]
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e74e:	605a      	str	r2, [r3, #4]
        }

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	685a      	ldr	r2, [r3, #4]
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800e75e:	605a      	str	r2, [r3, #4]
 800e760:	e03f      	b.n	800e7e2 <HAL_I2C_Master_Seq_Transmit_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	2220      	movs	r2, #32
 800e766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	2200      	movs	r2, #0
 800e76e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e776:	f043 0210 	orr.w	r2, r3, #16
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	2200      	movs	r2, #0
 800e782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800e786:	2301      	movs	r3, #1
 800e788:	e037      	b.n	800e7fa <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	681a      	ldr	r2, [r3, #0]
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e798:	601a      	str	r2, [r3, #0]

      /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
      /* Mean Previous state is same as current state */
      if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800e79a:	69bb      	ldr	r3, [r7, #24]
 800e79c:	2b11      	cmp	r3, #17
 800e79e:	d10c      	bne.n	800e7ba <HAL_I2C_Master_Seq_Transmit_DMA+0x27e>
 800e7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7a2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800e7a6:	d003      	beq.n	800e7b0 <HAL_I2C_Master_Seq_Transmit_DMA+0x274>
 800e7a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7aa:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800e7ae:	d101      	bne.n	800e7b4 <HAL_I2C_Master_Seq_Transmit_DMA+0x278>
 800e7b0:	2301      	movs	r3, #1
 800e7b2:	e000      	b.n	800e7b6 <HAL_I2C_Master_Seq_Transmit_DMA+0x27a>
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	2b01      	cmp	r3, #1
 800e7b8:	d107      	bne.n	800e7ca <HAL_I2C_Master_Seq_Transmit_DMA+0x28e>
      {
        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	681a      	ldr	r2, [r3, #0]
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e7c8:	601a      	str	r2, [r3, #0]
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	2200      	movs	r2, #0
 800e7ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	685a      	ldr	r2, [r3, #4]
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800e7e0:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	e009      	b.n	800e7fa <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
 800e7e6:	bf00      	nop
 800e7e8:	20000058 	.word	0x20000058
 800e7ec:	14f8b589 	.word	0x14f8b589
 800e7f0:	08011345 	.word	0x08011345
 800e7f4:	080114ef 	.word	0x080114ef
  }
  else
  {
    return HAL_BUSY;
 800e7f8:	2302      	movs	r3, #2
  }
}
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	3720      	adds	r7, #32
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}

0800e802 <HAL_I2C_Master_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e802:	b480      	push	{r7}
 800e804:	b089      	sub	sp, #36	; 0x24
 800e806:	af00      	add	r7, sp, #0
 800e808:	60f8      	str	r0, [r7, #12]
 800e80a:	607a      	str	r2, [r7, #4]
 800e80c:	461a      	mov	r2, r3
 800e80e:	460b      	mov	r3, r1
 800e810:	817b      	strh	r3, [r7, #10]
 800e812:	4613      	mov	r3, r2
 800e814:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800e816:	2300      	movs	r3, #0
 800e818:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800e81a:	2300      	movs	r3, #0
 800e81c:	617b      	str	r3, [r7, #20]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800e81e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800e822:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e82a:	b2db      	uxtb	r3, r3
 800e82c:	2b20      	cmp	r3, #32
 800e82e:	f040 80da 	bne.w	800e9e6 <HAL_I2C_Master_Seq_Receive_IT+0x1e4>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e83c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e840:	d005      	beq.n	800e84e <HAL_I2C_Master_Seq_Receive_IT+0x4c>
 800e842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e844:	2b08      	cmp	r3, #8
 800e846:	d002      	beq.n	800e84e <HAL_I2C_Master_Seq_Receive_IT+0x4c>
 800e848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e84a:	2b01      	cmp	r3, #1
 800e84c:	d130      	bne.n	800e8b0 <HAL_I2C_Master_Seq_Receive_IT+0xae>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800e84e:	4b69      	ldr	r3, [pc, #420]	; (800e9f4 <HAL_I2C_Master_Seq_Receive_IT+0x1f2>)
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	08db      	lsrs	r3, r3, #3
 800e854:	4a68      	ldr	r2, [pc, #416]	; (800e9f8 <HAL_I2C_Master_Seq_Receive_IT+0x1f6>)
 800e856:	fba2 2303 	umull	r2, r3, r2, r3
 800e85a:	0a1a      	lsrs	r2, r3, #8
 800e85c:	4613      	mov	r3, r2
 800e85e:	009b      	lsls	r3, r3, #2
 800e860:	4413      	add	r3, r2
 800e862:	009a      	lsls	r2, r3, #2
 800e864:	4413      	add	r3, r2
 800e866:	617b      	str	r3, [r7, #20]
      do
      {
        count--;
 800e868:	697b      	ldr	r3, [r7, #20]
 800e86a:	3b01      	subs	r3, #1
 800e86c:	617b      	str	r3, [r7, #20]
        if (count == 0U)
 800e86e:	697b      	ldr	r3, [r7, #20]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d116      	bne.n	800e8a2 <HAL_I2C_Master_Seq_Receive_IT+0xa0>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	2200      	movs	r2, #0
 800e878:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	2220      	movs	r2, #32
 800e87e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	2200      	movs	r2, #0
 800e886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e88e:	f043 0220 	orr.w	r2, r3, #32
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	2200      	movs	r2, #0
 800e89a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800e89e:	2301      	movs	r3, #1
 800e8a0:	e0a2      	b.n	800e9e8 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	699b      	ldr	r3, [r3, #24]
 800e8a8:	f003 0302 	and.w	r3, r3, #2
 800e8ac:	2b02      	cmp	r3, #2
 800e8ae:	d0db      	beq.n	800e868 <HAL_I2C_Master_Seq_Receive_IT+0x66>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e8b6:	2b01      	cmp	r3, #1
 800e8b8:	d101      	bne.n	800e8be <HAL_I2C_Master_Seq_Receive_IT+0xbc>
 800e8ba:	2302      	movs	r3, #2
 800e8bc:	e094      	b.n	800e9e8 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	2201      	movs	r2, #1
 800e8c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	f003 0301 	and.w	r3, r3, #1
 800e8d0:	2b01      	cmp	r3, #1
 800e8d2:	d007      	beq.n	800e8e4 <HAL_I2C_Master_Seq_Receive_IT+0xe2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	681a      	ldr	r2, [r3, #0]
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	f042 0201 	orr.w	r2, r2, #1
 800e8e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	681a      	ldr	r2, [r3, #0]
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e8f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2222      	movs	r2, #34	; 0x22
 800e8f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	2210      	movs	r2, #16
 800e900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	2200      	movs	r2, #0
 800e908:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	687a      	ldr	r2, [r7, #4]
 800e90e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	893a      	ldrh	r2, [r7, #8]
 800e914:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e91a:	b29a      	uxth	r2, r3
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e924:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800e926:	897a      	ldrh	r2, [r7, #10]
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e930:	61bb      	str	r3, [r7, #24]

    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e936:	b29b      	uxth	r3, r3
 800e938:	2b02      	cmp	r3, #2
 800e93a:	d126      	bne.n	800e98a <HAL_I2C_Master_Seq_Receive_IT+0x188>
 800e93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e93e:	2b20      	cmp	r3, #32
 800e940:	d002      	beq.n	800e948 <HAL_I2C_Master_Seq_Receive_IT+0x146>
 800e942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e944:	2b10      	cmp	r3, #16
 800e946:	d120      	bne.n	800e98a <HAL_I2C_Master_Seq_Receive_IT+0x188>
    {
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800e948:	69bb      	ldr	r3, [r7, #24]
 800e94a:	2b12      	cmp	r3, #18
 800e94c:	d114      	bne.n	800e978 <HAL_I2C_Master_Seq_Receive_IT+0x176>
      {
        /* Disable Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	681a      	ldr	r2, [r3, #0]
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e95c:	601a      	str	r2, [r3, #0]

        /* Enable Pos */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	681a      	ldr	r2, [r3, #0]
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e96c:	601a      	str	r2, [r3, #0]

        /* Remove Enabling of IT_BUF, mean RXNE treatment, treat the 2 bytes through BTF */
        enableIT &= ~I2C_IT_BUF;
 800e96e:	69fb      	ldr	r3, [r7, #28]
 800e970:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e974:	61fb      	str	r3, [r7, #28]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800e976:	e010      	b.n	800e99a <HAL_I2C_Master_Seq_Receive_IT+0x198>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	681a      	ldr	r2, [r3, #0]
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e986:	601a      	str	r2, [r3, #0]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800e988:	e007      	b.n	800e99a <HAL_I2C_Master_Seq_Receive_IT+0x198>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	681a      	ldr	r2, [r3, #0]
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e998:	601a      	str	r2, [r3, #0]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800e99a:	69bb      	ldr	r3, [r7, #24]
 800e99c:	2b12      	cmp	r3, #18
 800e99e:	d10c      	bne.n	800e9ba <HAL_I2C_Master_Seq_Receive_IT+0x1b8>
 800e9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9a2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800e9a6:	d003      	beq.n	800e9b0 <HAL_I2C_Master_Seq_Receive_IT+0x1ae>
 800e9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9aa:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800e9ae:	d101      	bne.n	800e9b4 <HAL_I2C_Master_Seq_Receive_IT+0x1b2>
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	e000      	b.n	800e9b6 <HAL_I2C_Master_Seq_Receive_IT+0x1b4>
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	2b01      	cmp	r3, #1
 800e9b8:	d107      	bne.n	800e9ca <HAL_I2C_Master_Seq_Receive_IT+0x1c8>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	681a      	ldr	r2, [r3, #0]
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e9c8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable interrupts */
    __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	6859      	ldr	r1, [r3, #4]
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	69fa      	ldr	r2, [r7, #28]
 800e9de:	430a      	orrs	r2, r1
 800e9e0:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	e000      	b.n	800e9e8 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
  }
  else
  {
    return HAL_BUSY;
 800e9e6:	2302      	movs	r3, #2
  }
}
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	3724      	adds	r7, #36	; 0x24
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f2:	4770      	bx	lr
 800e9f4:	20000058 	.word	0x20000058
 800e9f8:	14f8b589 	.word	0x14f8b589

0800e9fc <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b088      	sub	sp, #32
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	60f8      	str	r0, [r7, #12]
 800ea04:	607a      	str	r2, [r7, #4]
 800ea06:	461a      	mov	r2, r3
 800ea08:	460b      	mov	r3, r1
 800ea0a:	817b      	strh	r3, [r7, #10]
 800ea0c:	4613      	mov	r3, r2
 800ea0e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800ea10:	2300      	movs	r3, #0
 800ea12:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800ea14:	2300      	movs	r3, #0
 800ea16:	613b      	str	r3, [r7, #16]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ea18:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800ea1c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ea24:	b2db      	uxtb	r3, r3
 800ea26:	2b20      	cmp	r3, #32
 800ea28:	f040 8199 	bne.w	800ed5e <HAL_I2C_Master_Seq_Receive_DMA+0x362>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ea36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ea3a:	d005      	beq.n	800ea48 <HAL_I2C_Master_Seq_Receive_DMA+0x4c>
 800ea3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea3e:	2b08      	cmp	r3, #8
 800ea40:	d002      	beq.n	800ea48 <HAL_I2C_Master_Seq_Receive_DMA+0x4c>
 800ea42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea44:	2b01      	cmp	r3, #1
 800ea46:	d130      	bne.n	800eaaa <HAL_I2C_Master_Seq_Receive_DMA+0xae>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800ea48:	4b8f      	ldr	r3, [pc, #572]	; (800ec88 <HAL_I2C_Master_Seq_Receive_DMA+0x28c>)
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	08db      	lsrs	r3, r3, #3
 800ea4e:	4a8f      	ldr	r2, [pc, #572]	; (800ec8c <HAL_I2C_Master_Seq_Receive_DMA+0x290>)
 800ea50:	fba2 2303 	umull	r2, r3, r2, r3
 800ea54:	0a1a      	lsrs	r2, r3, #8
 800ea56:	4613      	mov	r3, r2
 800ea58:	009b      	lsls	r3, r3, #2
 800ea5a:	4413      	add	r3, r2
 800ea5c:	009a      	lsls	r2, r3, #2
 800ea5e:	4413      	add	r3, r2
 800ea60:	613b      	str	r3, [r7, #16]
      do
      {
        count--;
 800ea62:	693b      	ldr	r3, [r7, #16]
 800ea64:	3b01      	subs	r3, #1
 800ea66:	613b      	str	r3, [r7, #16]
        if (count == 0U)
 800ea68:	693b      	ldr	r3, [r7, #16]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d116      	bne.n	800ea9c <HAL_I2C_Master_Seq_Receive_DMA+0xa0>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	2200      	movs	r2, #0
 800ea72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	2220      	movs	r2, #32
 800ea78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	2200      	movs	r2, #0
 800ea80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea88:	f043 0220 	orr.w	r2, r3, #32
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	2200      	movs	r2, #0
 800ea94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800ea98:	2301      	movs	r3, #1
 800ea9a:	e161      	b.n	800ed60 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	699b      	ldr	r3, [r3, #24]
 800eaa2:	f003 0302 	and.w	r3, r3, #2
 800eaa6:	2b02      	cmp	r3, #2
 800eaa8:	d0db      	beq.n	800ea62 <HAL_I2C_Master_Seq_Receive_DMA+0x66>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800eab0:	2b01      	cmp	r3, #1
 800eab2:	d101      	bne.n	800eab8 <HAL_I2C_Master_Seq_Receive_DMA+0xbc>
 800eab4:	2302      	movs	r3, #2
 800eab6:	e153      	b.n	800ed60 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	2201      	movs	r2, #1
 800eabc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	f003 0301 	and.w	r3, r3, #1
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	d007      	beq.n	800eade <HAL_I2C_Master_Seq_Receive_DMA+0xe2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	681a      	ldr	r2, [r3, #0]
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	f042 0201 	orr.w	r2, r2, #1
 800eadc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	681a      	ldr	r2, [r3, #0]
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800eaec:	601a      	str	r2, [r3, #0]

    /* Clear Last DMA bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	685a      	ldr	r2, [r3, #4]
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800eafc:	605a      	str	r2, [r3, #4]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	2222      	movs	r2, #34	; 0x22
 800eb02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	2210      	movs	r2, #16
 800eb0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	2200      	movs	r2, #0
 800eb12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	687a      	ldr	r2, [r7, #4]
 800eb18:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	893a      	ldrh	r2, [r7, #8]
 800eb1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800eb24:	b29a      	uxth	r2, r3
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eb2e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800eb30:	897a      	ldrh	r2, [r7, #10]
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb3a:	617b      	str	r3, [r7, #20]

    if (hi2c->XferSize > 0U)
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	f000 80de 	beq.w	800ed02 <HAL_I2C_Master_Seq_Receive_DMA+0x306>
    {
      if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800eb4a:	b29b      	uxth	r3, r3
 800eb4c:	2b02      	cmp	r3, #2
 800eb4e:	d12a      	bne.n	800eba6 <HAL_I2C_Master_Seq_Receive_DMA+0x1aa>
 800eb50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb52:	2b20      	cmp	r3, #32
 800eb54:	d002      	beq.n	800eb5c <HAL_I2C_Master_Seq_Receive_DMA+0x160>
 800eb56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb58:	2b10      	cmp	r3, #16
 800eb5a:	d124      	bne.n	800eba6 <HAL_I2C_Master_Seq_Receive_DMA+0x1aa>
      {
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	2b12      	cmp	r3, #18
 800eb60:	d118      	bne.n	800eb94 <HAL_I2C_Master_Seq_Receive_DMA+0x198>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	681a      	ldr	r2, [r3, #0]
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800eb70:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	681a      	ldr	r2, [r3, #0]
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eb80:	601a      	str	r2, [r3, #0]

          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	685a      	ldr	r2, [r3, #4]
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800eb90:	605a      	str	r2, [r3, #4]
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800eb92:	e022      	b.n	800ebda <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	681a      	ldr	r2, [r3, #0]
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800eba2:	601a      	str	r2, [r3, #0]
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800eba4:	e019      	b.n	800ebda <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	681a      	ldr	r2, [r3, #0]
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ebb4:	601a      	str	r2, [r3, #0]

        if ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 800ebb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebb8:	2b20      	cmp	r3, #32
 800ebba:	d006      	beq.n	800ebca <HAL_I2C_Master_Seq_Receive_DMA+0x1ce>
 800ebbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebbe:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800ebc2:	d002      	beq.n	800ebca <HAL_I2C_Master_Seq_Receive_DMA+0x1ce>
 800ebc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebc6:	2b10      	cmp	r3, #16
 800ebc8:	d107      	bne.n	800ebda <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	685a      	ldr	r2, [r3, #4]
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ebd8:	605a      	str	r2, [r3, #4]
        }
      }
      if (hi2c->hdmarx != NULL)
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d022      	beq.n	800ec28 <HAL_I2C_Master_Seq_Receive_DMA+0x22c>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebe6:	4a2a      	ldr	r2, [pc, #168]	; (800ec90 <HAL_I2C_Master_Seq_Receive_DMA+0x294>)
 800ebe8:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebee:	4a29      	ldr	r2, [pc, #164]	; (800ec94 <HAL_I2C_Master_Seq_Receive_DMA+0x298>)
 800ebf0:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebfe:	2200      	movs	r2, #0
 800ec00:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	3310      	adds	r3, #16
 800ec0c:	4619      	mov	r1, r3
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec12:	461a      	mov	r2, r3
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ec18:	f7f9 fbfb 	bl	8008412 <HAL_DMA_Start_IT>
 800ec1c:	4603      	mov	r3, r0
 800ec1e:	76fb      	strb	r3, [r7, #27]
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }
      if (dmaxferstatus == HAL_OK)
 800ec20:	7efb      	ldrb	r3, [r7, #27]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d159      	bne.n	800ecda <HAL_I2C_Master_Seq_Receive_DMA+0x2de>
 800ec26:	e013      	b.n	800ec50 <HAL_I2C_Master_Seq_Receive_DMA+0x254>
        hi2c->State     = HAL_I2C_STATE_READY;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	2220      	movs	r2, #32
 800ec2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	2200      	movs	r2, #0
 800ec34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec3c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2200      	movs	r2, #0
 800ec48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	e087      	b.n	800ed60 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
      {
        /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
        /* Mean Previous state is same as current state */
        if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800ec50:	697b      	ldr	r3, [r7, #20]
 800ec52:	2b12      	cmp	r3, #18
 800ec54:	d10c      	bne.n	800ec70 <HAL_I2C_Master_Seq_Receive_DMA+0x274>
 800ec56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec58:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800ec5c:	d003      	beq.n	800ec66 <HAL_I2C_Master_Seq_Receive_DMA+0x26a>
 800ec5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec60:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800ec64:	d101      	bne.n	800ec6a <HAL_I2C_Master_Seq_Receive_DMA+0x26e>
 800ec66:	2301      	movs	r3, #1
 800ec68:	e000      	b.n	800ec6c <HAL_I2C_Master_Seq_Receive_DMA+0x270>
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	2b01      	cmp	r3, #1
 800ec6e:	d113      	bne.n	800ec98 <HAL_I2C_Master_Seq_Receive_DMA+0x29c>
        {
          /* Generate Start */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	681a      	ldr	r2, [r3, #0]
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ec7e:	601a      	str	r2, [r3, #0]

          /* Update interrupt for only EVT and ERR */
          enableIT = (I2C_IT_EVT | I2C_IT_ERR);
 800ec80:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ec84:	61fb      	str	r3, [r7, #28]
 800ec86:	e00a      	b.n	800ec9e <HAL_I2C_Master_Seq_Receive_DMA+0x2a2>
 800ec88:	20000058 	.word	0x20000058
 800ec8c:	14f8b589 	.word	0x14f8b589
 800ec90:	08011345 	.word	0x08011345
 800ec94:	080114ef 	.word	0x080114ef
        }
        else
        {
          /* Update interrupt for only ERR */
          enableIT = I2C_IT_ERR;
 800ec98:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ec9c:	61fb      	str	r3, [r7, #28]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	2200      	movs	r2, #0
 800eca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* If XferOptions is not associated to a new frame, mean no start bit is request, enable directly the DMA request */
        /* In other cases, DMA request is enabled after Slave address treatment in IRQHandler */
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 800eca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eca8:	2b04      	cmp	r3, #4
 800ecaa:	d005      	beq.n	800ecb8 <HAL_I2C_Master_Seq_Receive_DMA+0x2bc>
 800ecac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecae:	2b20      	cmp	r3, #32
 800ecb0:	d002      	beq.n	800ecb8 <HAL_I2C_Master_Seq_Receive_DMA+0x2bc>
 800ecb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecb4:	2b10      	cmp	r3, #16
 800ecb6:	d107      	bne.n	800ecc8 <HAL_I2C_Master_Seq_Receive_DMA+0x2cc>
        {
          /* Enable DMA Request */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	685a      	ldr	r2, [r3, #4]
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ecc6:	605a      	str	r2, [r3, #4]
        }

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	6859      	ldr	r1, [r3, #4]
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	69fa      	ldr	r2, [r7, #28]
 800ecd4:	430a      	orrs	r2, r1
 800ecd6:	605a      	str	r2, [r3, #4]
 800ecd8:	e03f      	b.n	800ed5a <HAL_I2C_Master_Seq_Receive_DMA+0x35e>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	2220      	movs	r2, #32
 800ecde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	2200      	movs	r2, #0
 800ece6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecee:	f043 0210 	orr.w	r2, r3, #16
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800ecfe:	2301      	movs	r3, #1
 800ed00:	e02e      	b.n	800ed60 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	681a      	ldr	r2, [r3, #0]
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ed10:	601a      	str	r2, [r3, #0]

      /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
      /* Mean Previous state is same as current state */
      if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	2b12      	cmp	r3, #18
 800ed16:	d10c      	bne.n	800ed32 <HAL_I2C_Master_Seq_Receive_DMA+0x336>
 800ed18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed1a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800ed1e:	d003      	beq.n	800ed28 <HAL_I2C_Master_Seq_Receive_DMA+0x32c>
 800ed20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed22:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800ed26:	d101      	bne.n	800ed2c <HAL_I2C_Master_Seq_Receive_DMA+0x330>
 800ed28:	2301      	movs	r3, #1
 800ed2a:	e000      	b.n	800ed2e <HAL_I2C_Master_Seq_Receive_DMA+0x332>
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	2b01      	cmp	r3, #1
 800ed30:	d107      	bne.n	800ed42 <HAL_I2C_Master_Seq_Receive_DMA+0x346>
      {
        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	681a      	ldr	r2, [r3, #0]
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ed40:	601a      	str	r2, [r3, #0]
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	2200      	movs	r2, #0
 800ed46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable interrupts */
      __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	6859      	ldr	r1, [r3, #4]
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	69fa      	ldr	r2, [r7, #28]
 800ed56:	430a      	orrs	r2, r1
 800ed58:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	e000      	b.n	800ed60 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
  }
  else
  {
    return HAL_BUSY;
 800ed5e:	2302      	movs	r3, #2
  }
}
 800ed60:	4618      	mov	r0, r3
 800ed62:	3720      	adds	r7, #32
 800ed64:	46bd      	mov	sp, r7
 800ed66:	bd80      	pop	{r7, pc}

0800ed68 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800ed68:	b480      	push	{r7}
 800ed6a:	b087      	sub	sp, #28
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	60f8      	str	r0, [r7, #12]
 800ed70:	60b9      	str	r1, [r7, #8]
 800ed72:	603b      	str	r3, [r7, #0]
 800ed74:	4613      	mov	r3, r2
 800ed76:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ed7e:	b2db      	uxtb	r3, r3
 800ed80:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800ed84:	2b28      	cmp	r3, #40	; 0x28
 800ed86:	d15b      	bne.n	800ee40 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ed88:	68bb      	ldr	r3, [r7, #8]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d002      	beq.n	800ed94 <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 800ed8e:	88fb      	ldrh	r3, [r7, #6]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d101      	bne.n	800ed98 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 800ed94:	2301      	movs	r3, #1
 800ed96:	e054      	b.n	800ee42 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed9e:	2b01      	cmp	r3, #1
 800eda0:	d101      	bne.n	800eda6 <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 800eda2:	2302      	movs	r3, #2
 800eda4:	e04d      	b.n	800ee42 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	2201      	movs	r2, #1
 800edaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	f003 0301 	and.w	r3, r3, #1
 800edb8:	2b01      	cmp	r3, #1
 800edba:	d007      	beq.n	800edcc <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	681a      	ldr	r2, [r3, #0]
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f042 0201 	orr.w	r2, r2, #1
 800edca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	681a      	ldr	r2, [r3, #0]
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800edda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	2229      	movs	r2, #41	; 0x29
 800ede0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	2220      	movs	r2, #32
 800ede8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	2200      	movs	r2, #0
 800edf0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	68ba      	ldr	r2, [r7, #8]
 800edf6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	88fa      	ldrh	r2, [r7, #6]
 800edfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ee02:	b29a      	uxth	r2, r3
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	683a      	ldr	r2, [r7, #0]
 800ee0c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ee0e:	2300      	movs	r3, #0
 800ee10:	617b      	str	r3, [r7, #20]
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	695b      	ldr	r3, [r3, #20]
 800ee18:	617b      	str	r3, [r7, #20]
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	699b      	ldr	r3, [r3, #24]
 800ee20:	617b      	str	r3, [r7, #20]
 800ee22:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	2200      	movs	r2, #0
 800ee28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	685a      	ldr	r2, [r3, #4]
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800ee3a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	e000      	b.n	800ee42 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800ee40:	2302      	movs	r3, #2
  }
}
 800ee42:	4618      	mov	r0, r3
 800ee44:	371c      	adds	r7, #28
 800ee46:	46bd      	mov	sp, r7
 800ee48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4c:	4770      	bx	lr

0800ee4e <HAL_I2C_Slave_Seq_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800ee4e:	b580      	push	{r7, lr}
 800ee50:	b086      	sub	sp, #24
 800ee52:	af00      	add	r7, sp, #0
 800ee54:	60f8      	str	r0, [r7, #12]
 800ee56:	60b9      	str	r1, [r7, #8]
 800ee58:	603b      	str	r3, [r7, #0]
 800ee5a:	4613      	mov	r3, r2
 800ee5c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ee64:	b2db      	uxtb	r3, r3
 800ee66:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800ee6a:	2b28      	cmp	r3, #40	; 0x28
 800ee6c:	f040 811e 	bne.w	800f0ac <HAL_I2C_Slave_Seq_Transmit_DMA+0x25e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee70:	68bb      	ldr	r3, [r7, #8]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d002      	beq.n	800ee7c <HAL_I2C_Slave_Seq_Transmit_DMA+0x2e>
 800ee76:	88fb      	ldrh	r3, [r7, #6]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d101      	bne.n	800ee80 <HAL_I2C_Slave_Seq_Transmit_DMA+0x32>
    {
      return  HAL_ERROR;
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e116      	b.n	800f0ae <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ee86:	2b01      	cmp	r3, #1
 800ee88:	d101      	bne.n	800ee8e <HAL_I2C_Slave_Seq_Transmit_DMA+0x40>
 800ee8a:	2302      	movs	r3, #2
 800ee8c:	e10f      	b.n	800f0ae <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	2201      	movs	r2, #1
 800ee92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	685a      	ldr	r2, [r3, #4]
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800eea4:	605a      	str	r2, [r3, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eeac:	b2db      	uxtb	r3, r3
 800eeae:	2b2a      	cmp	r3, #42	; 0x2a
 800eeb0:	d127      	bne.n	800ef02 <HAL_I2C_Slave_Seq_Transmit_DMA+0xb4>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	685b      	ldr	r3, [r3, #4]
 800eeb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eebc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eec0:	d14c      	bne.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d048      	beq.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
        {
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	685a      	ldr	r2, [r3, #4]
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800eed8:	605a      	str	r2, [r3, #4]

          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eede:	4a76      	ldr	r2, [pc, #472]	; (800f0b8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x26a>)
 800eee0:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eee6:	4618      	mov	r0, r3
 800eee8:	f7f9 fb5b 	bl	80085a2 <HAL_DMA_Abort_IT>
 800eeec:	4603      	mov	r3, r0
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d034      	beq.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eef8:	68fa      	ldr	r2, [r7, #12]
 800eefa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800eefc:	4610      	mov	r0, r2
 800eefe:	4798      	blx	r3
 800ef00:	e02c      	b.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ef08:	b2db      	uxtb	r3, r3
 800ef0a:	2b29      	cmp	r3, #41	; 0x29
 800ef0c:	d126      	bne.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	685b      	ldr	r3, [r3, #4]
 800ef14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ef18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef1c:	d11e      	bne.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
      {
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	685a      	ldr	r2, [r3, #4]
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ef2c:	605a      	str	r2, [r3, #4]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d012      	beq.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef3a:	4a5f      	ldr	r2, [pc, #380]	; (800f0b8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x26a>)
 800ef3c:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef42:	4618      	mov	r0, r3
 800ef44:	f7f9 fb2d 	bl	80085a2 <HAL_DMA_Abort_IT>
 800ef48:	4603      	mov	r3, r0
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d006      	beq.n	800ef5c <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ef54:	68fa      	ldr	r2, [r7, #12]
 800ef56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ef58:	4610      	mov	r0, r2
 800ef5a:	4798      	blx	r3
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	f003 0301 	and.w	r3, r3, #1
 800ef66:	2b01      	cmp	r3, #1
 800ef68:	d007      	beq.n	800ef7a <HAL_I2C_Slave_Seq_Transmit_DMA+0x12c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	681a      	ldr	r2, [r3, #0]
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f042 0201 	orr.w	r2, r2, #1
 800ef78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	681a      	ldr	r2, [r3, #0]
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ef88:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	2229      	movs	r2, #41	; 0x29
 800ef8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	2220      	movs	r2, #32
 800ef96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	2200      	movs	r2, #0
 800ef9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	68ba      	ldr	r2, [r7, #8]
 800efa4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	88fa      	ldrh	r2, [r7, #6]
 800efaa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800efb0:	b29a      	uxth	r2, r3
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	683a      	ldr	r2, [r7, #0]
 800efba:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmatx != NULL)
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d022      	beq.n	800f00a <HAL_I2C_Slave_Seq_Transmit_DMA+0x1bc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efc8:	4a3c      	ldr	r2, [pc, #240]	; (800f0bc <HAL_I2C_Slave_Seq_Transmit_DMA+0x26e>)
 800efca:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efd0:	4a3b      	ldr	r2, [pc, #236]	; (800f0c0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x272>)
 800efd2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efd8:	2200      	movs	r2, #0
 800efda:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efe0:	2200      	movs	r2, #0
 800efe2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efec:	4619      	mov	r1, r3
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	3310      	adds	r3, #16
 800eff4:	461a      	mov	r2, r3
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800effa:	f7f9 fa0a 	bl	8008412 <HAL_DMA_Start_IT>
 800effe:	4603      	mov	r3, r0
 800f000:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800f002:	7dfb      	ldrb	r3, [r7, #23]
 800f004:	2b00      	cmp	r3, #0
 800f006:	d13d      	bne.n	800f084 <HAL_I2C_Slave_Seq_Transmit_DMA+0x236>
 800f008:	e013      	b.n	800f032 <HAL_I2C_Slave_Seq_Transmit_DMA+0x1e4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	2228      	movs	r2, #40	; 0x28
 800f00e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	2200      	movs	r2, #0
 800f016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f01e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	2200      	movs	r2, #0
 800f02a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800f02e:	2301      	movs	r3, #1
 800f030:	e03d      	b.n	800f0ae <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	681a      	ldr	r2, [r3, #0]
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f040:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f042:	2300      	movs	r3, #0
 800f044:	613b      	str	r3, [r7, #16]
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	695b      	ldr	r3, [r3, #20]
 800f04c:	613b      	str	r3, [r7, #16]
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	699b      	ldr	r3, [r3, #24]
 800f054:	613b      	str	r3, [r7, #16]
 800f056:	693b      	ldr	r3, [r7, #16]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2200      	movs	r2, #0
 800f05c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	685a      	ldr	r2, [r3, #4]
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800f06e:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	685a      	ldr	r2, [r3, #4]
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f07e:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800f080:	2300      	movs	r3, #0
 800f082:	e014      	b.n	800f0ae <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	2220      	movs	r2, #32
 800f088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	2200      	movs	r2, #0
 800f090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f098:	f043 0210 	orr.w	r2, r3, #16
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	2200      	movs	r2, #0
 800f0a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	e000      	b.n	800f0ae <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }
  }
  else
  {
    return HAL_BUSY;
 800f0ac:	2302      	movs	r3, #2
  }
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	3718      	adds	r7, #24
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}
 800f0b6:	bf00      	nop
 800f0b8:	08011569 	.word	0x08011569
 800f0bc:	08011345 	.word	0x08011345
 800f0c0:	080114ef 	.word	0x080114ef

0800f0c4 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b087      	sub	sp, #28
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	60f8      	str	r0, [r7, #12]
 800f0cc:	60b9      	str	r1, [r7, #8]
 800f0ce:	603b      	str	r3, [r7, #0]
 800f0d0:	4613      	mov	r3, r2
 800f0d2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f0da:	b2db      	uxtb	r3, r3
 800f0dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800f0e0:	2b28      	cmp	r3, #40	; 0x28
 800f0e2:	d15b      	bne.n	800f19c <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 800f0e4:	68bb      	ldr	r3, [r7, #8]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d002      	beq.n	800f0f0 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 800f0ea:	88fb      	ldrh	r3, [r7, #6]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d101      	bne.n	800f0f4 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	e054      	b.n	800f19e <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f0fa:	2b01      	cmp	r3, #1
 800f0fc:	d101      	bne.n	800f102 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 800f0fe:	2302      	movs	r3, #2
 800f100:	e04d      	b.n	800f19e <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	2201      	movs	r2, #1
 800f106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	f003 0301 	and.w	r3, r3, #1
 800f114:	2b01      	cmp	r3, #1
 800f116:	d007      	beq.n	800f128 <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	681a      	ldr	r2, [r3, #0]
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	f042 0201 	orr.w	r2, r2, #1
 800f126:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	681a      	ldr	r2, [r3, #0]
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f136:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	222a      	movs	r2, #42	; 0x2a
 800f13c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	2220      	movs	r2, #32
 800f144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	2200      	movs	r2, #0
 800f14c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	68ba      	ldr	r2, [r7, #8]
 800f152:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	88fa      	ldrh	r2, [r7, #6]
 800f158:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f15e:	b29a      	uxth	r2, r3
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	683a      	ldr	r2, [r7, #0]
 800f168:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f16a:	2300      	movs	r3, #0
 800f16c:	617b      	str	r3, [r7, #20]
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	695b      	ldr	r3, [r3, #20]
 800f174:	617b      	str	r3, [r7, #20]
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	699b      	ldr	r3, [r3, #24]
 800f17c:	617b      	str	r3, [r7, #20]
 800f17e:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	2200      	movs	r2, #0
 800f184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	685a      	ldr	r2, [r3, #4]
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800f196:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800f198:	2300      	movs	r3, #0
 800f19a:	e000      	b.n	800f19e <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800f19c:	2302      	movs	r3, #2
  }
}
 800f19e:	4618      	mov	r0, r3
 800f1a0:	371c      	adds	r7, #28
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a8:	4770      	bx	lr

0800f1aa <HAL_I2C_Slave_Seq_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800f1aa:	b580      	push	{r7, lr}
 800f1ac:	b086      	sub	sp, #24
 800f1ae:	af00      	add	r7, sp, #0
 800f1b0:	60f8      	str	r0, [r7, #12]
 800f1b2:	60b9      	str	r1, [r7, #8]
 800f1b4:	603b      	str	r3, [r7, #0]
 800f1b6:	4613      	mov	r3, r2
 800f1b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f1c0:	b2db      	uxtb	r3, r3
 800f1c2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800f1c6:	2b28      	cmp	r3, #40	; 0x28
 800f1c8:	f040 811e 	bne.w	800f408 <HAL_I2C_Slave_Seq_Receive_DMA+0x25e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f1cc:	68bb      	ldr	r3, [r7, #8]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d002      	beq.n	800f1d8 <HAL_I2C_Slave_Seq_Receive_DMA+0x2e>
 800f1d2:	88fb      	ldrh	r3, [r7, #6]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d101      	bne.n	800f1dc <HAL_I2C_Slave_Seq_Receive_DMA+0x32>
    {
      return  HAL_ERROR;
 800f1d8:	2301      	movs	r3, #1
 800f1da:	e116      	b.n	800f40a <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f1e2:	2b01      	cmp	r3, #1
 800f1e4:	d101      	bne.n	800f1ea <HAL_I2C_Slave_Seq_Receive_DMA+0x40>
 800f1e6:	2302      	movs	r3, #2
 800f1e8:	e10f      	b.n	800f40a <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	2201      	movs	r2, #1
 800f1ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	685a      	ldr	r2, [r3, #4]
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800f200:	605a      	str	r2, [r3, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f208:	b2db      	uxtb	r3, r3
 800f20a:	2b2a      	cmp	r3, #42	; 0x2a
 800f20c:	d127      	bne.n	800f25e <HAL_I2C_Slave_Seq_Receive_DMA+0xb4>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	685b      	ldr	r3, [r3, #4]
 800f214:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f218:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f21c:	d14c      	bne.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f222:	2b00      	cmp	r3, #0
 800f224:	d048      	beq.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
        {
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	685a      	ldr	r2, [r3, #4]
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f234:	605a      	str	r2, [r3, #4]

          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f23a:	4a76      	ldr	r2, [pc, #472]	; (800f414 <HAL_I2C_Slave_Seq_Receive_DMA+0x26a>)
 800f23c:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f242:	4618      	mov	r0, r3
 800f244:	f7f9 f9ad 	bl	80085a2 <HAL_DMA_Abort_IT>
 800f248:	4603      	mov	r3, r0
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d034      	beq.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f254:	68fa      	ldr	r2, [r7, #12]
 800f256:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800f258:	4610      	mov	r0, r2
 800f25a:	4798      	blx	r3
 800f25c:	e02c      	b.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f264:	b2db      	uxtb	r3, r3
 800f266:	2b29      	cmp	r3, #41	; 0x29
 800f268:	d126      	bne.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	685b      	ldr	r3, [r3, #4]
 800f270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f274:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f278:	d11e      	bne.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
      {
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	685a      	ldr	r2, [r3, #4]
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f288:	605a      	str	r2, [r3, #4]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d012      	beq.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f296:	4a5f      	ldr	r2, [pc, #380]	; (800f414 <HAL_I2C_Slave_Seq_Receive_DMA+0x26a>)
 800f298:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f29e:	4618      	mov	r0, r3
 800f2a0:	f7f9 f97f 	bl	80085a2 <HAL_DMA_Abort_IT>
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d006      	beq.n	800f2b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2b0:	68fa      	ldr	r2, [r7, #12]
 800f2b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800f2b4:	4610      	mov	r0, r2
 800f2b6:	4798      	blx	r3
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	f003 0301 	and.w	r3, r3, #1
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	d007      	beq.n	800f2d6 <HAL_I2C_Slave_Seq_Receive_DMA+0x12c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	681a      	ldr	r2, [r3, #0]
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	f042 0201 	orr.w	r2, r2, #1
 800f2d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	681a      	ldr	r2, [r3, #0]
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f2e4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	222a      	movs	r2, #42	; 0x2a
 800f2ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	2220      	movs	r2, #32
 800f2f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	68ba      	ldr	r2, [r7, #8]
 800f300:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	88fa      	ldrh	r2, [r7, #6]
 800f306:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f30c:	b29a      	uxth	r2, r3
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	683a      	ldr	r2, [r7, #0]
 800f316:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmarx != NULL)
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d022      	beq.n	800f366 <HAL_I2C_Slave_Seq_Receive_DMA+0x1bc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f324:	4a3c      	ldr	r2, [pc, #240]	; (800f418 <HAL_I2C_Slave_Seq_Receive_DMA+0x26e>)
 800f326:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f32c:	4a3b      	ldr	r2, [pc, #236]	; (800f41c <HAL_I2C_Slave_Seq_Receive_DMA+0x272>)
 800f32e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f334:	2200      	movs	r2, #0
 800f336:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f33c:	2200      	movs	r2, #0
 800f33e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	3310      	adds	r3, #16
 800f34a:	4619      	mov	r1, r3
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f350:	461a      	mov	r2, r3
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f356:	f7f9 f85c 	bl	8008412 <HAL_DMA_Start_IT>
 800f35a:	4603      	mov	r3, r0
 800f35c:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800f35e:	7dfb      	ldrb	r3, [r7, #23]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d13d      	bne.n	800f3e0 <HAL_I2C_Slave_Seq_Receive_DMA+0x236>
 800f364:	e013      	b.n	800f38e <HAL_I2C_Slave_Seq_Receive_DMA+0x1e4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	2228      	movs	r2, #40	; 0x28
 800f36a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	2200      	movs	r2, #0
 800f372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f37a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	2200      	movs	r2, #0
 800f386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800f38a:	2301      	movs	r3, #1
 800f38c:	e03d      	b.n	800f40a <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	681a      	ldr	r2, [r3, #0]
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f39c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f39e:	2300      	movs	r3, #0
 800f3a0:	613b      	str	r3, [r7, #16]
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	695b      	ldr	r3, [r3, #20]
 800f3a8:	613b      	str	r3, [r7, #16]
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	699b      	ldr	r3, [r3, #24]
 800f3b0:	613b      	str	r3, [r7, #16]
 800f3b2:	693b      	ldr	r3, [r7, #16]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	685a      	ldr	r2, [r3, #4]
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f3ca:	605a      	str	r2, [r3, #4]

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	685a      	ldr	r2, [r3, #4]
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800f3da:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800f3dc:	2300      	movs	r3, #0
 800f3de:	e014      	b.n	800f40a <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	2220      	movs	r2, #32
 800f3e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f3f4:	f043 0210 	orr.w	r2, r3, #16
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	2200      	movs	r2, #0
 800f400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800f404:	2301      	movs	r3, #1
 800f406:	e000      	b.n	800f40a <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }
  }
  else
  {
    return HAL_BUSY;
 800f408:	2302      	movs	r3, #2
  }
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	3718      	adds	r7, #24
 800f40e:	46bd      	mov	sp, r7
 800f410:	bd80      	pop	{r7, pc}
 800f412:	bf00      	nop
 800f414:	08011569 	.word	0x08011569
 800f418:	08011345 	.word	0x08011345
 800f41c:	080114ef 	.word	0x080114ef

0800f420 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800f420:	b480      	push	{r7}
 800f422:	b083      	sub	sp, #12
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f42e:	b2db      	uxtb	r3, r3
 800f430:	2b20      	cmp	r3, #32
 800f432:	d124      	bne.n	800f47e <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2228      	movs	r2, #40	; 0x28
 800f438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	f003 0301 	and.w	r3, r3, #1
 800f446:	2b01      	cmp	r3, #1
 800f448:	d007      	beq.n	800f45a <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	681a      	ldr	r2, [r3, #0]
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	f042 0201 	orr.w	r2, r2, #1
 800f458:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	681a      	ldr	r2, [r3, #0]
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f468:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	685a      	ldr	r2, [r3, #4]
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800f478:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800f47a:	2300      	movs	r3, #0
 800f47c:	e000      	b.n	800f480 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800f47e:	2302      	movs	r3, #2
  }
}
 800f480:	4618      	mov	r0, r3
 800f482:	370c      	adds	r7, #12
 800f484:	46bd      	mov	sp, r7
 800f486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48a:	4770      	bx	lr

0800f48c <HAL_I2C_DisableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800f48c:	b480      	push	{r7}
 800f48e:	b085      	sub	sp, #20
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp;

  /* Disable Address listen mode only if a transfer is not ongoing */
  if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f49a:	b2db      	uxtb	r3, r3
 800f49c:	2b28      	cmp	r3, #40	; 0x28
 800f49e:	d129      	bne.n	800f4f4 <HAL_I2C_DisableListen_IT+0x68>
  {
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f4a6:	b2db      	uxtb	r3, r3
 800f4a8:	f003 0303 	and.w	r3, r3, #3
 800f4ac:	60fb      	str	r3, [r7, #12]
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f4b4:	b2db      	uxtb	r3, r3
 800f4b6:	461a      	mov	r2, r3
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	431a      	orrs	r2, r3
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2220      	movs	r2, #32
 800f4c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	681a      	ldr	r2, [r3, #0]
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f4de:	601a      	str	r2, [r3, #0]

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	685a      	ldr	r2, [r3, #4]
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800f4ee:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	e000      	b.n	800f4f6 <HAL_I2C_DisableListen_IT+0x6a>
  }
  else
  {
    return HAL_BUSY;
 800f4f4:	2302      	movs	r3, #2
  }
}
 800f4f6:	4618      	mov	r0, r3
 800f4f8:	3714      	adds	r7, #20
 800f4fa:	46bd      	mov	sp, r7
 800f4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f500:	4770      	bx	lr

0800f502 <HAL_I2C_Master_Abort_IT>:
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shifted to the left before calling the interface
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
{
 800f502:	b580      	push	{r7, lr}
 800f504:	b084      	sub	sp, #16
 800f506:	af00      	add	r7, sp, #0
 800f508:	6078      	str	r0, [r7, #4]
 800f50a:	460b      	mov	r3, r1
 800f50c:	807b      	strh	r3, [r7, #2]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f514:	73fb      	strb	r3, [r7, #15]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(DevAddress);

  /* Abort Master transfer during Receive or Transmit process    */
  if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && (CurrentMode == HAL_I2C_MODE_MASTER))
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	699b      	ldr	r3, [r3, #24]
 800f51c:	f003 0302 	and.w	r3, r3, #2
 800f520:	2b02      	cmp	r3, #2
 800f522:	d138      	bne.n	800f596 <HAL_I2C_Master_Abort_IT+0x94>
 800f524:	7bfb      	ldrb	r3, [r7, #15]
 800f526:	2b10      	cmp	r3, #16
 800f528:	d135      	bne.n	800f596 <HAL_I2C_Master_Abort_IT+0x94>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f530:	2b01      	cmp	r3, #1
 800f532:	d101      	bne.n	800f538 <HAL_I2C_Master_Abort_IT+0x36>
 800f534:	2302      	movs	r3, #2
 800f536:	e02f      	b.n	800f598 <HAL_I2C_Master_Abort_IT+0x96>
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2201      	movs	r2, #1
 800f53c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    hi2c->PreviousState = I2C_STATE_NONE;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2200      	movs	r2, #0
 800f544:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_ABORT;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2260      	movs	r2, #96	; 0x60
 800f54a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	681a      	ldr	r2, [r3, #0]
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f55c:	601a      	str	r2, [r3, #0]

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	681a      	ldr	r2, [r3, #0]
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f56c:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	2200      	movs	r2, #0
 800f572:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	685a      	ldr	r2, [r3, #4]
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800f582:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	2200      	movs	r2, #0
 800f588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800f58c:	6878      	ldr	r0, [r7, #4]
 800f58e:	f001 fad9 	bl	8010b44 <I2C_ITError>

    return HAL_OK;
 800f592:	2300      	movs	r3, #0
 800f594:	e000      	b.n	800f598 <HAL_I2C_Master_Abort_IT+0x96>
  else
  {
    /* Wrong usage of abort function */
    /* This function should be used only in case of abort monitored by master device */
    /* Or periphal is not in busy state, mean there is no active sequence to be abort */
    return HAL_ERROR;
 800f596:	2301      	movs	r3, #1
  }
}
 800f598:	4618      	mov	r0, r3
 800f59a:	3710      	adds	r7, #16
 800f59c:	46bd      	mov	sp, r7
 800f59e:	bd80      	pop	{r7, pc}

0800f5a0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b088      	sub	sp, #32
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	685b      	ldr	r3, [r3, #4]
 800f5b2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5b8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f5c0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f5c8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800f5ca:	7bfb      	ldrb	r3, [r7, #15]
 800f5cc:	2b10      	cmp	r3, #16
 800f5ce:	d003      	beq.n	800f5d8 <HAL_I2C_EV_IRQHandler+0x38>
 800f5d0:	7bfb      	ldrb	r3, [r7, #15]
 800f5d2:	2b40      	cmp	r3, #64	; 0x40
 800f5d4:	f040 80c1 	bne.w	800f75a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	699b      	ldr	r3, [r3, #24]
 800f5de:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	695b      	ldr	r3, [r3, #20]
 800f5e6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800f5e8:	69fb      	ldr	r3, [r7, #28]
 800f5ea:	f003 0301 	and.w	r3, r3, #1
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d10d      	bne.n	800f60e <HAL_I2C_EV_IRQHandler+0x6e>
 800f5f2:	693b      	ldr	r3, [r7, #16]
 800f5f4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800f5f8:	d003      	beq.n	800f602 <HAL_I2C_EV_IRQHandler+0x62>
 800f5fa:	693b      	ldr	r3, [r7, #16]
 800f5fc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800f600:	d101      	bne.n	800f606 <HAL_I2C_EV_IRQHandler+0x66>
 800f602:	2301      	movs	r3, #1
 800f604:	e000      	b.n	800f608 <HAL_I2C_EV_IRQHandler+0x68>
 800f606:	2300      	movs	r3, #0
 800f608:	2b01      	cmp	r3, #1
 800f60a:	f000 8132 	beq.w	800f872 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f60e:	69fb      	ldr	r3, [r7, #28]
 800f610:	f003 0301 	and.w	r3, r3, #1
 800f614:	2b00      	cmp	r3, #0
 800f616:	d00c      	beq.n	800f632 <HAL_I2C_EV_IRQHandler+0x92>
 800f618:	697b      	ldr	r3, [r7, #20]
 800f61a:	0a5b      	lsrs	r3, r3, #9
 800f61c:	f003 0301 	and.w	r3, r3, #1
 800f620:	2b00      	cmp	r3, #0
 800f622:	d006      	beq.n	800f632 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800f624:	6878      	ldr	r0, [r7, #4]
 800f626:	f002 fa94 	bl	8011b52 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f000 fda1 	bl	8010172 <I2C_Master_SB>
 800f630:	e092      	b.n	800f758 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f632:	69fb      	ldr	r3, [r7, #28]
 800f634:	08db      	lsrs	r3, r3, #3
 800f636:	f003 0301 	and.w	r3, r3, #1
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d009      	beq.n	800f652 <HAL_I2C_EV_IRQHandler+0xb2>
 800f63e:	697b      	ldr	r3, [r7, #20]
 800f640:	0a5b      	lsrs	r3, r3, #9
 800f642:	f003 0301 	and.w	r3, r3, #1
 800f646:	2b00      	cmp	r3, #0
 800f648:	d003      	beq.n	800f652 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f000 fe17 	bl	801027e <I2C_Master_ADD10>
 800f650:	e082      	b.n	800f758 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f652:	69fb      	ldr	r3, [r7, #28]
 800f654:	085b      	lsrs	r3, r3, #1
 800f656:	f003 0301 	and.w	r3, r3, #1
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d009      	beq.n	800f672 <HAL_I2C_EV_IRQHandler+0xd2>
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	0a5b      	lsrs	r3, r3, #9
 800f662:	f003 0301 	and.w	r3, r3, #1
 800f666:	2b00      	cmp	r3, #0
 800f668:	d003      	beq.n	800f672 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f000 fe31 	bl	80102d2 <I2C_Master_ADDR>
 800f670:	e072      	b.n	800f758 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800f672:	69bb      	ldr	r3, [r7, #24]
 800f674:	089b      	lsrs	r3, r3, #2
 800f676:	f003 0301 	and.w	r3, r3, #1
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d03b      	beq.n	800f6f6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	685b      	ldr	r3, [r3, #4]
 800f684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f68c:	f000 80f3 	beq.w	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800f690:	69fb      	ldr	r3, [r7, #28]
 800f692:	09db      	lsrs	r3, r3, #7
 800f694:	f003 0301 	and.w	r3, r3, #1
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d00f      	beq.n	800f6bc <HAL_I2C_EV_IRQHandler+0x11c>
 800f69c:	697b      	ldr	r3, [r7, #20]
 800f69e:	0a9b      	lsrs	r3, r3, #10
 800f6a0:	f003 0301 	and.w	r3, r3, #1
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d009      	beq.n	800f6bc <HAL_I2C_EV_IRQHandler+0x11c>
 800f6a8:	69fb      	ldr	r3, [r7, #28]
 800f6aa:	089b      	lsrs	r3, r3, #2
 800f6ac:	f003 0301 	and.w	r3, r3, #1
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d103      	bne.n	800f6bc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f000 fa1b 	bl	800faf0 <I2C_MasterTransmit_TXE>
 800f6ba:	e04d      	b.n	800f758 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f6bc:	69fb      	ldr	r3, [r7, #28]
 800f6be:	089b      	lsrs	r3, r3, #2
 800f6c0:	f003 0301 	and.w	r3, r3, #1
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	f000 80d6 	beq.w	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
 800f6ca:	697b      	ldr	r3, [r7, #20]
 800f6cc:	0a5b      	lsrs	r3, r3, #9
 800f6ce:	f003 0301 	and.w	r3, r3, #1
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	f000 80cf 	beq.w	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800f6d8:	7bbb      	ldrb	r3, [r7, #14]
 800f6da:	2b21      	cmp	r3, #33	; 0x21
 800f6dc:	d103      	bne.n	800f6e6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	f000 faa2 	bl	800fc28 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f6e4:	e0c7      	b.n	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800f6e6:	7bfb      	ldrb	r3, [r7, #15]
 800f6e8:	2b40      	cmp	r3, #64	; 0x40
 800f6ea:	f040 80c4 	bne.w	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f000 fb10 	bl	800fd14 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f6f4:	e0bf      	b.n	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	685b      	ldr	r3, [r3, #4]
 800f6fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f700:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f704:	f000 80b7 	beq.w	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800f708:	69fb      	ldr	r3, [r7, #28]
 800f70a:	099b      	lsrs	r3, r3, #6
 800f70c:	f003 0301 	and.w	r3, r3, #1
 800f710:	2b00      	cmp	r3, #0
 800f712:	d00f      	beq.n	800f734 <HAL_I2C_EV_IRQHandler+0x194>
 800f714:	697b      	ldr	r3, [r7, #20]
 800f716:	0a9b      	lsrs	r3, r3, #10
 800f718:	f003 0301 	and.w	r3, r3, #1
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d009      	beq.n	800f734 <HAL_I2C_EV_IRQHandler+0x194>
 800f720:	69fb      	ldr	r3, [r7, #28]
 800f722:	089b      	lsrs	r3, r3, #2
 800f724:	f003 0301 	and.w	r3, r3, #1
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d103      	bne.n	800f734 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800f72c:	6878      	ldr	r0, [r7, #4]
 800f72e:	f000 fb85 	bl	800fe3c <I2C_MasterReceive_RXNE>
 800f732:	e011      	b.n	800f758 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f734:	69fb      	ldr	r3, [r7, #28]
 800f736:	089b      	lsrs	r3, r3, #2
 800f738:	f003 0301 	and.w	r3, r3, #1
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	f000 809a 	beq.w	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
 800f742:	697b      	ldr	r3, [r7, #20]
 800f744:	0a5b      	lsrs	r3, r3, #9
 800f746:	f003 0301 	and.w	r3, r3, #1
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	f000 8093 	beq.w	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800f750:	6878      	ldr	r0, [r7, #4]
 800f752:	f000 fc24 	bl	800ff9e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f756:	e08e      	b.n	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
 800f758:	e08d      	b.n	800f876 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d004      	beq.n	800f76c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	695b      	ldr	r3, [r3, #20]
 800f768:	61fb      	str	r3, [r7, #28]
 800f76a:	e007      	b.n	800f77c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	699b      	ldr	r3, [r3, #24]
 800f772:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	695b      	ldr	r3, [r3, #20]
 800f77a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f77c:	69fb      	ldr	r3, [r7, #28]
 800f77e:	085b      	lsrs	r3, r3, #1
 800f780:	f003 0301 	and.w	r3, r3, #1
 800f784:	2b00      	cmp	r3, #0
 800f786:	d012      	beq.n	800f7ae <HAL_I2C_EV_IRQHandler+0x20e>
 800f788:	697b      	ldr	r3, [r7, #20]
 800f78a:	0a5b      	lsrs	r3, r3, #9
 800f78c:	f003 0301 	and.w	r3, r3, #1
 800f790:	2b00      	cmp	r3, #0
 800f792:	d00c      	beq.n	800f7ae <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d003      	beq.n	800f7a4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	699b      	ldr	r3, [r3, #24]
 800f7a2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800f7a4:	69b9      	ldr	r1, [r7, #24]
 800f7a6:	6878      	ldr	r0, [r7, #4]
 800f7a8:	f000 ffe2 	bl	8010770 <I2C_Slave_ADDR>
 800f7ac:	e066      	b.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f7ae:	69fb      	ldr	r3, [r7, #28]
 800f7b0:	091b      	lsrs	r3, r3, #4
 800f7b2:	f003 0301 	and.w	r3, r3, #1
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d009      	beq.n	800f7ce <HAL_I2C_EV_IRQHandler+0x22e>
 800f7ba:	697b      	ldr	r3, [r7, #20]
 800f7bc:	0a5b      	lsrs	r3, r3, #9
 800f7be:	f003 0301 	and.w	r3, r3, #1
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d003      	beq.n	800f7ce <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800f7c6:	6878      	ldr	r0, [r7, #4]
 800f7c8:	f001 f81c 	bl	8010804 <I2C_Slave_STOPF>
 800f7cc:	e056      	b.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800f7ce:	7bbb      	ldrb	r3, [r7, #14]
 800f7d0:	2b21      	cmp	r3, #33	; 0x21
 800f7d2:	d002      	beq.n	800f7da <HAL_I2C_EV_IRQHandler+0x23a>
 800f7d4:	7bbb      	ldrb	r3, [r7, #14]
 800f7d6:	2b29      	cmp	r3, #41	; 0x29
 800f7d8:	d125      	bne.n	800f826 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800f7da:	69fb      	ldr	r3, [r7, #28]
 800f7dc:	09db      	lsrs	r3, r3, #7
 800f7de:	f003 0301 	and.w	r3, r3, #1
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d00f      	beq.n	800f806 <HAL_I2C_EV_IRQHandler+0x266>
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	0a9b      	lsrs	r3, r3, #10
 800f7ea:	f003 0301 	and.w	r3, r3, #1
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d009      	beq.n	800f806 <HAL_I2C_EV_IRQHandler+0x266>
 800f7f2:	69fb      	ldr	r3, [r7, #28]
 800f7f4:	089b      	lsrs	r3, r3, #2
 800f7f6:	f003 0301 	and.w	r3, r3, #1
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d103      	bne.n	800f806 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	f000 fef8 	bl	80105f4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800f804:	e039      	b.n	800f87a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f806:	69fb      	ldr	r3, [r7, #28]
 800f808:	089b      	lsrs	r3, r3, #2
 800f80a:	f003 0301 	and.w	r3, r3, #1
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d033      	beq.n	800f87a <HAL_I2C_EV_IRQHandler+0x2da>
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	0a5b      	lsrs	r3, r3, #9
 800f816:	f003 0301 	and.w	r3, r3, #1
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d02d      	beq.n	800f87a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800f81e:	6878      	ldr	r0, [r7, #4]
 800f820:	f000 ff25 	bl	801066e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800f824:	e029      	b.n	800f87a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800f826:	69fb      	ldr	r3, [r7, #28]
 800f828:	099b      	lsrs	r3, r3, #6
 800f82a:	f003 0301 	and.w	r3, r3, #1
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d00f      	beq.n	800f852 <HAL_I2C_EV_IRQHandler+0x2b2>
 800f832:	697b      	ldr	r3, [r7, #20]
 800f834:	0a9b      	lsrs	r3, r3, #10
 800f836:	f003 0301 	and.w	r3, r3, #1
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d009      	beq.n	800f852 <HAL_I2C_EV_IRQHandler+0x2b2>
 800f83e:	69fb      	ldr	r3, [r7, #28]
 800f840:	089b      	lsrs	r3, r3, #2
 800f842:	f003 0301 	and.w	r3, r3, #1
 800f846:	2b00      	cmp	r3, #0
 800f848:	d103      	bne.n	800f852 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800f84a:	6878      	ldr	r0, [r7, #4]
 800f84c:	f000 ff30 	bl	80106b0 <I2C_SlaveReceive_RXNE>
 800f850:	e014      	b.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f852:	69fb      	ldr	r3, [r7, #28]
 800f854:	089b      	lsrs	r3, r3, #2
 800f856:	f003 0301 	and.w	r3, r3, #1
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d00e      	beq.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
 800f85e:	697b      	ldr	r3, [r7, #20]
 800f860:	0a5b      	lsrs	r3, r3, #9
 800f862:	f003 0301 	and.w	r3, r3, #1
 800f866:	2b00      	cmp	r3, #0
 800f868:	d008      	beq.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800f86a:	6878      	ldr	r0, [r7, #4]
 800f86c:	f000 ff5e 	bl	801072c <I2C_SlaveReceive_BTF>
 800f870:	e004      	b.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800f872:	bf00      	nop
 800f874:	e002      	b.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800f876:	bf00      	nop
 800f878:	e000      	b.n	800f87c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800f87a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800f87c:	3720      	adds	r7, #32
 800f87e:	46bd      	mov	sp, r7
 800f880:	bd80      	pop	{r7, pc}

0800f882 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800f882:	b580      	push	{r7, lr}
 800f884:	b08a      	sub	sp, #40	; 0x28
 800f886:	af00      	add	r7, sp, #0
 800f888:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	695b      	ldr	r3, [r3, #20]
 800f890:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	685b      	ldr	r3, [r3, #4]
 800f898:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800f89a:	2300      	movs	r3, #0
 800f89c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f8a4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800f8a6:	6a3b      	ldr	r3, [r7, #32]
 800f8a8:	0a1b      	lsrs	r3, r3, #8
 800f8aa:	f003 0301 	and.w	r3, r3, #1
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d00e      	beq.n	800f8d0 <HAL_I2C_ER_IRQHandler+0x4e>
 800f8b2:	69fb      	ldr	r3, [r7, #28]
 800f8b4:	0a1b      	lsrs	r3, r3, #8
 800f8b6:	f003 0301 	and.w	r3, r3, #1
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d008      	beq.n	800f8d0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800f8be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8c0:	f043 0301 	orr.w	r3, r3, #1
 800f8c4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f8ce:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800f8d0:	6a3b      	ldr	r3, [r7, #32]
 800f8d2:	0a5b      	lsrs	r3, r3, #9
 800f8d4:	f003 0301 	and.w	r3, r3, #1
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d00e      	beq.n	800f8fa <HAL_I2C_ER_IRQHandler+0x78>
 800f8dc:	69fb      	ldr	r3, [r7, #28]
 800f8de:	0a1b      	lsrs	r3, r3, #8
 800f8e0:	f003 0301 	and.w	r3, r3, #1
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d008      	beq.n	800f8fa <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800f8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8ea:	f043 0302 	orr.w	r3, r3, #2
 800f8ee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800f8f8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800f8fa:	6a3b      	ldr	r3, [r7, #32]
 800f8fc:	0a9b      	lsrs	r3, r3, #10
 800f8fe:	f003 0301 	and.w	r3, r3, #1
 800f902:	2b00      	cmp	r3, #0
 800f904:	d03f      	beq.n	800f986 <HAL_I2C_ER_IRQHandler+0x104>
 800f906:	69fb      	ldr	r3, [r7, #28]
 800f908:	0a1b      	lsrs	r3, r3, #8
 800f90a:	f003 0301 	and.w	r3, r3, #1
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d039      	beq.n	800f986 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800f912:	7efb      	ldrb	r3, [r7, #27]
 800f914:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f91a:	b29b      	uxth	r3, r3
 800f91c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f924:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f92a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800f92c:	7ebb      	ldrb	r3, [r7, #26]
 800f92e:	2b20      	cmp	r3, #32
 800f930:	d112      	bne.n	800f958 <HAL_I2C_ER_IRQHandler+0xd6>
 800f932:	697b      	ldr	r3, [r7, #20]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d10f      	bne.n	800f958 <HAL_I2C_ER_IRQHandler+0xd6>
 800f938:	7cfb      	ldrb	r3, [r7, #19]
 800f93a:	2b21      	cmp	r3, #33	; 0x21
 800f93c:	d008      	beq.n	800f950 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800f93e:	7cfb      	ldrb	r3, [r7, #19]
 800f940:	2b29      	cmp	r3, #41	; 0x29
 800f942:	d005      	beq.n	800f950 <HAL_I2C_ER_IRQHandler+0xce>
 800f944:	7cfb      	ldrb	r3, [r7, #19]
 800f946:	2b28      	cmp	r3, #40	; 0x28
 800f948:	d106      	bne.n	800f958 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	2b21      	cmp	r3, #33	; 0x21
 800f94e:	d103      	bne.n	800f958 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800f950:	6878      	ldr	r0, [r7, #4]
 800f952:	f001 f887 	bl	8010a64 <I2C_Slave_AF>
 800f956:	e016      	b.n	800f986 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800f960:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800f962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f964:	f043 0304 	orr.w	r3, r3, #4
 800f968:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800f96a:	7efb      	ldrb	r3, [r7, #27]
 800f96c:	2b10      	cmp	r3, #16
 800f96e:	d002      	beq.n	800f976 <HAL_I2C_ER_IRQHandler+0xf4>
 800f970:	7efb      	ldrb	r3, [r7, #27]
 800f972:	2b40      	cmp	r3, #64	; 0x40
 800f974:	d107      	bne.n	800f986 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	681a      	ldr	r2, [r3, #0]
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f984:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800f986:	6a3b      	ldr	r3, [r7, #32]
 800f988:	0adb      	lsrs	r3, r3, #11
 800f98a:	f003 0301 	and.w	r3, r3, #1
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d00e      	beq.n	800f9b0 <HAL_I2C_ER_IRQHandler+0x12e>
 800f992:	69fb      	ldr	r3, [r7, #28]
 800f994:	0a1b      	lsrs	r3, r3, #8
 800f996:	f003 0301 	and.w	r3, r3, #1
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d008      	beq.n	800f9b0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800f99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9a0:	f043 0308 	orr.w	r3, r3, #8
 800f9a4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800f9ae:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800f9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d008      	beq.n	800f9c8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9bc:	431a      	orrs	r2, r3
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800f9c2:	6878      	ldr	r0, [r7, #4]
 800f9c4:	f001 f8be 	bl	8010b44 <I2C_ITError>
  }
}
 800f9c8:	bf00      	nop
 800f9ca:	3728      	adds	r7, #40	; 0x28
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}

0800f9d0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f9d0:	b480      	push	{r7}
 800f9d2:	b083      	sub	sp, #12
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800f9d8:	bf00      	nop
 800f9da:	370c      	adds	r7, #12
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e2:	4770      	bx	lr

0800f9e4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f9e4:	b480      	push	{r7}
 800f9e6:	b083      	sub	sp, #12
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800f9ec:	bf00      	nop
 800f9ee:	370c      	adds	r7, #12
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f6:	4770      	bx	lr

0800f9f8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f9f8:	b480      	push	{r7}
 800f9fa:	b083      	sub	sp, #12
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800fa00:	bf00      	nop
 800fa02:	370c      	adds	r7, #12
 800fa04:	46bd      	mov	sp, r7
 800fa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa0a:	4770      	bx	lr

0800fa0c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800fa0c:	b480      	push	{r7}
 800fa0e:	b083      	sub	sp, #12
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800fa14:	bf00      	nop
 800fa16:	370c      	adds	r7, #12
 800fa18:	46bd      	mov	sp, r7
 800fa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1e:	4770      	bx	lr

0800fa20 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800fa20:	b480      	push	{r7}
 800fa22:	b083      	sub	sp, #12
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	6078      	str	r0, [r7, #4]
 800fa28:	460b      	mov	r3, r1
 800fa2a:	70fb      	strb	r3, [r7, #3]
 800fa2c:	4613      	mov	r3, r2
 800fa2e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800fa30:	bf00      	nop
 800fa32:	370c      	adds	r7, #12
 800fa34:	46bd      	mov	sp, r7
 800fa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3a:	4770      	bx	lr

0800fa3c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800fa3c:	b480      	push	{r7}
 800fa3e:	b083      	sub	sp, #12
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800fa44:	bf00      	nop
 800fa46:	370c      	adds	r7, #12
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4e:	4770      	bx	lr

0800fa50 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800fa50:	b480      	push	{r7}
 800fa52:	b083      	sub	sp, #12
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800fa58:	bf00      	nop
 800fa5a:	370c      	adds	r7, #12
 800fa5c:	46bd      	mov	sp, r7
 800fa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa62:	4770      	bx	lr

0800fa64 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800fa64:	b480      	push	{r7}
 800fa66:	b083      	sub	sp, #12
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800fa6c:	bf00      	nop
 800fa6e:	370c      	adds	r7, #12
 800fa70:	46bd      	mov	sp, r7
 800fa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa76:	4770      	bx	lr

0800fa78 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800fa78:	b480      	push	{r7}
 800fa7a:	b083      	sub	sp, #12
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800fa80:	bf00      	nop
 800fa82:	370c      	adds	r7, #12
 800fa84:	46bd      	mov	sp, r7
 800fa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8a:	4770      	bx	lr

0800fa8c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800fa8c:	b480      	push	{r7}
 800fa8e:	b083      	sub	sp, #12
 800fa90:	af00      	add	r7, sp, #0
 800fa92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800fa94:	bf00      	nop
 800fa96:	370c      	adds	r7, #12
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9e:	4770      	bx	lr

0800faa0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800faa0:	b480      	push	{r7}
 800faa2:	b083      	sub	sp, #12
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800faae:	b2db      	uxtb	r3, r3
}
 800fab0:	4618      	mov	r0, r3
 800fab2:	370c      	adds	r7, #12
 800fab4:	46bd      	mov	sp, r7
 800fab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faba:	4770      	bx	lr

0800fabc <HAL_I2C_GetMode>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL mode
  */
HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b083      	sub	sp, #12
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
  return hi2c->Mode;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800faca:	b2db      	uxtb	r3, r3
}
 800facc:	4618      	mov	r0, r3
 800face:	370c      	adds	r7, #12
 800fad0:	46bd      	mov	sp, r7
 800fad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad6:	4770      	bx	lr

0800fad8 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800fad8:	b480      	push	{r7}
 800fada:	b083      	sub	sp, #12
 800fadc:	af00      	add	r7, sp, #0
 800fade:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	370c      	adds	r7, #12
 800fae8:	46bd      	mov	sp, r7
 800faea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faee:	4770      	bx	lr

0800faf0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	b084      	sub	sp, #16
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fafe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800fb06:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb0c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d150      	bne.n	800fbb8 <I2C_MasterTransmit_TXE+0xc8>
 800fb16:	7bfb      	ldrb	r3, [r7, #15]
 800fb18:	2b21      	cmp	r3, #33	; 0x21
 800fb1a:	d14d      	bne.n	800fbb8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800fb1c:	68bb      	ldr	r3, [r7, #8]
 800fb1e:	2b08      	cmp	r3, #8
 800fb20:	d01d      	beq.n	800fb5e <I2C_MasterTransmit_TXE+0x6e>
 800fb22:	68bb      	ldr	r3, [r7, #8]
 800fb24:	2b20      	cmp	r3, #32
 800fb26:	d01a      	beq.n	800fb5e <I2C_MasterTransmit_TXE+0x6e>
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800fb2e:	d016      	beq.n	800fb5e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	685a      	ldr	r2, [r3, #4]
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fb3e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	2211      	movs	r2, #17
 800fb44:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	2200      	movs	r2, #0
 800fb4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	2220      	movs	r2, #32
 800fb52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f7ff ff3a 	bl	800f9d0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800fb5c:	e060      	b.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	685a      	ldr	r2, [r3, #4]
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fb6c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	681a      	ldr	r2, [r3, #0]
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fb7c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	2200      	movs	r2, #0
 800fb82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	2220      	movs	r2, #32
 800fb88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800fb92:	b2db      	uxtb	r3, r3
 800fb94:	2b40      	cmp	r3, #64	; 0x40
 800fb96:	d107      	bne.n	800fba8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800fba0:	6878      	ldr	r0, [r7, #4]
 800fba2:	f7ff ff55 	bl	800fa50 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800fba6:	e03b      	b.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2200      	movs	r2, #0
 800fbac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800fbb0:	6878      	ldr	r0, [r7, #4]
 800fbb2:	f7ff ff0d 	bl	800f9d0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800fbb6:	e033      	b.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800fbb8:	7bfb      	ldrb	r3, [r7, #15]
 800fbba:	2b21      	cmp	r3, #33	; 0x21
 800fbbc:	d005      	beq.n	800fbca <I2C_MasterTransmit_TXE+0xda>
 800fbbe:	7bbb      	ldrb	r3, [r7, #14]
 800fbc0:	2b40      	cmp	r3, #64	; 0x40
 800fbc2:	d12d      	bne.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800fbc4:	7bfb      	ldrb	r3, [r7, #15]
 800fbc6:	2b22      	cmp	r3, #34	; 0x22
 800fbc8:	d12a      	bne.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fbce:	b29b      	uxth	r3, r3
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d108      	bne.n	800fbe6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	685a      	ldr	r2, [r3, #4]
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fbe2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800fbe4:	e01c      	b.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800fbec:	b2db      	uxtb	r3, r3
 800fbee:	2b40      	cmp	r3, #64	; 0x40
 800fbf0:	d103      	bne.n	800fbfa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800fbf2:	6878      	ldr	r0, [r7, #4]
 800fbf4:	f000 f88e 	bl	800fd14 <I2C_MemoryTransmit_TXE_BTF>
}
 800fbf8:	e012      	b.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbfe:	781a      	ldrb	r2, [r3, #0]
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc0a:	1c5a      	adds	r2, r3, #1
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fc14:	b29b      	uxth	r3, r3
 800fc16:	3b01      	subs	r3, #1
 800fc18:	b29a      	uxth	r2, r3
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800fc1e:	e7ff      	b.n	800fc20 <I2C_MasterTransmit_TXE+0x130>
 800fc20:	bf00      	nop
 800fc22:	3710      	adds	r7, #16
 800fc24:	46bd      	mov	sp, r7
 800fc26:	bd80      	pop	{r7, pc}

0800fc28 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800fc28:	b580      	push	{r7, lr}
 800fc2a:	b084      	sub	sp, #16
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc34:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fc3c:	b2db      	uxtb	r3, r3
 800fc3e:	2b21      	cmp	r3, #33	; 0x21
 800fc40:	d164      	bne.n	800fd0c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fc46:	b29b      	uxth	r3, r3
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d012      	beq.n	800fc72 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc50:	781a      	ldrb	r2, [r3, #0]
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc5c:	1c5a      	adds	r2, r3, #1
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fc66:	b29b      	uxth	r3, r3
 800fc68:	3b01      	subs	r3, #1
 800fc6a:	b29a      	uxth	r2, r3
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800fc70:	e04c      	b.n	800fd0c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	2b08      	cmp	r3, #8
 800fc76:	d01d      	beq.n	800fcb4 <I2C_MasterTransmit_BTF+0x8c>
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	2b20      	cmp	r3, #32
 800fc7c:	d01a      	beq.n	800fcb4 <I2C_MasterTransmit_BTF+0x8c>
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800fc84:	d016      	beq.n	800fcb4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	685a      	ldr	r2, [r3, #4]
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fc94:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2211      	movs	r2, #17
 800fc9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	2200      	movs	r2, #0
 800fca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	2220      	movs	r2, #32
 800fca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800fcac:	6878      	ldr	r0, [r7, #4]
 800fcae:	f7ff fe8f 	bl	800f9d0 <HAL_I2C_MasterTxCpltCallback>
}
 800fcb2:	e02b      	b.n	800fd0c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	685a      	ldr	r2, [r3, #4]
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fcc2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	681a      	ldr	r2, [r3, #0]
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fcd2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	2220      	movs	r2, #32
 800fcde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800fce8:	b2db      	uxtb	r3, r3
 800fcea:	2b40      	cmp	r3, #64	; 0x40
 800fcec:	d107      	bne.n	800fcfe <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800fcf6:	6878      	ldr	r0, [r7, #4]
 800fcf8:	f7ff feaa 	bl	800fa50 <HAL_I2C_MemTxCpltCallback>
}
 800fcfc:	e006      	b.n	800fd0c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	2200      	movs	r2, #0
 800fd02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	f7ff fe62 	bl	800f9d0 <HAL_I2C_MasterTxCpltCallback>
}
 800fd0c:	bf00      	nop
 800fd0e:	3710      	adds	r7, #16
 800fd10:	46bd      	mov	sp, r7
 800fd12:	bd80      	pop	{r7, pc}

0800fd14 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b084      	sub	sp, #16
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fd22:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d11d      	bne.n	800fd68 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fd30:	2b01      	cmp	r3, #1
 800fd32:	d10b      	bne.n	800fd4c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fd38:	b2da      	uxtb	r2, r3
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd44:	1c9a      	adds	r2, r3, #2
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800fd4a:	e073      	b.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fd50:	b29b      	uxth	r3, r3
 800fd52:	121b      	asrs	r3, r3, #8
 800fd54:	b2da      	uxtb	r2, r3
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd60:	1c5a      	adds	r2, r3, #1
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	651a      	str	r2, [r3, #80]	; 0x50
}
 800fd66:	e065      	b.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd6c:	2b01      	cmp	r3, #1
 800fd6e:	d10b      	bne.n	800fd88 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fd74:	b2da      	uxtb	r2, r3
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd80:	1c5a      	adds	r2, r3, #1
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	651a      	str	r2, [r3, #80]	; 0x50
}
 800fd86:	e055      	b.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd8c:	2b02      	cmp	r3, #2
 800fd8e:	d151      	bne.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800fd90:	7bfb      	ldrb	r3, [r7, #15]
 800fd92:	2b22      	cmp	r3, #34	; 0x22
 800fd94:	d10d      	bne.n	800fdb2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fda4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fdaa:	1c5a      	adds	r2, r3, #1
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	651a      	str	r2, [r3, #80]	; 0x50
}
 800fdb0:	e040      	b.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fdb6:	b29b      	uxth	r3, r3
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d015      	beq.n	800fde8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800fdbc:	7bfb      	ldrb	r3, [r7, #15]
 800fdbe:	2b21      	cmp	r3, #33	; 0x21
 800fdc0:	d112      	bne.n	800fde8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdc6:	781a      	ldrb	r2, [r3, #0]
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdd2:	1c5a      	adds	r2, r3, #1
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fddc:	b29b      	uxth	r3, r3
 800fdde:	3b01      	subs	r3, #1
 800fde0:	b29a      	uxth	r2, r3
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800fde6:	e025      	b.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fdec:	b29b      	uxth	r3, r3
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d120      	bne.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800fdf2:	7bfb      	ldrb	r3, [r7, #15]
 800fdf4:	2b21      	cmp	r3, #33	; 0x21
 800fdf6:	d11d      	bne.n	800fe34 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	685a      	ldr	r2, [r3, #4]
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fe06:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	681a      	ldr	r2, [r3, #0]
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fe16:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2220      	movs	r2, #32
 800fe22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800fe2e:	6878      	ldr	r0, [r7, #4]
 800fe30:	f7ff fe0e 	bl	800fa50 <HAL_I2C_MemTxCpltCallback>
}
 800fe34:	bf00      	nop
 800fe36:	3710      	adds	r7, #16
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	bd80      	pop	{r7, pc}

0800fe3c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b084      	sub	sp, #16
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fe4a:	b2db      	uxtb	r3, r3
 800fe4c:	2b22      	cmp	r3, #34	; 0x22
 800fe4e:	f040 80a2 	bne.w	800ff96 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe56:	b29b      	uxth	r3, r3
 800fe58:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	2b03      	cmp	r3, #3
 800fe5e:	d921      	bls.n	800fea4 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	691a      	ldr	r2, [r3, #16]
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe6a:	b2d2      	uxtb	r2, r2
 800fe6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe72:	1c5a      	adds	r2, r3, #1
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe7c:	b29b      	uxth	r3, r3
 800fe7e:	3b01      	subs	r3, #1
 800fe80:	b29a      	uxth	r2, r3
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe8a:	b29b      	uxth	r3, r3
 800fe8c:	2b03      	cmp	r3, #3
 800fe8e:	f040 8082 	bne.w	800ff96 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	685a      	ldr	r2, [r3, #4]
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fea0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800fea2:	e078      	b.n	800ff96 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fea8:	2b02      	cmp	r3, #2
 800feaa:	d074      	beq.n	800ff96 <I2C_MasterReceive_RXNE+0x15a>
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	2b01      	cmp	r3, #1
 800feb0:	d002      	beq.n	800feb8 <I2C_MasterReceive_RXNE+0x7c>
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d16e      	bne.n	800ff96 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800feb8:	6878      	ldr	r0, [r7, #4]
 800feba:	f001 fd92 	bl	80119e2 <I2C_WaitOnSTOPRequestThroughIT>
 800febe:	4603      	mov	r3, r0
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d142      	bne.n	800ff4a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	681a      	ldr	r2, [r3, #0]
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fed2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	685a      	ldr	r2, [r3, #4]
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fee2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	691a      	ldr	r2, [r3, #16]
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800feee:	b2d2      	uxtb	r2, r2
 800fef0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fef6:	1c5a      	adds	r2, r3, #1
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ff00:	b29b      	uxth	r3, r3
 800ff02:	3b01      	subs	r3, #1
 800ff04:	b29a      	uxth	r2, r3
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	2220      	movs	r2, #32
 800ff0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ff18:	b2db      	uxtb	r3, r3
 800ff1a:	2b40      	cmp	r3, #64	; 0x40
 800ff1c:	d10a      	bne.n	800ff34 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2200      	movs	r2, #0
 800ff22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	2200      	movs	r2, #0
 800ff2a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800ff2c:	6878      	ldr	r0, [r7, #4]
 800ff2e:	f7ff fd99 	bl	800fa64 <HAL_I2C_MemRxCpltCallback>
}
 800ff32:	e030      	b.n	800ff96 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	2200      	movs	r2, #0
 800ff38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	2212      	movs	r2, #18
 800ff40:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800ff42:	6878      	ldr	r0, [r7, #4]
 800ff44:	f7ff fd4e 	bl	800f9e4 <HAL_I2C_MasterRxCpltCallback>
}
 800ff48:	e025      	b.n	800ff96 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	685a      	ldr	r2, [r3, #4]
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ff58:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	691a      	ldr	r2, [r3, #16]
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff64:	b2d2      	uxtb	r2, r2
 800ff66:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff6c:	1c5a      	adds	r2, r3, #1
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ff76:	b29b      	uxth	r3, r3
 800ff78:	3b01      	subs	r3, #1
 800ff7a:	b29a      	uxth	r2, r3
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	2220      	movs	r2, #32
 800ff84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f7ff fd71 	bl	800fa78 <HAL_I2C_ErrorCallback>
}
 800ff96:	bf00      	nop
 800ff98:	3710      	adds	r7, #16
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}

0800ff9e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800ff9e:	b580      	push	{r7, lr}
 800ffa0:	b084      	sub	sp, #16
 800ffa2:	af00      	add	r7, sp, #0
 800ffa4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffaa:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ffb0:	b29b      	uxth	r3, r3
 800ffb2:	2b04      	cmp	r3, #4
 800ffb4:	d11b      	bne.n	800ffee <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	685a      	ldr	r2, [r3, #4]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ffc4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	691a      	ldr	r2, [r3, #16]
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffd0:	b2d2      	uxtb	r2, r2
 800ffd2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffd8:	1c5a      	adds	r2, r3, #1
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ffe2:	b29b      	uxth	r3, r3
 800ffe4:	3b01      	subs	r3, #1
 800ffe6:	b29a      	uxth	r2, r3
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800ffec:	e0bd      	b.n	801016a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fff2:	b29b      	uxth	r3, r3
 800fff4:	2b03      	cmp	r3, #3
 800fff6:	d129      	bne.n	801004c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	685a      	ldr	r2, [r3, #4]
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010006:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	2b04      	cmp	r3, #4
 801000c:	d00a      	beq.n	8010024 <I2C_MasterReceive_BTF+0x86>
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	2b02      	cmp	r3, #2
 8010012:	d007      	beq.n	8010024 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	681a      	ldr	r2, [r3, #0]
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010022:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	691a      	ldr	r2, [r3, #16]
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801002e:	b2d2      	uxtb	r2, r2
 8010030:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010036:	1c5a      	adds	r2, r3, #1
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010040:	b29b      	uxth	r3, r3
 8010042:	3b01      	subs	r3, #1
 8010044:	b29a      	uxth	r2, r3
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 801004a:	e08e      	b.n	801016a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010050:	b29b      	uxth	r3, r3
 8010052:	2b02      	cmp	r3, #2
 8010054:	d176      	bne.n	8010144 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	2b01      	cmp	r3, #1
 801005a:	d002      	beq.n	8010062 <I2C_MasterReceive_BTF+0xc4>
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	2b10      	cmp	r3, #16
 8010060:	d108      	bne.n	8010074 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	681a      	ldr	r2, [r3, #0]
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010070:	601a      	str	r2, [r3, #0]
 8010072:	e019      	b.n	80100a8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	2b04      	cmp	r3, #4
 8010078:	d002      	beq.n	8010080 <I2C_MasterReceive_BTF+0xe2>
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	2b02      	cmp	r3, #2
 801007e:	d108      	bne.n	8010092 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	681a      	ldr	r2, [r3, #0]
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801008e:	601a      	str	r2, [r3, #0]
 8010090:	e00a      	b.n	80100a8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	2b10      	cmp	r3, #16
 8010096:	d007      	beq.n	80100a8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	681a      	ldr	r2, [r3, #0]
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80100a6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	691a      	ldr	r2, [r3, #16]
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100b2:	b2d2      	uxtb	r2, r2
 80100b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100ba:	1c5a      	adds	r2, r3, #1
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80100c4:	b29b      	uxth	r3, r3
 80100c6:	3b01      	subs	r3, #1
 80100c8:	b29a      	uxth	r2, r3
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	691a      	ldr	r2, [r3, #16]
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100d8:	b2d2      	uxtb	r2, r2
 80100da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100e0:	1c5a      	adds	r2, r3, #1
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80100ea:	b29b      	uxth	r3, r3
 80100ec:	3b01      	subs	r3, #1
 80100ee:	b29a      	uxth	r2, r3
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	685a      	ldr	r2, [r3, #4]
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8010102:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	2220      	movs	r2, #32
 8010108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010112:	b2db      	uxtb	r3, r3
 8010114:	2b40      	cmp	r3, #64	; 0x40
 8010116:	d10a      	bne.n	801012e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	2200      	movs	r2, #0
 801011c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	2200      	movs	r2, #0
 8010124:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8010126:	6878      	ldr	r0, [r7, #4]
 8010128:	f7ff fc9c 	bl	800fa64 <HAL_I2C_MemRxCpltCallback>
}
 801012c:	e01d      	b.n	801016a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	2200      	movs	r2, #0
 8010132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	2212      	movs	r2, #18
 801013a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 801013c:	6878      	ldr	r0, [r7, #4]
 801013e:	f7ff fc51 	bl	800f9e4 <HAL_I2C_MasterRxCpltCallback>
}
 8010142:	e012      	b.n	801016a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	691a      	ldr	r2, [r3, #16]
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801014e:	b2d2      	uxtb	r2, r2
 8010150:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010156:	1c5a      	adds	r2, r3, #1
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010160:	b29b      	uxth	r3, r3
 8010162:	3b01      	subs	r3, #1
 8010164:	b29a      	uxth	r2, r3
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 801016a:	bf00      	nop
 801016c:	3710      	adds	r7, #16
 801016e:	46bd      	mov	sp, r7
 8010170:	bd80      	pop	{r7, pc}

08010172 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8010172:	b480      	push	{r7}
 8010174:	b083      	sub	sp, #12
 8010176:	af00      	add	r7, sp, #0
 8010178:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010180:	b2db      	uxtb	r3, r3
 8010182:	2b40      	cmp	r3, #64	; 0x40
 8010184:	d117      	bne.n	80101b6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801018a:	2b00      	cmp	r3, #0
 801018c:	d109      	bne.n	80101a2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010192:	b2db      	uxtb	r3, r3
 8010194:	461a      	mov	r2, r3
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 801019e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80101a0:	e067      	b.n	8010272 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101a6:	b2db      	uxtb	r3, r3
 80101a8:	f043 0301 	orr.w	r3, r3, #1
 80101ac:	b2da      	uxtb	r2, r3
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	611a      	str	r2, [r3, #16]
}
 80101b4:	e05d      	b.n	8010272 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	691b      	ldr	r3, [r3, #16]
 80101ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80101be:	d133      	bne.n	8010228 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80101c6:	b2db      	uxtb	r3, r3
 80101c8:	2b21      	cmp	r3, #33	; 0x21
 80101ca:	d109      	bne.n	80101e0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101d0:	b2db      	uxtb	r3, r3
 80101d2:	461a      	mov	r2, r3
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80101dc:	611a      	str	r2, [r3, #16]
 80101de:	e008      	b.n	80101f2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101e4:	b2db      	uxtb	r3, r3
 80101e6:	f043 0301 	orr.w	r3, r3, #1
 80101ea:	b2da      	uxtb	r2, r3
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d004      	beq.n	8010204 <I2C_Master_SB+0x92>
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80101fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010200:	2b00      	cmp	r3, #0
 8010202:	d108      	bne.n	8010216 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010208:	2b00      	cmp	r3, #0
 801020a:	d032      	beq.n	8010272 <I2C_Master_SB+0x100>
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010212:	2b00      	cmp	r3, #0
 8010214:	d02d      	beq.n	8010272 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	685a      	ldr	r2, [r3, #4]
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010224:	605a      	str	r2, [r3, #4]
}
 8010226:	e024      	b.n	8010272 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801022c:	2b00      	cmp	r3, #0
 801022e:	d10e      	bne.n	801024e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010234:	b29b      	uxth	r3, r3
 8010236:	11db      	asrs	r3, r3, #7
 8010238:	b2db      	uxtb	r3, r3
 801023a:	f003 0306 	and.w	r3, r3, #6
 801023e:	b2db      	uxtb	r3, r3
 8010240:	f063 030f 	orn	r3, r3, #15
 8010244:	b2da      	uxtb	r2, r3
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	611a      	str	r2, [r3, #16]
}
 801024c:	e011      	b.n	8010272 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010252:	2b01      	cmp	r3, #1
 8010254:	d10d      	bne.n	8010272 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801025a:	b29b      	uxth	r3, r3
 801025c:	11db      	asrs	r3, r3, #7
 801025e:	b2db      	uxtb	r3, r3
 8010260:	f003 0306 	and.w	r3, r3, #6
 8010264:	b2db      	uxtb	r3, r3
 8010266:	f063 030e 	orn	r3, r3, #14
 801026a:	b2da      	uxtb	r2, r3
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	611a      	str	r2, [r3, #16]
}
 8010272:	bf00      	nop
 8010274:	370c      	adds	r7, #12
 8010276:	46bd      	mov	sp, r7
 8010278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801027c:	4770      	bx	lr

0801027e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 801027e:	b480      	push	{r7}
 8010280:	b083      	sub	sp, #12
 8010282:	af00      	add	r7, sp, #0
 8010284:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801028a:	b2da      	uxtb	r2, r3
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010296:	2b00      	cmp	r3, #0
 8010298:	d004      	beq.n	80102a4 <I2C_Master_ADD10+0x26>
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801029e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d108      	bne.n	80102b6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d00c      	beq.n	80102c6 <I2C_Master_ADD10+0x48>
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80102b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d007      	beq.n	80102c6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	685a      	ldr	r2, [r3, #4]
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80102c4:	605a      	str	r2, [r3, #4]
  }
}
 80102c6:	bf00      	nop
 80102c8:	370c      	adds	r7, #12
 80102ca:	46bd      	mov	sp, r7
 80102cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d0:	4770      	bx	lr

080102d2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80102d2:	b480      	push	{r7}
 80102d4:	b091      	sub	sp, #68	; 0x44
 80102d6:	af00      	add	r7, sp, #0
 80102d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80102e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80102e8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102ee:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80102f6:	b2db      	uxtb	r3, r3
 80102f8:	2b22      	cmp	r3, #34	; 0x22
 80102fa:	f040 8169 	bne.w	80105d0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010302:	2b00      	cmp	r3, #0
 8010304:	d10f      	bne.n	8010326 <I2C_Master_ADDR+0x54>
 8010306:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801030a:	2b40      	cmp	r3, #64	; 0x40
 801030c:	d10b      	bne.n	8010326 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801030e:	2300      	movs	r3, #0
 8010310:	60fb      	str	r3, [r7, #12]
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	695b      	ldr	r3, [r3, #20]
 8010318:	60fb      	str	r3, [r7, #12]
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	699b      	ldr	r3, [r3, #24]
 8010320:	60fb      	str	r3, [r7, #12]
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	e160      	b.n	80105e8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801032a:	2b00      	cmp	r3, #0
 801032c:	d11d      	bne.n	801036a <I2C_Master_ADDR+0x98>
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	691b      	ldr	r3, [r3, #16]
 8010332:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8010336:	d118      	bne.n	801036a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010338:	2300      	movs	r3, #0
 801033a:	613b      	str	r3, [r7, #16]
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	695b      	ldr	r3, [r3, #20]
 8010342:	613b      	str	r3, [r7, #16]
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	699b      	ldr	r3, [r3, #24]
 801034a:	613b      	str	r3, [r7, #16]
 801034c:	693b      	ldr	r3, [r7, #16]

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	681a      	ldr	r2, [r3, #0]
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801035c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010362:	1c5a      	adds	r2, r3, #1
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	651a      	str	r2, [r3, #80]	; 0x50
 8010368:	e13e      	b.n	80105e8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801036e:	b29b      	uxth	r3, r3
 8010370:	2b00      	cmp	r3, #0
 8010372:	d113      	bne.n	801039c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010374:	2300      	movs	r3, #0
 8010376:	617b      	str	r3, [r7, #20]
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	695b      	ldr	r3, [r3, #20]
 801037e:	617b      	str	r3, [r7, #20]
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	699b      	ldr	r3, [r3, #24]
 8010386:	617b      	str	r3, [r7, #20]
 8010388:	697b      	ldr	r3, [r7, #20]

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	681a      	ldr	r2, [r3, #0]
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010398:	601a      	str	r2, [r3, #0]
 801039a:	e115      	b.n	80105c8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80103a0:	b29b      	uxth	r3, r3
 80103a2:	2b01      	cmp	r3, #1
 80103a4:	f040 808a 	bne.w	80104bc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80103a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80103ae:	d137      	bne.n	8010420 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	681a      	ldr	r2, [r3, #0]
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80103be:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	685b      	ldr	r3, [r3, #4]
 80103c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80103ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80103ce:	d113      	bne.n	80103f8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	681a      	ldr	r2, [r3, #0]
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80103de:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80103e0:	2300      	movs	r3, #0
 80103e2:	61bb      	str	r3, [r7, #24]
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	695b      	ldr	r3, [r3, #20]
 80103ea:	61bb      	str	r3, [r7, #24]
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	699b      	ldr	r3, [r3, #24]
 80103f2:	61bb      	str	r3, [r7, #24]
 80103f4:	69bb      	ldr	r3, [r7, #24]
 80103f6:	e0e7      	b.n	80105c8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80103f8:	2300      	movs	r3, #0
 80103fa:	61fb      	str	r3, [r7, #28]
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	695b      	ldr	r3, [r3, #20]
 8010402:	61fb      	str	r3, [r7, #28]
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	699b      	ldr	r3, [r3, #24]
 801040a:	61fb      	str	r3, [r7, #28]
 801040c:	69fb      	ldr	r3, [r7, #28]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	681a      	ldr	r2, [r3, #0]
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801041c:	601a      	str	r2, [r3, #0]
 801041e:	e0d3      	b.n	80105c8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8010420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010422:	2b08      	cmp	r3, #8
 8010424:	d02e      	beq.n	8010484 <I2C_Master_ADDR+0x1b2>
 8010426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010428:	2b20      	cmp	r3, #32
 801042a:	d02b      	beq.n	8010484 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 801042c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801042e:	2b12      	cmp	r3, #18
 8010430:	d102      	bne.n	8010438 <I2C_Master_ADDR+0x166>
 8010432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010434:	2b01      	cmp	r3, #1
 8010436:	d125      	bne.n	8010484 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8010438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801043a:	2b04      	cmp	r3, #4
 801043c:	d00e      	beq.n	801045c <I2C_Master_ADDR+0x18a>
 801043e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010440:	2b02      	cmp	r3, #2
 8010442:	d00b      	beq.n	801045c <I2C_Master_ADDR+0x18a>
 8010444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010446:	2b10      	cmp	r3, #16
 8010448:	d008      	beq.n	801045c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	681a      	ldr	r2, [r3, #0]
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010458:	601a      	str	r2, [r3, #0]
 801045a:	e007      	b.n	801046c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	681a      	ldr	r2, [r3, #0]
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801046a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801046c:	2300      	movs	r3, #0
 801046e:	623b      	str	r3, [r7, #32]
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	695b      	ldr	r3, [r3, #20]
 8010476:	623b      	str	r3, [r7, #32]
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	699b      	ldr	r3, [r3, #24]
 801047e:	623b      	str	r3, [r7, #32]
 8010480:	6a3b      	ldr	r3, [r7, #32]
 8010482:	e0a1      	b.n	80105c8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	681a      	ldr	r2, [r3, #0]
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010492:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010494:	2300      	movs	r3, #0
 8010496:	627b      	str	r3, [r7, #36]	; 0x24
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	695b      	ldr	r3, [r3, #20]
 801049e:	627b      	str	r3, [r7, #36]	; 0x24
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	699b      	ldr	r3, [r3, #24]
 80104a6:	627b      	str	r3, [r7, #36]	; 0x24
 80104a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	681a      	ldr	r2, [r3, #0]
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80104b8:	601a      	str	r2, [r3, #0]
 80104ba:	e085      	b.n	80105c8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80104c0:	b29b      	uxth	r3, r3
 80104c2:	2b02      	cmp	r3, #2
 80104c4:	d14d      	bne.n	8010562 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80104c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104c8:	2b04      	cmp	r3, #4
 80104ca:	d016      	beq.n	80104fa <I2C_Master_ADDR+0x228>
 80104cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104ce:	2b02      	cmp	r3, #2
 80104d0:	d013      	beq.n	80104fa <I2C_Master_ADDR+0x228>
 80104d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104d4:	2b10      	cmp	r3, #16
 80104d6:	d010      	beq.n	80104fa <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	681a      	ldr	r2, [r3, #0]
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80104e6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	681a      	ldr	r2, [r3, #0]
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80104f6:	601a      	str	r2, [r3, #0]
 80104f8:	e007      	b.n	801050a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	681a      	ldr	r2, [r3, #0]
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010508:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	685b      	ldr	r3, [r3, #4]
 8010510:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010514:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010518:	d117      	bne.n	801054a <I2C_Master_ADDR+0x278>
 801051a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801051c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8010520:	d00b      	beq.n	801053a <I2C_Master_ADDR+0x268>
 8010522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010524:	2b01      	cmp	r3, #1
 8010526:	d008      	beq.n	801053a <I2C_Master_ADDR+0x268>
 8010528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801052a:	2b08      	cmp	r3, #8
 801052c:	d005      	beq.n	801053a <I2C_Master_ADDR+0x268>
 801052e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010530:	2b10      	cmp	r3, #16
 8010532:	d002      	beq.n	801053a <I2C_Master_ADDR+0x268>
 8010534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010536:	2b20      	cmp	r3, #32
 8010538:	d107      	bne.n	801054a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	685a      	ldr	r2, [r3, #4]
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8010548:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801054a:	2300      	movs	r3, #0
 801054c:	62bb      	str	r3, [r7, #40]	; 0x28
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	695b      	ldr	r3, [r3, #20]
 8010554:	62bb      	str	r3, [r7, #40]	; 0x28
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	699b      	ldr	r3, [r3, #24]
 801055c:	62bb      	str	r3, [r7, #40]	; 0x28
 801055e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010560:	e032      	b.n	80105c8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	681a      	ldr	r2, [r3, #0]
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010570:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	685b      	ldr	r3, [r3, #4]
 8010578:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801057c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010580:	d117      	bne.n	80105b2 <I2C_Master_ADDR+0x2e0>
 8010582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010584:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8010588:	d00b      	beq.n	80105a2 <I2C_Master_ADDR+0x2d0>
 801058a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801058c:	2b01      	cmp	r3, #1
 801058e:	d008      	beq.n	80105a2 <I2C_Master_ADDR+0x2d0>
 8010590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010592:	2b08      	cmp	r3, #8
 8010594:	d005      	beq.n	80105a2 <I2C_Master_ADDR+0x2d0>
 8010596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010598:	2b10      	cmp	r3, #16
 801059a:	d002      	beq.n	80105a2 <I2C_Master_ADDR+0x2d0>
 801059c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801059e:	2b20      	cmp	r3, #32
 80105a0:	d107      	bne.n	80105b2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	685a      	ldr	r2, [r3, #4]
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80105b0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80105b2:	2300      	movs	r3, #0
 80105b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	695b      	ldr	r3, [r3, #20]
 80105bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	699b      	ldr	r3, [r3, #24]
 80105c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	2200      	movs	r2, #0
 80105cc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80105ce:	e00b      	b.n	80105e8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80105d0:	2300      	movs	r3, #0
 80105d2:	633b      	str	r3, [r7, #48]	; 0x30
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	695b      	ldr	r3, [r3, #20]
 80105da:	633b      	str	r3, [r7, #48]	; 0x30
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	699b      	ldr	r3, [r3, #24]
 80105e2:	633b      	str	r3, [r7, #48]	; 0x30
 80105e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80105e6:	e7ff      	b.n	80105e8 <I2C_Master_ADDR+0x316>
 80105e8:	bf00      	nop
 80105ea:	3744      	adds	r7, #68	; 0x44
 80105ec:	46bd      	mov	sp, r7
 80105ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f2:	4770      	bx	lr

080105f4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b084      	sub	sp, #16
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010602:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010608:	b29b      	uxth	r3, r3
 801060a:	2b00      	cmp	r3, #0
 801060c:	d02b      	beq.n	8010666 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010612:	781a      	ldrb	r2, [r3, #0]
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801061e:	1c5a      	adds	r2, r3, #1
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010628:	b29b      	uxth	r3, r3
 801062a:	3b01      	subs	r3, #1
 801062c:	b29a      	uxth	r2, r3
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010636:	b29b      	uxth	r3, r3
 8010638:	2b00      	cmp	r3, #0
 801063a:	d114      	bne.n	8010666 <I2C_SlaveTransmit_TXE+0x72>
 801063c:	7bfb      	ldrb	r3, [r7, #15]
 801063e:	2b29      	cmp	r3, #41	; 0x29
 8010640:	d111      	bne.n	8010666 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	685a      	ldr	r2, [r3, #4]
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010650:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2221      	movs	r2, #33	; 0x21
 8010656:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2228      	movs	r2, #40	; 0x28
 801065c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8010660:	6878      	ldr	r0, [r7, #4]
 8010662:	f7ff f9c9 	bl	800f9f8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8010666:	bf00      	nop
 8010668:	3710      	adds	r7, #16
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}

0801066e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 801066e:	b480      	push	{r7}
 8010670:	b083      	sub	sp, #12
 8010672:	af00      	add	r7, sp, #0
 8010674:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801067a:	b29b      	uxth	r3, r3
 801067c:	2b00      	cmp	r3, #0
 801067e:	d011      	beq.n	80106a4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010684:	781a      	ldrb	r2, [r3, #0]
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010690:	1c5a      	adds	r2, r3, #1
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801069a:	b29b      	uxth	r3, r3
 801069c:	3b01      	subs	r3, #1
 801069e:	b29a      	uxth	r2, r3
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80106a4:	bf00      	nop
 80106a6:	370c      	adds	r7, #12
 80106a8:	46bd      	mov	sp, r7
 80106aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ae:	4770      	bx	lr

080106b0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80106b0:	b580      	push	{r7, lr}
 80106b2:	b084      	sub	sp, #16
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80106be:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80106c4:	b29b      	uxth	r3, r3
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d02c      	beq.n	8010724 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	691a      	ldr	r2, [r3, #16]
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106d4:	b2d2      	uxtb	r2, r2
 80106d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106dc:	1c5a      	adds	r2, r3, #1
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80106e6:	b29b      	uxth	r3, r3
 80106e8:	3b01      	subs	r3, #1
 80106ea:	b29a      	uxth	r2, r3
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80106f4:	b29b      	uxth	r3, r3
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d114      	bne.n	8010724 <I2C_SlaveReceive_RXNE+0x74>
 80106fa:	7bfb      	ldrb	r3, [r7, #15]
 80106fc:	2b2a      	cmp	r3, #42	; 0x2a
 80106fe:	d111      	bne.n	8010724 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	685a      	ldr	r2, [r3, #4]
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801070e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	2222      	movs	r2, #34	; 0x22
 8010714:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2228      	movs	r2, #40	; 0x28
 801071a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 801071e:	6878      	ldr	r0, [r7, #4]
 8010720:	f7ff f974 	bl	800fa0c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8010724:	bf00      	nop
 8010726:	3710      	adds	r7, #16
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}

0801072c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 801072c:	b480      	push	{r7}
 801072e:	b083      	sub	sp, #12
 8010730:	af00      	add	r7, sp, #0
 8010732:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010738:	b29b      	uxth	r3, r3
 801073a:	2b00      	cmp	r3, #0
 801073c:	d012      	beq.n	8010764 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	691a      	ldr	r2, [r3, #16]
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010748:	b2d2      	uxtb	r2, r2
 801074a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010750:	1c5a      	adds	r2, r3, #1
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801075a:	b29b      	uxth	r3, r3
 801075c:	3b01      	subs	r3, #1
 801075e:	b29a      	uxth	r2, r3
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8010764:	bf00      	nop
 8010766:	370c      	adds	r7, #12
 8010768:	46bd      	mov	sp, r7
 801076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076e:	4770      	bx	lr

08010770 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b084      	sub	sp, #16
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
 8010778:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 801077a:	2300      	movs	r3, #0
 801077c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010784:	b2db      	uxtb	r3, r3
 8010786:	f003 0328 	and.w	r3, r3, #40	; 0x28
 801078a:	2b28      	cmp	r3, #40	; 0x28
 801078c:	d127      	bne.n	80107de <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	685a      	ldr	r2, [r3, #4]
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801079c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 801079e:	683b      	ldr	r3, [r7, #0]
 80107a0:	089b      	lsrs	r3, r3, #2
 80107a2:	f003 0301 	and.w	r3, r3, #1
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d101      	bne.n	80107ae <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80107aa:	2301      	movs	r3, #1
 80107ac:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	09db      	lsrs	r3, r3, #7
 80107b2:	f003 0301 	and.w	r3, r3, #1
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d103      	bne.n	80107c2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	68db      	ldr	r3, [r3, #12]
 80107be:	81bb      	strh	r3, [r7, #12]
 80107c0:	e002      	b.n	80107c8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	699b      	ldr	r3, [r3, #24]
 80107c6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2200      	movs	r2, #0
 80107cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80107d0:	89ba      	ldrh	r2, [r7, #12]
 80107d2:	7bfb      	ldrb	r3, [r7, #15]
 80107d4:	4619      	mov	r1, r3
 80107d6:	6878      	ldr	r0, [r7, #4]
 80107d8:	f7ff f922 	bl	800fa20 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80107dc:	e00e      	b.n	80107fc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80107de:	2300      	movs	r3, #0
 80107e0:	60bb      	str	r3, [r7, #8]
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	695b      	ldr	r3, [r3, #20]
 80107e8:	60bb      	str	r3, [r7, #8]
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	699b      	ldr	r3, [r3, #24]
 80107f0:	60bb      	str	r3, [r7, #8]
 80107f2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	2200      	movs	r2, #0
 80107f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80107fc:	bf00      	nop
 80107fe:	3710      	adds	r7, #16
 8010800:	46bd      	mov	sp, r7
 8010802:	bd80      	pop	{r7, pc}

08010804 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8010804:	b580      	push	{r7, lr}
 8010806:	b084      	sub	sp, #16
 8010808:	af00      	add	r7, sp, #0
 801080a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010812:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	685a      	ldr	r2, [r3, #4]
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8010822:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8010824:	2300      	movs	r3, #0
 8010826:	60bb      	str	r3, [r7, #8]
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	695b      	ldr	r3, [r3, #20]
 801082e:	60bb      	str	r3, [r7, #8]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	681a      	ldr	r2, [r3, #0]
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	f042 0201 	orr.w	r2, r2, #1
 801083e:	601a      	str	r2, [r3, #0]
 8010840:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	681a      	ldr	r2, [r3, #0]
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010850:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	685b      	ldr	r3, [r3, #4]
 8010858:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801085c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010860:	d172      	bne.n	8010948 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8010862:	7bfb      	ldrb	r3, [r7, #15]
 8010864:	2b22      	cmp	r3, #34	; 0x22
 8010866:	d002      	beq.n	801086e <I2C_Slave_STOPF+0x6a>
 8010868:	7bfb      	ldrb	r3, [r7, #15]
 801086a:	2b2a      	cmp	r3, #42	; 0x2a
 801086c:	d135      	bne.n	80108da <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	685b      	ldr	r3, [r3, #4]
 8010876:	b29a      	uxth	r2, r3
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010880:	b29b      	uxth	r3, r3
 8010882:	2b00      	cmp	r3, #0
 8010884:	d005      	beq.n	8010892 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801088a:	f043 0204 	orr.w	r2, r3, #4
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	685a      	ldr	r2, [r3, #4]
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80108a0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108a6:	4618      	mov	r0, r3
 80108a8:	f7f8 f9c1 	bl	8008c2e <HAL_DMA_GetState>
 80108ac:	4603      	mov	r3, r0
 80108ae:	2b01      	cmp	r3, #1
 80108b0:	d049      	beq.n	8010946 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108b6:	4a69      	ldr	r2, [pc, #420]	; (8010a5c <I2C_Slave_STOPF+0x258>)
 80108b8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108be:	4618      	mov	r0, r3
 80108c0:	f7f7 fe6f 	bl	80085a2 <HAL_DMA_Abort_IT>
 80108c4:	4603      	mov	r3, r0
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d03d      	beq.n	8010946 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80108d0:	687a      	ldr	r2, [r7, #4]
 80108d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80108d4:	4610      	mov	r0, r2
 80108d6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80108d8:	e035      	b.n	8010946 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	685b      	ldr	r3, [r3, #4]
 80108e2:	b29a      	uxth	r2, r3
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80108ec:	b29b      	uxth	r3, r3
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d005      	beq.n	80108fe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108f6:	f043 0204 	orr.w	r2, r3, #4
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	685a      	ldr	r2, [r3, #4]
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801090c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010912:	4618      	mov	r0, r3
 8010914:	f7f8 f98b 	bl	8008c2e <HAL_DMA_GetState>
 8010918:	4603      	mov	r3, r0
 801091a:	2b01      	cmp	r3, #1
 801091c:	d014      	beq.n	8010948 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010922:	4a4e      	ldr	r2, [pc, #312]	; (8010a5c <I2C_Slave_STOPF+0x258>)
 8010924:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801092a:	4618      	mov	r0, r3
 801092c:	f7f7 fe39 	bl	80085a2 <HAL_DMA_Abort_IT>
 8010930:	4603      	mov	r3, r0
 8010932:	2b00      	cmp	r3, #0
 8010934:	d008      	beq.n	8010948 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801093a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801093c:	687a      	ldr	r2, [r7, #4]
 801093e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8010940:	4610      	mov	r0, r2
 8010942:	4798      	blx	r3
 8010944:	e000      	b.n	8010948 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010946:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801094c:	b29b      	uxth	r3, r3
 801094e:	2b00      	cmp	r3, #0
 8010950:	d03e      	beq.n	80109d0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	695b      	ldr	r3, [r3, #20]
 8010958:	f003 0304 	and.w	r3, r3, #4
 801095c:	2b04      	cmp	r3, #4
 801095e:	d112      	bne.n	8010986 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	691a      	ldr	r2, [r3, #16]
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801096a:	b2d2      	uxtb	r2, r2
 801096c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010972:	1c5a      	adds	r2, r3, #1
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801097c:	b29b      	uxth	r3, r3
 801097e:	3b01      	subs	r3, #1
 8010980:	b29a      	uxth	r2, r3
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	695b      	ldr	r3, [r3, #20]
 801098c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010990:	2b40      	cmp	r3, #64	; 0x40
 8010992:	d112      	bne.n	80109ba <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	691a      	ldr	r2, [r3, #16]
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801099e:	b2d2      	uxtb	r2, r2
 80109a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109a6:	1c5a      	adds	r2, r3, #1
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80109b0:	b29b      	uxth	r3, r3
 80109b2:	3b01      	subs	r3, #1
 80109b4:	b29a      	uxth	r2, r3
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80109be:	b29b      	uxth	r3, r3
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d005      	beq.n	80109d0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109c8:	f043 0204 	orr.w	r2, r3, #4
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d003      	beq.n	80109e0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80109d8:	6878      	ldr	r0, [r7, #4]
 80109da:	f000 f8b3 	bl	8010b44 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80109de:	e039      	b.n	8010a54 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80109e0:	7bfb      	ldrb	r3, [r7, #15]
 80109e2:	2b2a      	cmp	r3, #42	; 0x2a
 80109e4:	d109      	bne.n	80109fa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	2200      	movs	r2, #0
 80109ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	2228      	movs	r2, #40	; 0x28
 80109f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80109f4:	6878      	ldr	r0, [r7, #4]
 80109f6:	f7ff f809 	bl	800fa0c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010a00:	b2db      	uxtb	r3, r3
 8010a02:	2b28      	cmp	r3, #40	; 0x28
 8010a04:	d111      	bne.n	8010a2a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	4a15      	ldr	r2, [pc, #84]	; (8010a60 <I2C_Slave_STOPF+0x25c>)
 8010a0a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	2200      	movs	r2, #0
 8010a10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	2220      	movs	r2, #32
 8010a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	2200      	movs	r2, #0
 8010a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8010a22:	6878      	ldr	r0, [r7, #4]
 8010a24:	f7ff f80a 	bl	800fa3c <HAL_I2C_ListenCpltCallback>
}
 8010a28:	e014      	b.n	8010a54 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a2e:	2b22      	cmp	r3, #34	; 0x22
 8010a30:	d002      	beq.n	8010a38 <I2C_Slave_STOPF+0x234>
 8010a32:	7bfb      	ldrb	r3, [r7, #15]
 8010a34:	2b22      	cmp	r3, #34	; 0x22
 8010a36:	d10d      	bne.n	8010a54 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	2220      	movs	r2, #32
 8010a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	2200      	movs	r2, #0
 8010a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8010a4e:	6878      	ldr	r0, [r7, #4]
 8010a50:	f7fe ffdc 	bl	800fa0c <HAL_I2C_SlaveRxCpltCallback>
}
 8010a54:	bf00      	nop
 8010a56:	3710      	adds	r7, #16
 8010a58:	46bd      	mov	sp, r7
 8010a5a:	bd80      	pop	{r7, pc}
 8010a5c:	08011569 	.word	0x08011569
 8010a60:	ffff0000 	.word	0xffff0000

08010a64 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8010a64:	b580      	push	{r7, lr}
 8010a66:	b084      	sub	sp, #16
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010a72:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a78:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8010a7a:	68bb      	ldr	r3, [r7, #8]
 8010a7c:	2b08      	cmp	r3, #8
 8010a7e:	d002      	beq.n	8010a86 <I2C_Slave_AF+0x22>
 8010a80:	68bb      	ldr	r3, [r7, #8]
 8010a82:	2b20      	cmp	r3, #32
 8010a84:	d129      	bne.n	8010ada <I2C_Slave_AF+0x76>
 8010a86:	7bfb      	ldrb	r3, [r7, #15]
 8010a88:	2b28      	cmp	r3, #40	; 0x28
 8010a8a:	d126      	bne.n	8010ada <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	4a2c      	ldr	r2, [pc, #176]	; (8010b40 <I2C_Slave_AF+0xdc>)
 8010a90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	685a      	ldr	r2, [r3, #4]
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8010aa0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8010aaa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	681a      	ldr	r2, [r3, #0]
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010aba:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	2200      	movs	r2, #0
 8010ac0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	2220      	movs	r2, #32
 8010ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	2200      	movs	r2, #0
 8010ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f7fe ffb2 	bl	800fa3c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8010ad8:	e02e      	b.n	8010b38 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8010ada:	7bfb      	ldrb	r3, [r7, #15]
 8010adc:	2b21      	cmp	r3, #33	; 0x21
 8010ade:	d126      	bne.n	8010b2e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	4a17      	ldr	r2, [pc, #92]	; (8010b40 <I2C_Slave_AF+0xdc>)
 8010ae4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2221      	movs	r2, #33	; 0x21
 8010aea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	2220      	movs	r2, #32
 8010af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2200      	movs	r2, #0
 8010af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	685a      	ldr	r2, [r3, #4]
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8010b0a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8010b14:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	681a      	ldr	r2, [r3, #0]
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010b24:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8010b26:	6878      	ldr	r0, [r7, #4]
 8010b28:	f7fe ff66 	bl	800f9f8 <HAL_I2C_SlaveTxCpltCallback>
}
 8010b2c:	e004      	b.n	8010b38 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8010b36:	615a      	str	r2, [r3, #20]
}
 8010b38:	bf00      	nop
 8010b3a:	3710      	adds	r7, #16
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	bd80      	pop	{r7, pc}
 8010b40:	ffff0000 	.word	0xffff0000

08010b44 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b084      	sub	sp, #16
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010b52:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010b5a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8010b5c:	7bbb      	ldrb	r3, [r7, #14]
 8010b5e:	2b10      	cmp	r3, #16
 8010b60:	d002      	beq.n	8010b68 <I2C_ITError+0x24>
 8010b62:	7bbb      	ldrb	r3, [r7, #14]
 8010b64:	2b40      	cmp	r3, #64	; 0x40
 8010b66:	d10a      	bne.n	8010b7e <I2C_ITError+0x3a>
 8010b68:	7bfb      	ldrb	r3, [r7, #15]
 8010b6a:	2b22      	cmp	r3, #34	; 0x22
 8010b6c:	d107      	bne.n	8010b7e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	681a      	ldr	r2, [r3, #0]
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010b7c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8010b7e:	7bfb      	ldrb	r3, [r7, #15]
 8010b80:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8010b84:	2b28      	cmp	r3, #40	; 0x28
 8010b86:	d107      	bne.n	8010b98 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	2228      	movs	r2, #40	; 0x28
 8010b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8010b96:	e015      	b.n	8010bc4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	685b      	ldr	r3, [r3, #4]
 8010b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010ba6:	d00a      	beq.n	8010bbe <I2C_ITError+0x7a>
 8010ba8:	7bfb      	ldrb	r3, [r7, #15]
 8010baa:	2b60      	cmp	r3, #96	; 0x60
 8010bac:	d007      	beq.n	8010bbe <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	2220      	movs	r2, #32
 8010bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	2200      	movs	r2, #0
 8010bba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	685b      	ldr	r3, [r3, #4]
 8010bca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010bce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010bd2:	d162      	bne.n	8010c9a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	685a      	ldr	r2, [r3, #4]
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010be2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010be8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010bec:	b2db      	uxtb	r3, r3
 8010bee:	2b01      	cmp	r3, #1
 8010bf0:	d020      	beq.n	8010c34 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010bf6:	4a6a      	ldr	r2, [pc, #424]	; (8010da0 <I2C_ITError+0x25c>)
 8010bf8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010bfe:	4618      	mov	r0, r3
 8010c00:	f7f7 fccf 	bl	80085a2 <HAL_DMA_Abort_IT>
 8010c04:	4603      	mov	r3, r0
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	f000 8089 	beq.w	8010d1e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	681a      	ldr	r2, [r3, #0]
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	f022 0201 	bic.w	r2, r2, #1
 8010c1a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	2220      	movs	r2, #32
 8010c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010c2a:	687a      	ldr	r2, [r7, #4]
 8010c2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8010c2e:	4610      	mov	r0, r2
 8010c30:	4798      	blx	r3
 8010c32:	e074      	b.n	8010d1e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c38:	4a59      	ldr	r2, [pc, #356]	; (8010da0 <I2C_ITError+0x25c>)
 8010c3a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c40:	4618      	mov	r0, r3
 8010c42:	f7f7 fcae 	bl	80085a2 <HAL_DMA_Abort_IT>
 8010c46:	4603      	mov	r3, r0
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d068      	beq.n	8010d1e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	695b      	ldr	r3, [r3, #20]
 8010c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c56:	2b40      	cmp	r3, #64	; 0x40
 8010c58:	d10b      	bne.n	8010c72 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	691a      	ldr	r2, [r3, #16]
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c64:	b2d2      	uxtb	r2, r2
 8010c66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c6c:	1c5a      	adds	r2, r3, #1
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	681a      	ldr	r2, [r3, #0]
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	f022 0201 	bic.w	r2, r2, #1
 8010c80:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	2220      	movs	r2, #32
 8010c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010c90:	687a      	ldr	r2, [r7, #4]
 8010c92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8010c94:	4610      	mov	r0, r2
 8010c96:	4798      	blx	r3
 8010c98:	e041      	b.n	8010d1e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010ca0:	b2db      	uxtb	r3, r3
 8010ca2:	2b60      	cmp	r3, #96	; 0x60
 8010ca4:	d125      	bne.n	8010cf2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	2220      	movs	r2, #32
 8010caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	2200      	movs	r2, #0
 8010cb2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	695b      	ldr	r3, [r3, #20]
 8010cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010cbe:	2b40      	cmp	r3, #64	; 0x40
 8010cc0:	d10b      	bne.n	8010cda <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	691a      	ldr	r2, [r3, #16]
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ccc:	b2d2      	uxtb	r2, r2
 8010cce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cd4:	1c5a      	adds	r2, r3, #1
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	681a      	ldr	r2, [r3, #0]
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	f022 0201 	bic.w	r2, r2, #1
 8010ce8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8010cea:	6878      	ldr	r0, [r7, #4]
 8010cec:	f7fe fece 	bl	800fa8c <HAL_I2C_AbortCpltCallback>
 8010cf0:	e015      	b.n	8010d1e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	695b      	ldr	r3, [r3, #20]
 8010cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010cfc:	2b40      	cmp	r3, #64	; 0x40
 8010cfe:	d10b      	bne.n	8010d18 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	691a      	ldr	r2, [r3, #16]
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d0a:	b2d2      	uxtb	r2, r2
 8010d0c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d12:	1c5a      	adds	r2, r3, #1
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f7fe fead 	bl	800fa78 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d22:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	f003 0301 	and.w	r3, r3, #1
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d10e      	bne.n	8010d4c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8010d2e:	68bb      	ldr	r3, [r7, #8]
 8010d30:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d109      	bne.n	8010d4c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8010d38:	68bb      	ldr	r3, [r7, #8]
 8010d3a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d104      	bne.n	8010d4c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d007      	beq.n	8010d5c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	685a      	ldr	r2, [r3, #4]
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8010d5a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010d62:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d68:	f003 0304 	and.w	r3, r3, #4
 8010d6c:	2b04      	cmp	r3, #4
 8010d6e:	d113      	bne.n	8010d98 <I2C_ITError+0x254>
 8010d70:	7bfb      	ldrb	r3, [r7, #15]
 8010d72:	2b28      	cmp	r3, #40	; 0x28
 8010d74:	d110      	bne.n	8010d98 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	4a0a      	ldr	r2, [pc, #40]	; (8010da4 <I2C_ITError+0x260>)
 8010d7a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	2200      	movs	r2, #0
 8010d80:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	2220      	movs	r2, #32
 8010d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8010d92:	6878      	ldr	r0, [r7, #4]
 8010d94:	f7fe fe52 	bl	800fa3c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8010d98:	bf00      	nop
 8010d9a:	3710      	adds	r7, #16
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	bd80      	pop	{r7, pc}
 8010da0:	08011569 	.word	0x08011569
 8010da4:	ffff0000 	.word	0xffff0000

08010da8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b088      	sub	sp, #32
 8010dac:	af02      	add	r7, sp, #8
 8010dae:	60f8      	str	r0, [r7, #12]
 8010db0:	607a      	str	r2, [r7, #4]
 8010db2:	603b      	str	r3, [r7, #0]
 8010db4:	460b      	mov	r3, r1
 8010db6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dbc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8010dbe:	697b      	ldr	r3, [r7, #20]
 8010dc0:	2b08      	cmp	r3, #8
 8010dc2:	d006      	beq.n	8010dd2 <I2C_MasterRequestWrite+0x2a>
 8010dc4:	697b      	ldr	r3, [r7, #20]
 8010dc6:	2b01      	cmp	r3, #1
 8010dc8:	d003      	beq.n	8010dd2 <I2C_MasterRequestWrite+0x2a>
 8010dca:	697b      	ldr	r3, [r7, #20]
 8010dcc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8010dd0:	d108      	bne.n	8010de4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	681a      	ldr	r2, [r3, #0]
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010de0:	601a      	str	r2, [r3, #0]
 8010de2:	e00b      	b.n	8010dfc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010de8:	2b12      	cmp	r3, #18
 8010dea:	d107      	bne.n	8010dfc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	681a      	ldr	r2, [r3, #0]
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010dfa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010dfc:	683b      	ldr	r3, [r7, #0]
 8010dfe:	9300      	str	r3, [sp, #0]
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	2200      	movs	r2, #0
 8010e04:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010e08:	68f8      	ldr	r0, [r7, #12]
 8010e0a:	f000 fc55 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 8010e0e:	4603      	mov	r3, r0
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d00d      	beq.n	8010e30 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010e22:	d103      	bne.n	8010e2c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010e2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8010e2c:	2303      	movs	r3, #3
 8010e2e:	e035      	b.n	8010e9c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	691b      	ldr	r3, [r3, #16]
 8010e34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010e38:	d108      	bne.n	8010e4c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8010e3a:	897b      	ldrh	r3, [r7, #10]
 8010e3c:	b2db      	uxtb	r3, r3
 8010e3e:	461a      	mov	r2, r3
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8010e48:	611a      	str	r2, [r3, #16]
 8010e4a:	e01b      	b.n	8010e84 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8010e4c:	897b      	ldrh	r3, [r7, #10]
 8010e4e:	11db      	asrs	r3, r3, #7
 8010e50:	b2db      	uxtb	r3, r3
 8010e52:	f003 0306 	and.w	r3, r3, #6
 8010e56:	b2db      	uxtb	r3, r3
 8010e58:	f063 030f 	orn	r3, r3, #15
 8010e5c:	b2da      	uxtb	r2, r3
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8010e64:	683b      	ldr	r3, [r7, #0]
 8010e66:	687a      	ldr	r2, [r7, #4]
 8010e68:	490e      	ldr	r1, [pc, #56]	; (8010ea4 <I2C_MasterRequestWrite+0xfc>)
 8010e6a:	68f8      	ldr	r0, [r7, #12]
 8010e6c:	f000 fc7b 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010e70:	4603      	mov	r3, r0
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d001      	beq.n	8010e7a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8010e76:	2301      	movs	r3, #1
 8010e78:	e010      	b.n	8010e9c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8010e7a:	897b      	ldrh	r3, [r7, #10]
 8010e7c:	b2da      	uxtb	r2, r3
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	687a      	ldr	r2, [r7, #4]
 8010e88:	4907      	ldr	r1, [pc, #28]	; (8010ea8 <I2C_MasterRequestWrite+0x100>)
 8010e8a:	68f8      	ldr	r0, [r7, #12]
 8010e8c:	f000 fc6b 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010e90:	4603      	mov	r3, r0
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d001      	beq.n	8010e9a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8010e96:	2301      	movs	r3, #1
 8010e98:	e000      	b.n	8010e9c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8010e9a:	2300      	movs	r3, #0
}
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	3718      	adds	r7, #24
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	bd80      	pop	{r7, pc}
 8010ea4:	00010008 	.word	0x00010008
 8010ea8:	00010002 	.word	0x00010002

08010eac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b088      	sub	sp, #32
 8010eb0:	af02      	add	r7, sp, #8
 8010eb2:	60f8      	str	r0, [r7, #12]
 8010eb4:	607a      	str	r2, [r7, #4]
 8010eb6:	603b      	str	r3, [r7, #0]
 8010eb8:	460b      	mov	r3, r1
 8010eba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ec0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	681a      	ldr	r2, [r3, #0]
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010ed0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8010ed2:	697b      	ldr	r3, [r7, #20]
 8010ed4:	2b08      	cmp	r3, #8
 8010ed6:	d006      	beq.n	8010ee6 <I2C_MasterRequestRead+0x3a>
 8010ed8:	697b      	ldr	r3, [r7, #20]
 8010eda:	2b01      	cmp	r3, #1
 8010edc:	d003      	beq.n	8010ee6 <I2C_MasterRequestRead+0x3a>
 8010ede:	697b      	ldr	r3, [r7, #20]
 8010ee0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8010ee4:	d108      	bne.n	8010ef8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	681a      	ldr	r2, [r3, #0]
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010ef4:	601a      	str	r2, [r3, #0]
 8010ef6:	e00b      	b.n	8010f10 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010efc:	2b11      	cmp	r3, #17
 8010efe:	d107      	bne.n	8010f10 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	681a      	ldr	r2, [r3, #0]
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010f0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010f10:	683b      	ldr	r3, [r7, #0]
 8010f12:	9300      	str	r3, [sp, #0]
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	2200      	movs	r2, #0
 8010f18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010f1c:	68f8      	ldr	r0, [r7, #12]
 8010f1e:	f000 fbcb 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 8010f22:	4603      	mov	r3, r0
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d00d      	beq.n	8010f44 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010f32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010f36:	d103      	bne.n	8010f40 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010f3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8010f40:	2303      	movs	r3, #3
 8010f42:	e079      	b.n	8011038 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	691b      	ldr	r3, [r3, #16]
 8010f48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010f4c:	d108      	bne.n	8010f60 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8010f4e:	897b      	ldrh	r3, [r7, #10]
 8010f50:	b2db      	uxtb	r3, r3
 8010f52:	f043 0301 	orr.w	r3, r3, #1
 8010f56:	b2da      	uxtb	r2, r3
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	681b      	ldr	r3, [r3, #0]
 8010f5c:	611a      	str	r2, [r3, #16]
 8010f5e:	e05f      	b.n	8011020 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8010f60:	897b      	ldrh	r3, [r7, #10]
 8010f62:	11db      	asrs	r3, r3, #7
 8010f64:	b2db      	uxtb	r3, r3
 8010f66:	f003 0306 	and.w	r3, r3, #6
 8010f6a:	b2db      	uxtb	r3, r3
 8010f6c:	f063 030f 	orn	r3, r3, #15
 8010f70:	b2da      	uxtb	r2, r3
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	687a      	ldr	r2, [r7, #4]
 8010f7c:	4930      	ldr	r1, [pc, #192]	; (8011040 <I2C_MasterRequestRead+0x194>)
 8010f7e:	68f8      	ldr	r0, [r7, #12]
 8010f80:	f000 fbf1 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010f84:	4603      	mov	r3, r0
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d001      	beq.n	8010f8e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8010f8a:	2301      	movs	r3, #1
 8010f8c:	e054      	b.n	8011038 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8010f8e:	897b      	ldrh	r3, [r7, #10]
 8010f90:	b2da      	uxtb	r2, r3
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	687a      	ldr	r2, [r7, #4]
 8010f9c:	4929      	ldr	r1, [pc, #164]	; (8011044 <I2C_MasterRequestRead+0x198>)
 8010f9e:	68f8      	ldr	r0, [r7, #12]
 8010fa0:	f000 fbe1 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010fa4:	4603      	mov	r3, r0
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d001      	beq.n	8010fae <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8010faa:	2301      	movs	r3, #1
 8010fac:	e044      	b.n	8011038 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010fae:	2300      	movs	r3, #0
 8010fb0:	613b      	str	r3, [r7, #16]
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	695b      	ldr	r3, [r3, #20]
 8010fb8:	613b      	str	r3, [r7, #16]
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	699b      	ldr	r3, [r3, #24]
 8010fc0:	613b      	str	r3, [r7, #16]
 8010fc2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	681a      	ldr	r2, [r3, #0]
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010fd2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010fd4:	683b      	ldr	r3, [r7, #0]
 8010fd6:	9300      	str	r3, [sp, #0]
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	2200      	movs	r2, #0
 8010fdc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010fe0:	68f8      	ldr	r0, [r7, #12]
 8010fe2:	f000 fb69 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 8010fe6:	4603      	mov	r3, r0
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d00d      	beq.n	8011008 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010ff6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010ffa:	d103      	bne.n	8011004 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011002:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8011004:	2303      	movs	r3, #3
 8011006:	e017      	b.n	8011038 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8011008:	897b      	ldrh	r3, [r7, #10]
 801100a:	11db      	asrs	r3, r3, #7
 801100c:	b2db      	uxtb	r3, r3
 801100e:	f003 0306 	and.w	r3, r3, #6
 8011012:	b2db      	uxtb	r3, r3
 8011014:	f063 030e 	orn	r3, r3, #14
 8011018:	b2da      	uxtb	r2, r3
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8011020:	683b      	ldr	r3, [r7, #0]
 8011022:	687a      	ldr	r2, [r7, #4]
 8011024:	4907      	ldr	r1, [pc, #28]	; (8011044 <I2C_MasterRequestRead+0x198>)
 8011026:	68f8      	ldr	r0, [r7, #12]
 8011028:	f000 fb9d 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 801102c:	4603      	mov	r3, r0
 801102e:	2b00      	cmp	r3, #0
 8011030:	d001      	beq.n	8011036 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8011032:	2301      	movs	r3, #1
 8011034:	e000      	b.n	8011038 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8011036:	2300      	movs	r3, #0
}
 8011038:	4618      	mov	r0, r3
 801103a:	3718      	adds	r7, #24
 801103c:	46bd      	mov	sp, r7
 801103e:	bd80      	pop	{r7, pc}
 8011040:	00010008 	.word	0x00010008
 8011044:	00010002 	.word	0x00010002

08011048 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b088      	sub	sp, #32
 801104c:	af02      	add	r7, sp, #8
 801104e:	60f8      	str	r0, [r7, #12]
 8011050:	4608      	mov	r0, r1
 8011052:	4611      	mov	r1, r2
 8011054:	461a      	mov	r2, r3
 8011056:	4603      	mov	r3, r0
 8011058:	817b      	strh	r3, [r7, #10]
 801105a:	460b      	mov	r3, r1
 801105c:	813b      	strh	r3, [r7, #8]
 801105e:	4613      	mov	r3, r2
 8011060:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	681a      	ldr	r2, [r3, #0]
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8011070:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8011072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011074:	9300      	str	r3, [sp, #0]
 8011076:	6a3b      	ldr	r3, [r7, #32]
 8011078:	2200      	movs	r2, #0
 801107a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 801107e:	68f8      	ldr	r0, [r7, #12]
 8011080:	f000 fb1a 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 8011084:	4603      	mov	r3, r0
 8011086:	2b00      	cmp	r3, #0
 8011088:	d00d      	beq.n	80110a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011094:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011098:	d103      	bne.n	80110a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80110a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80110a2:	2303      	movs	r3, #3
 80110a4:	e05f      	b.n	8011166 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80110a6:	897b      	ldrh	r3, [r7, #10]
 80110a8:	b2db      	uxtb	r3, r3
 80110aa:	461a      	mov	r2, r3
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80110b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80110b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110b8:	6a3a      	ldr	r2, [r7, #32]
 80110ba:	492d      	ldr	r1, [pc, #180]	; (8011170 <I2C_RequestMemoryWrite+0x128>)
 80110bc:	68f8      	ldr	r0, [r7, #12]
 80110be:	f000 fb52 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80110c2:	4603      	mov	r3, r0
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d001      	beq.n	80110cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80110c8:	2301      	movs	r3, #1
 80110ca:	e04c      	b.n	8011166 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80110cc:	2300      	movs	r3, #0
 80110ce:	617b      	str	r3, [r7, #20]
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	695b      	ldr	r3, [r3, #20]
 80110d6:	617b      	str	r3, [r7, #20]
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	699b      	ldr	r3, [r3, #24]
 80110de:	617b      	str	r3, [r7, #20]
 80110e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80110e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80110e4:	6a39      	ldr	r1, [r7, #32]
 80110e6:	68f8      	ldr	r0, [r7, #12]
 80110e8:	f000 fbbc 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 80110ec:	4603      	mov	r3, r0
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d00d      	beq.n	801110e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110f6:	2b04      	cmp	r3, #4
 80110f8:	d107      	bne.n	801110a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	681a      	ldr	r2, [r3, #0]
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011108:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 801110a:	2301      	movs	r3, #1
 801110c:	e02b      	b.n	8011166 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 801110e:	88fb      	ldrh	r3, [r7, #6]
 8011110:	2b01      	cmp	r3, #1
 8011112:	d105      	bne.n	8011120 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8011114:	893b      	ldrh	r3, [r7, #8]
 8011116:	b2da      	uxtb	r2, r3
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	611a      	str	r2, [r3, #16]
 801111e:	e021      	b.n	8011164 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8011120:	893b      	ldrh	r3, [r7, #8]
 8011122:	0a1b      	lsrs	r3, r3, #8
 8011124:	b29b      	uxth	r3, r3
 8011126:	b2da      	uxtb	r2, r3
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 801112e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011130:	6a39      	ldr	r1, [r7, #32]
 8011132:	68f8      	ldr	r0, [r7, #12]
 8011134:	f000 fb96 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 8011138:	4603      	mov	r3, r0
 801113a:	2b00      	cmp	r3, #0
 801113c:	d00d      	beq.n	801115a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011142:	2b04      	cmp	r3, #4
 8011144:	d107      	bne.n	8011156 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	681a      	ldr	r2, [r3, #0]
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011154:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8011156:	2301      	movs	r3, #1
 8011158:	e005      	b.n	8011166 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 801115a:	893b      	ldrh	r3, [r7, #8]
 801115c:	b2da      	uxtb	r2, r3
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8011164:	2300      	movs	r3, #0
}
 8011166:	4618      	mov	r0, r3
 8011168:	3718      	adds	r7, #24
 801116a:	46bd      	mov	sp, r7
 801116c:	bd80      	pop	{r7, pc}
 801116e:	bf00      	nop
 8011170:	00010002 	.word	0x00010002

08011174 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8011174:	b580      	push	{r7, lr}
 8011176:	b088      	sub	sp, #32
 8011178:	af02      	add	r7, sp, #8
 801117a:	60f8      	str	r0, [r7, #12]
 801117c:	4608      	mov	r0, r1
 801117e:	4611      	mov	r1, r2
 8011180:	461a      	mov	r2, r3
 8011182:	4603      	mov	r3, r0
 8011184:	817b      	strh	r3, [r7, #10]
 8011186:	460b      	mov	r3, r1
 8011188:	813b      	strh	r3, [r7, #8]
 801118a:	4613      	mov	r3, r2
 801118c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	681a      	ldr	r2, [r3, #0]
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801119c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	681a      	ldr	r2, [r3, #0]
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80111ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80111ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111b0:	9300      	str	r3, [sp, #0]
 80111b2:	6a3b      	ldr	r3, [r7, #32]
 80111b4:	2200      	movs	r2, #0
 80111b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80111ba:	68f8      	ldr	r0, [r7, #12]
 80111bc:	f000 fa7c 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 80111c0:	4603      	mov	r3, r0
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d00d      	beq.n	80111e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80111d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80111d4:	d103      	bne.n	80111de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80111dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80111de:	2303      	movs	r3, #3
 80111e0:	e0aa      	b.n	8011338 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80111e2:	897b      	ldrh	r3, [r7, #10]
 80111e4:	b2db      	uxtb	r3, r3
 80111e6:	461a      	mov	r2, r3
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80111f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80111f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111f4:	6a3a      	ldr	r2, [r7, #32]
 80111f6:	4952      	ldr	r1, [pc, #328]	; (8011340 <I2C_RequestMemoryRead+0x1cc>)
 80111f8:	68f8      	ldr	r0, [r7, #12]
 80111fa:	f000 fab4 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80111fe:	4603      	mov	r3, r0
 8011200:	2b00      	cmp	r3, #0
 8011202:	d001      	beq.n	8011208 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8011204:	2301      	movs	r3, #1
 8011206:	e097      	b.n	8011338 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8011208:	2300      	movs	r3, #0
 801120a:	617b      	str	r3, [r7, #20]
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	695b      	ldr	r3, [r3, #20]
 8011212:	617b      	str	r3, [r7, #20]
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	699b      	ldr	r3, [r3, #24]
 801121a:	617b      	str	r3, [r7, #20]
 801121c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 801121e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011220:	6a39      	ldr	r1, [r7, #32]
 8011222:	68f8      	ldr	r0, [r7, #12]
 8011224:	f000 fb1e 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 8011228:	4603      	mov	r3, r0
 801122a:	2b00      	cmp	r3, #0
 801122c:	d00d      	beq.n	801124a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011232:	2b04      	cmp	r3, #4
 8011234:	d107      	bne.n	8011246 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8011236:	68fb      	ldr	r3, [r7, #12]
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	681a      	ldr	r2, [r3, #0]
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011244:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8011246:	2301      	movs	r3, #1
 8011248:	e076      	b.n	8011338 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 801124a:	88fb      	ldrh	r3, [r7, #6]
 801124c:	2b01      	cmp	r3, #1
 801124e:	d105      	bne.n	801125c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8011250:	893b      	ldrh	r3, [r7, #8]
 8011252:	b2da      	uxtb	r2, r3
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	611a      	str	r2, [r3, #16]
 801125a:	e021      	b.n	80112a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 801125c:	893b      	ldrh	r3, [r7, #8]
 801125e:	0a1b      	lsrs	r3, r3, #8
 8011260:	b29b      	uxth	r3, r3
 8011262:	b2da      	uxtb	r2, r3
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 801126a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801126c:	6a39      	ldr	r1, [r7, #32]
 801126e:	68f8      	ldr	r0, [r7, #12]
 8011270:	f000 faf8 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 8011274:	4603      	mov	r3, r0
 8011276:	2b00      	cmp	r3, #0
 8011278:	d00d      	beq.n	8011296 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801127e:	2b04      	cmp	r3, #4
 8011280:	d107      	bne.n	8011292 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	681a      	ldr	r2, [r3, #0]
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011290:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8011292:	2301      	movs	r3, #1
 8011294:	e050      	b.n	8011338 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8011296:	893b      	ldrh	r3, [r7, #8]
 8011298:	b2da      	uxtb	r2, r3
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80112a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112a2:	6a39      	ldr	r1, [r7, #32]
 80112a4:	68f8      	ldr	r0, [r7, #12]
 80112a6:	f000 fadd 	bl	8011864 <I2C_WaitOnTXEFlagUntilTimeout>
 80112aa:	4603      	mov	r3, r0
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d00d      	beq.n	80112cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112b4:	2b04      	cmp	r3, #4
 80112b6:	d107      	bne.n	80112c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	681a      	ldr	r2, [r3, #0]
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80112c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80112c8:	2301      	movs	r3, #1
 80112ca:	e035      	b.n	8011338 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	681a      	ldr	r2, [r3, #0]
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80112da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80112dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112de:	9300      	str	r3, [sp, #0]
 80112e0:	6a3b      	ldr	r3, [r7, #32]
 80112e2:	2200      	movs	r2, #0
 80112e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80112e8:	68f8      	ldr	r0, [r7, #12]
 80112ea:	f000 f9e5 	bl	80116b8 <I2C_WaitOnFlagUntilTimeout>
 80112ee:	4603      	mov	r3, r0
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d00d      	beq.n	8011310 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80112fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011302:	d103      	bne.n	801130c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f44f 7200 	mov.w	r2, #512	; 0x200
 801130a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 801130c:	2303      	movs	r3, #3
 801130e:	e013      	b.n	8011338 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8011310:	897b      	ldrh	r3, [r7, #10]
 8011312:	b2db      	uxtb	r3, r3
 8011314:	f043 0301 	orr.w	r3, r3, #1
 8011318:	b2da      	uxtb	r2, r3
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8011320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011322:	6a3a      	ldr	r2, [r7, #32]
 8011324:	4906      	ldr	r1, [pc, #24]	; (8011340 <I2C_RequestMemoryRead+0x1cc>)
 8011326:	68f8      	ldr	r0, [r7, #12]
 8011328:	f000 fa1d 	bl	8011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 801132c:	4603      	mov	r3, r0
 801132e:	2b00      	cmp	r3, #0
 8011330:	d001      	beq.n	8011336 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8011332:	2301      	movs	r3, #1
 8011334:	e000      	b.n	8011338 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8011336:	2300      	movs	r3, #0
}
 8011338:	4618      	mov	r0, r3
 801133a:	3718      	adds	r7, #24
 801133c:	46bd      	mov	sp, r7
 801133e:	bd80      	pop	{r7, pc}
 8011340:	00010002 	.word	0x00010002

08011344 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b086      	sub	sp, #24
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011350:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8011352:	697b      	ldr	r3, [r7, #20]
 8011354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011358:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 801135a:	697b      	ldr	r3, [r7, #20]
 801135c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8011360:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8011362:	697b      	ldr	r3, [r7, #20]
 8011364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011366:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8011368:	697b      	ldr	r3, [r7, #20]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	685a      	ldr	r2, [r3, #4]
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8011376:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8011378:	697b      	ldr	r3, [r7, #20]
 801137a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801137c:	2b00      	cmp	r3, #0
 801137e:	d003      	beq.n	8011388 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8011380:	697b      	ldr	r3, [r7, #20]
 8011382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011384:	2200      	movs	r2, #0
 8011386:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801138c:	2b00      	cmp	r3, #0
 801138e:	d003      	beq.n	8011398 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8011390:	697b      	ldr	r3, [r7, #20]
 8011392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011394:	2200      	movs	r2, #0
 8011396:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8011398:	7cfb      	ldrb	r3, [r7, #19]
 801139a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 801139e:	2b21      	cmp	r3, #33	; 0x21
 80113a0:	d007      	beq.n	80113b2 <I2C_DMAXferCplt+0x6e>
 80113a2:	7cfb      	ldrb	r3, [r7, #19]
 80113a4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80113a8:	2b22      	cmp	r3, #34	; 0x22
 80113aa:	d131      	bne.n	8011410 <I2C_DMAXferCplt+0xcc>
 80113ac:	7cbb      	ldrb	r3, [r7, #18]
 80113ae:	2b20      	cmp	r3, #32
 80113b0:	d12e      	bne.n	8011410 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80113b2:	697b      	ldr	r3, [r7, #20]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	685a      	ldr	r2, [r3, #4]
 80113b8:	697b      	ldr	r3, [r7, #20]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80113c0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80113c2:	697b      	ldr	r3, [r7, #20]
 80113c4:	2200      	movs	r2, #0
 80113c6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80113c8:	7cfb      	ldrb	r3, [r7, #19]
 80113ca:	2b29      	cmp	r3, #41	; 0x29
 80113cc:	d10a      	bne.n	80113e4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80113ce:	697b      	ldr	r3, [r7, #20]
 80113d0:	2221      	movs	r2, #33	; 0x21
 80113d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80113d4:	697b      	ldr	r3, [r7, #20]
 80113d6:	2228      	movs	r2, #40	; 0x28
 80113d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80113dc:	6978      	ldr	r0, [r7, #20]
 80113de:	f7fe fb0b 	bl	800f9f8 <HAL_I2C_SlaveTxCpltCallback>
 80113e2:	e00c      	b.n	80113fe <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80113e4:	7cfb      	ldrb	r3, [r7, #19]
 80113e6:	2b2a      	cmp	r3, #42	; 0x2a
 80113e8:	d109      	bne.n	80113fe <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	2222      	movs	r2, #34	; 0x22
 80113ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80113f0:	697b      	ldr	r3, [r7, #20]
 80113f2:	2228      	movs	r2, #40	; 0x28
 80113f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80113f8:	6978      	ldr	r0, [r7, #20]
 80113fa:	f7fe fb07 	bl	800fa0c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80113fe:	697b      	ldr	r3, [r7, #20]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	685a      	ldr	r2, [r3, #4]
 8011404:	697b      	ldr	r3, [r7, #20]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 801140c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 801140e:	e06a      	b.n	80114e6 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8011410:	697b      	ldr	r3, [r7, #20]
 8011412:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8011416:	b2db      	uxtb	r3, r3
 8011418:	2b00      	cmp	r3, #0
 801141a:	d064      	beq.n	80114e6 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 801141c:	697b      	ldr	r3, [r7, #20]
 801141e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011420:	b29b      	uxth	r3, r3
 8011422:	2b01      	cmp	r3, #1
 8011424:	d107      	bne.n	8011436 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8011426:	697b      	ldr	r3, [r7, #20]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	681a      	ldr	r2, [r3, #0]
 801142c:	697b      	ldr	r3, [r7, #20]
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8011434:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	685a      	ldr	r2, [r3, #4]
 801143c:	697b      	ldr	r3, [r7, #20]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8011444:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 801144c:	d009      	beq.n	8011462 <I2C_DMAXferCplt+0x11e>
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	2b08      	cmp	r3, #8
 8011452:	d006      	beq.n	8011462 <I2C_DMAXferCplt+0x11e>
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 801145a:	d002      	beq.n	8011462 <I2C_DMAXferCplt+0x11e>
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	2b20      	cmp	r3, #32
 8011460:	d107      	bne.n	8011472 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8011462:	697b      	ldr	r3, [r7, #20]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	681a      	ldr	r2, [r3, #0]
 8011468:	697b      	ldr	r3, [r7, #20]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011470:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8011472:	697b      	ldr	r3, [r7, #20]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	685a      	ldr	r2, [r3, #4]
 8011478:	697b      	ldr	r3, [r7, #20]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011480:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8011482:	697b      	ldr	r3, [r7, #20]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	685a      	ldr	r2, [r3, #4]
 8011488:	697b      	ldr	r3, [r7, #20]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011490:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8011492:	697b      	ldr	r3, [r7, #20]
 8011494:	2200      	movs	r2, #0
 8011496:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8011498:	697b      	ldr	r3, [r7, #20]
 801149a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801149c:	2b00      	cmp	r3, #0
 801149e:	d003      	beq.n	80114a8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80114a0:	6978      	ldr	r0, [r7, #20]
 80114a2:	f7fe fae9 	bl	800fa78 <HAL_I2C_ErrorCallback>
}
 80114a6:	e01e      	b.n	80114e6 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80114a8:	697b      	ldr	r3, [r7, #20]
 80114aa:	2220      	movs	r2, #32
 80114ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80114b0:	697b      	ldr	r3, [r7, #20]
 80114b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80114b6:	b2db      	uxtb	r3, r3
 80114b8:	2b40      	cmp	r3, #64	; 0x40
 80114ba:	d10a      	bne.n	80114d2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80114bc:	697b      	ldr	r3, [r7, #20]
 80114be:	2200      	movs	r2, #0
 80114c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80114c4:	697b      	ldr	r3, [r7, #20]
 80114c6:	2200      	movs	r2, #0
 80114c8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80114ca:	6978      	ldr	r0, [r7, #20]
 80114cc:	f7fe faca 	bl	800fa64 <HAL_I2C_MemRxCpltCallback>
}
 80114d0:	e009      	b.n	80114e6 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80114d2:	697b      	ldr	r3, [r7, #20]
 80114d4:	2200      	movs	r2, #0
 80114d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80114da:	697b      	ldr	r3, [r7, #20]
 80114dc:	2212      	movs	r2, #18
 80114de:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80114e0:	6978      	ldr	r0, [r7, #20]
 80114e2:	f7fe fa7f 	bl	800f9e4 <HAL_I2C_MasterRxCpltCallback>
}
 80114e6:	bf00      	nop
 80114e8:	3718      	adds	r7, #24
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}

080114ee <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80114ee:	b580      	push	{r7, lr}
 80114f0:	b084      	sub	sp, #16
 80114f2:	af00      	add	r7, sp, #0
 80114f4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80114fa:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011500:	2b00      	cmp	r3, #0
 8011502:	d003      	beq.n	801150c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011508:	2200      	movs	r2, #0
 801150a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011510:	2b00      	cmp	r3, #0
 8011512:	d003      	beq.n	801151c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011518:	2200      	movs	r2, #0
 801151a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 801151c:	6878      	ldr	r0, [r7, #4]
 801151e:	f7f7 fb94 	bl	8008c4a <HAL_DMA_GetError>
 8011522:	4603      	mov	r3, r0
 8011524:	2b02      	cmp	r3, #2
 8011526:	d01b      	beq.n	8011560 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	681a      	ldr	r2, [r3, #0]
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8011536:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	2200      	movs	r2, #0
 801153c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	2220      	movs	r2, #32
 8011542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	2200      	movs	r2, #0
 801154a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011552:	f043 0210 	orr.w	r2, r3, #16
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 801155a:	68f8      	ldr	r0, [r7, #12]
 801155c:	f7fe fa8c 	bl	800fa78 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8011560:	bf00      	nop
 8011562:	3710      	adds	r7, #16
 8011564:	46bd      	mov	sp, r7
 8011566:	bd80      	pop	{r7, pc}

08011568 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8011568:	b580      	push	{r7, lr}
 801156a:	b086      	sub	sp, #24
 801156c:	af00      	add	r7, sp, #0
 801156e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011570:	2300      	movs	r3, #0
 8011572:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011578:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 801157a:	697b      	ldr	r3, [r7, #20]
 801157c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011580:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8011582:	4b4b      	ldr	r3, [pc, #300]	; (80116b0 <I2C_DMAAbort+0x148>)
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	08db      	lsrs	r3, r3, #3
 8011588:	4a4a      	ldr	r2, [pc, #296]	; (80116b4 <I2C_DMAAbort+0x14c>)
 801158a:	fba2 2303 	umull	r2, r3, r2, r3
 801158e:	0a1a      	lsrs	r2, r3, #8
 8011590:	4613      	mov	r3, r2
 8011592:	009b      	lsls	r3, r3, #2
 8011594:	4413      	add	r3, r2
 8011596:	00da      	lsls	r2, r3, #3
 8011598:	1ad3      	subs	r3, r2, r3
 801159a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d106      	bne.n	80115b0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80115a2:	697b      	ldr	r3, [r7, #20]
 80115a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80115a6:	f043 0220 	orr.w	r2, r3, #32
 80115aa:	697b      	ldr	r3, [r7, #20]
 80115ac:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80115ae:	e00a      	b.n	80115c6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	3b01      	subs	r3, #1
 80115b4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80115b6:	697b      	ldr	r3, [r7, #20]
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80115c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80115c4:	d0ea      	beq.n	801159c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80115c6:	697b      	ldr	r3, [r7, #20]
 80115c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d003      	beq.n	80115d6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80115ce:	697b      	ldr	r3, [r7, #20]
 80115d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115d2:	2200      	movs	r2, #0
 80115d4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80115d6:	697b      	ldr	r3, [r7, #20]
 80115d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d003      	beq.n	80115e6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80115de:	697b      	ldr	r3, [r7, #20]
 80115e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80115e2:	2200      	movs	r2, #0
 80115e4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80115e6:	697b      	ldr	r3, [r7, #20]
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	681a      	ldr	r2, [r3, #0]
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80115f4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80115f6:	697b      	ldr	r3, [r7, #20]
 80115f8:	2200      	movs	r2, #0
 80115fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80115fc:	697b      	ldr	r3, [r7, #20]
 80115fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011600:	2b00      	cmp	r3, #0
 8011602:	d003      	beq.n	801160c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8011604:	697b      	ldr	r3, [r7, #20]
 8011606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011608:	2200      	movs	r2, #0
 801160a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 801160c:	697b      	ldr	r3, [r7, #20]
 801160e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011610:	2b00      	cmp	r3, #0
 8011612:	d003      	beq.n	801161c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8011614:	697b      	ldr	r3, [r7, #20]
 8011616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011618:	2200      	movs	r2, #0
 801161a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 801161c:	697b      	ldr	r3, [r7, #20]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	681a      	ldr	r2, [r3, #0]
 8011622:	697b      	ldr	r3, [r7, #20]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	f022 0201 	bic.w	r2, r2, #1
 801162a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 801162c:	697b      	ldr	r3, [r7, #20]
 801162e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011632:	b2db      	uxtb	r3, r3
 8011634:	2b60      	cmp	r3, #96	; 0x60
 8011636:	d10e      	bne.n	8011656 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8011638:	697b      	ldr	r3, [r7, #20]
 801163a:	2220      	movs	r2, #32
 801163c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8011640:	697b      	ldr	r3, [r7, #20]
 8011642:	2200      	movs	r2, #0
 8011644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8011648:	697b      	ldr	r3, [r7, #20]
 801164a:	2200      	movs	r2, #0
 801164c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 801164e:	6978      	ldr	r0, [r7, #20]
 8011650:	f7fe fa1c 	bl	800fa8c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8011654:	e027      	b.n	80116a6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8011656:	7cfb      	ldrb	r3, [r7, #19]
 8011658:	f003 0328 	and.w	r3, r3, #40	; 0x28
 801165c:	2b28      	cmp	r3, #40	; 0x28
 801165e:	d117      	bne.n	8011690 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8011660:	697b      	ldr	r3, [r7, #20]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	681a      	ldr	r2, [r3, #0]
 8011666:	697b      	ldr	r3, [r7, #20]
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	f042 0201 	orr.w	r2, r2, #1
 801166e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8011670:	697b      	ldr	r3, [r7, #20]
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	681a      	ldr	r2, [r3, #0]
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801167e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8011680:	697b      	ldr	r3, [r7, #20]
 8011682:	2200      	movs	r2, #0
 8011684:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8011686:	697b      	ldr	r3, [r7, #20]
 8011688:	2228      	movs	r2, #40	; 0x28
 801168a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 801168e:	e007      	b.n	80116a0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8011690:	697b      	ldr	r3, [r7, #20]
 8011692:	2220      	movs	r2, #32
 8011694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8011698:	697b      	ldr	r3, [r7, #20]
 801169a:	2200      	movs	r2, #0
 801169c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80116a0:	6978      	ldr	r0, [r7, #20]
 80116a2:	f7fe f9e9 	bl	800fa78 <HAL_I2C_ErrorCallback>
}
 80116a6:	bf00      	nop
 80116a8:	3718      	adds	r7, #24
 80116aa:	46bd      	mov	sp, r7
 80116ac:	bd80      	pop	{r7, pc}
 80116ae:	bf00      	nop
 80116b0:	20000058 	.word	0x20000058
 80116b4:	14f8b589 	.word	0x14f8b589

080116b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b084      	sub	sp, #16
 80116bc:	af00      	add	r7, sp, #0
 80116be:	60f8      	str	r0, [r7, #12]
 80116c0:	60b9      	str	r1, [r7, #8]
 80116c2:	603b      	str	r3, [r7, #0]
 80116c4:	4613      	mov	r3, r2
 80116c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80116c8:	e025      	b.n	8011716 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116d0:	d021      	beq.n	8011716 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80116d2:	f7f5 fc35 	bl	8006f40 <HAL_GetTick>
 80116d6:	4602      	mov	r2, r0
 80116d8:	69bb      	ldr	r3, [r7, #24]
 80116da:	1ad3      	subs	r3, r2, r3
 80116dc:	683a      	ldr	r2, [r7, #0]
 80116de:	429a      	cmp	r2, r3
 80116e0:	d302      	bcc.n	80116e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80116e2:	683b      	ldr	r3, [r7, #0]
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d116      	bne.n	8011716 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	2200      	movs	r2, #0
 80116ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	2220      	movs	r2, #32
 80116f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	2200      	movs	r2, #0
 80116fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011702:	f043 0220 	orr.w	r2, r3, #32
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	2200      	movs	r2, #0
 801170e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8011712:	2301      	movs	r3, #1
 8011714:	e023      	b.n	801175e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011716:	68bb      	ldr	r3, [r7, #8]
 8011718:	0c1b      	lsrs	r3, r3, #16
 801171a:	b2db      	uxtb	r3, r3
 801171c:	2b01      	cmp	r3, #1
 801171e:	d10d      	bne.n	801173c <I2C_WaitOnFlagUntilTimeout+0x84>
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	695b      	ldr	r3, [r3, #20]
 8011726:	43da      	mvns	r2, r3
 8011728:	68bb      	ldr	r3, [r7, #8]
 801172a:	4013      	ands	r3, r2
 801172c:	b29b      	uxth	r3, r3
 801172e:	2b00      	cmp	r3, #0
 8011730:	bf0c      	ite	eq
 8011732:	2301      	moveq	r3, #1
 8011734:	2300      	movne	r3, #0
 8011736:	b2db      	uxtb	r3, r3
 8011738:	461a      	mov	r2, r3
 801173a:	e00c      	b.n	8011756 <I2C_WaitOnFlagUntilTimeout+0x9e>
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	699b      	ldr	r3, [r3, #24]
 8011742:	43da      	mvns	r2, r3
 8011744:	68bb      	ldr	r3, [r7, #8]
 8011746:	4013      	ands	r3, r2
 8011748:	b29b      	uxth	r3, r3
 801174a:	2b00      	cmp	r3, #0
 801174c:	bf0c      	ite	eq
 801174e:	2301      	moveq	r3, #1
 8011750:	2300      	movne	r3, #0
 8011752:	b2db      	uxtb	r3, r3
 8011754:	461a      	mov	r2, r3
 8011756:	79fb      	ldrb	r3, [r7, #7]
 8011758:	429a      	cmp	r2, r3
 801175a:	d0b6      	beq.n	80116ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801175c:	2300      	movs	r3, #0
}
 801175e:	4618      	mov	r0, r3
 8011760:	3710      	adds	r7, #16
 8011762:	46bd      	mov	sp, r7
 8011764:	bd80      	pop	{r7, pc}

08011766 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8011766:	b580      	push	{r7, lr}
 8011768:	b084      	sub	sp, #16
 801176a:	af00      	add	r7, sp, #0
 801176c:	60f8      	str	r0, [r7, #12]
 801176e:	60b9      	str	r1, [r7, #8]
 8011770:	607a      	str	r2, [r7, #4]
 8011772:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8011774:	e051      	b.n	801181a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8011776:	68fb      	ldr	r3, [r7, #12]
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	695b      	ldr	r3, [r3, #20]
 801177c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011784:	d123      	bne.n	80117ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	681a      	ldr	r2, [r3, #0]
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011794:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 801179e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	2200      	movs	r2, #0
 80117a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	2220      	movs	r2, #32
 80117aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	2200      	movs	r2, #0
 80117b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117ba:	f043 0204 	orr.w	r2, r3, #4
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	2200      	movs	r2, #0
 80117c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80117ca:	2301      	movs	r3, #1
 80117cc:	e046      	b.n	801185c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117d4:	d021      	beq.n	801181a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80117d6:	f7f5 fbb3 	bl	8006f40 <HAL_GetTick>
 80117da:	4602      	mov	r2, r0
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	1ad3      	subs	r3, r2, r3
 80117e0:	687a      	ldr	r2, [r7, #4]
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d302      	bcc.n	80117ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d116      	bne.n	801181a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	2200      	movs	r2, #0
 80117f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	2220      	movs	r2, #32
 80117f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	2200      	movs	r2, #0
 80117fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011806:	f043 0220 	orr.w	r2, r3, #32
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	2200      	movs	r2, #0
 8011812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8011816:	2301      	movs	r3, #1
 8011818:	e020      	b.n	801185c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 801181a:	68bb      	ldr	r3, [r7, #8]
 801181c:	0c1b      	lsrs	r3, r3, #16
 801181e:	b2db      	uxtb	r3, r3
 8011820:	2b01      	cmp	r3, #1
 8011822:	d10c      	bne.n	801183e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	695b      	ldr	r3, [r3, #20]
 801182a:	43da      	mvns	r2, r3
 801182c:	68bb      	ldr	r3, [r7, #8]
 801182e:	4013      	ands	r3, r2
 8011830:	b29b      	uxth	r3, r3
 8011832:	2b00      	cmp	r3, #0
 8011834:	bf14      	ite	ne
 8011836:	2301      	movne	r3, #1
 8011838:	2300      	moveq	r3, #0
 801183a:	b2db      	uxtb	r3, r3
 801183c:	e00b      	b.n	8011856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	699b      	ldr	r3, [r3, #24]
 8011844:	43da      	mvns	r2, r3
 8011846:	68bb      	ldr	r3, [r7, #8]
 8011848:	4013      	ands	r3, r2
 801184a:	b29b      	uxth	r3, r3
 801184c:	2b00      	cmp	r3, #0
 801184e:	bf14      	ite	ne
 8011850:	2301      	movne	r3, #1
 8011852:	2300      	moveq	r3, #0
 8011854:	b2db      	uxtb	r3, r3
 8011856:	2b00      	cmp	r3, #0
 8011858:	d18d      	bne.n	8011776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 801185a:	2300      	movs	r3, #0
}
 801185c:	4618      	mov	r0, r3
 801185e:	3710      	adds	r7, #16
 8011860:	46bd      	mov	sp, r7
 8011862:	bd80      	pop	{r7, pc}

08011864 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011864:	b580      	push	{r7, lr}
 8011866:	b084      	sub	sp, #16
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	60b9      	str	r1, [r7, #8]
 801186e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8011870:	e02d      	b.n	80118ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8011872:	68f8      	ldr	r0, [r7, #12]
 8011874:	f000 f93e 	bl	8011af4 <I2C_IsAcknowledgeFailed>
 8011878:	4603      	mov	r3, r0
 801187a:	2b00      	cmp	r3, #0
 801187c:	d001      	beq.n	8011882 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 801187e:	2301      	movs	r3, #1
 8011880:	e02d      	b.n	80118de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011882:	68bb      	ldr	r3, [r7, #8]
 8011884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011888:	d021      	beq.n	80118ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801188a:	f7f5 fb59 	bl	8006f40 <HAL_GetTick>
 801188e:	4602      	mov	r2, r0
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	1ad3      	subs	r3, r2, r3
 8011894:	68ba      	ldr	r2, [r7, #8]
 8011896:	429a      	cmp	r2, r3
 8011898:	d302      	bcc.n	80118a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 801189a:	68bb      	ldr	r3, [r7, #8]
 801189c:	2b00      	cmp	r3, #0
 801189e:	d116      	bne.n	80118ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	2200      	movs	r2, #0
 80118a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	2220      	movs	r2, #32
 80118aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	2200      	movs	r2, #0
 80118b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118ba:	f043 0220 	orr.w	r2, r3, #32
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	2200      	movs	r2, #0
 80118c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80118ca:	2301      	movs	r3, #1
 80118cc:	e007      	b.n	80118de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	695b      	ldr	r3, [r3, #20]
 80118d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80118d8:	2b80      	cmp	r3, #128	; 0x80
 80118da:	d1ca      	bne.n	8011872 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80118dc:	2300      	movs	r3, #0
}
 80118de:	4618      	mov	r0, r3
 80118e0:	3710      	adds	r7, #16
 80118e2:	46bd      	mov	sp, r7
 80118e4:	bd80      	pop	{r7, pc}

080118e6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80118e6:	b580      	push	{r7, lr}
 80118e8:	b084      	sub	sp, #16
 80118ea:	af00      	add	r7, sp, #0
 80118ec:	60f8      	str	r0, [r7, #12]
 80118ee:	60b9      	str	r1, [r7, #8]
 80118f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80118f2:	e02d      	b.n	8011950 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80118f4:	68f8      	ldr	r0, [r7, #12]
 80118f6:	f000 f8fd 	bl	8011af4 <I2C_IsAcknowledgeFailed>
 80118fa:	4603      	mov	r3, r0
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d001      	beq.n	8011904 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8011900:	2301      	movs	r3, #1
 8011902:	e02d      	b.n	8011960 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011904:	68bb      	ldr	r3, [r7, #8]
 8011906:	f1b3 3fff 	cmp.w	r3, #4294967295
 801190a:	d021      	beq.n	8011950 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801190c:	f7f5 fb18 	bl	8006f40 <HAL_GetTick>
 8011910:	4602      	mov	r2, r0
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	1ad3      	subs	r3, r2, r3
 8011916:	68ba      	ldr	r2, [r7, #8]
 8011918:	429a      	cmp	r2, r3
 801191a:	d302      	bcc.n	8011922 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 801191c:	68bb      	ldr	r3, [r7, #8]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d116      	bne.n	8011950 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	2200      	movs	r2, #0
 8011926:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	2220      	movs	r2, #32
 801192c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	2200      	movs	r2, #0
 8011934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801193c:	f043 0220 	orr.w	r2, r3, #32
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	2200      	movs	r2, #0
 8011948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 801194c:	2301      	movs	r3, #1
 801194e:	e007      	b.n	8011960 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	695b      	ldr	r3, [r3, #20]
 8011956:	f003 0304 	and.w	r3, r3, #4
 801195a:	2b04      	cmp	r3, #4
 801195c:	d1ca      	bne.n	80118f4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 801195e:	2300      	movs	r3, #0
}
 8011960:	4618      	mov	r0, r3
 8011962:	3710      	adds	r7, #16
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}

08011968 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b084      	sub	sp, #16
 801196c:	af00      	add	r7, sp, #0
 801196e:	60f8      	str	r0, [r7, #12]
 8011970:	60b9      	str	r1, [r7, #8]
 8011972:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011974:	e029      	b.n	80119ca <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8011976:	68f8      	ldr	r0, [r7, #12]
 8011978:	f000 f8bc 	bl	8011af4 <I2C_IsAcknowledgeFailed>
 801197c:	4603      	mov	r3, r0
 801197e:	2b00      	cmp	r3, #0
 8011980:	d001      	beq.n	8011986 <I2C_WaitOnSTOPFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8011982:	2301      	movs	r3, #1
 8011984:	e029      	b.n	80119da <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011986:	f7f5 fadb 	bl	8006f40 <HAL_GetTick>
 801198a:	4602      	mov	r2, r0
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	1ad3      	subs	r3, r2, r3
 8011990:	68ba      	ldr	r2, [r7, #8]
 8011992:	429a      	cmp	r2, r3
 8011994:	d302      	bcc.n	801199c <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 8011996:	68bb      	ldr	r3, [r7, #8]
 8011998:	2b00      	cmp	r3, #0
 801199a:	d116      	bne.n	80119ca <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	2200      	movs	r2, #0
 80119a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	2220      	movs	r2, #32
 80119a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80119aa:	68fb      	ldr	r3, [r7, #12]
 80119ac:	2200      	movs	r2, #0
 80119ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119b6:	f043 0220 	orr.w	r2, r3, #32
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	2200      	movs	r2, #0
 80119c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80119c6:	2301      	movs	r3, #1
 80119c8:	e007      	b.n	80119da <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	695b      	ldr	r3, [r3, #20]
 80119d0:	f003 0310 	and.w	r3, r3, #16
 80119d4:	2b10      	cmp	r3, #16
 80119d6:	d1ce      	bne.n	8011976 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80119d8:	2300      	movs	r3, #0
}
 80119da:	4618      	mov	r0, r3
 80119dc:	3710      	adds	r7, #16
 80119de:	46bd      	mov	sp, r7
 80119e0:	bd80      	pop	{r7, pc}

080119e2 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80119e2:	b480      	push	{r7}
 80119e4:	b085      	sub	sp, #20
 80119e6:	af00      	add	r7, sp, #0
 80119e8:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80119ea:	2300      	movs	r3, #0
 80119ec:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80119ee:	4b14      	ldr	r3, [pc, #80]	; (8011a40 <I2C_WaitOnSTOPRequestThroughIT+0x5e>)
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	08db      	lsrs	r3, r3, #3
 80119f4:	4a13      	ldr	r2, [pc, #76]	; (8011a44 <I2C_WaitOnSTOPRequestThroughIT+0x62>)
 80119f6:	fba2 2303 	umull	r2, r3, r2, r3
 80119fa:	0a1a      	lsrs	r2, r3, #8
 80119fc:	4613      	mov	r3, r2
 80119fe:	009b      	lsls	r3, r3, #2
 8011a00:	4413      	add	r3, r2
 8011a02:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	3b01      	subs	r3, #1
 8011a08:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d107      	bne.n	8011a20 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011a14:	f043 0220 	orr.w	r2, r3, #32
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	e008      	b.n	8011a32 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011a2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011a2e:	d0e9      	beq.n	8011a04 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8011a30:	2300      	movs	r3, #0
}
 8011a32:	4618      	mov	r0, r3
 8011a34:	3714      	adds	r7, #20
 8011a36:	46bd      	mov	sp, r7
 8011a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3c:	4770      	bx	lr
 8011a3e:	bf00      	nop
 8011a40:	20000058 	.word	0x20000058
 8011a44:	14f8b589 	.word	0x14f8b589

08011a48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b084      	sub	sp, #16
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	60f8      	str	r0, [r7, #12]
 8011a50:	60b9      	str	r1, [r7, #8]
 8011a52:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8011a54:	e042      	b.n	8011adc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	695b      	ldr	r3, [r3, #20]
 8011a5c:	f003 0310 	and.w	r3, r3, #16
 8011a60:	2b10      	cmp	r3, #16
 8011a62:	d119      	bne.n	8011a98 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	f06f 0210 	mvn.w	r2, #16
 8011a6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	2200      	movs	r2, #0
 8011a72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	2220      	movs	r2, #32
 8011a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8011a7c:	68fb      	ldr	r3, [r7, #12]
 8011a7e:	2200      	movs	r2, #0
 8011a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8011a8c:	68fb      	ldr	r3, [r7, #12]
 8011a8e:	2200      	movs	r2, #0
 8011a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8011a94:	2301      	movs	r3, #1
 8011a96:	e029      	b.n	8011aec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011a98:	f7f5 fa52 	bl	8006f40 <HAL_GetTick>
 8011a9c:	4602      	mov	r2, r0
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	1ad3      	subs	r3, r2, r3
 8011aa2:	68ba      	ldr	r2, [r7, #8]
 8011aa4:	429a      	cmp	r2, r3
 8011aa6:	d302      	bcc.n	8011aae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d116      	bne.n	8011adc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	2200      	movs	r2, #0
 8011ab2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	2220      	movs	r2, #32
 8011ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	2200      	movs	r2, #0
 8011ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ac8:	f043 0220 	orr.w	r2, r3, #32
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8011ad0:	68fb      	ldr	r3, [r7, #12]
 8011ad2:	2200      	movs	r2, #0
 8011ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8011ad8:	2301      	movs	r3, #1
 8011ada:	e007      	b.n	8011aec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	695b      	ldr	r3, [r3, #20]
 8011ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011ae6:	2b40      	cmp	r3, #64	; 0x40
 8011ae8:	d1b5      	bne.n	8011a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8011aea:	2300      	movs	r3, #0
}
 8011aec:	4618      	mov	r0, r3
 8011aee:	3710      	adds	r7, #16
 8011af0:	46bd      	mov	sp, r7
 8011af2:	bd80      	pop	{r7, pc}

08011af4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8011af4:	b480      	push	{r7}
 8011af6:	b083      	sub	sp, #12
 8011af8:	af00      	add	r7, sp, #0
 8011afa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	695b      	ldr	r3, [r3, #20]
 8011b02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011b0a:	d11b      	bne.n	8011b44 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8011b14:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	2200      	movs	r2, #0
 8011b1a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	2220      	movs	r2, #32
 8011b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	2200      	movs	r2, #0
 8011b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b30:	f043 0204 	orr.w	r2, r3, #4
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8011b40:	2301      	movs	r3, #1
 8011b42:	e000      	b.n	8011b46 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8011b44:	2300      	movs	r3, #0
}
 8011b46:	4618      	mov	r0, r3
 8011b48:	370c      	adds	r7, #12
 8011b4a:	46bd      	mov	sp, r7
 8011b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b50:	4770      	bx	lr

08011b52 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8011b52:	b480      	push	{r7}
 8011b54:	b083      	sub	sp, #12
 8011b56:	af00      	add	r7, sp, #0
 8011b58:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b5e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8011b62:	d103      	bne.n	8011b6c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	2201      	movs	r2, #1
 8011b68:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8011b6a:	e007      	b.n	8011b7c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b70:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8011b74:	d102      	bne.n	8011b7c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	2208      	movs	r2, #8
 8011b7a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8011b7c:	bf00      	nop
 8011b7e:	370c      	adds	r7, #12
 8011b80:	46bd      	mov	sp, r7
 8011b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b86:	4770      	bx	lr

08011b88 <HAL_PWR_DeInit>:
/**
  * @brief Deinitializes the HAL PWR peripheral registers to their default reset values.
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
 8011b88:	b480      	push	{r7}
 8011b8a:	af00      	add	r7, sp, #0
  __HAL_RCC_PWR_FORCE_RESET();
 8011b8c:	4b08      	ldr	r3, [pc, #32]	; (8011bb0 <HAL_PWR_DeInit+0x28>)
 8011b8e:	6a1b      	ldr	r3, [r3, #32]
 8011b90:	4a07      	ldr	r2, [pc, #28]	; (8011bb0 <HAL_PWR_DeInit+0x28>)
 8011b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011b96:	6213      	str	r3, [r2, #32]
  __HAL_RCC_PWR_RELEASE_RESET();
 8011b98:	4b05      	ldr	r3, [pc, #20]	; (8011bb0 <HAL_PWR_DeInit+0x28>)
 8011b9a:	6a1b      	ldr	r3, [r3, #32]
 8011b9c:	4a04      	ldr	r2, [pc, #16]	; (8011bb0 <HAL_PWR_DeInit+0x28>)
 8011b9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011ba2:	6213      	str	r3, [r2, #32]
}
 8011ba4:	bf00      	nop
 8011ba6:	46bd      	mov	sp, r7
 8011ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bac:	4770      	bx	lr
 8011bae:	bf00      	nop
 8011bb0:	40023800 	.word	0x40023800

08011bb4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8011bb4:	b480      	push	{r7}
 8011bb6:	b083      	sub	sp, #12
 8011bb8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8011bba:	4b06      	ldr	r3, [pc, #24]	; (8011bd4 <HAL_PWR_EnableBkUpAccess+0x20>)
 8011bbc:	2201      	movs	r2, #1
 8011bbe:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8011bc0:	4b05      	ldr	r3, [pc, #20]	; (8011bd8 <HAL_PWR_EnableBkUpAccess+0x24>)
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8011bc6:	687b      	ldr	r3, [r7, #4]
}
 8011bc8:	bf00      	nop
 8011bca:	370c      	adds	r7, #12
 8011bcc:	46bd      	mov	sp, r7
 8011bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd2:	4770      	bx	lr
 8011bd4:	420e0020 	.word	0x420e0020
 8011bd8:	40007000 	.word	0x40007000

08011bdc <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8011bdc:	b480      	push	{r7}
 8011bde:	b083      	sub	sp, #12
 8011be0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8011be2:	4b06      	ldr	r3, [pc, #24]	; (8011bfc <HAL_PWR_DisableBkUpAccess+0x20>)
 8011be4:	2200      	movs	r2, #0
 8011be6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8011be8:	4b05      	ldr	r3, [pc, #20]	; (8011c00 <HAL_PWR_DisableBkUpAccess+0x24>)
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8011bee:	687b      	ldr	r3, [r7, #4]
}
 8011bf0:	bf00      	nop
 8011bf2:	370c      	adds	r7, #12
 8011bf4:	46bd      	mov	sp, r7
 8011bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bfa:	4770      	bx	lr
 8011bfc:	420e0020 	.word	0x420e0020
 8011c00:	40007000 	.word	0x40007000

08011c04 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each 
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8011c04:	b480      	push	{r7}
 8011c06:	b083      	sub	sp, #12
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
  
  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8011c0c:	4b2b      	ldr	r3, [pc, #172]	; (8011cbc <HAL_PWR_ConfigPVD+0xb8>)
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	4928      	ldr	r1, [pc, #160]	; (8011cbc <HAL_PWR_ConfigPVD+0xb8>)
 8011c1a:	4313      	orrs	r3, r2
 8011c1c:	600b      	str	r3, [r1, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8011c1e:	4b28      	ldr	r3, [pc, #160]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c20:	685b      	ldr	r3, [r3, #4]
 8011c22:	4a27      	ldr	r2, [pc, #156]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011c28:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8011c2a:	4b25      	ldr	r3, [pc, #148]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	4a24      	ldr	r2, [pc, #144]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011c34:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8011c36:	4b22      	ldr	r3, [pc, #136]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c38:	689b      	ldr	r3, [r3, #8]
 8011c3a:	4a21      	ldr	r2, [pc, #132]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011c40:	6093      	str	r3, [r2, #8]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8011c42:	4b1f      	ldr	r3, [pc, #124]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c44:	68db      	ldr	r3, [r3, #12]
 8011c46:	4a1e      	ldr	r2, [pc, #120]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011c4c:	60d3      	str	r3, [r2, #12]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	685b      	ldr	r3, [r3, #4]
 8011c52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d005      	beq.n	8011c66 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8011c5a:	4b19      	ldr	r3, [pc, #100]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	4a18      	ldr	r2, [pc, #96]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011c64:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	685b      	ldr	r3, [r3, #4]
 8011c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d005      	beq.n	8011c7e <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8011c72:	4b13      	ldr	r3, [pc, #76]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c74:	685b      	ldr	r3, [r3, #4]
 8011c76:	4a12      	ldr	r2, [pc, #72]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011c7c:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	685b      	ldr	r3, [r3, #4]
 8011c82:	f003 0301 	and.w	r3, r3, #1
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d005      	beq.n	8011c96 <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8011c8a:	4b0d      	ldr	r3, [pc, #52]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c8c:	689b      	ldr	r3, [r3, #8]
 8011c8e:	4a0c      	ldr	r2, [pc, #48]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011c94:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	685b      	ldr	r3, [r3, #4]
 8011c9a:	f003 0302 	and.w	r3, r3, #2
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d005      	beq.n	8011cae <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8011ca2:	4b07      	ldr	r3, [pc, #28]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011ca4:	68db      	ldr	r3, [r3, #12]
 8011ca6:	4a06      	ldr	r2, [pc, #24]	; (8011cc0 <HAL_PWR_ConfigPVD+0xbc>)
 8011ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011cac:	60d3      	str	r3, [r2, #12]
  }
}
 8011cae:	bf00      	nop
 8011cb0:	370c      	adds	r7, #12
 8011cb2:	46bd      	mov	sp, r7
 8011cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb8:	4770      	bx	lr
 8011cba:	bf00      	nop
 8011cbc:	40007000 	.word	0x40007000
 8011cc0:	40013c00 	.word	0x40013c00

08011cc4 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8011cc4:	b480      	push	{r7}
 8011cc6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 8011cc8:	4b03      	ldr	r3, [pc, #12]	; (8011cd8 <HAL_PWR_EnablePVD+0x14>)
 8011cca:	2201      	movs	r2, #1
 8011ccc:	601a      	str	r2, [r3, #0]
}
 8011cce:	bf00      	nop
 8011cd0:	46bd      	mov	sp, r7
 8011cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd6:	4770      	bx	lr
 8011cd8:	420e0010 	.word	0x420e0010

08011cdc <HAL_PWR_DisablePVD>:
/**
  * @brief Disables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
 8011cdc:	b480      	push	{r7}
 8011cde:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 8011ce0:	4b03      	ldr	r3, [pc, #12]	; (8011cf0 <HAL_PWR_DisablePVD+0x14>)
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	601a      	str	r2, [r3, #0]
}
 8011ce6:	bf00      	nop
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cee:	4770      	bx	lr
 8011cf0:	420e0010 	.word	0x420e0010

08011cf4 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8011cf4:	b480      	push	{r7}
 8011cf6:	b083      	sub	sp, #12
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8011cfc:	4b05      	ldr	r3, [pc, #20]	; (8011d14 <HAL_PWR_EnableWakeUpPin+0x20>)
 8011cfe:	685a      	ldr	r2, [r3, #4]
 8011d00:	4904      	ldr	r1, [pc, #16]	; (8011d14 <HAL_PWR_EnableWakeUpPin+0x20>)
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	4313      	orrs	r3, r2
 8011d06:	604b      	str	r3, [r1, #4]
}
 8011d08:	bf00      	nop
 8011d0a:	370c      	adds	r7, #12
 8011d0c:	46bd      	mov	sp, r7
 8011d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d12:	4770      	bx	lr
 8011d14:	40007000 	.word	0x40007000

08011d18 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8011d18:	b480      	push	{r7}
 8011d1a:	b083      	sub	sp, #12
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8011d20:	4b06      	ldr	r3, [pc, #24]	; (8011d3c <HAL_PWR_DisableWakeUpPin+0x24>)
 8011d22:	685a      	ldr	r2, [r3, #4]
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	43db      	mvns	r3, r3
 8011d28:	4904      	ldr	r1, [pc, #16]	; (8011d3c <HAL_PWR_DisableWakeUpPin+0x24>)
 8011d2a:	4013      	ands	r3, r2
 8011d2c:	604b      	str	r3, [r1, #4]
}
 8011d2e:	bf00      	nop
 8011d30:	370c      	adds	r7, #12
 8011d32:	46bd      	mov	sp, r7
 8011d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d38:	4770      	bx	lr
 8011d3a:	bf00      	nop
 8011d3c:	40007000 	.word	0x40007000

08011d40 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8011d40:	b480      	push	{r7}
 8011d42:	b083      	sub	sp, #12
 8011d44:	af00      	add	r7, sp, #0
 8011d46:	6078      	str	r0, [r7, #4]
 8011d48:	460b      	mov	r3, r1
 8011d4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8011d4c:	4b09      	ldr	r3, [pc, #36]	; (8011d74 <HAL_PWR_EnterSLEEPMode+0x34>)
 8011d4e:	691b      	ldr	r3, [r3, #16]
 8011d50:	4a08      	ldr	r2, [pc, #32]	; (8011d74 <HAL_PWR_EnterSLEEPMode+0x34>)
 8011d52:	f023 0304 	bic.w	r3, r3, #4
 8011d56:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8011d58:	78fb      	ldrb	r3, [r7, #3]
 8011d5a:	2b01      	cmp	r3, #1
 8011d5c:	d101      	bne.n	8011d62 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8011d5e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8011d60:	e002      	b.n	8011d68 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8011d62:	bf40      	sev
    __WFE();
 8011d64:	bf20      	wfe
    __WFE();
 8011d66:	bf20      	wfe
}
 8011d68:	bf00      	nop
 8011d6a:	370c      	adds	r7, #12
 8011d6c:	46bd      	mov	sp, r7
 8011d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d72:	4770      	bx	lr
 8011d74:	e000ed00 	.word	0xe000ed00

08011d78 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8011d78:	b480      	push	{r7}
 8011d7a:	b083      	sub	sp, #12
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	6078      	str	r0, [r7, #4]
 8011d80:	460b      	mov	r3, r1
 8011d82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 8011d84:	4b10      	ldr	r3, [pc, #64]	; (8011dc8 <HAL_PWR_EnterSTOPMode+0x50>)
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	f023 0203 	bic.w	r2, r3, #3
 8011d8c:	490e      	ldr	r1, [pc, #56]	; (8011dc8 <HAL_PWR_EnterSTOPMode+0x50>)
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	4313      	orrs	r3, r2
 8011d92:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8011d94:	4b0d      	ldr	r3, [pc, #52]	; (8011dcc <HAL_PWR_EnterSTOPMode+0x54>)
 8011d96:	691b      	ldr	r3, [r3, #16]
 8011d98:	4a0c      	ldr	r2, [pc, #48]	; (8011dcc <HAL_PWR_EnterSTOPMode+0x54>)
 8011d9a:	f043 0304 	orr.w	r3, r3, #4
 8011d9e:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8011da0:	78fb      	ldrb	r3, [r7, #3]
 8011da2:	2b01      	cmp	r3, #1
 8011da4:	d101      	bne.n	8011daa <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8011da6:	bf30      	wfi
 8011da8:	e002      	b.n	8011db0 <HAL_PWR_EnterSTOPMode+0x38>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8011daa:	bf40      	sev
    __WFE();
 8011dac:	bf20      	wfe
    __WFE();
 8011dae:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8011db0:	4b06      	ldr	r3, [pc, #24]	; (8011dcc <HAL_PWR_EnterSTOPMode+0x54>)
 8011db2:	691b      	ldr	r3, [r3, #16]
 8011db4:	4a05      	ldr	r2, [pc, #20]	; (8011dcc <HAL_PWR_EnterSTOPMode+0x54>)
 8011db6:	f023 0304 	bic.w	r3, r3, #4
 8011dba:	6113      	str	r3, [r2, #16]
}
 8011dbc:	bf00      	nop
 8011dbe:	370c      	adds	r7, #12
 8011dc0:	46bd      	mov	sp, r7
 8011dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc6:	4770      	bx	lr
 8011dc8:	40007000 	.word	0x40007000
 8011dcc:	e000ed00 	.word	0xe000ed00

08011dd0 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8011dd0:	b480      	push	{r7}
 8011dd2:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8011dd4:	4b08      	ldr	r3, [pc, #32]	; (8011df8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	4a07      	ldr	r2, [pc, #28]	; (8011df8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8011dda:	f043 0302 	orr.w	r3, r3, #2
 8011dde:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8011de0:	4b06      	ldr	r3, [pc, #24]	; (8011dfc <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8011de2:	691b      	ldr	r3, [r3, #16]
 8011de4:	4a05      	ldr	r2, [pc, #20]	; (8011dfc <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8011de6:	f043 0304 	orr.w	r3, r3, #4
 8011dea:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8011dec:	bf30      	wfi
}
 8011dee:	bf00      	nop
 8011df0:	46bd      	mov	sp, r7
 8011df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df6:	4770      	bx	lr
 8011df8:	40007000 	.word	0x40007000
 8011dfc:	e000ed00 	.word	0xe000ed00

08011e00 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8011e04:	4b06      	ldr	r3, [pc, #24]	; (8011e20 <HAL_PWR_PVD_IRQHandler+0x20>)
 8011e06:	695b      	ldr	r3, [r3, #20]
 8011e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d005      	beq.n	8011e1c <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8011e10:	f000 f808 	bl	8011e24 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8011e14:	4b02      	ldr	r3, [pc, #8]	; (8011e20 <HAL_PWR_PVD_IRQHandler+0x20>)
 8011e16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011e1a:	615a      	str	r2, [r3, #20]
  }
}
 8011e1c:	bf00      	nop
 8011e1e:	bd80      	pop	{r7, pc}
 8011e20:	40013c00 	.word	0x40013c00

08011e24 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8011e24:	b480      	push	{r7}
 8011e26:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8011e28:	bf00      	nop
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e30:	4770      	bx	lr

08011e32 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 8011e32:	b480      	push	{r7}
 8011e34:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8011e36:	4b05      	ldr	r3, [pc, #20]	; (8011e4c <HAL_PWR_EnableSleepOnExit+0x1a>)
 8011e38:	691b      	ldr	r3, [r3, #16]
 8011e3a:	4a04      	ldr	r2, [pc, #16]	; (8011e4c <HAL_PWR_EnableSleepOnExit+0x1a>)
 8011e3c:	f043 0302 	orr.w	r3, r3, #2
 8011e40:	6113      	str	r3, [r2, #16]
}
 8011e42:	bf00      	nop
 8011e44:	46bd      	mov	sp, r7
 8011e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e4a:	4770      	bx	lr
 8011e4c:	e000ed00 	.word	0xe000ed00

08011e50 <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 8011e50:	b480      	push	{r7}
 8011e52:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8011e54:	4b05      	ldr	r3, [pc, #20]	; (8011e6c <HAL_PWR_DisableSleepOnExit+0x1c>)
 8011e56:	691b      	ldr	r3, [r3, #16]
 8011e58:	4a04      	ldr	r2, [pc, #16]	; (8011e6c <HAL_PWR_DisableSleepOnExit+0x1c>)
 8011e5a:	f023 0302 	bic.w	r3, r3, #2
 8011e5e:	6113      	str	r3, [r2, #16]
}
 8011e60:	bf00      	nop
 8011e62:	46bd      	mov	sp, r7
 8011e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e68:	4770      	bx	lr
 8011e6a:	bf00      	nop
 8011e6c:	e000ed00 	.word	0xe000ed00

08011e70 <HAL_PWR_EnableSEVOnPend>:
  * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
 8011e70:	b480      	push	{r7}
 8011e72:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8011e74:	4b05      	ldr	r3, [pc, #20]	; (8011e8c <HAL_PWR_EnableSEVOnPend+0x1c>)
 8011e76:	691b      	ldr	r3, [r3, #16]
 8011e78:	4a04      	ldr	r2, [pc, #16]	; (8011e8c <HAL_PWR_EnableSEVOnPend+0x1c>)
 8011e7a:	f043 0310 	orr.w	r3, r3, #16
 8011e7e:	6113      	str	r3, [r2, #16]
}
 8011e80:	bf00      	nop
 8011e82:	46bd      	mov	sp, r7
 8011e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e88:	4770      	bx	lr
 8011e8a:	bf00      	nop
 8011e8c:	e000ed00 	.word	0xe000ed00

08011e90 <HAL_PWR_DisableSEVOnPend>:
  * @note Clears SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.         
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
 8011e90:	b480      	push	{r7}
 8011e92:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8011e94:	4b05      	ldr	r3, [pc, #20]	; (8011eac <HAL_PWR_DisableSEVOnPend+0x1c>)
 8011e96:	691b      	ldr	r3, [r3, #16]
 8011e98:	4a04      	ldr	r2, [pc, #16]	; (8011eac <HAL_PWR_DisableSEVOnPend+0x1c>)
 8011e9a:	f023 0310 	bic.w	r3, r3, #16
 8011e9e:	6113      	str	r3, [r2, #16]
}
 8011ea0:	bf00      	nop
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea8:	4770      	bx	lr
 8011eaa:	bf00      	nop
 8011eac:	e000ed00 	.word	0xe000ed00

08011eb0 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8011eb0:	b580      	push	{r7, lr}
 8011eb2:	b082      	sub	sp, #8
 8011eb4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8011eb6:	2300      	movs	r3, #0
 8011eb8:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8011eba:	4b0e      	ldr	r3, [pc, #56]	; (8011ef4 <HAL_PWREx_EnableBkUpReg+0x44>)
 8011ebc:	2201      	movs	r2, #1
 8011ebe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011ec0:	f7f5 f83e 	bl	8006f40 <HAL_GetTick>
 8011ec4:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8011ec6:	e009      	b.n	8011edc <HAL_PWREx_EnableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8011ec8:	f7f5 f83a 	bl	8006f40 <HAL_GetTick>
 8011ecc:	4602      	mov	r2, r0
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	1ad3      	subs	r3, r2, r3
 8011ed2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011ed6:	d901      	bls.n	8011edc <HAL_PWREx_EnableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 8011ed8:	2303      	movs	r3, #3
 8011eda:	e006      	b.n	8011eea <HAL_PWREx_EnableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8011edc:	4b06      	ldr	r3, [pc, #24]	; (8011ef8 <HAL_PWREx_EnableBkUpReg+0x48>)
 8011ede:	685b      	ldr	r3, [r3, #4]
 8011ee0:	f003 0308 	and.w	r3, r3, #8
 8011ee4:	2b08      	cmp	r3, #8
 8011ee6:	d1ef      	bne.n	8011ec8 <HAL_PWREx_EnableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 8011ee8:	2300      	movs	r3, #0
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	3708      	adds	r7, #8
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}
 8011ef2:	bf00      	nop
 8011ef4:	420e00a4 	.word	0x420e00a4
 8011ef8:	40007000 	.word	0x40007000

08011efc <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 8011efc:	b580      	push	{r7, lr}
 8011efe:	b082      	sub	sp, #8
 8011f00:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8011f02:	2300      	movs	r3, #0
 8011f04:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)DISABLE;
 8011f06:	4b0e      	ldr	r3, [pc, #56]	; (8011f40 <HAL_PWREx_DisableBkUpReg+0x44>)
 8011f08:	2200      	movs	r2, #0
 8011f0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011f0c:	f7f5 f818 	bl	8006f40 <HAL_GetTick>
 8011f10:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8011f12:	e009      	b.n	8011f28 <HAL_PWREx_DisableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8011f14:	f7f5 f814 	bl	8006f40 <HAL_GetTick>
 8011f18:	4602      	mov	r2, r0
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	1ad3      	subs	r3, r2, r3
 8011f1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011f22:	d901      	bls.n	8011f28 <HAL_PWREx_DisableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 8011f24:	2303      	movs	r3, #3
 8011f26:	e006      	b.n	8011f36 <HAL_PWREx_DisableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8011f28:	4b06      	ldr	r3, [pc, #24]	; (8011f44 <HAL_PWREx_DisableBkUpReg+0x48>)
 8011f2a:	685b      	ldr	r3, [r3, #4]
 8011f2c:	f003 0308 	and.w	r3, r3, #8
 8011f30:	2b08      	cmp	r3, #8
 8011f32:	d0ef      	beq.n	8011f14 <HAL_PWREx_DisableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 8011f34:	2300      	movs	r3, #0
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3708      	adds	r7, #8
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}
 8011f3e:	bf00      	nop
 8011f40:	420e00a4 	.word	0x420e00a4
 8011f44:	40007000 	.word	0x40007000

08011f48 <HAL_PWREx_EnableFlashPowerDown>:
/**
  * @brief Enables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_EnableFlashPowerDown(void)
{
 8011f48:	b480      	push	{r7}
 8011f4a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)ENABLE;
 8011f4c:	4b03      	ldr	r3, [pc, #12]	; (8011f5c <HAL_PWREx_EnableFlashPowerDown+0x14>)
 8011f4e:	2201      	movs	r2, #1
 8011f50:	601a      	str	r2, [r3, #0]
}
 8011f52:	bf00      	nop
 8011f54:	46bd      	mov	sp, r7
 8011f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f5a:	4770      	bx	lr
 8011f5c:	420e0024 	.word	0x420e0024

08011f60 <HAL_PWREx_DisableFlashPowerDown>:
/**
  * @brief Disables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_DisableFlashPowerDown(void)
{
 8011f60:	b480      	push	{r7}
 8011f62:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)DISABLE;
 8011f64:	4b03      	ldr	r3, [pc, #12]	; (8011f74 <HAL_PWREx_DisableFlashPowerDown+0x14>)
 8011f66:	2200      	movs	r2, #0
 8011f68:	601a      	str	r2, [r3, #0]
}
 8011f6a:	bf00      	nop
 8011f6c:	46bd      	mov	sp, r7
 8011f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f72:	4770      	bx	lr
 8011f74:	420e0024 	.word	0x420e0024

08011f78 <HAL_PWREx_GetVoltageRange>:
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8011f78:	b480      	push	{r7}
 8011f7a:	af00      	add	r7, sp, #0
  return (PWR->CR & PWR_CR_VOS);
 8011f7c:	4b04      	ldr	r3, [pc, #16]	; (8011f90 <HAL_PWREx_GetVoltageRange+0x18>)
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
}
 8011f84:	4618      	mov	r0, r3
 8011f86:	46bd      	mov	sp, r7
 8011f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f8c:	4770      	bx	lr
 8011f8e:	bf00      	nop
 8011f90:	40007000 	.word	0x40007000

08011f94 <HAL_PWREx_ControlVoltageScaling>:
  *        When moving from Range 2 to Range 1, the system frequency can be increased to
  *        a value up to 168 MHz after calling HAL_PWREx_ConfigVoltageScaling() API.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8011f94:	b580      	push	{r7, lr}
 8011f96:	b086      	sub	sp, #24
 8011f98:	af00      	add	r7, sp, #0
 8011f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011f9c:	2300      	movs	r3, #0
 8011f9e:	617b      	str	r3, [r7, #20]
  
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* Enable PWR RCC Clock Peripheral */
  __HAL_RCC_PWR_CLK_ENABLE();
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	60fb      	str	r3, [r7, #12]
 8011fa4:	4b1a      	ldr	r3, [pc, #104]	; (8012010 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8011fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011fa8:	4a19      	ldr	r2, [pc, #100]	; (8012010 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8011faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011fae:	6413      	str	r3, [r2, #64]	; 0x40
 8011fb0:	4b17      	ldr	r3, [pc, #92]	; (8012010 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8011fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011fb8:	60fb      	str	r3, [r7, #12]
 8011fba:	68fb      	ldr	r3, [r7, #12]
  
  /* Set Range */
  __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	613b      	str	r3, [r7, #16]
 8011fc0:	4b14      	ldr	r3, [pc, #80]	; (8012014 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8011fc8:	4912      	ldr	r1, [pc, #72]	; (8012014 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	4313      	orrs	r3, r2
 8011fce:	600b      	str	r3, [r1, #0]
 8011fd0:	4b10      	ldr	r3, [pc, #64]	; (8012014 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011fd8:	613b      	str	r3, [r7, #16]
 8011fda:	693b      	ldr	r3, [r7, #16]
  
  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8011fdc:	f7f4 ffb0 	bl	8006f40 <HAL_GetTick>
 8011fe0:	6178      	str	r0, [r7, #20]
  while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 8011fe2:	e009      	b.n	8011ff8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    if((HAL_GetTick() - tickstart ) > PWR_VOSRDY_TIMEOUT_VALUE)
 8011fe4:	f7f4 ffac 	bl	8006f40 <HAL_GetTick>
 8011fe8:	4602      	mov	r2, r0
 8011fea:	697b      	ldr	r3, [r7, #20]
 8011fec:	1ad3      	subs	r3, r2, r3
 8011fee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011ff2:	d901      	bls.n	8011ff8 <HAL_PWREx_ControlVoltageScaling+0x64>
    {
      return HAL_TIMEOUT;
 8011ff4:	2303      	movs	r3, #3
 8011ff6:	e007      	b.n	8012008 <HAL_PWREx_ControlVoltageScaling+0x74>
  while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 8011ff8:	4b06      	ldr	r3, [pc, #24]	; (8012014 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8011ffa:	685b      	ldr	r3, [r3, #4]
 8011ffc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012000:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012004:	d1ee      	bne.n	8011fe4 <HAL_PWREx_ControlVoltageScaling+0x50>
    } 
  }

  return HAL_OK;
 8012006:	2300      	movs	r3, #0
}
 8012008:	4618      	mov	r0, r3
 801200a:	3718      	adds	r7, #24
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}
 8012010:	40023800 	.word	0x40023800
 8012014:	40007000 	.word	0x40007000

08012018 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b086      	sub	sp, #24
 801201c:	af00      	add	r7, sp, #0
 801201e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d101      	bne.n	801202a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8012026:	2301      	movs	r3, #1
 8012028:	e267      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	f003 0301 	and.w	r3, r3, #1
 8012032:	2b00      	cmp	r3, #0
 8012034:	d075      	beq.n	8012122 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8012036:	4b88      	ldr	r3, [pc, #544]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012038:	689b      	ldr	r3, [r3, #8]
 801203a:	f003 030c 	and.w	r3, r3, #12
 801203e:	2b04      	cmp	r3, #4
 8012040:	d00c      	beq.n	801205c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8012042:	4b85      	ldr	r3, [pc, #532]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012044:	689b      	ldr	r3, [r3, #8]
 8012046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801204a:	2b08      	cmp	r3, #8
 801204c:	d112      	bne.n	8012074 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801204e:	4b82      	ldr	r3, [pc, #520]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012050:	685b      	ldr	r3, [r3, #4]
 8012052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012056:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801205a:	d10b      	bne.n	8012074 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801205c:	4b7e      	ldr	r3, [pc, #504]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012064:	2b00      	cmp	r3, #0
 8012066:	d05b      	beq.n	8012120 <HAL_RCC_OscConfig+0x108>
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	685b      	ldr	r3, [r3, #4]
 801206c:	2b00      	cmp	r3, #0
 801206e:	d157      	bne.n	8012120 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8012070:	2301      	movs	r3, #1
 8012072:	e242      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	685b      	ldr	r3, [r3, #4]
 8012078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801207c:	d106      	bne.n	801208c <HAL_RCC_OscConfig+0x74>
 801207e:	4b76      	ldr	r3, [pc, #472]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	4a75      	ldr	r2, [pc, #468]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012088:	6013      	str	r3, [r2, #0]
 801208a:	e01d      	b.n	80120c8 <HAL_RCC_OscConfig+0xb0>
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	685b      	ldr	r3, [r3, #4]
 8012090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8012094:	d10c      	bne.n	80120b0 <HAL_RCC_OscConfig+0x98>
 8012096:	4b70      	ldr	r3, [pc, #448]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	4a6f      	ldr	r2, [pc, #444]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 801209c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80120a0:	6013      	str	r3, [r2, #0]
 80120a2:	4b6d      	ldr	r3, [pc, #436]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	4a6c      	ldr	r2, [pc, #432]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80120a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80120ac:	6013      	str	r3, [r2, #0]
 80120ae:	e00b      	b.n	80120c8 <HAL_RCC_OscConfig+0xb0>
 80120b0:	4b69      	ldr	r3, [pc, #420]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	4a68      	ldr	r2, [pc, #416]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80120b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80120ba:	6013      	str	r3, [r2, #0]
 80120bc:	4b66      	ldr	r3, [pc, #408]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	4a65      	ldr	r2, [pc, #404]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80120c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80120c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	685b      	ldr	r3, [r3, #4]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d013      	beq.n	80120f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80120d0:	f7f4 ff36 	bl	8006f40 <HAL_GetTick>
 80120d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80120d6:	e008      	b.n	80120ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80120d8:	f7f4 ff32 	bl	8006f40 <HAL_GetTick>
 80120dc:	4602      	mov	r2, r0
 80120de:	693b      	ldr	r3, [r7, #16]
 80120e0:	1ad3      	subs	r3, r2, r3
 80120e2:	2b64      	cmp	r3, #100	; 0x64
 80120e4:	d901      	bls.n	80120ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80120e6:	2303      	movs	r3, #3
 80120e8:	e207      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80120ea:	4b5b      	ldr	r3, [pc, #364]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d0f0      	beq.n	80120d8 <HAL_RCC_OscConfig+0xc0>
 80120f6:	e014      	b.n	8012122 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80120f8:	f7f4 ff22 	bl	8006f40 <HAL_GetTick>
 80120fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80120fe:	e008      	b.n	8012112 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8012100:	f7f4 ff1e 	bl	8006f40 <HAL_GetTick>
 8012104:	4602      	mov	r2, r0
 8012106:	693b      	ldr	r3, [r7, #16]
 8012108:	1ad3      	subs	r3, r2, r3
 801210a:	2b64      	cmp	r3, #100	; 0x64
 801210c:	d901      	bls.n	8012112 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801210e:	2303      	movs	r3, #3
 8012110:	e1f3      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012112:	4b51      	ldr	r3, [pc, #324]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801211a:	2b00      	cmp	r3, #0
 801211c:	d1f0      	bne.n	8012100 <HAL_RCC_OscConfig+0xe8>
 801211e:	e000      	b.n	8012122 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	f003 0302 	and.w	r3, r3, #2
 801212a:	2b00      	cmp	r3, #0
 801212c:	d063      	beq.n	80121f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801212e:	4b4a      	ldr	r3, [pc, #296]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012130:	689b      	ldr	r3, [r3, #8]
 8012132:	f003 030c 	and.w	r3, r3, #12
 8012136:	2b00      	cmp	r3, #0
 8012138:	d00b      	beq.n	8012152 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801213a:	4b47      	ldr	r3, [pc, #284]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 801213c:	689b      	ldr	r3, [r3, #8]
 801213e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8012142:	2b08      	cmp	r3, #8
 8012144:	d11c      	bne.n	8012180 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8012146:	4b44      	ldr	r3, [pc, #272]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012148:	685b      	ldr	r3, [r3, #4]
 801214a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801214e:	2b00      	cmp	r3, #0
 8012150:	d116      	bne.n	8012180 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8012152:	4b41      	ldr	r3, [pc, #260]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 8012154:	681b      	ldr	r3, [r3, #0]
 8012156:	f003 0302 	and.w	r3, r3, #2
 801215a:	2b00      	cmp	r3, #0
 801215c:	d005      	beq.n	801216a <HAL_RCC_OscConfig+0x152>
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	68db      	ldr	r3, [r3, #12]
 8012162:	2b01      	cmp	r3, #1
 8012164:	d001      	beq.n	801216a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8012166:	2301      	movs	r3, #1
 8012168:	e1c7      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801216a:	4b3b      	ldr	r3, [pc, #236]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	691b      	ldr	r3, [r3, #16]
 8012176:	00db      	lsls	r3, r3, #3
 8012178:	4937      	ldr	r1, [pc, #220]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 801217a:	4313      	orrs	r3, r2
 801217c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801217e:	e03a      	b.n	80121f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	68db      	ldr	r3, [r3, #12]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d020      	beq.n	80121ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8012188:	4b34      	ldr	r3, [pc, #208]	; (801225c <HAL_RCC_OscConfig+0x244>)
 801218a:	2201      	movs	r2, #1
 801218c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801218e:	f7f4 fed7 	bl	8006f40 <HAL_GetTick>
 8012192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012194:	e008      	b.n	80121a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8012196:	f7f4 fed3 	bl	8006f40 <HAL_GetTick>
 801219a:	4602      	mov	r2, r0
 801219c:	693b      	ldr	r3, [r7, #16]
 801219e:	1ad3      	subs	r3, r2, r3
 80121a0:	2b02      	cmp	r3, #2
 80121a2:	d901      	bls.n	80121a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80121a4:	2303      	movs	r3, #3
 80121a6:	e1a8      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80121a8:	4b2b      	ldr	r3, [pc, #172]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	f003 0302 	and.w	r3, r3, #2
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d0f0      	beq.n	8012196 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80121b4:	4b28      	ldr	r3, [pc, #160]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	691b      	ldr	r3, [r3, #16]
 80121c0:	00db      	lsls	r3, r3, #3
 80121c2:	4925      	ldr	r1, [pc, #148]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80121c4:	4313      	orrs	r3, r2
 80121c6:	600b      	str	r3, [r1, #0]
 80121c8:	e015      	b.n	80121f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80121ca:	4b24      	ldr	r3, [pc, #144]	; (801225c <HAL_RCC_OscConfig+0x244>)
 80121cc:	2200      	movs	r2, #0
 80121ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80121d0:	f7f4 feb6 	bl	8006f40 <HAL_GetTick>
 80121d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80121d6:	e008      	b.n	80121ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80121d8:	f7f4 feb2 	bl	8006f40 <HAL_GetTick>
 80121dc:	4602      	mov	r2, r0
 80121de:	693b      	ldr	r3, [r7, #16]
 80121e0:	1ad3      	subs	r3, r2, r3
 80121e2:	2b02      	cmp	r3, #2
 80121e4:	d901      	bls.n	80121ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80121e6:	2303      	movs	r3, #3
 80121e8:	e187      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80121ea:	4b1b      	ldr	r3, [pc, #108]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	f003 0302 	and.w	r3, r3, #2
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d1f0      	bne.n	80121d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	f003 0308 	and.w	r3, r3, #8
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d036      	beq.n	8012270 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	695b      	ldr	r3, [r3, #20]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d016      	beq.n	8012238 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801220a:	4b15      	ldr	r3, [pc, #84]	; (8012260 <HAL_RCC_OscConfig+0x248>)
 801220c:	2201      	movs	r2, #1
 801220e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012210:	f7f4 fe96 	bl	8006f40 <HAL_GetTick>
 8012214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8012216:	e008      	b.n	801222a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8012218:	f7f4 fe92 	bl	8006f40 <HAL_GetTick>
 801221c:	4602      	mov	r2, r0
 801221e:	693b      	ldr	r3, [r7, #16]
 8012220:	1ad3      	subs	r3, r2, r3
 8012222:	2b02      	cmp	r3, #2
 8012224:	d901      	bls.n	801222a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8012226:	2303      	movs	r3, #3
 8012228:	e167      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801222a:	4b0b      	ldr	r3, [pc, #44]	; (8012258 <HAL_RCC_OscConfig+0x240>)
 801222c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801222e:	f003 0302 	and.w	r3, r3, #2
 8012232:	2b00      	cmp	r3, #0
 8012234:	d0f0      	beq.n	8012218 <HAL_RCC_OscConfig+0x200>
 8012236:	e01b      	b.n	8012270 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012238:	4b09      	ldr	r3, [pc, #36]	; (8012260 <HAL_RCC_OscConfig+0x248>)
 801223a:	2200      	movs	r2, #0
 801223c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801223e:	f7f4 fe7f 	bl	8006f40 <HAL_GetTick>
 8012242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012244:	e00e      	b.n	8012264 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8012246:	f7f4 fe7b 	bl	8006f40 <HAL_GetTick>
 801224a:	4602      	mov	r2, r0
 801224c:	693b      	ldr	r3, [r7, #16]
 801224e:	1ad3      	subs	r3, r2, r3
 8012250:	2b02      	cmp	r3, #2
 8012252:	d907      	bls.n	8012264 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8012254:	2303      	movs	r3, #3
 8012256:	e150      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
 8012258:	40023800 	.word	0x40023800
 801225c:	42470000 	.word	0x42470000
 8012260:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012264:	4b88      	ldr	r3, [pc, #544]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012268:	f003 0302 	and.w	r3, r3, #2
 801226c:	2b00      	cmp	r3, #0
 801226e:	d1ea      	bne.n	8012246 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	f003 0304 	and.w	r3, r3, #4
 8012278:	2b00      	cmp	r3, #0
 801227a:	f000 8097 	beq.w	80123ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 801227e:	2300      	movs	r3, #0
 8012280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8012282:	4b81      	ldr	r3, [pc, #516]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801228a:	2b00      	cmp	r3, #0
 801228c:	d10f      	bne.n	80122ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801228e:	2300      	movs	r3, #0
 8012290:	60bb      	str	r3, [r7, #8]
 8012292:	4b7d      	ldr	r3, [pc, #500]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012296:	4a7c      	ldr	r2, [pc, #496]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801229c:	6413      	str	r3, [r2, #64]	; 0x40
 801229e:	4b7a      	ldr	r3, [pc, #488]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 80122a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80122a6:	60bb      	str	r3, [r7, #8]
 80122a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80122aa:	2301      	movs	r3, #1
 80122ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80122ae:	4b77      	ldr	r3, [pc, #476]	; (801248c <HAL_RCC_OscConfig+0x474>)
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d118      	bne.n	80122ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80122ba:	4b74      	ldr	r3, [pc, #464]	; (801248c <HAL_RCC_OscConfig+0x474>)
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	4a73      	ldr	r2, [pc, #460]	; (801248c <HAL_RCC_OscConfig+0x474>)
 80122c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80122c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80122c6:	f7f4 fe3b 	bl	8006f40 <HAL_GetTick>
 80122ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80122cc:	e008      	b.n	80122e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80122ce:	f7f4 fe37 	bl	8006f40 <HAL_GetTick>
 80122d2:	4602      	mov	r2, r0
 80122d4:	693b      	ldr	r3, [r7, #16]
 80122d6:	1ad3      	subs	r3, r2, r3
 80122d8:	2b02      	cmp	r3, #2
 80122da:	d901      	bls.n	80122e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80122dc:	2303      	movs	r3, #3
 80122de:	e10c      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80122e0:	4b6a      	ldr	r3, [pc, #424]	; (801248c <HAL_RCC_OscConfig+0x474>)
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d0f0      	beq.n	80122ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	689b      	ldr	r3, [r3, #8]
 80122f0:	2b01      	cmp	r3, #1
 80122f2:	d106      	bne.n	8012302 <HAL_RCC_OscConfig+0x2ea>
 80122f4:	4b64      	ldr	r3, [pc, #400]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 80122f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80122f8:	4a63      	ldr	r2, [pc, #396]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 80122fa:	f043 0301 	orr.w	r3, r3, #1
 80122fe:	6713      	str	r3, [r2, #112]	; 0x70
 8012300:	e01c      	b.n	801233c <HAL_RCC_OscConfig+0x324>
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	689b      	ldr	r3, [r3, #8]
 8012306:	2b05      	cmp	r3, #5
 8012308:	d10c      	bne.n	8012324 <HAL_RCC_OscConfig+0x30c>
 801230a:	4b5f      	ldr	r3, [pc, #380]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 801230c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801230e:	4a5e      	ldr	r2, [pc, #376]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012310:	f043 0304 	orr.w	r3, r3, #4
 8012314:	6713      	str	r3, [r2, #112]	; 0x70
 8012316:	4b5c      	ldr	r3, [pc, #368]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801231a:	4a5b      	ldr	r2, [pc, #364]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 801231c:	f043 0301 	orr.w	r3, r3, #1
 8012320:	6713      	str	r3, [r2, #112]	; 0x70
 8012322:	e00b      	b.n	801233c <HAL_RCC_OscConfig+0x324>
 8012324:	4b58      	ldr	r3, [pc, #352]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012328:	4a57      	ldr	r2, [pc, #348]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 801232a:	f023 0301 	bic.w	r3, r3, #1
 801232e:	6713      	str	r3, [r2, #112]	; 0x70
 8012330:	4b55      	ldr	r3, [pc, #340]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012334:	4a54      	ldr	r2, [pc, #336]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012336:	f023 0304 	bic.w	r3, r3, #4
 801233a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	689b      	ldr	r3, [r3, #8]
 8012340:	2b00      	cmp	r3, #0
 8012342:	d015      	beq.n	8012370 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012344:	f7f4 fdfc 	bl	8006f40 <HAL_GetTick>
 8012348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801234a:	e00a      	b.n	8012362 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801234c:	f7f4 fdf8 	bl	8006f40 <HAL_GetTick>
 8012350:	4602      	mov	r2, r0
 8012352:	693b      	ldr	r3, [r7, #16]
 8012354:	1ad3      	subs	r3, r2, r3
 8012356:	f241 3288 	movw	r2, #5000	; 0x1388
 801235a:	4293      	cmp	r3, r2
 801235c:	d901      	bls.n	8012362 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 801235e:	2303      	movs	r3, #3
 8012360:	e0cb      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012362:	4b49      	ldr	r3, [pc, #292]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012366:	f003 0302 	and.w	r3, r3, #2
 801236a:	2b00      	cmp	r3, #0
 801236c:	d0ee      	beq.n	801234c <HAL_RCC_OscConfig+0x334>
 801236e:	e014      	b.n	801239a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012370:	f7f4 fde6 	bl	8006f40 <HAL_GetTick>
 8012374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012376:	e00a      	b.n	801238e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012378:	f7f4 fde2 	bl	8006f40 <HAL_GetTick>
 801237c:	4602      	mov	r2, r0
 801237e:	693b      	ldr	r3, [r7, #16]
 8012380:	1ad3      	subs	r3, r2, r3
 8012382:	f241 3288 	movw	r2, #5000	; 0x1388
 8012386:	4293      	cmp	r3, r2
 8012388:	d901      	bls.n	801238e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 801238a:	2303      	movs	r3, #3
 801238c:	e0b5      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801238e:	4b3e      	ldr	r3, [pc, #248]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012392:	f003 0302 	and.w	r3, r3, #2
 8012396:	2b00      	cmp	r3, #0
 8012398:	d1ee      	bne.n	8012378 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801239a:	7dfb      	ldrb	r3, [r7, #23]
 801239c:	2b01      	cmp	r3, #1
 801239e:	d105      	bne.n	80123ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80123a0:	4b39      	ldr	r3, [pc, #228]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 80123a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123a4:	4a38      	ldr	r2, [pc, #224]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 80123a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80123aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	699b      	ldr	r3, [r3, #24]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	f000 80a1 	beq.w	80124f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80123b6:	4b34      	ldr	r3, [pc, #208]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 80123b8:	689b      	ldr	r3, [r3, #8]
 80123ba:	f003 030c 	and.w	r3, r3, #12
 80123be:	2b08      	cmp	r3, #8
 80123c0:	d05c      	beq.n	801247c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	699b      	ldr	r3, [r3, #24]
 80123c6:	2b02      	cmp	r3, #2
 80123c8:	d141      	bne.n	801244e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80123ca:	4b31      	ldr	r3, [pc, #196]	; (8012490 <HAL_RCC_OscConfig+0x478>)
 80123cc:	2200      	movs	r2, #0
 80123ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80123d0:	f7f4 fdb6 	bl	8006f40 <HAL_GetTick>
 80123d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80123d6:	e008      	b.n	80123ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80123d8:	f7f4 fdb2 	bl	8006f40 <HAL_GetTick>
 80123dc:	4602      	mov	r2, r0
 80123de:	693b      	ldr	r3, [r7, #16]
 80123e0:	1ad3      	subs	r3, r2, r3
 80123e2:	2b02      	cmp	r3, #2
 80123e4:	d901      	bls.n	80123ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80123e6:	2303      	movs	r3, #3
 80123e8:	e087      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80123ea:	4b27      	ldr	r3, [pc, #156]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d1f0      	bne.n	80123d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	69da      	ldr	r2, [r3, #28]
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	6a1b      	ldr	r3, [r3, #32]
 80123fe:	431a      	orrs	r2, r3
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012404:	019b      	lsls	r3, r3, #6
 8012406:	431a      	orrs	r2, r3
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801240c:	085b      	lsrs	r3, r3, #1
 801240e:	3b01      	subs	r3, #1
 8012410:	041b      	lsls	r3, r3, #16
 8012412:	431a      	orrs	r2, r3
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012418:	061b      	lsls	r3, r3, #24
 801241a:	491b      	ldr	r1, [pc, #108]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 801241c:	4313      	orrs	r3, r2
 801241e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012420:	4b1b      	ldr	r3, [pc, #108]	; (8012490 <HAL_RCC_OscConfig+0x478>)
 8012422:	2201      	movs	r2, #1
 8012424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012426:	f7f4 fd8b 	bl	8006f40 <HAL_GetTick>
 801242a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801242c:	e008      	b.n	8012440 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801242e:	f7f4 fd87 	bl	8006f40 <HAL_GetTick>
 8012432:	4602      	mov	r2, r0
 8012434:	693b      	ldr	r3, [r7, #16]
 8012436:	1ad3      	subs	r3, r2, r3
 8012438:	2b02      	cmp	r3, #2
 801243a:	d901      	bls.n	8012440 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 801243c:	2303      	movs	r3, #3
 801243e:	e05c      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012440:	4b11      	ldr	r3, [pc, #68]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012448:	2b00      	cmp	r3, #0
 801244a:	d0f0      	beq.n	801242e <HAL_RCC_OscConfig+0x416>
 801244c:	e054      	b.n	80124f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801244e:	4b10      	ldr	r3, [pc, #64]	; (8012490 <HAL_RCC_OscConfig+0x478>)
 8012450:	2200      	movs	r2, #0
 8012452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012454:	f7f4 fd74 	bl	8006f40 <HAL_GetTick>
 8012458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801245a:	e008      	b.n	801246e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801245c:	f7f4 fd70 	bl	8006f40 <HAL_GetTick>
 8012460:	4602      	mov	r2, r0
 8012462:	693b      	ldr	r3, [r7, #16]
 8012464:	1ad3      	subs	r3, r2, r3
 8012466:	2b02      	cmp	r3, #2
 8012468:	d901      	bls.n	801246e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 801246a:	2303      	movs	r3, #3
 801246c:	e045      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801246e:	4b06      	ldr	r3, [pc, #24]	; (8012488 <HAL_RCC_OscConfig+0x470>)
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012476:	2b00      	cmp	r3, #0
 8012478:	d1f0      	bne.n	801245c <HAL_RCC_OscConfig+0x444>
 801247a:	e03d      	b.n	80124f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	699b      	ldr	r3, [r3, #24]
 8012480:	2b01      	cmp	r3, #1
 8012482:	d107      	bne.n	8012494 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8012484:	2301      	movs	r3, #1
 8012486:	e038      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
 8012488:	40023800 	.word	0x40023800
 801248c:	40007000 	.word	0x40007000
 8012490:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8012494:	4b1b      	ldr	r3, [pc, #108]	; (8012504 <HAL_RCC_OscConfig+0x4ec>)
 8012496:	685b      	ldr	r3, [r3, #4]
 8012498:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	699b      	ldr	r3, [r3, #24]
 801249e:	2b01      	cmp	r3, #1
 80124a0:	d028      	beq.n	80124f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80124a2:	68fb      	ldr	r3, [r7, #12]
 80124a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80124ac:	429a      	cmp	r2, r3
 80124ae:	d121      	bne.n	80124f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80124ba:	429a      	cmp	r2, r3
 80124bc:	d11a      	bne.n	80124f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80124be:	68fa      	ldr	r2, [r7, #12]
 80124c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80124c4:	4013      	ands	r3, r2
 80124c6:	687a      	ldr	r2, [r7, #4]
 80124c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80124ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80124cc:	4293      	cmp	r3, r2
 80124ce:	d111      	bne.n	80124f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80124da:	085b      	lsrs	r3, r3, #1
 80124dc:	3b01      	subs	r3, #1
 80124de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80124e0:	429a      	cmp	r2, r3
 80124e2:	d107      	bne.n	80124f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80124ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80124f0:	429a      	cmp	r2, r3
 80124f2:	d001      	beq.n	80124f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80124f4:	2301      	movs	r3, #1
 80124f6:	e000      	b.n	80124fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80124f8:	2300      	movs	r3, #0
}
 80124fa:	4618      	mov	r0, r3
 80124fc:	3718      	adds	r7, #24
 80124fe:	46bd      	mov	sp, r7
 8012500:	bd80      	pop	{r7, pc}
 8012502:	bf00      	nop
 8012504:	40023800 	.word	0x40023800

08012508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b084      	sub	sp, #16
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
 8012510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	2b00      	cmp	r3, #0
 8012516:	d101      	bne.n	801251c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8012518:	2301      	movs	r3, #1
 801251a:	e0cc      	b.n	80126b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 801251c:	4b68      	ldr	r3, [pc, #416]	; (80126c0 <HAL_RCC_ClockConfig+0x1b8>)
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	f003 0307 	and.w	r3, r3, #7
 8012524:	683a      	ldr	r2, [r7, #0]
 8012526:	429a      	cmp	r2, r3
 8012528:	d90c      	bls.n	8012544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801252a:	4b65      	ldr	r3, [pc, #404]	; (80126c0 <HAL_RCC_ClockConfig+0x1b8>)
 801252c:	683a      	ldr	r2, [r7, #0]
 801252e:	b2d2      	uxtb	r2, r2
 8012530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012532:	4b63      	ldr	r3, [pc, #396]	; (80126c0 <HAL_RCC_ClockConfig+0x1b8>)
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	f003 0307 	and.w	r3, r3, #7
 801253a:	683a      	ldr	r2, [r7, #0]
 801253c:	429a      	cmp	r2, r3
 801253e:	d001      	beq.n	8012544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8012540:	2301      	movs	r3, #1
 8012542:	e0b8      	b.n	80126b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	f003 0302 	and.w	r3, r3, #2
 801254c:	2b00      	cmp	r3, #0
 801254e:	d020      	beq.n	8012592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	f003 0304 	and.w	r3, r3, #4
 8012558:	2b00      	cmp	r3, #0
 801255a:	d005      	beq.n	8012568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 801255c:	4b59      	ldr	r3, [pc, #356]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 801255e:	689b      	ldr	r3, [r3, #8]
 8012560:	4a58      	ldr	r2, [pc, #352]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 8012562:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8012566:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	f003 0308 	and.w	r3, r3, #8
 8012570:	2b00      	cmp	r3, #0
 8012572:	d005      	beq.n	8012580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8012574:	4b53      	ldr	r3, [pc, #332]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 8012576:	689b      	ldr	r3, [r3, #8]
 8012578:	4a52      	ldr	r2, [pc, #328]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 801257a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 801257e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8012580:	4b50      	ldr	r3, [pc, #320]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 8012582:	689b      	ldr	r3, [r3, #8]
 8012584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	689b      	ldr	r3, [r3, #8]
 801258c:	494d      	ldr	r1, [pc, #308]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 801258e:	4313      	orrs	r3, r2
 8012590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	681b      	ldr	r3, [r3, #0]
 8012596:	f003 0301 	and.w	r3, r3, #1
 801259a:	2b00      	cmp	r3, #0
 801259c:	d044      	beq.n	8012628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	685b      	ldr	r3, [r3, #4]
 80125a2:	2b01      	cmp	r3, #1
 80125a4:	d107      	bne.n	80125b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80125a6:	4b47      	ldr	r3, [pc, #284]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d119      	bne.n	80125e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80125b2:	2301      	movs	r3, #1
 80125b4:	e07f      	b.n	80126b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	685b      	ldr	r3, [r3, #4]
 80125ba:	2b02      	cmp	r3, #2
 80125bc:	d003      	beq.n	80125c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80125c2:	2b03      	cmp	r3, #3
 80125c4:	d107      	bne.n	80125d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80125c6:	4b3f      	ldr	r3, [pc, #252]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d109      	bne.n	80125e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80125d2:	2301      	movs	r3, #1
 80125d4:	e06f      	b.n	80126b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80125d6:	4b3b      	ldr	r3, [pc, #236]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	f003 0302 	and.w	r3, r3, #2
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d101      	bne.n	80125e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80125e2:	2301      	movs	r3, #1
 80125e4:	e067      	b.n	80126b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80125e6:	4b37      	ldr	r3, [pc, #220]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 80125e8:	689b      	ldr	r3, [r3, #8]
 80125ea:	f023 0203 	bic.w	r2, r3, #3
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	685b      	ldr	r3, [r3, #4]
 80125f2:	4934      	ldr	r1, [pc, #208]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 80125f4:	4313      	orrs	r3, r2
 80125f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80125f8:	f7f4 fca2 	bl	8006f40 <HAL_GetTick>
 80125fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80125fe:	e00a      	b.n	8012616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012600:	f7f4 fc9e 	bl	8006f40 <HAL_GetTick>
 8012604:	4602      	mov	r2, r0
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	1ad3      	subs	r3, r2, r3
 801260a:	f241 3288 	movw	r2, #5000	; 0x1388
 801260e:	4293      	cmp	r3, r2
 8012610:	d901      	bls.n	8012616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8012612:	2303      	movs	r3, #3
 8012614:	e04f      	b.n	80126b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012616:	4b2b      	ldr	r3, [pc, #172]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 8012618:	689b      	ldr	r3, [r3, #8]
 801261a:	f003 020c 	and.w	r2, r3, #12
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	685b      	ldr	r3, [r3, #4]
 8012622:	009b      	lsls	r3, r3, #2
 8012624:	429a      	cmp	r2, r3
 8012626:	d1eb      	bne.n	8012600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8012628:	4b25      	ldr	r3, [pc, #148]	; (80126c0 <HAL_RCC_ClockConfig+0x1b8>)
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	f003 0307 	and.w	r3, r3, #7
 8012630:	683a      	ldr	r2, [r7, #0]
 8012632:	429a      	cmp	r2, r3
 8012634:	d20c      	bcs.n	8012650 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012636:	4b22      	ldr	r3, [pc, #136]	; (80126c0 <HAL_RCC_ClockConfig+0x1b8>)
 8012638:	683a      	ldr	r2, [r7, #0]
 801263a:	b2d2      	uxtb	r2, r2
 801263c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801263e:	4b20      	ldr	r3, [pc, #128]	; (80126c0 <HAL_RCC_ClockConfig+0x1b8>)
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	f003 0307 	and.w	r3, r3, #7
 8012646:	683a      	ldr	r2, [r7, #0]
 8012648:	429a      	cmp	r2, r3
 801264a:	d001      	beq.n	8012650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 801264c:	2301      	movs	r3, #1
 801264e:	e032      	b.n	80126b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	f003 0304 	and.w	r3, r3, #4
 8012658:	2b00      	cmp	r3, #0
 801265a:	d008      	beq.n	801266e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 801265c:	4b19      	ldr	r3, [pc, #100]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 801265e:	689b      	ldr	r3, [r3, #8]
 8012660:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	68db      	ldr	r3, [r3, #12]
 8012668:	4916      	ldr	r1, [pc, #88]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 801266a:	4313      	orrs	r3, r2
 801266c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	681b      	ldr	r3, [r3, #0]
 8012672:	f003 0308 	and.w	r3, r3, #8
 8012676:	2b00      	cmp	r3, #0
 8012678:	d009      	beq.n	801268e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801267a:	4b12      	ldr	r3, [pc, #72]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 801267c:	689b      	ldr	r3, [r3, #8]
 801267e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	691b      	ldr	r3, [r3, #16]
 8012686:	00db      	lsls	r3, r3, #3
 8012688:	490e      	ldr	r1, [pc, #56]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 801268a:	4313      	orrs	r3, r2
 801268c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 801268e:	f000 f8a1 	bl	80127d4 <HAL_RCC_GetSysClockFreq>
 8012692:	4602      	mov	r2, r0
 8012694:	4b0b      	ldr	r3, [pc, #44]	; (80126c4 <HAL_RCC_ClockConfig+0x1bc>)
 8012696:	689b      	ldr	r3, [r3, #8]
 8012698:	091b      	lsrs	r3, r3, #4
 801269a:	f003 030f 	and.w	r3, r3, #15
 801269e:	490a      	ldr	r1, [pc, #40]	; (80126c8 <HAL_RCC_ClockConfig+0x1c0>)
 80126a0:	5ccb      	ldrb	r3, [r1, r3]
 80126a2:	fa22 f303 	lsr.w	r3, r2, r3
 80126a6:	4a09      	ldr	r2, [pc, #36]	; (80126cc <HAL_RCC_ClockConfig+0x1c4>)
 80126a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80126aa:	4b09      	ldr	r3, [pc, #36]	; (80126d0 <HAL_RCC_ClockConfig+0x1c8>)
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	4618      	mov	r0, r3
 80126b0:	f7f4 fc01 	bl	8006eb6 <HAL_InitTick>

  return HAL_OK;
 80126b4:	2300      	movs	r3, #0
}
 80126b6:	4618      	mov	r0, r3
 80126b8:	3710      	adds	r7, #16
 80126ba:	46bd      	mov	sp, r7
 80126bc:	bd80      	pop	{r7, pc}
 80126be:	bf00      	nop
 80126c0:	40023c00 	.word	0x40023c00
 80126c4:	40023800 	.word	0x40023800
 80126c8:	08052638 	.word	0x08052638
 80126cc:	20000058 	.word	0x20000058
 80126d0:	2000005c 	.word	0x2000005c

080126d4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80126d4:	b580      	push	{r7, lr}
 80126d6:	b08c      	sub	sp, #48	; 0x30
 80126d8:	af00      	add	r7, sp, #0
 80126da:	60f8      	str	r0, [r7, #12]
 80126dc:	60b9      	str	r1, [r7, #8]
 80126de:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d129      	bne.n	801273a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80126e6:	2300      	movs	r3, #0
 80126e8:	617b      	str	r3, [r7, #20]
 80126ea:	4b2b      	ldr	r3, [pc, #172]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 80126ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80126ee:	4a2a      	ldr	r2, [pc, #168]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 80126f0:	f043 0301 	orr.w	r3, r3, #1
 80126f4:	6313      	str	r3, [r2, #48]	; 0x30
 80126f6:	4b28      	ldr	r3, [pc, #160]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 80126f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80126fa:	f003 0301 	and.w	r3, r3, #1
 80126fe:	617b      	str	r3, [r7, #20]
 8012700:	697b      	ldr	r3, [r7, #20]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8012702:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012708:	2302      	movs	r3, #2
 801270a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801270c:	2303      	movs	r3, #3
 801270e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012710:	2300      	movs	r3, #0
 8012712:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8012714:	2300      	movs	r3, #0
 8012716:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8012718:	f107 031c 	add.w	r3, r7, #28
 801271c:	4619      	mov	r1, r3
 801271e:	481f      	ldr	r0, [pc, #124]	; (801279c <HAL_RCC_MCOConfig+0xc8>)
 8012720:	f7f8 fd76 	bl	800b210 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8012724:	4b1c      	ldr	r3, [pc, #112]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 8012726:	689b      	ldr	r3, [r3, #8]
 8012728:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 801272c:	68b9      	ldr	r1, [r7, #8]
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	430b      	orrs	r3, r1
 8012732:	4919      	ldr	r1, [pc, #100]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 8012734:	4313      	orrs	r3, r2
 8012736:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8012738:	e029      	b.n	801278e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 801273a:	2300      	movs	r3, #0
 801273c:	61bb      	str	r3, [r7, #24]
 801273e:	4b16      	ldr	r3, [pc, #88]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 8012740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012742:	4a15      	ldr	r2, [pc, #84]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 8012744:	f043 0304 	orr.w	r3, r3, #4
 8012748:	6313      	str	r3, [r2, #48]	; 0x30
 801274a:	4b13      	ldr	r3, [pc, #76]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 801274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801274e:	f003 0304 	and.w	r3, r3, #4
 8012752:	61bb      	str	r3, [r7, #24]
 8012754:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8012756:	f44f 7300 	mov.w	r3, #512	; 0x200
 801275a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801275c:	2302      	movs	r3, #2
 801275e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012760:	2303      	movs	r3, #3
 8012762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012764:	2300      	movs	r3, #0
 8012766:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8012768:	2300      	movs	r3, #0
 801276a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 801276c:	f107 031c 	add.w	r3, r7, #28
 8012770:	4619      	mov	r1, r3
 8012772:	480b      	ldr	r0, [pc, #44]	; (80127a0 <HAL_RCC_MCOConfig+0xcc>)
 8012774:	f7f8 fd4c 	bl	800b210 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8012778:	4b07      	ldr	r3, [pc, #28]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 801277a:	689b      	ldr	r3, [r3, #8]
 801277c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	00d9      	lsls	r1, r3, #3
 8012784:	68bb      	ldr	r3, [r7, #8]
 8012786:	430b      	orrs	r3, r1
 8012788:	4903      	ldr	r1, [pc, #12]	; (8012798 <HAL_RCC_MCOConfig+0xc4>)
 801278a:	4313      	orrs	r3, r2
 801278c:	608b      	str	r3, [r1, #8]
}
 801278e:	bf00      	nop
 8012790:	3730      	adds	r7, #48	; 0x30
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}
 8012796:	bf00      	nop
 8012798:	40023800 	.word	0x40023800
 801279c:	40020000 	.word	0x40020000
 80127a0:	40020800 	.word	0x40020800

080127a4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80127a4:	b480      	push	{r7}
 80127a6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80127a8:	4b03      	ldr	r3, [pc, #12]	; (80127b8 <HAL_RCC_EnableCSS+0x14>)
 80127aa:	2201      	movs	r2, #1
 80127ac:	601a      	str	r2, [r3, #0]
}
 80127ae:	bf00      	nop
 80127b0:	46bd      	mov	sp, r7
 80127b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127b6:	4770      	bx	lr
 80127b8:	4247004c 	.word	0x4247004c

080127bc <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 80127bc:	b480      	push	{r7}
 80127be:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 80127c0:	4b03      	ldr	r3, [pc, #12]	; (80127d0 <HAL_RCC_DisableCSS+0x14>)
 80127c2:	2200      	movs	r2, #0
 80127c4:	601a      	str	r2, [r3, #0]
}
 80127c6:	bf00      	nop
 80127c8:	46bd      	mov	sp, r7
 80127ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ce:	4770      	bx	lr
 80127d0:	4247004c 	.word	0x4247004c

080127d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80127d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80127d8:	b094      	sub	sp, #80	; 0x50
 80127da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80127dc:	2300      	movs	r3, #0
 80127de:	647b      	str	r3, [r7, #68]	; 0x44
 80127e0:	2300      	movs	r3, #0
 80127e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80127e4:	2300      	movs	r3, #0
 80127e6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80127e8:	2300      	movs	r3, #0
 80127ea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80127ec:	4b79      	ldr	r3, [pc, #484]	; (80129d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80127ee:	689b      	ldr	r3, [r3, #8]
 80127f0:	f003 030c 	and.w	r3, r3, #12
 80127f4:	2b08      	cmp	r3, #8
 80127f6:	d00d      	beq.n	8012814 <HAL_RCC_GetSysClockFreq+0x40>
 80127f8:	2b08      	cmp	r3, #8
 80127fa:	f200 80e1 	bhi.w	80129c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d002      	beq.n	8012808 <HAL_RCC_GetSysClockFreq+0x34>
 8012802:	2b04      	cmp	r3, #4
 8012804:	d003      	beq.n	801280e <HAL_RCC_GetSysClockFreq+0x3a>
 8012806:	e0db      	b.n	80129c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012808:	4b73      	ldr	r3, [pc, #460]	; (80129d8 <HAL_RCC_GetSysClockFreq+0x204>)
 801280a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 801280c:	e0db      	b.n	80129c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801280e:	4b73      	ldr	r3, [pc, #460]	; (80129dc <HAL_RCC_GetSysClockFreq+0x208>)
 8012810:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8012812:	e0d8      	b.n	80129c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012814:	4b6f      	ldr	r3, [pc, #444]	; (80129d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8012816:	685b      	ldr	r3, [r3, #4]
 8012818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801281c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801281e:	4b6d      	ldr	r3, [pc, #436]	; (80129d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8012820:	685b      	ldr	r3, [r3, #4]
 8012822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012826:	2b00      	cmp	r3, #0
 8012828:	d063      	beq.n	80128f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801282a:	4b6a      	ldr	r3, [pc, #424]	; (80129d4 <HAL_RCC_GetSysClockFreq+0x200>)
 801282c:	685b      	ldr	r3, [r3, #4]
 801282e:	099b      	lsrs	r3, r3, #6
 8012830:	2200      	movs	r2, #0
 8012832:	63bb      	str	r3, [r7, #56]	; 0x38
 8012834:	63fa      	str	r2, [r7, #60]	; 0x3c
 8012836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801283c:	633b      	str	r3, [r7, #48]	; 0x30
 801283e:	2300      	movs	r3, #0
 8012840:	637b      	str	r3, [r7, #52]	; 0x34
 8012842:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8012846:	4622      	mov	r2, r4
 8012848:	462b      	mov	r3, r5
 801284a:	f04f 0000 	mov.w	r0, #0
 801284e:	f04f 0100 	mov.w	r1, #0
 8012852:	0159      	lsls	r1, r3, #5
 8012854:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8012858:	0150      	lsls	r0, r2, #5
 801285a:	4602      	mov	r2, r0
 801285c:	460b      	mov	r3, r1
 801285e:	4621      	mov	r1, r4
 8012860:	1a51      	subs	r1, r2, r1
 8012862:	6139      	str	r1, [r7, #16]
 8012864:	4629      	mov	r1, r5
 8012866:	eb63 0301 	sbc.w	r3, r3, r1
 801286a:	617b      	str	r3, [r7, #20]
 801286c:	f04f 0200 	mov.w	r2, #0
 8012870:	f04f 0300 	mov.w	r3, #0
 8012874:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8012878:	4659      	mov	r1, fp
 801287a:	018b      	lsls	r3, r1, #6
 801287c:	4651      	mov	r1, sl
 801287e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8012882:	4651      	mov	r1, sl
 8012884:	018a      	lsls	r2, r1, #6
 8012886:	4651      	mov	r1, sl
 8012888:	ebb2 0801 	subs.w	r8, r2, r1
 801288c:	4659      	mov	r1, fp
 801288e:	eb63 0901 	sbc.w	r9, r3, r1
 8012892:	f04f 0200 	mov.w	r2, #0
 8012896:	f04f 0300 	mov.w	r3, #0
 801289a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801289e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80128a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80128a6:	4690      	mov	r8, r2
 80128a8:	4699      	mov	r9, r3
 80128aa:	4623      	mov	r3, r4
 80128ac:	eb18 0303 	adds.w	r3, r8, r3
 80128b0:	60bb      	str	r3, [r7, #8]
 80128b2:	462b      	mov	r3, r5
 80128b4:	eb49 0303 	adc.w	r3, r9, r3
 80128b8:	60fb      	str	r3, [r7, #12]
 80128ba:	f04f 0200 	mov.w	r2, #0
 80128be:	f04f 0300 	mov.w	r3, #0
 80128c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80128c6:	4629      	mov	r1, r5
 80128c8:	024b      	lsls	r3, r1, #9
 80128ca:	4621      	mov	r1, r4
 80128cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80128d0:	4621      	mov	r1, r4
 80128d2:	024a      	lsls	r2, r1, #9
 80128d4:	4610      	mov	r0, r2
 80128d6:	4619      	mov	r1, r3
 80128d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80128da:	2200      	movs	r2, #0
 80128dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80128de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80128e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80128e4:	f007 f996 	bl	8019c14 <__aeabi_uldivmod>
 80128e8:	4602      	mov	r2, r0
 80128ea:	460b      	mov	r3, r1
 80128ec:	4613      	mov	r3, r2
 80128ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80128f0:	e058      	b.n	80129a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80128f2:	4b38      	ldr	r3, [pc, #224]	; (80129d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80128f4:	685b      	ldr	r3, [r3, #4]
 80128f6:	099b      	lsrs	r3, r3, #6
 80128f8:	2200      	movs	r2, #0
 80128fa:	4618      	mov	r0, r3
 80128fc:	4611      	mov	r1, r2
 80128fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8012902:	623b      	str	r3, [r7, #32]
 8012904:	2300      	movs	r3, #0
 8012906:	627b      	str	r3, [r7, #36]	; 0x24
 8012908:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 801290c:	4642      	mov	r2, r8
 801290e:	464b      	mov	r3, r9
 8012910:	f04f 0000 	mov.w	r0, #0
 8012914:	f04f 0100 	mov.w	r1, #0
 8012918:	0159      	lsls	r1, r3, #5
 801291a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801291e:	0150      	lsls	r0, r2, #5
 8012920:	4602      	mov	r2, r0
 8012922:	460b      	mov	r3, r1
 8012924:	4641      	mov	r1, r8
 8012926:	ebb2 0a01 	subs.w	sl, r2, r1
 801292a:	4649      	mov	r1, r9
 801292c:	eb63 0b01 	sbc.w	fp, r3, r1
 8012930:	f04f 0200 	mov.w	r2, #0
 8012934:	f04f 0300 	mov.w	r3, #0
 8012938:	ea4f 138b 	mov.w	r3, fp, lsl #6
 801293c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8012940:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8012944:	ebb2 040a 	subs.w	r4, r2, sl
 8012948:	eb63 050b 	sbc.w	r5, r3, fp
 801294c:	f04f 0200 	mov.w	r2, #0
 8012950:	f04f 0300 	mov.w	r3, #0
 8012954:	00eb      	lsls	r3, r5, #3
 8012956:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801295a:	00e2      	lsls	r2, r4, #3
 801295c:	4614      	mov	r4, r2
 801295e:	461d      	mov	r5, r3
 8012960:	4643      	mov	r3, r8
 8012962:	18e3      	adds	r3, r4, r3
 8012964:	603b      	str	r3, [r7, #0]
 8012966:	464b      	mov	r3, r9
 8012968:	eb45 0303 	adc.w	r3, r5, r3
 801296c:	607b      	str	r3, [r7, #4]
 801296e:	f04f 0200 	mov.w	r2, #0
 8012972:	f04f 0300 	mov.w	r3, #0
 8012976:	e9d7 4500 	ldrd	r4, r5, [r7]
 801297a:	4629      	mov	r1, r5
 801297c:	028b      	lsls	r3, r1, #10
 801297e:	4621      	mov	r1, r4
 8012980:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8012984:	4621      	mov	r1, r4
 8012986:	028a      	lsls	r2, r1, #10
 8012988:	4610      	mov	r0, r2
 801298a:	4619      	mov	r1, r3
 801298c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801298e:	2200      	movs	r2, #0
 8012990:	61bb      	str	r3, [r7, #24]
 8012992:	61fa      	str	r2, [r7, #28]
 8012994:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8012998:	f007 f93c 	bl	8019c14 <__aeabi_uldivmod>
 801299c:	4602      	mov	r2, r0
 801299e:	460b      	mov	r3, r1
 80129a0:	4613      	mov	r3, r2
 80129a2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80129a4:	4b0b      	ldr	r3, [pc, #44]	; (80129d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80129a6:	685b      	ldr	r3, [r3, #4]
 80129a8:	0c1b      	lsrs	r3, r3, #16
 80129aa:	f003 0303 	and.w	r3, r3, #3
 80129ae:	3301      	adds	r3, #1
 80129b0:	005b      	lsls	r3, r3, #1
 80129b2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80129b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80129b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80129b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80129bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80129be:	e002      	b.n	80129c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80129c0:	4b05      	ldr	r3, [pc, #20]	; (80129d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80129c2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80129c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80129c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80129c8:	4618      	mov	r0, r3
 80129ca:	3750      	adds	r7, #80	; 0x50
 80129cc:	46bd      	mov	sp, r7
 80129ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80129d2:	bf00      	nop
 80129d4:	40023800 	.word	0x40023800
 80129d8:	00f42400 	.word	0x00f42400
 80129dc:	007a1200 	.word	0x007a1200

080129e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80129e0:	b480      	push	{r7}
 80129e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80129e4:	4b03      	ldr	r3, [pc, #12]	; (80129f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80129e6:	681b      	ldr	r3, [r3, #0]
}
 80129e8:	4618      	mov	r0, r3
 80129ea:	46bd      	mov	sp, r7
 80129ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129f0:	4770      	bx	lr
 80129f2:	bf00      	nop
 80129f4:	20000058 	.word	0x20000058

080129f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80129f8:	b580      	push	{r7, lr}
 80129fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80129fc:	f7ff fff0 	bl	80129e0 <HAL_RCC_GetHCLKFreq>
 8012a00:	4602      	mov	r2, r0
 8012a02:	4b05      	ldr	r3, [pc, #20]	; (8012a18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8012a04:	689b      	ldr	r3, [r3, #8]
 8012a06:	0a9b      	lsrs	r3, r3, #10
 8012a08:	f003 0307 	and.w	r3, r3, #7
 8012a0c:	4903      	ldr	r1, [pc, #12]	; (8012a1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8012a0e:	5ccb      	ldrb	r3, [r1, r3]
 8012a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8012a14:	4618      	mov	r0, r3
 8012a16:	bd80      	pop	{r7, pc}
 8012a18:	40023800 	.word	0x40023800
 8012a1c:	08052648 	.word	0x08052648

08012a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8012a24:	f7ff ffdc 	bl	80129e0 <HAL_RCC_GetHCLKFreq>
 8012a28:	4602      	mov	r2, r0
 8012a2a:	4b05      	ldr	r3, [pc, #20]	; (8012a40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8012a2c:	689b      	ldr	r3, [r3, #8]
 8012a2e:	0b5b      	lsrs	r3, r3, #13
 8012a30:	f003 0307 	and.w	r3, r3, #7
 8012a34:	4903      	ldr	r1, [pc, #12]	; (8012a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8012a36:	5ccb      	ldrb	r3, [r1, r3]
 8012a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8012a3c:	4618      	mov	r0, r3
 8012a3e:	bd80      	pop	{r7, pc}
 8012a40:	40023800 	.word	0x40023800
 8012a44:	08052648 	.word	0x08052648

08012a48 <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  * will be configured.
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012a48:	b480      	push	{r7}
 8012a4a:	b083      	sub	sp, #12
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	220f      	movs	r2, #15
 8012a54:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8012a56:	4b45      	ldr	r3, [pc, #276]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012a5e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8012a62:	d104      	bne.n	8012a6e <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8012a6a:	605a      	str	r2, [r3, #4]
 8012a6c:	e00e      	b.n	8012a8c <HAL_RCC_GetOscConfig+0x44>
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8012a6e:	4b3f      	ldr	r3, [pc, #252]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012a76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012a7a:	d104      	bne.n	8012a86 <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8012a82:	605a      	str	r2, [r3, #4]
 8012a84:	e002      	b.n	8012a8c <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	2200      	movs	r2, #0
 8012a8a:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8012a8c:	4b37      	ldr	r3, [pc, #220]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	f003 0301 	and.w	r3, r3, #1
 8012a94:	2b01      	cmp	r3, #1
 8012a96:	d103      	bne.n	8012aa0 <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	2201      	movs	r2, #1
 8012a9c:	60da      	str	r2, [r3, #12]
 8012a9e:	e002      	b.n	8012aa6 <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	2200      	movs	r2, #0
 8012aa4:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8012aa6:	4b31      	ldr	r3, [pc, #196]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	08db      	lsrs	r3, r3, #3
 8012aac:	f003 021f 	and.w	r2, r3, #31
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8012ab4:	4b2d      	ldr	r3, [pc, #180]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012ab8:	f003 0304 	and.w	r3, r3, #4
 8012abc:	2b04      	cmp	r3, #4
 8012abe:	d103      	bne.n	8012ac8 <HAL_RCC_GetOscConfig+0x80>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	2205      	movs	r2, #5
 8012ac4:	609a      	str	r2, [r3, #8]
 8012ac6:	e00c      	b.n	8012ae2 <HAL_RCC_GetOscConfig+0x9a>
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8012ac8:	4b28      	ldr	r3, [pc, #160]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012acc:	f003 0301 	and.w	r3, r3, #1
 8012ad0:	2b01      	cmp	r3, #1
 8012ad2:	d103      	bne.n	8012adc <HAL_RCC_GetOscConfig+0x94>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	2201      	movs	r2, #1
 8012ad8:	609a      	str	r2, [r3, #8]
 8012ada:	e002      	b.n	8012ae2 <HAL_RCC_GetOscConfig+0x9a>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	2200      	movs	r2, #0
 8012ae0:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8012ae2:	4b22      	ldr	r3, [pc, #136]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012ae6:	f003 0301 	and.w	r3, r3, #1
 8012aea:	2b01      	cmp	r3, #1
 8012aec:	d103      	bne.n	8012af6 <HAL_RCC_GetOscConfig+0xae>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	2201      	movs	r2, #1
 8012af2:	615a      	str	r2, [r3, #20]
 8012af4:	e002      	b.n	8012afc <HAL_RCC_GetOscConfig+0xb4>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	2200      	movs	r2, #0
 8012afa:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8012afc:	4b1b      	ldr	r3, [pc, #108]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8012b04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8012b08:	d103      	bne.n	8012b12 <HAL_RCC_GetOscConfig+0xca>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	2202      	movs	r2, #2
 8012b0e:	619a      	str	r2, [r3, #24]
 8012b10:	e002      	b.n	8012b18 <HAL_RCC_GetOscConfig+0xd0>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	2201      	movs	r2, #1
 8012b16:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8012b18:	4b14      	ldr	r3, [pc, #80]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012b1a:	685b      	ldr	r3, [r3, #4]
 8012b1c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 8012b24:	4b11      	ldr	r3, [pc, #68]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012b26:	685b      	ldr	r3, [r3, #4]
 8012b28:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8012b30:	4b0e      	ldr	r3, [pc, #56]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012b32:	685b      	ldr	r3, [r3, #4]
 8012b34:	099b      	lsrs	r3, r3, #6
 8012b36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 8012b3e:	4b0b      	ldr	r3, [pc, #44]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012b40:	685b      	ldr	r3, [r3, #4]
 8012b42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8012b46:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8012b4a:	005b      	lsls	r3, r3, #1
 8012b4c:	0c1a      	lsrs	r2, r3, #16
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 8012b52:	4b06      	ldr	r3, [pc, #24]	; (8012b6c <HAL_RCC_GetOscConfig+0x124>)
 8012b54:	685b      	ldr	r3, [r3, #4]
 8012b56:	0e1b      	lsrs	r3, r3, #24
 8012b58:	f003 020f 	and.w	r2, r3, #15
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8012b60:	bf00      	nop
 8012b62:	370c      	adds	r7, #12
 8012b64:	46bd      	mov	sp, r7
 8012b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b6a:	4770      	bx	lr
 8012b6c:	40023800 	.word	0x40023800

08012b70 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8012b70:	b480      	push	{r7}
 8012b72:	b083      	sub	sp, #12
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
 8012b78:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	220f      	movs	r2, #15
 8012b7e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8012b80:	4b12      	ldr	r3, [pc, #72]	; (8012bcc <HAL_RCC_GetClockConfig+0x5c>)
 8012b82:	689b      	ldr	r3, [r3, #8]
 8012b84:	f003 0203 	and.w	r2, r3, #3
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8012b8c:	4b0f      	ldr	r3, [pc, #60]	; (8012bcc <HAL_RCC_GetClockConfig+0x5c>)
 8012b8e:	689b      	ldr	r3, [r3, #8]
 8012b90:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8012b98:	4b0c      	ldr	r3, [pc, #48]	; (8012bcc <HAL_RCC_GetClockConfig+0x5c>)
 8012b9a:	689b      	ldr	r3, [r3, #8]
 8012b9c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8012ba4:	4b09      	ldr	r3, [pc, #36]	; (8012bcc <HAL_RCC_GetClockConfig+0x5c>)
 8012ba6:	689b      	ldr	r3, [r3, #8]
 8012ba8:	08db      	lsrs	r3, r3, #3
 8012baa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8012bb2:	4b07      	ldr	r3, [pc, #28]	; (8012bd0 <HAL_RCC_GetClockConfig+0x60>)
 8012bb4:	681b      	ldr	r3, [r3, #0]
 8012bb6:	f003 0207 	and.w	r2, r3, #7
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	601a      	str	r2, [r3, #0]
}
 8012bbe:	bf00      	nop
 8012bc0:	370c      	adds	r7, #12
 8012bc2:	46bd      	mov	sp, r7
 8012bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc8:	4770      	bx	lr
 8012bca:	bf00      	nop
 8012bcc:	40023800 	.word	0x40023800
 8012bd0:	40023c00 	.word	0x40023c00

08012bd4 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8012bd4:	b580      	push	{r7, lr}
 8012bd6:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8012bd8:	4b06      	ldr	r3, [pc, #24]	; (8012bf4 <HAL_RCC_NMI_IRQHandler+0x20>)
 8012bda:	68db      	ldr	r3, [r3, #12]
 8012bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012be0:	2b80      	cmp	r3, #128	; 0x80
 8012be2:	d104      	bne.n	8012bee <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8012be4:	f000 f80a 	bl	8012bfc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8012be8:	4b03      	ldr	r3, [pc, #12]	; (8012bf8 <HAL_RCC_NMI_IRQHandler+0x24>)
 8012bea:	2280      	movs	r2, #128	; 0x80
 8012bec:	701a      	strb	r2, [r3, #0]
  }
}
 8012bee:	bf00      	nop
 8012bf0:	bd80      	pop	{r7, pc}
 8012bf2:	bf00      	nop
 8012bf4:	40023800 	.word	0x40023800
 8012bf8:	4002380e 	.word	0x4002380e

08012bfc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8012bfc:	b480      	push	{r7}
 8012bfe:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8012c00:	bf00      	nop
 8012c02:	46bd      	mov	sp, r7
 8012c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c08:	4770      	bx	lr

08012c0a <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8012c0a:	b580      	push	{r7, lr}
 8012c0c:	b086      	sub	sp, #24
 8012c0e:	af00      	add	r7, sp, #0
 8012c10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8012c12:	2300      	movs	r3, #0
 8012c14:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8012c16:	2300      	movs	r3, #0
 8012c18:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	f003 0301 	and.w	r3, r3, #1
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d105      	bne.n	8012c32 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d035      	beq.n	8012c9e <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8012c32:	4b62      	ldr	r3, [pc, #392]	; (8012dbc <HAL_RCCEx_PeriphCLKConfig+0x1b2>)
 8012c34:	2200      	movs	r2, #0
 8012c36:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8012c38:	f7f4 f982 	bl	8006f40 <HAL_GetTick>
 8012c3c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8012c3e:	e008      	b.n	8012c52 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8012c40:	f7f4 f97e 	bl	8006f40 <HAL_GetTick>
 8012c44:	4602      	mov	r2, r0
 8012c46:	697b      	ldr	r3, [r7, #20]
 8012c48:	1ad3      	subs	r3, r2, r3
 8012c4a:	2b02      	cmp	r3, #2
 8012c4c:	d901      	bls.n	8012c52 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8012c4e:	2303      	movs	r3, #3
 8012c50:	e0b0      	b.n	8012db4 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8012c52:	4b5b      	ldr	r3, [pc, #364]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d1f0      	bne.n	8012c40 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	685b      	ldr	r3, [r3, #4]
 8012c62:	019a      	lsls	r2, r3, #6
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	689b      	ldr	r3, [r3, #8]
 8012c68:	071b      	lsls	r3, r3, #28
 8012c6a:	4955      	ldr	r1, [pc, #340]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012c6c:	4313      	orrs	r3, r2
 8012c6e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8012c72:	4b52      	ldr	r3, [pc, #328]	; (8012dbc <HAL_RCCEx_PeriphCLKConfig+0x1b2>)
 8012c74:	2201      	movs	r2, #1
 8012c76:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8012c78:	f7f4 f962 	bl	8006f40 <HAL_GetTick>
 8012c7c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8012c7e:	e008      	b.n	8012c92 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8012c80:	f7f4 f95e 	bl	8006f40 <HAL_GetTick>
 8012c84:	4602      	mov	r2, r0
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	1ad3      	subs	r3, r2, r3
 8012c8a:	2b02      	cmp	r3, #2
 8012c8c:	d901      	bls.n	8012c92 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8012c8e:	2303      	movs	r3, #3
 8012c90:	e090      	b.n	8012db4 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8012c92:	4b4b      	ldr	r3, [pc, #300]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d0f0      	beq.n	8012c80 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	f003 0302 	and.w	r3, r3, #2
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	f000 8083 	beq.w	8012db2 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8012cac:	2300      	movs	r3, #0
 8012cae:	60fb      	str	r3, [r7, #12]
 8012cb0:	4b43      	ldr	r3, [pc, #268]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cb4:	4a42      	ldr	r2, [pc, #264]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012cb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012cba:	6413      	str	r3, [r2, #64]	; 0x40
 8012cbc:	4b40      	ldr	r3, [pc, #256]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012cc4:	60fb      	str	r3, [r7, #12]
 8012cc6:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8012cc8:	4b3e      	ldr	r3, [pc, #248]	; (8012dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ba>)
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	4a3d      	ldr	r2, [pc, #244]	; (8012dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ba>)
 8012cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012cd2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8012cd4:	f7f4 f934 	bl	8006f40 <HAL_GetTick>
 8012cd8:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8012cda:	e008      	b.n	8012cee <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8012cdc:	f7f4 f930 	bl	8006f40 <HAL_GetTick>
 8012ce0:	4602      	mov	r2, r0
 8012ce2:	697b      	ldr	r3, [r7, #20]
 8012ce4:	1ad3      	subs	r3, r2, r3
 8012ce6:	2b02      	cmp	r3, #2
 8012ce8:	d901      	bls.n	8012cee <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8012cea:	2303      	movs	r3, #3
 8012cec:	e062      	b.n	8012db4 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8012cee:	4b35      	ldr	r3, [pc, #212]	; (8012dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ba>)
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d0f0      	beq.n	8012cdc <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8012cfa:	4b31      	ldr	r3, [pc, #196]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012cfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012d02:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8012d04:	693b      	ldr	r3, [r7, #16]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d02f      	beq.n	8012d6a <HAL_RCCEx_PeriphCLKConfig+0x160>
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	68db      	ldr	r3, [r3, #12]
 8012d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012d12:	693a      	ldr	r2, [r7, #16]
 8012d14:	429a      	cmp	r2, r3
 8012d16:	d028      	beq.n	8012d6a <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8012d18:	4b29      	ldr	r3, [pc, #164]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012d1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012d20:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8012d22:	4b29      	ldr	r3, [pc, #164]	; (8012dc8 <HAL_RCCEx_PeriphCLKConfig+0x1be>)
 8012d24:	2201      	movs	r2, #1
 8012d26:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8012d28:	4b27      	ldr	r3, [pc, #156]	; (8012dc8 <HAL_RCCEx_PeriphCLKConfig+0x1be>)
 8012d2a:	2200      	movs	r2, #0
 8012d2c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8012d2e:	4a24      	ldr	r2, [pc, #144]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d30:	693b      	ldr	r3, [r7, #16]
 8012d32:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8012d34:	4b22      	ldr	r3, [pc, #136]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012d38:	f003 0301 	and.w	r3, r3, #1
 8012d3c:	2b01      	cmp	r3, #1
 8012d3e:	d114      	bne.n	8012d6a <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8012d40:	f7f4 f8fe 	bl	8006f40 <HAL_GetTick>
 8012d44:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012d46:	e00a      	b.n	8012d5e <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012d48:	f7f4 f8fa 	bl	8006f40 <HAL_GetTick>
 8012d4c:	4602      	mov	r2, r0
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	1ad3      	subs	r3, r2, r3
 8012d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8012d56:	4293      	cmp	r3, r2
 8012d58:	d901      	bls.n	8012d5e <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8012d5a:	2303      	movs	r3, #3
 8012d5c:	e02a      	b.n	8012db4 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012d5e:	4b18      	ldr	r3, [pc, #96]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012d62:	f003 0302 	and.w	r3, r3, #2
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d0ee      	beq.n	8012d48 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	68db      	ldr	r3, [r3, #12]
 8012d6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012d72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012d76:	d10d      	bne.n	8012d94 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8012d78:	4b11      	ldr	r3, [pc, #68]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d7a:	689b      	ldr	r3, [r3, #8]
 8012d7c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	68db      	ldr	r3, [r3, #12]
 8012d84:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8012d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012d8c:	490c      	ldr	r1, [pc, #48]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d8e:	4313      	orrs	r3, r2
 8012d90:	608b      	str	r3, [r1, #8]
 8012d92:	e005      	b.n	8012da0 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8012d94:	4b0a      	ldr	r3, [pc, #40]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d96:	689b      	ldr	r3, [r3, #8]
 8012d98:	4a09      	ldr	r2, [pc, #36]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012d9a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8012d9e:	6093      	str	r3, [r2, #8]
 8012da0:	4b07      	ldr	r3, [pc, #28]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012da2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	68db      	ldr	r3, [r3, #12]
 8012da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012dac:	4904      	ldr	r1, [pc, #16]	; (8012dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012dae:	4313      	orrs	r3, r2
 8012db0:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8012db2:	2300      	movs	r3, #0
}
 8012db4:	4618      	mov	r0, r3
 8012db6:	3718      	adds	r7, #24
 8012db8:	46bd      	mov	sp, r7
 8012dba:	bd80      	pop	{r7, pc}
 8012dbc:	42470068 	.word	0x42470068
 8012dc0:	40023800 	.word	0x40023800
 8012dc4:	40007000 	.word	0x40007000
 8012dc8:	42470e40 	.word	0x42470e40

08012dcc <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8012dcc:	b480      	push	{r7}
 8012dce:	b085      	sub	sp, #20
 8012dd0:	af00      	add	r7, sp, #0
 8012dd2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	2203      	movs	r2, #3
 8012dd8:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8012dda:	4b11      	ldr	r3, [pc, #68]	; (8012e20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8012ddc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012de0:	099b      	lsrs	r3, r3, #6
 8012de2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8012dea:	4b0d      	ldr	r3, [pc, #52]	; (8012e20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8012dec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012df0:	0f1b      	lsrs	r3, r3, #28
 8012df2:	f003 0207 	and.w	r2, r3, #7
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8012dfa:	4b09      	ldr	r3, [pc, #36]	; (8012e20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8012dfc:	689b      	ldr	r3, [r3, #8]
 8012dfe:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8012e02:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8012e04:	4b06      	ldr	r3, [pc, #24]	; (8012e20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8012e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012e08:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	431a      	orrs	r2, r3
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8012e14:	bf00      	nop
 8012e16:	3714      	adds	r7, #20
 8012e18:	46bd      	mov	sp, r7
 8012e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e1e:	4770      	bx	lr
 8012e20:	40023800 	.word	0x40023800

08012e24 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8012e24:	b480      	push	{r7}
 8012e26:	b087      	sub	sp, #28
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8012e2c:	2300      	movs	r3, #0
 8012e2e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8012e30:	2300      	movs	r3, #0
 8012e32:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8012e34:	2300      	movs	r3, #0
 8012e36:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8012e38:	2300      	movs	r3, #0
 8012e3a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	2b01      	cmp	r3, #1
 8012e40:	d13e      	bne.n	8012ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8012e42:	4b23      	ldr	r3, [pc, #140]	; (8012ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8012e44:	689b      	ldr	r3, [r3, #8]
 8012e46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012e4a:	60fb      	str	r3, [r7, #12]
 8012e4c:	68fb      	ldr	r3, [r7, #12]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d005      	beq.n	8012e5e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	2b01      	cmp	r3, #1
 8012e56:	d12f      	bne.n	8012eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8012e58:	4b1e      	ldr	r3, [pc, #120]	; (8012ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8012e5a:	617b      	str	r3, [r7, #20]
          break;
 8012e5c:	e02f      	b.n	8012ebe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8012e5e:	4b1c      	ldr	r3, [pc, #112]	; (8012ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8012e60:	685b      	ldr	r3, [r3, #4]
 8012e62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012e66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8012e6a:	d108      	bne.n	8012e7e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8012e6c:	4b18      	ldr	r3, [pc, #96]	; (8012ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8012e6e:	685b      	ldr	r3, [r3, #4]
 8012e70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012e74:	4a18      	ldr	r2, [pc, #96]	; (8012ed8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8012e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8012e7a:	613b      	str	r3, [r7, #16]
 8012e7c:	e007      	b.n	8012e8e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8012e7e:	4b14      	ldr	r3, [pc, #80]	; (8012ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8012e80:	685b      	ldr	r3, [r3, #4]
 8012e82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012e86:	4a15      	ldr	r2, [pc, #84]	; (8012edc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8012e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8012e8c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8012e8e:	4b10      	ldr	r3, [pc, #64]	; (8012ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8012e90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012e94:	099b      	lsrs	r3, r3, #6
 8012e96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8012e9a:	693b      	ldr	r3, [r7, #16]
 8012e9c:	fb02 f303 	mul.w	r3, r2, r3
 8012ea0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8012ea2:	4b0b      	ldr	r3, [pc, #44]	; (8012ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8012ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012ea8:	0f1b      	lsrs	r3, r3, #28
 8012eaa:	f003 0307 	and.w	r3, r3, #7
 8012eae:	68ba      	ldr	r2, [r7, #8]
 8012eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8012eb4:	617b      	str	r3, [r7, #20]
          break;
 8012eb6:	e002      	b.n	8012ebe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8012eb8:	2300      	movs	r3, #0
 8012eba:	617b      	str	r3, [r7, #20]
          break;
 8012ebc:	bf00      	nop
        }
      }
      break;
 8012ebe:	bf00      	nop
    }
  }
  return frequency;
 8012ec0:	697b      	ldr	r3, [r7, #20]
}
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	371c      	adds	r7, #28
 8012ec6:	46bd      	mov	sp, r7
 8012ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ecc:	4770      	bx	lr
 8012ece:	bf00      	nop
 8012ed0:	40023800 	.word	0x40023800
 8012ed4:	00bb8000 	.word	0x00bb8000
 8012ed8:	007a1200 	.word	0x007a1200
 8012edc:	00f42400 	.word	0x00f42400

08012ee0 <HAL_RCCEx_EnablePLLI2S>:
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 8012ee0:	b580      	push	{r7, lr}
 8012ee2:	b084      	sub	sp, #16
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8012ee8:	4b1d      	ldr	r3, [pc, #116]	; (8012f60 <HAL_RCCEx_EnablePLLI2S+0x80>)
 8012eea:	2200      	movs	r2, #0
 8012eec:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8012eee:	f7f4 f827 	bl	8006f40 <HAL_GetTick>
 8012ef2:	60f8      	str	r0, [r7, #12]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8012ef4:	e008      	b.n	8012f08 <HAL_RCCEx_EnablePLLI2S+0x28>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8012ef6:	f7f4 f823 	bl	8006f40 <HAL_GetTick>
 8012efa:	4602      	mov	r2, r0
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	1ad3      	subs	r3, r2, r3
 8012f00:	2b02      	cmp	r3, #2
 8012f02:	d901      	bls.n	8012f08 <HAL_RCCEx_EnablePLLI2S+0x28>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8012f04:	2303      	movs	r3, #3
 8012f06:	e026      	b.n	8012f56 <HAL_RCCEx_EnablePLLI2S+0x76>
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8012f08:	4b16      	ldr	r3, [pc, #88]	; (8012f64 <HAL_RCCEx_EnablePLLI2S+0x84>)
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d1f0      	bne.n	8012ef6 <HAL_RCCEx_EnablePLLI2S+0x16>
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#else
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	019a      	lsls	r2, r3, #6
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	685b      	ldr	r3, [r3, #4]
 8012f1e:	071b      	lsls	r3, r3, #28
 8012f20:	4910      	ldr	r1, [pc, #64]	; (8012f64 <HAL_RCCEx_EnablePLLI2S+0x84>)
 8012f22:	4313      	orrs	r3, r2
 8012f24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();
 8012f28:	4b0d      	ldr	r3, [pc, #52]	; (8012f60 <HAL_RCCEx_EnablePLLI2S+0x80>)
 8012f2a:	2201      	movs	r2, #1
 8012f2c:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
 8012f2e:	f7f4 f807 	bl	8006f40 <HAL_GetTick>
 8012f32:	60f8      	str	r0, [r7, #12]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 8012f34:	e008      	b.n	8012f48 <HAL_RCCEx_EnablePLLI2S+0x68>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8012f36:	f7f4 f803 	bl	8006f40 <HAL_GetTick>
 8012f3a:	4602      	mov	r2, r0
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	1ad3      	subs	r3, r2, r3
 8012f40:	2b02      	cmp	r3, #2
 8012f42:	d901      	bls.n	8012f48 <HAL_RCCEx_EnablePLLI2S+0x68>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8012f44:	2303      	movs	r3, #3
 8012f46:	e006      	b.n	8012f56 <HAL_RCCEx_EnablePLLI2S+0x76>
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 8012f48:	4b06      	ldr	r3, [pc, #24]	; (8012f64 <HAL_RCCEx_EnablePLLI2S+0x84>)
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d0f0      	beq.n	8012f36 <HAL_RCCEx_EnablePLLI2S+0x56>
    }
  }

 return HAL_OK;
 8012f54:	2300      	movs	r3, #0
}
 8012f56:	4618      	mov	r0, r3
 8012f58:	3710      	adds	r7, #16
 8012f5a:	46bd      	mov	sp, r7
 8012f5c:	bd80      	pop	{r7, pc}
 8012f5e:	bf00      	nop
 8012f60:	42470068 	.word	0x42470068
 8012f64:	40023800 	.word	0x40023800

08012f68 <HAL_RCCEx_DisablePLLI2S>:
/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 8012f68:	b580      	push	{r7, lr}
 8012f6a:	b082      	sub	sp, #8
 8012f6c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8012f6e:	4b0d      	ldr	r3, [pc, #52]	; (8012fa4 <HAL_RCCEx_DisablePLLI2S+0x3c>)
 8012f70:	2200      	movs	r2, #0
 8012f72:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8012f74:	f7f3 ffe4 	bl	8006f40 <HAL_GetTick>
 8012f78:	6078      	str	r0, [r7, #4]
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8012f7a:	e008      	b.n	8012f8e <HAL_RCCEx_DisablePLLI2S+0x26>
  {
    if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8012f7c:	f7f3 ffe0 	bl	8006f40 <HAL_GetTick>
 8012f80:	4602      	mov	r2, r0
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	1ad3      	subs	r3, r2, r3
 8012f86:	2b02      	cmp	r3, #2
 8012f88:	d901      	bls.n	8012f8e <HAL_RCCEx_DisablePLLI2S+0x26>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8012f8a:	2303      	movs	r3, #3
 8012f8c:	e006      	b.n	8012f9c <HAL_RCCEx_DisablePLLI2S+0x34>
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8012f8e:	4b06      	ldr	r3, [pc, #24]	; (8012fa8 <HAL_RCCEx_DisablePLLI2S+0x40>)
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d1f0      	bne.n	8012f7c <HAL_RCCEx_DisablePLLI2S+0x14>
    }
  }

  return HAL_OK;
 8012f9a:	2300      	movs	r3, #0
}
 8012f9c:	4618      	mov	r0, r3
 8012f9e:	3708      	adds	r7, #8
 8012fa0:	46bd      	mov	sp, r7
 8012fa2:	bd80      	pop	{r7, pc}
 8012fa4:	42470068 	.word	0x42470068
 8012fa8:	40023800 	.word	0x40023800

08012fac <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8012fac:	b580      	push	{r7, lr}
 8012fae:	b082      	sub	sp, #8
 8012fb0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8012fb2:	f7f3 ffc5 	bl	8006f40 <HAL_GetTick>
 8012fb6:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8012fb8:	4b5d      	ldr	r3, [pc, #372]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	4a5c      	ldr	r2, [pc, #368]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8012fbe:	f043 0301 	orr.w	r3, r3, #1
 8012fc2:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8012fc4:	e008      	b.n	8012fd8 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012fc6:	f7f3 ffbb 	bl	8006f40 <HAL_GetTick>
 8012fca:	4602      	mov	r2, r0
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	1ad3      	subs	r3, r2, r3
 8012fd0:	2b02      	cmp	r3, #2
 8012fd2:	d901      	bls.n	8012fd8 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8012fd4:	2303      	movs	r3, #3
 8012fd6:	e0a7      	b.n	8013128 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8012fd8:	4b55      	ldr	r3, [pc, #340]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8012fda:	681b      	ldr	r3, [r3, #0]
 8012fdc:	f003 0302 	and.w	r3, r3, #2
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d0f0      	beq.n	8012fc6 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8012fe4:	4b52      	ldr	r3, [pc, #328]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8012fe6:	681b      	ldr	r3, [r3, #0]
 8012fe8:	4a51      	ldr	r2, [pc, #324]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8012fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012fee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8012ff0:	f7f3 ffa6 	bl	8006f40 <HAL_GetTick>
 8012ff4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8012ff6:	4b4e      	ldr	r3, [pc, #312]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8012ff8:	2200      	movs	r2, #0
 8012ffa:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8012ffc:	e00a      	b.n	8013014 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012ffe:	f7f3 ff9f 	bl	8006f40 <HAL_GetTick>
 8013002:	4602      	mov	r2, r0
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	1ad3      	subs	r3, r2, r3
 8013008:	f241 3288 	movw	r2, #5000	; 0x1388
 801300c:	4293      	cmp	r3, r2
 801300e:	d901      	bls.n	8013014 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8013010:	2303      	movs	r3, #3
 8013012:	e089      	b.n	8013128 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8013014:	4b46      	ldr	r3, [pc, #280]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8013016:	689b      	ldr	r3, [r3, #8]
 8013018:	f003 030c 	and.w	r3, r3, #12
 801301c:	2b00      	cmp	r3, #0
 801301e:	d1ee      	bne.n	8012ffe <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8013020:	f7f3 ff8e 	bl	8006f40 <HAL_GetTick>
 8013024:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8013026:	4b42      	ldr	r3, [pc, #264]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	4a41      	ldr	r2, [pc, #260]	; (8013130 <HAL_RCC_DeInit+0x184>)
 801302c:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8013030:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8013032:	e008      	b.n	8013046 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013034:	f7f3 ff84 	bl	8006f40 <HAL_GetTick>
 8013038:	4602      	mov	r2, r0
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	1ad3      	subs	r3, r2, r3
 801303e:	2b64      	cmp	r3, #100	; 0x64
 8013040:	d901      	bls.n	8013046 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8013042:	2303      	movs	r3, #3
 8013044:	e070      	b.n	8013128 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8013046:	4b3a      	ldr	r3, [pc, #232]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8013048:	681b      	ldr	r3, [r3, #0]
 801304a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801304e:	2b00      	cmp	r3, #0
 8013050:	d1f0      	bne.n	8013034 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8013052:	f7f3 ff75 	bl	8006f40 <HAL_GetTick>
 8013056:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8013058:	4b35      	ldr	r3, [pc, #212]	; (8013130 <HAL_RCC_DeInit+0x184>)
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	4a34      	ldr	r2, [pc, #208]	; (8013130 <HAL_RCC_DeInit+0x184>)
 801305e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013062:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013064:	e008      	b.n	8013078 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013066:	f7f3 ff6b 	bl	8006f40 <HAL_GetTick>
 801306a:	4602      	mov	r2, r0
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	1ad3      	subs	r3, r2, r3
 8013070:	2b02      	cmp	r3, #2
 8013072:	d901      	bls.n	8013078 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8013074:	2303      	movs	r3, #3
 8013076:	e057      	b.n	8013128 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013078:	4b2d      	ldr	r3, [pc, #180]	; (8013130 <HAL_RCC_DeInit+0x184>)
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013080:	2b00      	cmp	r3, #0
 8013082:	d1f0      	bne.n	8013066 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8013084:	f7f3 ff5c 	bl	8006f40 <HAL_GetTick>
 8013088:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 801308a:	4b29      	ldr	r3, [pc, #164]	; (8013130 <HAL_RCC_DeInit+0x184>)
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	4a28      	ldr	r2, [pc, #160]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8013090:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8013094:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8013096:	e008      	b.n	80130aa <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8013098:	f7f3 ff52 	bl	8006f40 <HAL_GetTick>
 801309c:	4602      	mov	r2, r0
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	1ad3      	subs	r3, r2, r3
 80130a2:	2b02      	cmp	r3, #2
 80130a4:	d901      	bls.n	80130aa <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 80130a6:	2303      	movs	r3, #3
 80130a8:	e03e      	b.n	8013128 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80130aa:	4b21      	ldr	r3, [pc, #132]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d1f0      	bne.n	8013098 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80130b6:	4b1e      	ldr	r3, [pc, #120]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130b8:	4a1e      	ldr	r2, [pc, #120]	; (8013134 <HAL_RCC_DeInit+0x188>)
 80130ba:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80130bc:	4b1c      	ldr	r3, [pc, #112]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130be:	4a1e      	ldr	r2, [pc, #120]	; (8013138 <HAL_RCC_DeInit+0x18c>)
 80130c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80130c4:	4b1a      	ldr	r3, [pc, #104]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130c6:	68db      	ldr	r3, [r3, #12]
 80130c8:	4a19      	ldr	r2, [pc, #100]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130ca:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80130ce:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80130d0:	4b17      	ldr	r3, [pc, #92]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130d2:	68db      	ldr	r3, [r3, #12]
 80130d4:	4a16      	ldr	r2, [pc, #88]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80130da:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 80130dc:	4b14      	ldr	r3, [pc, #80]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130de:	68db      	ldr	r3, [r3, #12]
 80130e0:	4a13      	ldr	r2, [pc, #76]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130e2:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 80130e6:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80130e8:	4b11      	ldr	r3, [pc, #68]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130ea:	68db      	ldr	r3, [r3, #12]
 80130ec:	4a10      	ldr	r2, [pc, #64]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80130f2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80130f4:	4b0e      	ldr	r3, [pc, #56]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80130f8:	4a0d      	ldr	r2, [pc, #52]	; (8013130 <HAL_RCC_DeInit+0x184>)
 80130fa:	f023 0301 	bic.w	r3, r3, #1
 80130fe:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8013100:	4b0b      	ldr	r3, [pc, #44]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8013102:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013104:	4a0a      	ldr	r2, [pc, #40]	; (8013130 <HAL_RCC_DeInit+0x184>)
 8013106:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801310a:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 801310c:	4b0b      	ldr	r3, [pc, #44]	; (801313c <HAL_RCC_DeInit+0x190>)
 801310e:	4a0c      	ldr	r2, [pc, #48]	; (8013140 <HAL_RCC_DeInit+0x194>)
 8013110:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8013112:	4b0c      	ldr	r3, [pc, #48]	; (8013144 <HAL_RCC_DeInit+0x198>)
 8013114:	681b      	ldr	r3, [r3, #0]
 8013116:	4618      	mov	r0, r3
 8013118:	f7f3 fecd 	bl	8006eb6 <HAL_InitTick>
 801311c:	4603      	mov	r3, r0
 801311e:	2b00      	cmp	r3, #0
 8013120:	d001      	beq.n	8013126 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8013122:	2301      	movs	r3, #1
 8013124:	e000      	b.n	8013128 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8013126:	2300      	movs	r3, #0
  }
}
 8013128:	4618      	mov	r0, r3
 801312a:	3708      	adds	r7, #8
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}
 8013130:	40023800 	.word	0x40023800
 8013134:	04003010 	.word	0x04003010
 8013138:	20003000 	.word	0x20003000
 801313c:	20000058 	.word	0x20000058
 8013140:	00f42400 	.word	0x00f42400
 8013144:	2000005c 	.word	0x2000005c

08013148 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b082      	sub	sp, #8
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	2b00      	cmp	r3, #0
 8013154:	d101      	bne.n	801315a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8013156:	2301      	movs	r3, #1
 8013158:	e07b      	b.n	8013252 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801315e:	2b00      	cmp	r3, #0
 8013160:	d108      	bne.n	8013174 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	685b      	ldr	r3, [r3, #4]
 8013166:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801316a:	d009      	beq.n	8013180 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	2200      	movs	r2, #0
 8013170:	61da      	str	r2, [r3, #28]
 8013172:	e005      	b.n	8013180 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	2200      	movs	r2, #0
 8013178:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	2200      	movs	r2, #0
 801317e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	2200      	movs	r2, #0
 8013184:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801318c:	b2db      	uxtb	r3, r3
 801318e:	2b00      	cmp	r3, #0
 8013190:	d106      	bne.n	80131a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	2200      	movs	r2, #0
 8013196:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	f7f2 fa9e 	bl	80056dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	2202      	movs	r2, #2
 80131a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	681a      	ldr	r2, [r3, #0]
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	681b      	ldr	r3, [r3, #0]
 80131b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80131b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	685b      	ldr	r3, [r3, #4]
 80131bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	689b      	ldr	r3, [r3, #8]
 80131c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80131c8:	431a      	orrs	r2, r3
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	68db      	ldr	r3, [r3, #12]
 80131ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80131d2:	431a      	orrs	r2, r3
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	691b      	ldr	r3, [r3, #16]
 80131d8:	f003 0302 	and.w	r3, r3, #2
 80131dc:	431a      	orrs	r2, r3
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	695b      	ldr	r3, [r3, #20]
 80131e2:	f003 0301 	and.w	r3, r3, #1
 80131e6:	431a      	orrs	r2, r3
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	699b      	ldr	r3, [r3, #24]
 80131ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80131f0:	431a      	orrs	r2, r3
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	69db      	ldr	r3, [r3, #28]
 80131f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80131fa:	431a      	orrs	r2, r3
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	6a1b      	ldr	r3, [r3, #32]
 8013200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013204:	ea42 0103 	orr.w	r1, r2, r3
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801320c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	430a      	orrs	r2, r1
 8013216:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	699b      	ldr	r3, [r3, #24]
 801321c:	0c1b      	lsrs	r3, r3, #16
 801321e:	f003 0104 	and.w	r1, r3, #4
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013226:	f003 0210 	and.w	r2, r3, #16
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	430a      	orrs	r2, r1
 8013230:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	69da      	ldr	r2, [r3, #28]
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8013240:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	2200      	movs	r2, #0
 8013246:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	2201      	movs	r2, #1
 801324c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8013250:	2300      	movs	r3, #0
}
 8013252:	4618      	mov	r0, r3
 8013254:	3708      	adds	r7, #8
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}

0801325a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 801325a:	b580      	push	{r7, lr}
 801325c:	b082      	sub	sp, #8
 801325e:	af00      	add	r7, sp, #0
 8013260:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	2b00      	cmp	r3, #0
 8013266:	d101      	bne.n	801326c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8013268:	2301      	movs	r3, #1
 801326a:	e01a      	b.n	80132a2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	2202      	movs	r2, #2
 8013270:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	681a      	ldr	r2, [r3, #0]
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013282:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8013284:	6878      	ldr	r0, [r7, #4]
 8013286:	f7f2 fb61 	bl	800594c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	2200      	movs	r2, #0
 801328e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	2200      	movs	r2, #0
 8013294:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	2200      	movs	r2, #0
 801329c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80132a0:	2300      	movs	r3, #0
}
 80132a2:	4618      	mov	r0, r3
 80132a4:	3708      	adds	r7, #8
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}

080132aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80132aa:	b580      	push	{r7, lr}
 80132ac:	b088      	sub	sp, #32
 80132ae:	af00      	add	r7, sp, #0
 80132b0:	60f8      	str	r0, [r7, #12]
 80132b2:	60b9      	str	r1, [r7, #8]
 80132b4:	603b      	str	r3, [r7, #0]
 80132b6:	4613      	mov	r3, r2
 80132b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80132ba:	2300      	movs	r3, #0
 80132bc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80132c4:	2b01      	cmp	r3, #1
 80132c6:	d101      	bne.n	80132cc <HAL_SPI_Transmit+0x22>
 80132c8:	2302      	movs	r3, #2
 80132ca:	e126      	b.n	801351a <HAL_SPI_Transmit+0x270>
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	2201      	movs	r2, #1
 80132d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80132d4:	f7f3 fe34 	bl	8006f40 <HAL_GetTick>
 80132d8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80132da:	88fb      	ldrh	r3, [r7, #6]
 80132dc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80132e4:	b2db      	uxtb	r3, r3
 80132e6:	2b01      	cmp	r3, #1
 80132e8:	d002      	beq.n	80132f0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80132ea:	2302      	movs	r3, #2
 80132ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80132ee:	e10b      	b.n	8013508 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80132f0:	68bb      	ldr	r3, [r7, #8]
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d002      	beq.n	80132fc <HAL_SPI_Transmit+0x52>
 80132f6:	88fb      	ldrh	r3, [r7, #6]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d102      	bne.n	8013302 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80132fc:	2301      	movs	r3, #1
 80132fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8013300:	e102      	b.n	8013508 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	2203      	movs	r2, #3
 8013306:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	2200      	movs	r2, #0
 801330e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	68ba      	ldr	r2, [r7, #8]
 8013314:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8013316:	68fb      	ldr	r3, [r7, #12]
 8013318:	88fa      	ldrh	r2, [r7, #6]
 801331a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	88fa      	ldrh	r2, [r7, #6]
 8013320:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	2200      	movs	r2, #0
 8013326:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	2200      	movs	r2, #0
 801332c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	2200      	movs	r2, #0
 8013332:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	2200      	movs	r2, #0
 8013338:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	2200      	movs	r2, #0
 801333e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013340:	68fb      	ldr	r3, [r7, #12]
 8013342:	689b      	ldr	r3, [r3, #8]
 8013344:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013348:	d10f      	bne.n	801336a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	681a      	ldr	r2, [r3, #0]
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	681b      	ldr	r3, [r3, #0]
 8013354:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013358:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	681b      	ldr	r3, [r3, #0]
 801335e:	681a      	ldr	r2, [r3, #0]
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	681b      	ldr	r3, [r3, #0]
 8013364:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013368:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801336a:	68fb      	ldr	r3, [r7, #12]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	681b      	ldr	r3, [r3, #0]
 8013370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013374:	2b40      	cmp	r3, #64	; 0x40
 8013376:	d007      	beq.n	8013388 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013378:	68fb      	ldr	r3, [r7, #12]
 801337a:	681b      	ldr	r3, [r3, #0]
 801337c:	681a      	ldr	r2, [r3, #0]
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013386:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	68db      	ldr	r3, [r3, #12]
 801338c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8013390:	d14b      	bne.n	801342a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013392:	68fb      	ldr	r3, [r7, #12]
 8013394:	685b      	ldr	r3, [r3, #4]
 8013396:	2b00      	cmp	r3, #0
 8013398:	d002      	beq.n	80133a0 <HAL_SPI_Transmit+0xf6>
 801339a:	8afb      	ldrh	r3, [r7, #22]
 801339c:	2b01      	cmp	r3, #1
 801339e:	d13e      	bne.n	801341e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80133a4:	881a      	ldrh	r2, [r3, #0]
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	681b      	ldr	r3, [r3, #0]
 80133aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80133b0:	1c9a      	adds	r2, r3, #2
 80133b2:	68fb      	ldr	r3, [r7, #12]
 80133b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80133ba:	b29b      	uxth	r3, r3
 80133bc:	3b01      	subs	r3, #1
 80133be:	b29a      	uxth	r2, r3
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80133c4:	e02b      	b.n	801341e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	689b      	ldr	r3, [r3, #8]
 80133cc:	f003 0302 	and.w	r3, r3, #2
 80133d0:	2b02      	cmp	r3, #2
 80133d2:	d112      	bne.n	80133fa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80133d8:	881a      	ldrh	r2, [r3, #0]
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80133e0:	68fb      	ldr	r3, [r7, #12]
 80133e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80133e4:	1c9a      	adds	r2, r3, #2
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80133ee:	b29b      	uxth	r3, r3
 80133f0:	3b01      	subs	r3, #1
 80133f2:	b29a      	uxth	r2, r3
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80133f8:	e011      	b.n	801341e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80133fa:	f7f3 fda1 	bl	8006f40 <HAL_GetTick>
 80133fe:	4602      	mov	r2, r0
 8013400:	69bb      	ldr	r3, [r7, #24]
 8013402:	1ad3      	subs	r3, r2, r3
 8013404:	683a      	ldr	r2, [r7, #0]
 8013406:	429a      	cmp	r2, r3
 8013408:	d803      	bhi.n	8013412 <HAL_SPI_Transmit+0x168>
 801340a:	683b      	ldr	r3, [r7, #0]
 801340c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013410:	d102      	bne.n	8013418 <HAL_SPI_Transmit+0x16e>
 8013412:	683b      	ldr	r3, [r7, #0]
 8013414:	2b00      	cmp	r3, #0
 8013416:	d102      	bne.n	801341e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8013418:	2303      	movs	r3, #3
 801341a:	77fb      	strb	r3, [r7, #31]
          goto error;
 801341c:	e074      	b.n	8013508 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013422:	b29b      	uxth	r3, r3
 8013424:	2b00      	cmp	r3, #0
 8013426:	d1ce      	bne.n	80133c6 <HAL_SPI_Transmit+0x11c>
 8013428:	e04c      	b.n	80134c4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	685b      	ldr	r3, [r3, #4]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d002      	beq.n	8013438 <HAL_SPI_Transmit+0x18e>
 8013432:	8afb      	ldrh	r3, [r7, #22]
 8013434:	2b01      	cmp	r3, #1
 8013436:	d140      	bne.n	80134ba <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	330c      	adds	r3, #12
 8013442:	7812      	ldrb	r2, [r2, #0]
 8013444:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801344a:	1c5a      	adds	r2, r3, #1
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013454:	b29b      	uxth	r3, r3
 8013456:	3b01      	subs	r3, #1
 8013458:	b29a      	uxth	r2, r3
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 801345e:	e02c      	b.n	80134ba <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	689b      	ldr	r3, [r3, #8]
 8013466:	f003 0302 	and.w	r3, r3, #2
 801346a:	2b02      	cmp	r3, #2
 801346c:	d113      	bne.n	8013496 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	330c      	adds	r3, #12
 8013478:	7812      	ldrb	r2, [r2, #0]
 801347a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013480:	1c5a      	adds	r2, r3, #1
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801348a:	b29b      	uxth	r3, r3
 801348c:	3b01      	subs	r3, #1
 801348e:	b29a      	uxth	r2, r3
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	86da      	strh	r2, [r3, #54]	; 0x36
 8013494:	e011      	b.n	80134ba <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013496:	f7f3 fd53 	bl	8006f40 <HAL_GetTick>
 801349a:	4602      	mov	r2, r0
 801349c:	69bb      	ldr	r3, [r7, #24]
 801349e:	1ad3      	subs	r3, r2, r3
 80134a0:	683a      	ldr	r2, [r7, #0]
 80134a2:	429a      	cmp	r2, r3
 80134a4:	d803      	bhi.n	80134ae <HAL_SPI_Transmit+0x204>
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134ac:	d102      	bne.n	80134b4 <HAL_SPI_Transmit+0x20a>
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d102      	bne.n	80134ba <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80134b4:	2303      	movs	r3, #3
 80134b6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80134b8:	e026      	b.n	8013508 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80134ba:	68fb      	ldr	r3, [r7, #12]
 80134bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80134be:	b29b      	uxth	r3, r3
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d1cd      	bne.n	8013460 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80134c4:	69ba      	ldr	r2, [r7, #24]
 80134c6:	6839      	ldr	r1, [r7, #0]
 80134c8:	68f8      	ldr	r0, [r7, #12]
 80134ca:	f001 ff3e 	bl	801534a <SPI_EndRxTxTransaction>
 80134ce:	4603      	mov	r3, r0
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d002      	beq.n	80134da <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	2220      	movs	r2, #32
 80134d8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80134da:	68fb      	ldr	r3, [r7, #12]
 80134dc:	689b      	ldr	r3, [r3, #8]
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d10a      	bne.n	80134f8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80134e2:	2300      	movs	r3, #0
 80134e4:	613b      	str	r3, [r7, #16]
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	68db      	ldr	r3, [r3, #12]
 80134ec:	613b      	str	r3, [r7, #16]
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	681b      	ldr	r3, [r3, #0]
 80134f2:	689b      	ldr	r3, [r3, #8]
 80134f4:	613b      	str	r3, [r7, #16]
 80134f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d002      	beq.n	8013506 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8013500:	2301      	movs	r3, #1
 8013502:	77fb      	strb	r3, [r7, #31]
 8013504:	e000      	b.n	8013508 <HAL_SPI_Transmit+0x25e>
  }

error:
 8013506:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	2201      	movs	r2, #1
 801350c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013510:	68fb      	ldr	r3, [r7, #12]
 8013512:	2200      	movs	r2, #0
 8013514:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013518:	7ffb      	ldrb	r3, [r7, #31]
}
 801351a:	4618      	mov	r0, r3
 801351c:	3720      	adds	r7, #32
 801351e:	46bd      	mov	sp, r7
 8013520:	bd80      	pop	{r7, pc}

08013522 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013522:	b580      	push	{r7, lr}
 8013524:	b088      	sub	sp, #32
 8013526:	af02      	add	r7, sp, #8
 8013528:	60f8      	str	r0, [r7, #12]
 801352a:	60b9      	str	r1, [r7, #8]
 801352c:	603b      	str	r3, [r7, #0]
 801352e:	4613      	mov	r3, r2
 8013530:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013532:	2300      	movs	r3, #0
 8013534:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	685b      	ldr	r3, [r3, #4]
 801353a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801353e:	d112      	bne.n	8013566 <HAL_SPI_Receive+0x44>
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	689b      	ldr	r3, [r3, #8]
 8013544:	2b00      	cmp	r3, #0
 8013546:	d10e      	bne.n	8013566 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	2204      	movs	r2, #4
 801354c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8013550:	88fa      	ldrh	r2, [r7, #6]
 8013552:	683b      	ldr	r3, [r7, #0]
 8013554:	9300      	str	r3, [sp, #0]
 8013556:	4613      	mov	r3, r2
 8013558:	68ba      	ldr	r2, [r7, #8]
 801355a:	68b9      	ldr	r1, [r7, #8]
 801355c:	68f8      	ldr	r0, [r7, #12]
 801355e:	f000 f8f1 	bl	8013744 <HAL_SPI_TransmitReceive>
 8013562:	4603      	mov	r3, r0
 8013564:	e0ea      	b.n	801373c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801356c:	2b01      	cmp	r3, #1
 801356e:	d101      	bne.n	8013574 <HAL_SPI_Receive+0x52>
 8013570:	2302      	movs	r3, #2
 8013572:	e0e3      	b.n	801373c <HAL_SPI_Receive+0x21a>
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	2201      	movs	r2, #1
 8013578:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801357c:	f7f3 fce0 	bl	8006f40 <HAL_GetTick>
 8013580:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013588:	b2db      	uxtb	r3, r3
 801358a:	2b01      	cmp	r3, #1
 801358c:	d002      	beq.n	8013594 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 801358e:	2302      	movs	r3, #2
 8013590:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013592:	e0ca      	b.n	801372a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8013594:	68bb      	ldr	r3, [r7, #8]
 8013596:	2b00      	cmp	r3, #0
 8013598:	d002      	beq.n	80135a0 <HAL_SPI_Receive+0x7e>
 801359a:	88fb      	ldrh	r3, [r7, #6]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d102      	bne.n	80135a6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80135a0:	2301      	movs	r3, #1
 80135a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80135a4:	e0c1      	b.n	801372a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	2204      	movs	r2, #4
 80135aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	2200      	movs	r2, #0
 80135b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	68ba      	ldr	r2, [r7, #8]
 80135b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	88fa      	ldrh	r2, [r7, #6]
 80135be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	88fa      	ldrh	r2, [r7, #6]
 80135c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	2200      	movs	r2, #0
 80135ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80135cc:	68fb      	ldr	r3, [r7, #12]
 80135ce:	2200      	movs	r2, #0
 80135d0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	2200      	movs	r2, #0
 80135d6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	2200      	movs	r2, #0
 80135dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80135de:	68fb      	ldr	r3, [r7, #12]
 80135e0:	2200      	movs	r2, #0
 80135e2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	689b      	ldr	r3, [r3, #8]
 80135e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80135ec:	d10f      	bne.n	801360e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	681b      	ldr	r3, [r3, #0]
 80135f2:	681a      	ldr	r2, [r3, #0]
 80135f4:	68fb      	ldr	r3, [r7, #12]
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80135fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	681a      	ldr	r2, [r3, #0]
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801360c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013618:	2b40      	cmp	r3, #64	; 0x40
 801361a:	d007      	beq.n	801362c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	681a      	ldr	r2, [r3, #0]
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	681b      	ldr	r3, [r3, #0]
 8013626:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801362a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	68db      	ldr	r3, [r3, #12]
 8013630:	2b00      	cmp	r3, #0
 8013632:	d162      	bne.n	80136fa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8013634:	e02e      	b.n	8013694 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8013636:	68fb      	ldr	r3, [r7, #12]
 8013638:	681b      	ldr	r3, [r3, #0]
 801363a:	689b      	ldr	r3, [r3, #8]
 801363c:	f003 0301 	and.w	r3, r3, #1
 8013640:	2b01      	cmp	r3, #1
 8013642:	d115      	bne.n	8013670 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	f103 020c 	add.w	r2, r3, #12
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013650:	7812      	ldrb	r2, [r2, #0]
 8013652:	b2d2      	uxtb	r2, r2
 8013654:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801365a:	1c5a      	adds	r2, r3, #1
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013664:	b29b      	uxth	r3, r3
 8013666:	3b01      	subs	r3, #1
 8013668:	b29a      	uxth	r2, r3
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	87da      	strh	r2, [r3, #62]	; 0x3e
 801366e:	e011      	b.n	8013694 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013670:	f7f3 fc66 	bl	8006f40 <HAL_GetTick>
 8013674:	4602      	mov	r2, r0
 8013676:	693b      	ldr	r3, [r7, #16]
 8013678:	1ad3      	subs	r3, r2, r3
 801367a:	683a      	ldr	r2, [r7, #0]
 801367c:	429a      	cmp	r2, r3
 801367e:	d803      	bhi.n	8013688 <HAL_SPI_Receive+0x166>
 8013680:	683b      	ldr	r3, [r7, #0]
 8013682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013686:	d102      	bne.n	801368e <HAL_SPI_Receive+0x16c>
 8013688:	683b      	ldr	r3, [r7, #0]
 801368a:	2b00      	cmp	r3, #0
 801368c:	d102      	bne.n	8013694 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 801368e:	2303      	movs	r3, #3
 8013690:	75fb      	strb	r3, [r7, #23]
          goto error;
 8013692:	e04a      	b.n	801372a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013698:	b29b      	uxth	r3, r3
 801369a:	2b00      	cmp	r3, #0
 801369c:	d1cb      	bne.n	8013636 <HAL_SPI_Receive+0x114>
 801369e:	e031      	b.n	8013704 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80136a0:	68fb      	ldr	r3, [r7, #12]
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	689b      	ldr	r3, [r3, #8]
 80136a6:	f003 0301 	and.w	r3, r3, #1
 80136aa:	2b01      	cmp	r3, #1
 80136ac:	d113      	bne.n	80136d6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80136ae:	68fb      	ldr	r3, [r7, #12]
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	68da      	ldr	r2, [r3, #12]
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80136b8:	b292      	uxth	r2, r2
 80136ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80136c0:	1c9a      	adds	r2, r3, #2
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80136ca:	b29b      	uxth	r3, r3
 80136cc:	3b01      	subs	r3, #1
 80136ce:	b29a      	uxth	r2, r3
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80136d4:	e011      	b.n	80136fa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80136d6:	f7f3 fc33 	bl	8006f40 <HAL_GetTick>
 80136da:	4602      	mov	r2, r0
 80136dc:	693b      	ldr	r3, [r7, #16]
 80136de:	1ad3      	subs	r3, r2, r3
 80136e0:	683a      	ldr	r2, [r7, #0]
 80136e2:	429a      	cmp	r2, r3
 80136e4:	d803      	bhi.n	80136ee <HAL_SPI_Receive+0x1cc>
 80136e6:	683b      	ldr	r3, [r7, #0]
 80136e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136ec:	d102      	bne.n	80136f4 <HAL_SPI_Receive+0x1d2>
 80136ee:	683b      	ldr	r3, [r7, #0]
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d102      	bne.n	80136fa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80136f4:	2303      	movs	r3, #3
 80136f6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80136f8:	e017      	b.n	801372a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80136fe:	b29b      	uxth	r3, r3
 8013700:	2b00      	cmp	r3, #0
 8013702:	d1cd      	bne.n	80136a0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013704:	693a      	ldr	r2, [r7, #16]
 8013706:	6839      	ldr	r1, [r7, #0]
 8013708:	68f8      	ldr	r0, [r7, #12]
 801370a:	f001 fdb9 	bl	8015280 <SPI_EndRxTransaction>
 801370e:	4603      	mov	r3, r0
 8013710:	2b00      	cmp	r3, #0
 8013712:	d002      	beq.n	801371a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	2220      	movs	r2, #32
 8013718:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801371e:	2b00      	cmp	r3, #0
 8013720:	d002      	beq.n	8013728 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8013722:	2301      	movs	r3, #1
 8013724:	75fb      	strb	r3, [r7, #23]
 8013726:	e000      	b.n	801372a <HAL_SPI_Receive+0x208>
  }

error :
 8013728:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	2201      	movs	r2, #1
 801372e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	2200      	movs	r2, #0
 8013736:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801373a:	7dfb      	ldrb	r3, [r7, #23]
}
 801373c:	4618      	mov	r0, r3
 801373e:	3718      	adds	r7, #24
 8013740:	46bd      	mov	sp, r7
 8013742:	bd80      	pop	{r7, pc}

08013744 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8013744:	b580      	push	{r7, lr}
 8013746:	b08c      	sub	sp, #48	; 0x30
 8013748:	af00      	add	r7, sp, #0
 801374a:	60f8      	str	r0, [r7, #12]
 801374c:	60b9      	str	r1, [r7, #8]
 801374e:	607a      	str	r2, [r7, #4]
 8013750:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8013752:	2301      	movs	r3, #1
 8013754:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8013756:	2300      	movs	r3, #0
 8013758:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013762:	2b01      	cmp	r3, #1
 8013764:	d101      	bne.n	801376a <HAL_SPI_TransmitReceive+0x26>
 8013766:	2302      	movs	r3, #2
 8013768:	e18a      	b.n	8013a80 <HAL_SPI_TransmitReceive+0x33c>
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	2201      	movs	r2, #1
 801376e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013772:	f7f3 fbe5 	bl	8006f40 <HAL_GetTick>
 8013776:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801377e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8013782:	68fb      	ldr	r3, [r7, #12]
 8013784:	685b      	ldr	r3, [r3, #4]
 8013786:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8013788:	887b      	ldrh	r3, [r7, #2]
 801378a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801378c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8013790:	2b01      	cmp	r3, #1
 8013792:	d00f      	beq.n	80137b4 <HAL_SPI_TransmitReceive+0x70>
 8013794:	69fb      	ldr	r3, [r7, #28]
 8013796:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801379a:	d107      	bne.n	80137ac <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	689b      	ldr	r3, [r3, #8]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d103      	bne.n	80137ac <HAL_SPI_TransmitReceive+0x68>
 80137a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80137a8:	2b04      	cmp	r3, #4
 80137aa:	d003      	beq.n	80137b4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80137ac:	2302      	movs	r3, #2
 80137ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80137b2:	e15b      	b.n	8013a6c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80137b4:	68bb      	ldr	r3, [r7, #8]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d005      	beq.n	80137c6 <HAL_SPI_TransmitReceive+0x82>
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d002      	beq.n	80137c6 <HAL_SPI_TransmitReceive+0x82>
 80137c0:	887b      	ldrh	r3, [r7, #2]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d103      	bne.n	80137ce <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80137c6:	2301      	movs	r3, #1
 80137c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80137cc:	e14e      	b.n	8013a6c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80137d4:	b2db      	uxtb	r3, r3
 80137d6:	2b04      	cmp	r3, #4
 80137d8:	d003      	beq.n	80137e2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	2205      	movs	r2, #5
 80137de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	2200      	movs	r2, #0
 80137e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	687a      	ldr	r2, [r7, #4]
 80137ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	887a      	ldrh	r2, [r7, #2]
 80137f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	887a      	ldrh	r2, [r7, #2]
 80137f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	68ba      	ldr	r2, [r7, #8]
 80137fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	887a      	ldrh	r2, [r7, #2]
 8013804:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	887a      	ldrh	r2, [r7, #2]
 801380a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	2200      	movs	r2, #0
 8013810:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	2200      	movs	r2, #0
 8013816:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	681b      	ldr	r3, [r3, #0]
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013822:	2b40      	cmp	r3, #64	; 0x40
 8013824:	d007      	beq.n	8013836 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	681a      	ldr	r2, [r3, #0]
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013834:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	68db      	ldr	r3, [r3, #12]
 801383a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801383e:	d178      	bne.n	8013932 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	685b      	ldr	r3, [r3, #4]
 8013844:	2b00      	cmp	r3, #0
 8013846:	d002      	beq.n	801384e <HAL_SPI_TransmitReceive+0x10a>
 8013848:	8b7b      	ldrh	r3, [r7, #26]
 801384a:	2b01      	cmp	r3, #1
 801384c:	d166      	bne.n	801391c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013852:	881a      	ldrh	r2, [r3, #0]
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	681b      	ldr	r3, [r3, #0]
 8013858:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801385e:	1c9a      	adds	r2, r3, #2
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8013864:	68fb      	ldr	r3, [r7, #12]
 8013866:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013868:	b29b      	uxth	r3, r3
 801386a:	3b01      	subs	r3, #1
 801386c:	b29a      	uxth	r2, r3
 801386e:	68fb      	ldr	r3, [r7, #12]
 8013870:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013872:	e053      	b.n	801391c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013874:	68fb      	ldr	r3, [r7, #12]
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	689b      	ldr	r3, [r3, #8]
 801387a:	f003 0302 	and.w	r3, r3, #2
 801387e:	2b02      	cmp	r3, #2
 8013880:	d11b      	bne.n	80138ba <HAL_SPI_TransmitReceive+0x176>
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013886:	b29b      	uxth	r3, r3
 8013888:	2b00      	cmp	r3, #0
 801388a:	d016      	beq.n	80138ba <HAL_SPI_TransmitReceive+0x176>
 801388c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801388e:	2b01      	cmp	r3, #1
 8013890:	d113      	bne.n	80138ba <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013896:	881a      	ldrh	r2, [r3, #0]
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80138a2:	1c9a      	adds	r2, r3, #2
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80138ac:	b29b      	uxth	r3, r3
 80138ae:	3b01      	subs	r3, #1
 80138b0:	b29a      	uxth	r2, r3
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80138b6:	2300      	movs	r3, #0
 80138b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	689b      	ldr	r3, [r3, #8]
 80138c0:	f003 0301 	and.w	r3, r3, #1
 80138c4:	2b01      	cmp	r3, #1
 80138c6:	d119      	bne.n	80138fc <HAL_SPI_TransmitReceive+0x1b8>
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80138cc:	b29b      	uxth	r3, r3
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d014      	beq.n	80138fc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	68da      	ldr	r2, [r3, #12]
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80138dc:	b292      	uxth	r2, r2
 80138de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80138e4:	1c9a      	adds	r2, r3, #2
 80138e6:	68fb      	ldr	r3, [r7, #12]
 80138e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80138ee:	b29b      	uxth	r3, r3
 80138f0:	3b01      	subs	r3, #1
 80138f2:	b29a      	uxth	r2, r3
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80138f8:	2301      	movs	r3, #1
 80138fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80138fc:	f7f3 fb20 	bl	8006f40 <HAL_GetTick>
 8013900:	4602      	mov	r2, r0
 8013902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013904:	1ad3      	subs	r3, r2, r3
 8013906:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013908:	429a      	cmp	r2, r3
 801390a:	d807      	bhi.n	801391c <HAL_SPI_TransmitReceive+0x1d8>
 801390c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801390e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013912:	d003      	beq.n	801391c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8013914:	2303      	movs	r3, #3
 8013916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 801391a:	e0a7      	b.n	8013a6c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801391c:	68fb      	ldr	r3, [r7, #12]
 801391e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013920:	b29b      	uxth	r3, r3
 8013922:	2b00      	cmp	r3, #0
 8013924:	d1a6      	bne.n	8013874 <HAL_SPI_TransmitReceive+0x130>
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801392a:	b29b      	uxth	r3, r3
 801392c:	2b00      	cmp	r3, #0
 801392e:	d1a1      	bne.n	8013874 <HAL_SPI_TransmitReceive+0x130>
 8013930:	e07c      	b.n	8013a2c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	685b      	ldr	r3, [r3, #4]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d002      	beq.n	8013940 <HAL_SPI_TransmitReceive+0x1fc>
 801393a:	8b7b      	ldrh	r3, [r7, #26]
 801393c:	2b01      	cmp	r3, #1
 801393e:	d16b      	bne.n	8013a18 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	330c      	adds	r3, #12
 801394a:	7812      	ldrb	r2, [r2, #0]
 801394c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013952:	1c5a      	adds	r2, r3, #1
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801395c:	b29b      	uxth	r3, r3
 801395e:	3b01      	subs	r3, #1
 8013960:	b29a      	uxth	r2, r3
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013966:	e057      	b.n	8013a18 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013968:	68fb      	ldr	r3, [r7, #12]
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	689b      	ldr	r3, [r3, #8]
 801396e:	f003 0302 	and.w	r3, r3, #2
 8013972:	2b02      	cmp	r3, #2
 8013974:	d11c      	bne.n	80139b0 <HAL_SPI_TransmitReceive+0x26c>
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801397a:	b29b      	uxth	r3, r3
 801397c:	2b00      	cmp	r3, #0
 801397e:	d017      	beq.n	80139b0 <HAL_SPI_TransmitReceive+0x26c>
 8013980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013982:	2b01      	cmp	r3, #1
 8013984:	d114      	bne.n	80139b0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	330c      	adds	r3, #12
 8013990:	7812      	ldrb	r2, [r2, #0]
 8013992:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013998:	1c5a      	adds	r2, r3, #1
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80139a2:	b29b      	uxth	r3, r3
 80139a4:	3b01      	subs	r3, #1
 80139a6:	b29a      	uxth	r2, r3
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80139ac:	2300      	movs	r3, #0
 80139ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	689b      	ldr	r3, [r3, #8]
 80139b6:	f003 0301 	and.w	r3, r3, #1
 80139ba:	2b01      	cmp	r3, #1
 80139bc:	d119      	bne.n	80139f2 <HAL_SPI_TransmitReceive+0x2ae>
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80139c2:	b29b      	uxth	r3, r3
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d014      	beq.n	80139f2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	68da      	ldr	r2, [r3, #12]
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139d2:	b2d2      	uxtb	r2, r2
 80139d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139da:	1c5a      	adds	r2, r3, #1
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80139e4:	b29b      	uxth	r3, r3
 80139e6:	3b01      	subs	r3, #1
 80139e8:	b29a      	uxth	r2, r3
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80139ee:	2301      	movs	r3, #1
 80139f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80139f2:	f7f3 faa5 	bl	8006f40 <HAL_GetTick>
 80139f6:	4602      	mov	r2, r0
 80139f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139fa:	1ad3      	subs	r3, r2, r3
 80139fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80139fe:	429a      	cmp	r2, r3
 8013a00:	d803      	bhi.n	8013a0a <HAL_SPI_TransmitReceive+0x2c6>
 8013a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a08:	d102      	bne.n	8013a10 <HAL_SPI_TransmitReceive+0x2cc>
 8013a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d103      	bne.n	8013a18 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8013a10:	2303      	movs	r3, #3
 8013a12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8013a16:	e029      	b.n	8013a6c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013a1c:	b29b      	uxth	r3, r3
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d1a2      	bne.n	8013968 <HAL_SPI_TransmitReceive+0x224>
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013a26:	b29b      	uxth	r3, r3
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d19d      	bne.n	8013968 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013a2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013a2e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013a30:	68f8      	ldr	r0, [r7, #12]
 8013a32:	f001 fc8a 	bl	801534a <SPI_EndRxTxTransaction>
 8013a36:	4603      	mov	r3, r0
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d006      	beq.n	8013a4a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8013a3c:	2301      	movs	r3, #1
 8013a3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	2220      	movs	r2, #32
 8013a46:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8013a48:	e010      	b.n	8013a6c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013a4a:	68fb      	ldr	r3, [r7, #12]
 8013a4c:	689b      	ldr	r3, [r3, #8]
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d10b      	bne.n	8013a6a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013a52:	2300      	movs	r3, #0
 8013a54:	617b      	str	r3, [r7, #20]
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	68db      	ldr	r3, [r3, #12]
 8013a5c:	617b      	str	r3, [r7, #20]
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	689b      	ldr	r3, [r3, #8]
 8013a64:	617b      	str	r3, [r7, #20]
 8013a66:	697b      	ldr	r3, [r7, #20]
 8013a68:	e000      	b.n	8013a6c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8013a6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013a6c:	68fb      	ldr	r3, [r7, #12]
 8013a6e:	2201      	movs	r2, #1
 8013a70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	2200      	movs	r2, #0
 8013a78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013a7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8013a80:	4618      	mov	r0, r3
 8013a82:	3730      	adds	r7, #48	; 0x30
 8013a84:	46bd      	mov	sp, r7
 8013a86:	bd80      	pop	{r7, pc}

08013a88 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8013a88:	b480      	push	{r7}
 8013a8a:	b087      	sub	sp, #28
 8013a8c:	af00      	add	r7, sp, #0
 8013a8e:	60f8      	str	r0, [r7, #12]
 8013a90:	60b9      	str	r1, [r7, #8]
 8013a92:	4613      	mov	r3, r2
 8013a94:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013a96:	2300      	movs	r3, #0
 8013a98:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013a9a:	68fb      	ldr	r3, [r7, #12]
 8013a9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013aa0:	2b01      	cmp	r3, #1
 8013aa2:	d101      	bne.n	8013aa8 <HAL_SPI_Transmit_IT+0x20>
 8013aa4:	2302      	movs	r3, #2
 8013aa6:	e06f      	b.n	8013b88 <HAL_SPI_Transmit_IT+0x100>
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	2201      	movs	r2, #1
 8013aac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8013ab0:	68bb      	ldr	r3, [r7, #8]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d002      	beq.n	8013abc <HAL_SPI_Transmit_IT+0x34>
 8013ab6:	88fb      	ldrh	r3, [r7, #6]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d102      	bne.n	8013ac2 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8013abc:	2301      	movs	r3, #1
 8013abe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013ac0:	e05d      	b.n	8013b7e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013ac8:	b2db      	uxtb	r3, r3
 8013aca:	2b01      	cmp	r3, #1
 8013acc:	d002      	beq.n	8013ad4 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8013ace:	2302      	movs	r3, #2
 8013ad0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013ad2:	e054      	b.n	8013b7e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	2203      	movs	r2, #3
 8013ad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013adc:	68fb      	ldr	r3, [r7, #12]
 8013ade:	2200      	movs	r2, #0
 8013ae0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8013ae2:	68fb      	ldr	r3, [r7, #12]
 8013ae4:	68ba      	ldr	r2, [r7, #8]
 8013ae6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	88fa      	ldrh	r2, [r7, #6]
 8013aec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	88fa      	ldrh	r2, [r7, #6]
 8013af2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	2200      	movs	r2, #0
 8013af8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	2200      	movs	r2, #0
 8013afe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	2200      	movs	r2, #0
 8013b04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	2200      	movs	r2, #0
 8013b0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	68db      	ldr	r3, [r3, #12]
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d003      	beq.n	8013b1c <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	4a1f      	ldr	r2, [pc, #124]	; (8013b94 <HAL_SPI_Transmit_IT+0x10c>)
 8013b18:	645a      	str	r2, [r3, #68]	; 0x44
 8013b1a:	e002      	b.n	8013b22 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	4a1e      	ldr	r2, [pc, #120]	; (8013b98 <HAL_SPI_Transmit_IT+0x110>)
 8013b20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	689b      	ldr	r3, [r3, #8]
 8013b26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013b2a:	d10f      	bne.n	8013b4c <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	681a      	ldr	r2, [r3, #0]
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013b3a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	681b      	ldr	r3, [r3, #0]
 8013b40:	681a      	ldr	r2, [r3, #0]
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013b4a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	685a      	ldr	r2, [r3, #4]
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8013b5a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	681b      	ldr	r3, [r3, #0]
 8013b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013b66:	2b40      	cmp	r3, #64	; 0x40
 8013b68:	d008      	beq.n	8013b7c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	681a      	ldr	r2, [r3, #0]
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	681b      	ldr	r3, [r3, #0]
 8013b74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013b78:	601a      	str	r2, [r3, #0]
 8013b7a:	e000      	b.n	8013b7e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8013b7c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	2200      	movs	r2, #0
 8013b82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8013b88:	4618      	mov	r0, r3
 8013b8a:	371c      	adds	r7, #28
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b92:	4770      	bx	lr
 8013b94:	0801512d 	.word	0x0801512d
 8013b98:	080150e7 	.word	0x080150e7

08013b9c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8013b9c:	b580      	push	{r7, lr}
 8013b9e:	b086      	sub	sp, #24
 8013ba0:	af00      	add	r7, sp, #0
 8013ba2:	60f8      	str	r0, [r7, #12]
 8013ba4:	60b9      	str	r1, [r7, #8]
 8013ba6:	4613      	mov	r3, r2
 8013ba8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013baa:	2300      	movs	r3, #0
 8013bac:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8013bae:	68fb      	ldr	r3, [r7, #12]
 8013bb0:	689b      	ldr	r3, [r3, #8]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d110      	bne.n	8013bd8 <HAL_SPI_Receive_IT+0x3c>
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	685b      	ldr	r3, [r3, #4]
 8013bba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013bbe:	d10b      	bne.n	8013bd8 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	2204      	movs	r2, #4
 8013bc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8013bc8:	88fb      	ldrh	r3, [r7, #6]
 8013bca:	68ba      	ldr	r2, [r7, #8]
 8013bcc:	68b9      	ldr	r1, [r7, #8]
 8013bce:	68f8      	ldr	r0, [r7, #12]
 8013bd0:	f000 f882 	bl	8013cd8 <HAL_SPI_TransmitReceive_IT>
 8013bd4:	4603      	mov	r3, r0
 8013bd6:	e076      	b.n	8013cc6 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013bd8:	68fb      	ldr	r3, [r7, #12]
 8013bda:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013bde:	2b01      	cmp	r3, #1
 8013be0:	d101      	bne.n	8013be6 <HAL_SPI_Receive_IT+0x4a>
 8013be2:	2302      	movs	r3, #2
 8013be4:	e06f      	b.n	8013cc6 <HAL_SPI_Receive_IT+0x12a>
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	2201      	movs	r2, #1
 8013bea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8013bee:	68fb      	ldr	r3, [r7, #12]
 8013bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013bf4:	b2db      	uxtb	r3, r3
 8013bf6:	2b01      	cmp	r3, #1
 8013bf8:	d002      	beq.n	8013c00 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8013bfa:	2302      	movs	r3, #2
 8013bfc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013bfe:	e05d      	b.n	8013cbc <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 8013c00:	68bb      	ldr	r3, [r7, #8]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d002      	beq.n	8013c0c <HAL_SPI_Receive_IT+0x70>
 8013c06:	88fb      	ldrh	r3, [r7, #6]
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d102      	bne.n	8013c12 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8013c0c:	2301      	movs	r3, #1
 8013c0e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013c10:	e054      	b.n	8013cbc <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	2204      	movs	r2, #4
 8013c16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	68ba      	ldr	r2, [r7, #8]
 8013c24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	88fa      	ldrh	r2, [r7, #6]
 8013c2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	88fa      	ldrh	r2, [r7, #6]
 8013c30:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	2200      	movs	r2, #0
 8013c36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8013c3e:	68fb      	ldr	r3, [r7, #12]
 8013c40:	2200      	movs	r2, #0
 8013c42:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8013c44:	68fb      	ldr	r3, [r7, #12]
 8013c46:	2200      	movs	r2, #0
 8013c48:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	68db      	ldr	r3, [r3, #12]
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d003      	beq.n	8013c5a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	4a1e      	ldr	r2, [pc, #120]	; (8013cd0 <HAL_SPI_Receive_IT+0x134>)
 8013c56:	641a      	str	r2, [r3, #64]	; 0x40
 8013c58:	e002      	b.n	8013c60 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	4a1d      	ldr	r2, [pc, #116]	; (8013cd4 <HAL_SPI_Receive_IT+0x138>)
 8013c5e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	689b      	ldr	r3, [r3, #8]
 8013c64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013c68:	d10f      	bne.n	8013c8a <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	681a      	ldr	r2, [r3, #0]
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	681b      	ldr	r3, [r3, #0]
 8013c74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013c78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	681a      	ldr	r2, [r3, #0]
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8013c88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	685a      	ldr	r2, [r3, #4]
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	681b      	ldr	r3, [r3, #0]
 8013c94:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8013c98:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013c9a:	68fb      	ldr	r3, [r7, #12]
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013ca4:	2b40      	cmp	r3, #64	; 0x40
 8013ca6:	d008      	beq.n	8013cba <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	681a      	ldr	r2, [r3, #0]
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013cb6:	601a      	str	r2, [r3, #0]
 8013cb8:	e000      	b.n	8013cbc <HAL_SPI_Receive_IT+0x120>
  }

error :
 8013cba:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013cbc:	68fb      	ldr	r3, [r7, #12]
 8013cbe:	2200      	movs	r2, #0
 8013cc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013cc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8013cc6:	4618      	mov	r0, r3
 8013cc8:	3718      	adds	r7, #24
 8013cca:	46bd      	mov	sp, r7
 8013ccc:	bd80      	pop	{r7, pc}
 8013cce:	bf00      	nop
 8013cd0:	080150a1 	.word	0x080150a1
 8013cd4:	08015057 	.word	0x08015057

08013cd8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8013cd8:	b480      	push	{r7}
 8013cda:	b087      	sub	sp, #28
 8013cdc:	af00      	add	r7, sp, #0
 8013cde:	60f8      	str	r0, [r7, #12]
 8013ce0:	60b9      	str	r1, [r7, #8]
 8013ce2:	607a      	str	r2, [r7, #4]
 8013ce4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8013cea:	68fb      	ldr	r3, [r7, #12]
 8013cec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013cf0:	2b01      	cmp	r3, #1
 8013cf2:	d101      	bne.n	8013cf8 <HAL_SPI_TransmitReceive_IT+0x20>
 8013cf4:	2302      	movs	r3, #2
 8013cf6:	e075      	b.n	8013de4 <HAL_SPI_TransmitReceive_IT+0x10c>
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	2201      	movs	r2, #1
 8013cfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013d06:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8013d08:	68fb      	ldr	r3, [r7, #12]
 8013d0a:	685b      	ldr	r3, [r3, #4]
 8013d0c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8013d0e:	7dbb      	ldrb	r3, [r7, #22]
 8013d10:	2b01      	cmp	r3, #1
 8013d12:	d00d      	beq.n	8013d30 <HAL_SPI_TransmitReceive_IT+0x58>
 8013d14:	693b      	ldr	r3, [r7, #16]
 8013d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013d1a:	d106      	bne.n	8013d2a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	689b      	ldr	r3, [r3, #8]
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d102      	bne.n	8013d2a <HAL_SPI_TransmitReceive_IT+0x52>
 8013d24:	7dbb      	ldrb	r3, [r7, #22]
 8013d26:	2b04      	cmp	r3, #4
 8013d28:	d002      	beq.n	8013d30 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8013d2a:	2302      	movs	r3, #2
 8013d2c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013d2e:	e054      	b.n	8013dda <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8013d30:	68bb      	ldr	r3, [r7, #8]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d005      	beq.n	8013d42 <HAL_SPI_TransmitReceive_IT+0x6a>
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d002      	beq.n	8013d42 <HAL_SPI_TransmitReceive_IT+0x6a>
 8013d3c:	887b      	ldrh	r3, [r7, #2]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d102      	bne.n	8013d48 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8013d42:	2301      	movs	r3, #1
 8013d44:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013d46:	e048      	b.n	8013dda <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013d4e:	b2db      	uxtb	r3, r3
 8013d50:	2b04      	cmp	r3, #4
 8013d52:	d003      	beq.n	8013d5c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	2205      	movs	r2, #5
 8013d58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	2200      	movs	r2, #0
 8013d60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	68ba      	ldr	r2, [r7, #8]
 8013d66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8013d68:	68fb      	ldr	r3, [r7, #12]
 8013d6a:	887a      	ldrh	r2, [r7, #2]
 8013d6c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8013d6e:	68fb      	ldr	r3, [r7, #12]
 8013d70:	887a      	ldrh	r2, [r7, #2]
 8013d72:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	687a      	ldr	r2, [r7, #4]
 8013d78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8013d7a:	68fb      	ldr	r3, [r7, #12]
 8013d7c:	887a      	ldrh	r2, [r7, #2]
 8013d7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	887a      	ldrh	r2, [r7, #2]
 8013d84:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	68db      	ldr	r3, [r3, #12]
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d006      	beq.n	8013d9c <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8013d8e:	68fb      	ldr	r3, [r7, #12]
 8013d90:	4a17      	ldr	r2, [pc, #92]	; (8013df0 <HAL_SPI_TransmitReceive_IT+0x118>)
 8013d92:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	4a17      	ldr	r2, [pc, #92]	; (8013df4 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8013d98:	645a      	str	r2, [r3, #68]	; 0x44
 8013d9a:	e005      	b.n	8013da8 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	4a16      	ldr	r2, [pc, #88]	; (8013df8 <HAL_SPI_TransmitReceive_IT+0x120>)
 8013da0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	4a15      	ldr	r2, [pc, #84]	; (8013dfc <HAL_SPI_TransmitReceive_IT+0x124>)
 8013da6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	685a      	ldr	r2, [r3, #4]
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8013db6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	681b      	ldr	r3, [r3, #0]
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013dc2:	2b40      	cmp	r3, #64	; 0x40
 8013dc4:	d008      	beq.n	8013dd8 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	681a      	ldr	r2, [r3, #0]
 8013dcc:	68fb      	ldr	r3, [r7, #12]
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013dd4:	601a      	str	r2, [r3, #0]
 8013dd6:	e000      	b.n	8013dda <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8013dd8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	2200      	movs	r2, #0
 8013dde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	371c      	adds	r7, #28
 8013de8:	46bd      	mov	sp, r7
 8013dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dee:	4770      	bx	lr
 8013df0:	08014f99 	.word	0x08014f99
 8013df4:	08014ff9 	.word	0x08014ff9
 8013df8:	08014ed5 	.word	0x08014ed5
 8013dfc:	08014f39 	.word	0x08014f39

08013e00 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8013e00:	b580      	push	{r7, lr}
 8013e02:	b086      	sub	sp, #24
 8013e04:	af00      	add	r7, sp, #0
 8013e06:	60f8      	str	r0, [r7, #12]
 8013e08:	60b9      	str	r1, [r7, #8]
 8013e0a:	4613      	mov	r3, r2
 8013e0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013e0e:	2300      	movs	r3, #0
 8013e10:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013e18:	2b01      	cmp	r3, #1
 8013e1a:	d101      	bne.n	8013e20 <HAL_SPI_Transmit_DMA+0x20>
 8013e1c:	2302      	movs	r3, #2
 8013e1e:	e09b      	b.n	8013f58 <HAL_SPI_Transmit_DMA+0x158>
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	2201      	movs	r2, #1
 8013e24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013e2e:	b2db      	uxtb	r3, r3
 8013e30:	2b01      	cmp	r3, #1
 8013e32:	d002      	beq.n	8013e3a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8013e34:	2302      	movs	r3, #2
 8013e36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013e38:	e089      	b.n	8013f4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8013e3a:	68bb      	ldr	r3, [r7, #8]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d002      	beq.n	8013e46 <HAL_SPI_Transmit_DMA+0x46>
 8013e40:	88fb      	ldrh	r3, [r7, #6]
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d102      	bne.n	8013e4c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8013e46:	2301      	movs	r3, #1
 8013e48:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013e4a:	e080      	b.n	8013f4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	2203      	movs	r2, #3
 8013e50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	2200      	movs	r2, #0
 8013e58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8013e5a:	68fb      	ldr	r3, [r7, #12]
 8013e5c:	68ba      	ldr	r2, [r7, #8]
 8013e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	88fa      	ldrh	r2, [r7, #6]
 8013e64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	88fa      	ldrh	r2, [r7, #6]
 8013e6a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	2200      	movs	r2, #0
 8013e70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	2200      	movs	r2, #0
 8013e76:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	2200      	movs	r2, #0
 8013e7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	2200      	movs	r2, #0
 8013e82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	2200      	movs	r2, #0
 8013e88:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	689b      	ldr	r3, [r3, #8]
 8013e8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013e92:	d10f      	bne.n	8013eb4 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8013e94:	68fb      	ldr	r3, [r7, #12]
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	681a      	ldr	r2, [r3, #0]
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013ea2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	681b      	ldr	r3, [r3, #0]
 8013ea8:	681a      	ldr	r2, [r3, #0]
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013eb2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013eb8:	4a29      	ldr	r2, [pc, #164]	; (8013f60 <HAL_SPI_Transmit_DMA+0x160>)
 8013eba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013ec0:	4a28      	ldr	r2, [pc, #160]	; (8013f64 <HAL_SPI_Transmit_DMA+0x164>)
 8013ec2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013ec8:	4a27      	ldr	r2, [pc, #156]	; (8013f68 <HAL_SPI_Transmit_DMA+0x168>)
 8013eca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013ed0:	2200      	movs	r2, #0
 8013ed2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013edc:	4619      	mov	r1, r3
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	330c      	adds	r3, #12
 8013ee4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013eea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8013eec:	f7f4 fa91 	bl	8008412 <HAL_DMA_Start_IT>
 8013ef0:	4603      	mov	r3, r0
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d00c      	beq.n	8013f10 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013efa:	f043 0210 	orr.w	r2, r3, #16
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8013f02:	2301      	movs	r3, #1
 8013f04:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	2201      	movs	r2, #1
 8013f0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8013f0e:	e01e      	b.n	8013f4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013f10:	68fb      	ldr	r3, [r7, #12]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	681b      	ldr	r3, [r3, #0]
 8013f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013f1a:	2b40      	cmp	r3, #64	; 0x40
 8013f1c:	d007      	beq.n	8013f2e <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013f1e:	68fb      	ldr	r3, [r7, #12]
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	681a      	ldr	r2, [r3, #0]
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	681b      	ldr	r3, [r3, #0]
 8013f28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013f2c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8013f2e:	68fb      	ldr	r3, [r7, #12]
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	685a      	ldr	r2, [r3, #4]
 8013f34:	68fb      	ldr	r3, [r7, #12]
 8013f36:	681b      	ldr	r3, [r3, #0]
 8013f38:	f042 0220 	orr.w	r2, r2, #32
 8013f3c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	685a      	ldr	r2, [r3, #4]
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	681b      	ldr	r3, [r3, #0]
 8013f48:	f042 0202 	orr.w	r2, r2, #2
 8013f4c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	2200      	movs	r2, #0
 8013f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f58:	4618      	mov	r0, r3
 8013f5a:	3718      	adds	r7, #24
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	bd80      	pop	{r7, pc}
 8013f60:	08014c85 	.word	0x08014c85
 8013f64:	08014aa5 	.word	0x08014aa5
 8013f68:	08014cd9 	.word	0x08014cd9

08013f6c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8013f6c:	b580      	push	{r7, lr}
 8013f6e:	b086      	sub	sp, #24
 8013f70:	af00      	add	r7, sp, #0
 8013f72:	60f8      	str	r0, [r7, #12]
 8013f74:	60b9      	str	r1, [r7, #8]
 8013f76:	4613      	mov	r3, r2
 8013f78:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	689b      	ldr	r3, [r3, #8]
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	d110      	bne.n	8013fa8 <HAL_SPI_Receive_DMA+0x3c>
 8013f86:	68fb      	ldr	r3, [r7, #12]
 8013f88:	685b      	ldr	r3, [r3, #4]
 8013f8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013f8e:	d10b      	bne.n	8013fa8 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	2204      	movs	r2, #4
 8013f94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8013f98:	88fb      	ldrh	r3, [r7, #6]
 8013f9a:	68ba      	ldr	r2, [r7, #8]
 8013f9c:	68b9      	ldr	r1, [r7, #8]
 8013f9e:	68f8      	ldr	r0, [r7, #12]
 8013fa0:	f000 f8ac 	bl	80140fc <HAL_SPI_TransmitReceive_DMA>
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	e09f      	b.n	80140e8 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013fae:	2b01      	cmp	r3, #1
 8013fb0:	d101      	bne.n	8013fb6 <HAL_SPI_Receive_DMA+0x4a>
 8013fb2:	2302      	movs	r3, #2
 8013fb4:	e098      	b.n	80140e8 <HAL_SPI_Receive_DMA+0x17c>
 8013fb6:	68fb      	ldr	r3, [r7, #12]
 8013fb8:	2201      	movs	r2, #1
 8013fba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8013fbe:	68fb      	ldr	r3, [r7, #12]
 8013fc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013fc4:	b2db      	uxtb	r3, r3
 8013fc6:	2b01      	cmp	r3, #1
 8013fc8:	d002      	beq.n	8013fd0 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8013fca:	2302      	movs	r3, #2
 8013fcc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013fce:	e086      	b.n	80140de <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8013fd0:	68bb      	ldr	r3, [r7, #8]
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	d002      	beq.n	8013fdc <HAL_SPI_Receive_DMA+0x70>
 8013fd6:	88fb      	ldrh	r3, [r7, #6]
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d102      	bne.n	8013fe2 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8013fdc:	2301      	movs	r3, #1
 8013fde:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013fe0:	e07d      	b.n	80140de <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	2204      	movs	r2, #4
 8013fe6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	2200      	movs	r2, #0
 8013fee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	68ba      	ldr	r2, [r7, #8]
 8013ff4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	88fa      	ldrh	r2, [r7, #6]
 8013ffa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	88fa      	ldrh	r2, [r7, #6]
 8014000:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	2200      	movs	r2, #0
 8014006:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	2200      	movs	r2, #0
 801400c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	2200      	movs	r2, #0
 8014012:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	2200      	movs	r2, #0
 8014018:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	689b      	ldr	r3, [r3, #8]
 801401e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014022:	d10f      	bne.n	8014044 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8014024:	68fb      	ldr	r3, [r7, #12]
 8014026:	681b      	ldr	r3, [r3, #0]
 8014028:	681a      	ldr	r2, [r3, #0]
 801402a:	68fb      	ldr	r3, [r7, #12]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014032:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8014034:	68fb      	ldr	r3, [r7, #12]
 8014036:	681b      	ldr	r3, [r3, #0]
 8014038:	681a      	ldr	r2, [r3, #0]
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8014042:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014048:	4a29      	ldr	r2, [pc, #164]	; (80140f0 <HAL_SPI_Receive_DMA+0x184>)
 801404a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014050:	4a28      	ldr	r2, [pc, #160]	; (80140f4 <HAL_SPI_Receive_DMA+0x188>)
 8014052:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014058:	4a27      	ldr	r2, [pc, #156]	; (80140f8 <HAL_SPI_Receive_DMA+0x18c>)
 801405a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 801405c:	68fb      	ldr	r3, [r7, #12]
 801405e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014060:	2200      	movs	r2, #0
 8014062:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	681b      	ldr	r3, [r3, #0]
 801406c:	330c      	adds	r3, #12
 801406e:	4619      	mov	r1, r3
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014074:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8014076:	68fb      	ldr	r3, [r7, #12]
 8014078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801407a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801407c:	f7f4 f9c9 	bl	8008412 <HAL_DMA_Start_IT>
 8014080:	4603      	mov	r3, r0
 8014082:	2b00      	cmp	r3, #0
 8014084:	d00c      	beq.n	80140a0 <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8014086:	68fb      	ldr	r3, [r7, #12]
 8014088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801408a:	f043 0210 	orr.w	r2, r3, #16
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8014092:	2301      	movs	r3, #1
 8014094:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	2201      	movs	r2, #1
 801409a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 801409e:	e01e      	b.n	80140de <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	681b      	ldr	r3, [r3, #0]
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80140aa:	2b40      	cmp	r3, #64	; 0x40
 80140ac:	d007      	beq.n	80140be <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	681b      	ldr	r3, [r3, #0]
 80140b2:	681a      	ldr	r2, [r3, #0]
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80140bc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	681b      	ldr	r3, [r3, #0]
 80140c2:	685a      	ldr	r2, [r3, #4]
 80140c4:	68fb      	ldr	r3, [r7, #12]
 80140c6:	681b      	ldr	r3, [r3, #0]
 80140c8:	f042 0220 	orr.w	r2, r2, #32
 80140cc:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	685a      	ldr	r2, [r3, #4]
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	681b      	ldr	r3, [r3, #0]
 80140d8:	f042 0201 	orr.w	r2, r2, #1
 80140dc:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	2200      	movs	r2, #0
 80140e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80140e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80140e8:	4618      	mov	r0, r3
 80140ea:	3718      	adds	r7, #24
 80140ec:	46bd      	mov	sp, r7
 80140ee:	bd80      	pop	{r7, pc}
 80140f0:	08014ca1 	.word	0x08014ca1
 80140f4:	08014b4d 	.word	0x08014b4d
 80140f8:	08014cd9 	.word	0x08014cd9

080140fc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80140fc:	b580      	push	{r7, lr}
 80140fe:	b086      	sub	sp, #24
 8014100:	af00      	add	r7, sp, #0
 8014102:	60f8      	str	r0, [r7, #12]
 8014104:	60b9      	str	r1, [r7, #8]
 8014106:	607a      	str	r2, [r7, #4]
 8014108:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801410a:	2300      	movs	r3, #0
 801410c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014114:	2b01      	cmp	r3, #1
 8014116:	d101      	bne.n	801411c <HAL_SPI_TransmitReceive_DMA+0x20>
 8014118:	2302      	movs	r3, #2
 801411a:	e0e3      	b.n	80142e4 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 801411c:	68fb      	ldr	r3, [r7, #12]
 801411e:	2201      	movs	r2, #1
 8014120:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8014124:	68fb      	ldr	r3, [r7, #12]
 8014126:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801412a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 801412c:	68fb      	ldr	r3, [r7, #12]
 801412e:	685b      	ldr	r3, [r3, #4]
 8014130:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8014132:	7dbb      	ldrb	r3, [r7, #22]
 8014134:	2b01      	cmp	r3, #1
 8014136:	d00d      	beq.n	8014154 <HAL_SPI_TransmitReceive_DMA+0x58>
 8014138:	693b      	ldr	r3, [r7, #16]
 801413a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801413e:	d106      	bne.n	801414e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	689b      	ldr	r3, [r3, #8]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d102      	bne.n	801414e <HAL_SPI_TransmitReceive_DMA+0x52>
 8014148:	7dbb      	ldrb	r3, [r7, #22]
 801414a:	2b04      	cmp	r3, #4
 801414c:	d002      	beq.n	8014154 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 801414e:	2302      	movs	r3, #2
 8014150:	75fb      	strb	r3, [r7, #23]
    goto error;
 8014152:	e0c2      	b.n	80142da <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	2b00      	cmp	r3, #0
 8014158:	d005      	beq.n	8014166 <HAL_SPI_TransmitReceive_DMA+0x6a>
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	2b00      	cmp	r3, #0
 801415e:	d002      	beq.n	8014166 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8014160:	887b      	ldrh	r3, [r7, #2]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d102      	bne.n	801416c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8014166:	2301      	movs	r3, #1
 8014168:	75fb      	strb	r3, [r7, #23]
    goto error;
 801416a:	e0b6      	b.n	80142da <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014172:	b2db      	uxtb	r3, r3
 8014174:	2b04      	cmp	r3, #4
 8014176:	d003      	beq.n	8014180 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	2205      	movs	r2, #5
 801417c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	2200      	movs	r2, #0
 8014184:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	68ba      	ldr	r2, [r7, #8]
 801418a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	887a      	ldrh	r2, [r7, #2]
 8014190:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8014192:	68fb      	ldr	r3, [r7, #12]
 8014194:	887a      	ldrh	r2, [r7, #2]
 8014196:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8014198:	68fb      	ldr	r3, [r7, #12]
 801419a:	687a      	ldr	r2, [r7, #4]
 801419c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	887a      	ldrh	r2, [r7, #2]
 80141a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80141a4:	68fb      	ldr	r3, [r7, #12]
 80141a6:	887a      	ldrh	r2, [r7, #2]
 80141a8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80141aa:	68fb      	ldr	r3, [r7, #12]
 80141ac:	2200      	movs	r2, #0
 80141ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80141b0:	68fb      	ldr	r3, [r7, #12]
 80141b2:	2200      	movs	r2, #0
 80141b4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80141bc:	b2db      	uxtb	r3, r3
 80141be:	2b04      	cmp	r3, #4
 80141c0:	d108      	bne.n	80141d4 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80141c2:	68fb      	ldr	r3, [r7, #12]
 80141c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80141c6:	4a49      	ldr	r2, [pc, #292]	; (80142ec <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80141c8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80141ce:	4a48      	ldr	r2, [pc, #288]	; (80142f0 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80141d0:	63da      	str	r2, [r3, #60]	; 0x3c
 80141d2:	e007      	b.n	80141e4 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80141d8:	4a46      	ldr	r2, [pc, #280]	; (80142f4 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 80141da:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80141dc:	68fb      	ldr	r3, [r7, #12]
 80141de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80141e0:	4a45      	ldr	r2, [pc, #276]	; (80142f8 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 80141e2:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80141e8:	4a44      	ldr	r2, [pc, #272]	; (80142fc <HAL_SPI_TransmitReceive_DMA+0x200>)
 80141ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80141f0:	2200      	movs	r2, #0
 80141f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	330c      	adds	r3, #12
 80141fe:	4619      	mov	r1, r3
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014204:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801420a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801420c:	f7f4 f901 	bl	8008412 <HAL_DMA_Start_IT>
 8014210:	4603      	mov	r3, r0
 8014212:	2b00      	cmp	r3, #0
 8014214:	d00c      	beq.n	8014230 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801421a:	f043 0210 	orr.w	r2, r3, #16
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8014222:	2301      	movs	r3, #1
 8014224:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	2201      	movs	r2, #1
 801422a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 801422e:	e054      	b.n	80142da <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8014230:	68fb      	ldr	r3, [r7, #12]
 8014232:	681b      	ldr	r3, [r3, #0]
 8014234:	685a      	ldr	r2, [r3, #4]
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	f042 0201 	orr.w	r2, r2, #1
 801423e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8014240:	68fb      	ldr	r3, [r7, #12]
 8014242:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014244:	2200      	movs	r2, #0
 8014246:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8014248:	68fb      	ldr	r3, [r7, #12]
 801424a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801424c:	2200      	movs	r2, #0
 801424e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014254:	2200      	movs	r2, #0
 8014256:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801425c:	2200      	movs	r2, #0
 801425e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8014260:	68fb      	ldr	r3, [r7, #12]
 8014262:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8014264:	68fb      	ldr	r3, [r7, #12]
 8014266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014268:	4619      	mov	r1, r3
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	330c      	adds	r3, #12
 8014270:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014276:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8014278:	f7f4 f8cb 	bl	8008412 <HAL_DMA_Start_IT>
 801427c:	4603      	mov	r3, r0
 801427e:	2b00      	cmp	r3, #0
 8014280:	d00c      	beq.n	801429c <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014286:	f043 0210 	orr.w	r2, r3, #16
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 801428e:	2301      	movs	r3, #1
 8014290:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8014292:	68fb      	ldr	r3, [r7, #12]
 8014294:	2201      	movs	r2, #1
 8014296:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 801429a:	e01e      	b.n	80142da <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801429c:	68fb      	ldr	r3, [r7, #12]
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	681b      	ldr	r3, [r3, #0]
 80142a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80142a6:	2b40      	cmp	r3, #64	; 0x40
 80142a8:	d007      	beq.n	80142ba <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	681a      	ldr	r2, [r3, #0]
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	681b      	ldr	r3, [r3, #0]
 80142b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80142b8:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	685a      	ldr	r2, [r3, #4]
 80142c0:	68fb      	ldr	r3, [r7, #12]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	f042 0220 	orr.w	r2, r2, #32
 80142c8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	685a      	ldr	r2, [r3, #4]
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	681b      	ldr	r3, [r3, #0]
 80142d4:	f042 0202 	orr.w	r2, r2, #2
 80142d8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	2200      	movs	r2, #0
 80142de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80142e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80142e4:	4618      	mov	r0, r3
 80142e6:	3718      	adds	r7, #24
 80142e8:	46bd      	mov	sp, r7
 80142ea:	bd80      	pop	{r7, pc}
 80142ec:	08014ca1 	.word	0x08014ca1
 80142f0:	08014b4d 	.word	0x08014b4d
 80142f4:	08014cbd 	.word	0x08014cbd
 80142f8:	08014bf5 	.word	0x08014bf5
 80142fc:	08014cd9 	.word	0x08014cd9

08014300 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8014300:	b580      	push	{r7, lr}
 8014302:	b088      	sub	sp, #32
 8014304:	af00      	add	r7, sp, #0
 8014306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8014308:	2300      	movs	r3, #0
 801430a:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 801430c:	4b6e      	ldr	r3, [pc, #440]	; (80144c8 <HAL_SPI_Abort+0x1c8>)
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	4a6e      	ldr	r2, [pc, #440]	; (80144cc <HAL_SPI_Abort+0x1cc>)
 8014312:	fba2 2303 	umull	r2, r3, r2, r3
 8014316:	0a5b      	lsrs	r3, r3, #9
 8014318:	2264      	movs	r2, #100	; 0x64
 801431a:	fb02 f303 	mul.w	r3, r2, r3
 801431e:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8014320:	697b      	ldr	r3, [r7, #20]
 8014322:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	681b      	ldr	r3, [r3, #0]
 8014328:	685a      	ldr	r2, [r3, #4]
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	f022 0220 	bic.w	r2, r2, #32
 8014332:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	685b      	ldr	r3, [r3, #4]
 801433a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801433e:	2b80      	cmp	r3, #128	; 0x80
 8014340:	d117      	bne.n	8014372 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	4a62      	ldr	r2, [pc, #392]	; (80144d0 <HAL_SPI_Abort+0x1d0>)
 8014346:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8014348:	69bb      	ldr	r3, [r7, #24]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d106      	bne.n	801435c <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014352:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 801435a:	e008      	b.n	801436e <HAL_SPI_Abort+0x6e>
      }
      count--;
 801435c:	69bb      	ldr	r3, [r7, #24]
 801435e:	3b01      	subs	r3, #1
 8014360:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014368:	b2db      	uxtb	r3, r3
 801436a:	2b07      	cmp	r3, #7
 801436c:	d1ec      	bne.n	8014348 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 801436e:	697b      	ldr	r3, [r7, #20]
 8014370:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	681b      	ldr	r3, [r3, #0]
 8014376:	685b      	ldr	r3, [r3, #4]
 8014378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801437c:	2b40      	cmp	r3, #64	; 0x40
 801437e:	d117      	bne.n	80143b0 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	4a54      	ldr	r2, [pc, #336]	; (80144d4 <HAL_SPI_Abort+0x1d4>)
 8014384:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8014386:	69bb      	ldr	r3, [r7, #24]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d106      	bne.n	801439a <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014390:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8014398:	e008      	b.n	80143ac <HAL_SPI_Abort+0xac>
      }
      count--;
 801439a:	69bb      	ldr	r3, [r7, #24]
 801439c:	3b01      	subs	r3, #1
 801439e:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80143a6:	b2db      	uxtb	r3, r3
 80143a8:	2b07      	cmp	r3, #7
 80143aa:	d1ec      	bne.n	8014386 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 80143ac:	697b      	ldr	r3, [r7, #20]
 80143ae:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	681b      	ldr	r3, [r3, #0]
 80143b4:	685b      	ldr	r3, [r3, #4]
 80143b6:	f003 0302 	and.w	r3, r3, #2
 80143ba:	2b02      	cmp	r3, #2
 80143bc:	d12e      	bne.n	801441c <HAL_SPI_Abort+0x11c>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d02a      	beq.n	801441c <HAL_SPI_Abort+0x11c>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80143ca:	2200      	movs	r2, #0
 80143cc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80143d2:	4618      	mov	r0, r3
 80143d4:	f7f4 f875 	bl	80084c2 <HAL_DMA_Abort>
 80143d8:	4603      	mov	r3, r0
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d002      	beq.n	80143e4 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	2240      	movs	r2, #64	; 0x40
 80143e2:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	681b      	ldr	r3, [r3, #0]
 80143e8:	685a      	ldr	r2, [r3, #4]
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	681b      	ldr	r3, [r3, #0]
 80143ee:	f022 0202 	bic.w	r2, r2, #2
 80143f2:	605a      	str	r2, [r3, #4]

      /* Wait until TXE flag is set */
      do
      {
        if (count == 0U)
 80143f4:	69bb      	ldr	r3, [r7, #24]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d106      	bne.n	8014408 <HAL_SPI_Abort+0x108>
        {
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80143fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	655a      	str	r2, [r3, #84]	; 0x54
          break;
 8014406:	e009      	b.n	801441c <HAL_SPI_Abort+0x11c>
        }
        count--;
 8014408:	69bb      	ldr	r3, [r7, #24]
 801440a:	3b01      	subs	r3, #1
 801440c:	61bb      	str	r3, [r7, #24]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	681b      	ldr	r3, [r3, #0]
 8014412:	689b      	ldr	r3, [r3, #8]
 8014414:	f003 0302 	and.w	r3, r3, #2
 8014418:	2b00      	cmp	r3, #0
 801441a:	d0eb      	beq.n	80143f4 <HAL_SPI_Abort+0xf4>
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	681b      	ldr	r3, [r3, #0]
 8014420:	685b      	ldr	r3, [r3, #4]
 8014422:	f003 0301 	and.w	r3, r3, #1
 8014426:	2b01      	cmp	r3, #1
 8014428:	d122      	bne.n	8014470 <HAL_SPI_Abort+0x170>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801442e:	2b00      	cmp	r3, #0
 8014430:	d01e      	beq.n	8014470 <HAL_SPI_Abort+0x170>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014436:	2200      	movs	r2, #0
 8014438:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801443e:	4618      	mov	r0, r3
 8014440:	f7f4 f83f 	bl	80084c2 <HAL_DMA_Abort>
 8014444:	4603      	mov	r3, r0
 8014446:	2b00      	cmp	r3, #0
 8014448:	d002      	beq.n	8014450 <HAL_SPI_Abort+0x150>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	2240      	movs	r2, #64	; 0x40
 801444e:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	681b      	ldr	r3, [r3, #0]
 8014454:	681a      	ldr	r2, [r3, #0]
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801445e:	601a      	str	r2, [r3, #0]

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	681b      	ldr	r3, [r3, #0]
 8014464:	685a      	ldr	r2, [r3, #4]
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	681b      	ldr	r3, [r3, #0]
 801446a:	f022 0201 	bic.w	r2, r2, #1
 801446e:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	2200      	movs	r2, #0
 8014474:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	2200      	movs	r2, #0
 801447a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014480:	2b40      	cmp	r3, #64	; 0x40
 8014482:	d102      	bne.n	801448a <HAL_SPI_Abort+0x18a>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8014484:	2301      	movs	r3, #1
 8014486:	77fb      	strb	r3, [r7, #31]
 8014488:	e002      	b.n	8014490 <HAL_SPI_Abort+0x190>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	2200      	movs	r2, #0
 801448e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014490:	2300      	movs	r3, #0
 8014492:	60fb      	str	r3, [r7, #12]
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	68db      	ldr	r3, [r3, #12]
 801449a:	60fb      	str	r3, [r7, #12]
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	681b      	ldr	r3, [r3, #0]
 80144a0:	689b      	ldr	r3, [r3, #8]
 80144a2:	60fb      	str	r3, [r7, #12]
 80144a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80144a6:	2300      	movs	r3, #0
 80144a8:	613b      	str	r3, [r7, #16]
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	689b      	ldr	r3, [r3, #8]
 80144b0:	613b      	str	r3, [r7, #16]
 80144b2:	693b      	ldr	r3, [r7, #16]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	2201      	movs	r2, #1
 80144b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return errorcode;
 80144bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80144be:	4618      	mov	r0, r3
 80144c0:	3720      	adds	r7, #32
 80144c2:	46bd      	mov	sp, r7
 80144c4:	bd80      	pop	{r7, pc}
 80144c6:	bf00      	nop
 80144c8:	20000058 	.word	0x20000058
 80144cc:	057619f1 	.word	0x057619f1
 80144d0:	08015685 	.word	0x08015685
 80144d4:	080155f5 	.word	0x080155f5

080144d8 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 80144d8:	b580      	push	{r7, lr}
 80144da:	b088      	sub	sp, #32
 80144dc:	af00      	add	r7, sp, #0
 80144de:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80144e0:	2300      	movs	r3, #0
 80144e2:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 80144e4:	2301      	movs	r3, #1
 80144e6:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80144e8:	4b72      	ldr	r3, [pc, #456]	; (80146b4 <HAL_SPI_Abort_IT+0x1dc>)
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	4a72      	ldr	r2, [pc, #456]	; (80146b8 <HAL_SPI_Abort_IT+0x1e0>)
 80144ee:	fba2 2303 	umull	r2, r3, r2, r3
 80144f2:	0a5b      	lsrs	r3, r3, #9
 80144f4:	2264      	movs	r2, #100	; 0x64
 80144f6:	fb02 f303 	mul.w	r3, r2, r3
 80144fa:	613b      	str	r3, [r7, #16]
  count = resetcount;
 80144fc:	693b      	ldr	r3, [r7, #16]
 80144fe:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	685a      	ldr	r2, [r3, #4]
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	f022 0220 	bic.w	r2, r2, #32
 801450e:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	685b      	ldr	r3, [r3, #4]
 8014516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801451a:	2b80      	cmp	r3, #128	; 0x80
 801451c:	d117      	bne.n	801454e <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	4a66      	ldr	r2, [pc, #408]	; (80146bc <HAL_SPI_Abort_IT+0x1e4>)
 8014522:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8014524:	697b      	ldr	r3, [r7, #20]
 8014526:	2b00      	cmp	r3, #0
 8014528:	d106      	bne.n	8014538 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801452e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8014536:	e008      	b.n	801454a <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 8014538:	697b      	ldr	r3, [r7, #20]
 801453a:	3b01      	subs	r3, #1
 801453c:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014544:	b2db      	uxtb	r3, r3
 8014546:	2b07      	cmp	r3, #7
 8014548:	d1ec      	bne.n	8014524 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 801454a:	693b      	ldr	r3, [r7, #16]
 801454c:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	681b      	ldr	r3, [r3, #0]
 8014552:	685b      	ldr	r3, [r3, #4]
 8014554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014558:	2b40      	cmp	r3, #64	; 0x40
 801455a:	d117      	bne.n	801458c <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	4a58      	ldr	r2, [pc, #352]	; (80146c0 <HAL_SPI_Abort_IT+0x1e8>)
 8014560:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8014562:	697b      	ldr	r3, [r7, #20]
 8014564:	2b00      	cmp	r3, #0
 8014566:	d106      	bne.n	8014576 <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801456c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8014574:	e008      	b.n	8014588 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 8014576:	697b      	ldr	r3, [r7, #20]
 8014578:	3b01      	subs	r3, #1
 801457a:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014582:	b2db      	uxtb	r3, r3
 8014584:	2b07      	cmp	r3, #7
 8014586:	d1ec      	bne.n	8014562 <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 8014588:	693b      	ldr	r3, [r7, #16]
 801458a:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014590:	2b00      	cmp	r3, #0
 8014592:	d00f      	beq.n	80145b4 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	685b      	ldr	r3, [r3, #4]
 801459a:	f003 0302 	and.w	r3, r3, #2
 801459e:	2b02      	cmp	r3, #2
 80145a0:	d104      	bne.n	80145ac <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80145a6:	4a47      	ldr	r2, [pc, #284]	; (80146c4 <HAL_SPI_Abort_IT+0x1ec>)
 80145a8:	651a      	str	r2, [r3, #80]	; 0x50
 80145aa:	e003      	b.n	80145b4 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80145b0:	2200      	movs	r2, #0
 80145b2:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d00f      	beq.n	80145dc <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	685b      	ldr	r3, [r3, #4]
 80145c2:	f003 0301 	and.w	r3, r3, #1
 80145c6:	2b01      	cmp	r3, #1
 80145c8:	d104      	bne.n	80145d4 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80145ce:	4a3e      	ldr	r2, [pc, #248]	; (80146c8 <HAL_SPI_Abort_IT+0x1f0>)
 80145d0:	651a      	str	r2, [r3, #80]	; 0x50
 80145d2:	e003      	b.n	80145dc <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80145d8:	2200      	movs	r2, #0
 80145da:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	685b      	ldr	r3, [r3, #4]
 80145e2:	f003 0302 	and.w	r3, r3, #2
 80145e6:	2b02      	cmp	r3, #2
 80145e8:	d115      	bne.n	8014616 <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d011      	beq.n	8014616 <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80145f6:	4618      	mov	r0, r3
 80145f8:	f7f3 ffd3 	bl	80085a2 <HAL_DMA_Abort_IT>
 80145fc:	4603      	mov	r3, r0
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d007      	beq.n	8014612 <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014606:	2200      	movs	r2, #0
 8014608:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	2240      	movs	r2, #64	; 0x40
 801460e:	655a      	str	r2, [r3, #84]	; 0x54
 8014610:	e001      	b.n	8014616 <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8014612:	2300      	movs	r3, #0
 8014614:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	685b      	ldr	r3, [r3, #4]
 801461c:	f003 0301 	and.w	r3, r3, #1
 8014620:	2b01      	cmp	r3, #1
 8014622:	d115      	bne.n	8014650 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014628:	2b00      	cmp	r3, #0
 801462a:	d011      	beq.n	8014650 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014630:	4618      	mov	r0, r3
 8014632:	f7f3 ffb6 	bl	80085a2 <HAL_DMA_Abort_IT>
 8014636:	4603      	mov	r3, r0
 8014638:	2b00      	cmp	r3, #0
 801463a:	d007      	beq.n	801464c <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014640:	2200      	movs	r2, #0
 8014642:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	2240      	movs	r2, #64	; 0x40
 8014648:	655a      	str	r2, [r3, #84]	; 0x54
 801464a:	e001      	b.n	8014650 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 801464c:	2300      	movs	r3, #0
 801464e:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8014650:	69bb      	ldr	r3, [r7, #24]
 8014652:	2b01      	cmp	r3, #1
 8014654:	d128      	bne.n	80146a8 <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	2200      	movs	r2, #0
 801465a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	2200      	movs	r2, #0
 8014660:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014666:	2b40      	cmp	r3, #64	; 0x40
 8014668:	d102      	bne.n	8014670 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 801466a:	2301      	movs	r3, #1
 801466c:	77fb      	strb	r3, [r7, #31]
 801466e:	e002      	b.n	8014676 <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	2200      	movs	r2, #0
 8014674:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014676:	2300      	movs	r3, #0
 8014678:	60bb      	str	r3, [r7, #8]
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	681b      	ldr	r3, [r3, #0]
 801467e:	68db      	ldr	r3, [r3, #12]
 8014680:	60bb      	str	r3, [r7, #8]
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	689b      	ldr	r3, [r3, #8]
 8014688:	60bb      	str	r3, [r7, #8]
 801468a:	68bb      	ldr	r3, [r7, #8]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 801468c:	2300      	movs	r3, #0
 801468e:	60fb      	str	r3, [r7, #12]
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	681b      	ldr	r3, [r3, #0]
 8014694:	689b      	ldr	r3, [r3, #8]
 8014696:	60fb      	str	r3, [r7, #12]
 8014698:	68fb      	ldr	r3, [r7, #12]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	2201      	movs	r2, #1
 801469e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 80146a2:	6878      	ldr	r0, [r7, #4]
 80146a4:	f000 f9da 	bl	8014a5c <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 80146a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80146aa:	4618      	mov	r0, r3
 80146ac:	3720      	adds	r7, #32
 80146ae:	46bd      	mov	sp, r7
 80146b0:	bd80      	pop	{r7, pc}
 80146b2:	bf00      	nop
 80146b4:	20000058 	.word	0x20000058
 80146b8:	057619f1 	.word	0x057619f1
 80146bc:	08015685 	.word	0x08015685
 80146c0:	080155f5 	.word	0x080155f5
 80146c4:	08014d41 	.word	0x08014d41
 80146c8:	08014e15 	.word	0x08014e15

080146cc <HAL_SPI_DMAPause>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi)
{
 80146cc:	b480      	push	{r7}
 80146ce:	b083      	sub	sp, #12
 80146d0:	af00      	add	r7, sp, #0
 80146d2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80146da:	2b01      	cmp	r3, #1
 80146dc:	d101      	bne.n	80146e2 <HAL_SPI_DMAPause+0x16>
 80146de:	2302      	movs	r3, #2
 80146e0:	e010      	b.n	8014704 <HAL_SPI_DMAPause+0x38>
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	2201      	movs	r2, #1
 80146e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	681b      	ldr	r3, [r3, #0]
 80146ee:	685a      	ldr	r2, [r3, #4]
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	681b      	ldr	r3, [r3, #0]
 80146f4:	f022 0203 	bic.w	r2, r2, #3
 80146f8:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	2200      	movs	r2, #0
 80146fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8014702:	2300      	movs	r3, #0
}
 8014704:	4618      	mov	r0, r3
 8014706:	370c      	adds	r7, #12
 8014708:	46bd      	mov	sp, r7
 801470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801470e:	4770      	bx	lr

08014710 <HAL_SPI_DMAResume>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi)
{
 8014710:	b480      	push	{r7}
 8014712:	b083      	sub	sp, #12
 8014714:	af00      	add	r7, sp, #0
 8014716:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801471e:	2b01      	cmp	r3, #1
 8014720:	d101      	bne.n	8014726 <HAL_SPI_DMAResume+0x16>
 8014722:	2302      	movs	r3, #2
 8014724:	e010      	b.n	8014748 <HAL_SPI_DMAResume+0x38>
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	2201      	movs	r2, #1
 801472a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Enable the SPI DMA Tx & Rx requests */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	685a      	ldr	r2, [r3, #4]
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	f042 0203 	orr.w	r2, r2, #3
 801473c:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	2200      	movs	r2, #0
 8014742:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8014746:	2300      	movs	r3, #0
}
 8014748:	4618      	mov	r0, r3
 801474a:	370c      	adds	r7, #12
 801474c:	46bd      	mov	sp, r7
 801474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014752:	4770      	bx	lr

08014754 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8014754:	b580      	push	{r7, lr}
 8014756:	b084      	sub	sp, #16
 8014758:	af00      	add	r7, sp, #0
 801475a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 801475c:	2300      	movs	r3, #0
 801475e:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014764:	2b00      	cmp	r3, #0
 8014766:	d00f      	beq.n	8014788 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801476c:	4618      	mov	r0, r3
 801476e:	f7f3 fea8 	bl	80084c2 <HAL_DMA_Abort>
 8014772:	4603      	mov	r3, r0
 8014774:	2b00      	cmp	r3, #0
 8014776:	d007      	beq.n	8014788 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801477c:	f043 0210 	orr.w	r2, r3, #16
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 8014784:	2301      	movs	r3, #1
 8014786:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801478c:	2b00      	cmp	r3, #0
 801478e:	d00f      	beq.n	80147b0 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014794:	4618      	mov	r0, r3
 8014796:	f7f3 fe94 	bl	80084c2 <HAL_DMA_Abort>
 801479a:	4603      	mov	r3, r0
 801479c:	2b00      	cmp	r3, #0
 801479e:	d007      	beq.n	80147b0 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80147a4:	f043 0210 	orr.w	r2, r3, #16
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 80147ac:	2301      	movs	r3, #1
 80147ae:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	685a      	ldr	r2, [r3, #4]
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	681b      	ldr	r3, [r3, #0]
 80147ba:	f022 0203 	bic.w	r2, r2, #3
 80147be:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	2201      	movs	r2, #1
 80147c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  return errorcode;
 80147c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80147ca:	4618      	mov	r0, r3
 80147cc:	3710      	adds	r7, #16
 80147ce:	46bd      	mov	sp, r7
 80147d0:	bd80      	pop	{r7, pc}

080147d2 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80147d2:	b580      	push	{r7, lr}
 80147d4:	b088      	sub	sp, #32
 80147d6:	af00      	add	r7, sp, #0
 80147d8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	685b      	ldr	r3, [r3, #4]
 80147e0:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	681b      	ldr	r3, [r3, #0]
 80147e6:	689b      	ldr	r3, [r3, #8]
 80147e8:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80147ea:	69bb      	ldr	r3, [r7, #24]
 80147ec:	099b      	lsrs	r3, r3, #6
 80147ee:	f003 0301 	and.w	r3, r3, #1
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d10f      	bne.n	8014816 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80147f6:	69bb      	ldr	r3, [r7, #24]
 80147f8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	d00a      	beq.n	8014816 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8014800:	69fb      	ldr	r3, [r7, #28]
 8014802:	099b      	lsrs	r3, r3, #6
 8014804:	f003 0301 	and.w	r3, r3, #1
 8014808:	2b00      	cmp	r3, #0
 801480a:	d004      	beq.n	8014816 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014810:	6878      	ldr	r0, [r7, #4]
 8014812:	4798      	blx	r3
    return;
 8014814:	e0d7      	b.n	80149c6 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8014816:	69bb      	ldr	r3, [r7, #24]
 8014818:	085b      	lsrs	r3, r3, #1
 801481a:	f003 0301 	and.w	r3, r3, #1
 801481e:	2b00      	cmp	r3, #0
 8014820:	d00a      	beq.n	8014838 <HAL_SPI_IRQHandler+0x66>
 8014822:	69fb      	ldr	r3, [r7, #28]
 8014824:	09db      	lsrs	r3, r3, #7
 8014826:	f003 0301 	and.w	r3, r3, #1
 801482a:	2b00      	cmp	r3, #0
 801482c:	d004      	beq.n	8014838 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014832:	6878      	ldr	r0, [r7, #4]
 8014834:	4798      	blx	r3
    return;
 8014836:	e0c6      	b.n	80149c6 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8014838:	69bb      	ldr	r3, [r7, #24]
 801483a:	095b      	lsrs	r3, r3, #5
 801483c:	f003 0301 	and.w	r3, r3, #1
 8014840:	2b00      	cmp	r3, #0
 8014842:	d10c      	bne.n	801485e <HAL_SPI_IRQHandler+0x8c>
 8014844:	69bb      	ldr	r3, [r7, #24]
 8014846:	099b      	lsrs	r3, r3, #6
 8014848:	f003 0301 	and.w	r3, r3, #1
 801484c:	2b00      	cmp	r3, #0
 801484e:	d106      	bne.n	801485e <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8014850:	69bb      	ldr	r3, [r7, #24]
 8014852:	0a1b      	lsrs	r3, r3, #8
 8014854:	f003 0301 	and.w	r3, r3, #1
 8014858:	2b00      	cmp	r3, #0
 801485a:	f000 80b4 	beq.w	80149c6 <HAL_SPI_IRQHandler+0x1f4>
 801485e:	69fb      	ldr	r3, [r7, #28]
 8014860:	095b      	lsrs	r3, r3, #5
 8014862:	f003 0301 	and.w	r3, r3, #1
 8014866:	2b00      	cmp	r3, #0
 8014868:	f000 80ad 	beq.w	80149c6 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 801486c:	69bb      	ldr	r3, [r7, #24]
 801486e:	099b      	lsrs	r3, r3, #6
 8014870:	f003 0301 	and.w	r3, r3, #1
 8014874:	2b00      	cmp	r3, #0
 8014876:	d023      	beq.n	80148c0 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801487e:	b2db      	uxtb	r3, r3
 8014880:	2b03      	cmp	r3, #3
 8014882:	d011      	beq.n	80148a8 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014888:	f043 0204 	orr.w	r2, r3, #4
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014890:	2300      	movs	r3, #0
 8014892:	60bb      	str	r3, [r7, #8]
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	681b      	ldr	r3, [r3, #0]
 8014898:	68db      	ldr	r3, [r3, #12]
 801489a:	60bb      	str	r3, [r7, #8]
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	681b      	ldr	r3, [r3, #0]
 80148a0:	689b      	ldr	r3, [r3, #8]
 80148a2:	60bb      	str	r3, [r7, #8]
 80148a4:	68bb      	ldr	r3, [r7, #8]
 80148a6:	e00b      	b.n	80148c0 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80148a8:	2300      	movs	r3, #0
 80148aa:	60fb      	str	r3, [r7, #12]
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	68db      	ldr	r3, [r3, #12]
 80148b2:	60fb      	str	r3, [r7, #12]
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	681b      	ldr	r3, [r3, #0]
 80148b8:	689b      	ldr	r3, [r3, #8]
 80148ba:	60fb      	str	r3, [r7, #12]
 80148bc:	68fb      	ldr	r3, [r7, #12]
        return;
 80148be:	e082      	b.n	80149c6 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80148c0:	69bb      	ldr	r3, [r7, #24]
 80148c2:	095b      	lsrs	r3, r3, #5
 80148c4:	f003 0301 	and.w	r3, r3, #1
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d014      	beq.n	80148f6 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80148d0:	f043 0201 	orr.w	r2, r3, #1
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80148d8:	2300      	movs	r3, #0
 80148da:	613b      	str	r3, [r7, #16]
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	681b      	ldr	r3, [r3, #0]
 80148e0:	689b      	ldr	r3, [r3, #8]
 80148e2:	613b      	str	r3, [r7, #16]
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	681a      	ldr	r2, [r3, #0]
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	681b      	ldr	r3, [r3, #0]
 80148ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80148f2:	601a      	str	r2, [r3, #0]
 80148f4:	693b      	ldr	r3, [r7, #16]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80148f6:	69bb      	ldr	r3, [r7, #24]
 80148f8:	0a1b      	lsrs	r3, r3, #8
 80148fa:	f003 0301 	and.w	r3, r3, #1
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d00c      	beq.n	801491c <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014906:	f043 0208 	orr.w	r2, r3, #8
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801490e:	2300      	movs	r3, #0
 8014910:	617b      	str	r3, [r7, #20]
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	689b      	ldr	r3, [r3, #8]
 8014918:	617b      	str	r3, [r7, #20]
 801491a:	697b      	ldr	r3, [r7, #20]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014920:	2b00      	cmp	r3, #0
 8014922:	d04f      	beq.n	80149c4 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8014924:	687b      	ldr	r3, [r7, #4]
 8014926:	681b      	ldr	r3, [r3, #0]
 8014928:	685a      	ldr	r2, [r3, #4]
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	681b      	ldr	r3, [r3, #0]
 801492e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8014932:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	2201      	movs	r2, #1
 8014938:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 801493c:	69fb      	ldr	r3, [r7, #28]
 801493e:	f003 0302 	and.w	r3, r3, #2
 8014942:	2b00      	cmp	r3, #0
 8014944:	d104      	bne.n	8014950 <HAL_SPI_IRQHandler+0x17e>
 8014946:	69fb      	ldr	r3, [r7, #28]
 8014948:	f003 0301 	and.w	r3, r3, #1
 801494c:	2b00      	cmp	r3, #0
 801494e:	d034      	beq.n	80149ba <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	681b      	ldr	r3, [r3, #0]
 8014954:	685a      	ldr	r2, [r3, #4]
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	681b      	ldr	r3, [r3, #0]
 801495a:	f022 0203 	bic.w	r2, r2, #3
 801495e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014964:	2b00      	cmp	r3, #0
 8014966:	d011      	beq.n	801498c <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801496c:	4a17      	ldr	r2, [pc, #92]	; (80149cc <HAL_SPI_IRQHandler+0x1fa>)
 801496e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014974:	4618      	mov	r0, r3
 8014976:	f7f3 fe14 	bl	80085a2 <HAL_DMA_Abort_IT>
 801497a:	4603      	mov	r3, r0
 801497c:	2b00      	cmp	r3, #0
 801497e:	d005      	beq.n	801498c <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014984:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014990:	2b00      	cmp	r3, #0
 8014992:	d016      	beq.n	80149c2 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014998:	4a0c      	ldr	r2, [pc, #48]	; (80149cc <HAL_SPI_IRQHandler+0x1fa>)
 801499a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80149a0:	4618      	mov	r0, r3
 80149a2:	f7f3 fdfe 	bl	80085a2 <HAL_DMA_Abort_IT>
 80149a6:	4603      	mov	r3, r0
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d00a      	beq.n	80149c2 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80149b0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80149b8:	e003      	b.n	80149c2 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80149ba:	6878      	ldr	r0, [r7, #4]
 80149bc:	f000 f844 	bl	8014a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80149c0:	e000      	b.n	80149c4 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80149c2:	bf00      	nop
    return;
 80149c4:	bf00      	nop
  }
}
 80149c6:	3720      	adds	r7, #32
 80149c8:	46bd      	mov	sp, r7
 80149ca:	bd80      	pop	{r7, pc}
 80149cc:	08014d19 	.word	0x08014d19

080149d0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80149d0:	b480      	push	{r7}
 80149d2:	b083      	sub	sp, #12
 80149d4:	af00      	add	r7, sp, #0
 80149d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80149d8:	bf00      	nop
 80149da:	370c      	adds	r7, #12
 80149dc:	46bd      	mov	sp, r7
 80149de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149e2:	4770      	bx	lr

080149e4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80149e4:	b480      	push	{r7}
 80149e6:	b083      	sub	sp, #12
 80149e8:	af00      	add	r7, sp, #0
 80149ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80149ec:	bf00      	nop
 80149ee:	370c      	adds	r7, #12
 80149f0:	46bd      	mov	sp, r7
 80149f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149f6:	4770      	bx	lr

080149f8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80149f8:	b480      	push	{r7}
 80149fa:	b083      	sub	sp, #12
 80149fc:	af00      	add	r7, sp, #0
 80149fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8014a00:	bf00      	nop
 8014a02:	370c      	adds	r7, #12
 8014a04:	46bd      	mov	sp, r7
 8014a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a0a:	4770      	bx	lr

08014a0c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8014a0c:	b480      	push	{r7}
 8014a0e:	b083      	sub	sp, #12
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8014a14:	bf00      	nop
 8014a16:	370c      	adds	r7, #12
 8014a18:	46bd      	mov	sp, r7
 8014a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a1e:	4770      	bx	lr

08014a20 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8014a20:	b480      	push	{r7}
 8014a22:	b083      	sub	sp, #12
 8014a24:	af00      	add	r7, sp, #0
 8014a26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8014a28:	bf00      	nop
 8014a2a:	370c      	adds	r7, #12
 8014a2c:	46bd      	mov	sp, r7
 8014a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a32:	4770      	bx	lr

08014a34 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8014a34:	b480      	push	{r7}
 8014a36:	b083      	sub	sp, #12
 8014a38:	af00      	add	r7, sp, #0
 8014a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8014a3c:	bf00      	nop
 8014a3e:	370c      	adds	r7, #12
 8014a40:	46bd      	mov	sp, r7
 8014a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a46:	4770      	bx	lr

08014a48 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8014a48:	b480      	push	{r7}
 8014a4a:	b083      	sub	sp, #12
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8014a50:	bf00      	nop
 8014a52:	370c      	adds	r7, #12
 8014a54:	46bd      	mov	sp, r7
 8014a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a5a:	4770      	bx	lr

08014a5c <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8014a5c:	b480      	push	{r7}
 8014a5e:	b083      	sub	sp, #12
 8014a60:	af00      	add	r7, sp, #0
 8014a62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8014a64:	bf00      	nop
 8014a66:	370c      	adds	r7, #12
 8014a68:	46bd      	mov	sp, r7
 8014a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a6e:	4770      	bx	lr

08014a70 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8014a70:	b480      	push	{r7}
 8014a72:	b083      	sub	sp, #12
 8014a74:	af00      	add	r7, sp, #0
 8014a76:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014a7e:	b2db      	uxtb	r3, r3
}
 8014a80:	4618      	mov	r0, r3
 8014a82:	370c      	adds	r7, #12
 8014a84:	46bd      	mov	sp, r7
 8014a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a8a:	4770      	bx	lr

08014a8c <HAL_SPI_GetError>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)
{
 8014a8c:	b480      	push	{r7}
 8014a8e:	b083      	sub	sp, #12
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	6078      	str	r0, [r7, #4]
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8014a98:	4618      	mov	r0, r3
 8014a9a:	370c      	adds	r7, #12
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aa2:	4770      	bx	lr

08014aa4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8014aa4:	b580      	push	{r7, lr}
 8014aa6:	b086      	sub	sp, #24
 8014aa8:	af00      	add	r7, sp, #0
 8014aaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ab0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8014ab2:	f7f2 fa45 	bl	8006f40 <HAL_GetTick>
 8014ab6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	681b      	ldr	r3, [r3, #0]
 8014abc:	681b      	ldr	r3, [r3, #0]
 8014abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014ac6:	d03b      	beq.n	8014b40 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8014ac8:	697b      	ldr	r3, [r7, #20]
 8014aca:	681b      	ldr	r3, [r3, #0]
 8014acc:	685a      	ldr	r2, [r3, #4]
 8014ace:	697b      	ldr	r3, [r7, #20]
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	f022 0220 	bic.w	r2, r2, #32
 8014ad6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8014ad8:	697b      	ldr	r3, [r7, #20]
 8014ada:	681b      	ldr	r3, [r3, #0]
 8014adc:	685a      	ldr	r2, [r3, #4]
 8014ade:	697b      	ldr	r3, [r7, #20]
 8014ae0:	681b      	ldr	r3, [r3, #0]
 8014ae2:	f022 0202 	bic.w	r2, r2, #2
 8014ae6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8014ae8:	693a      	ldr	r2, [r7, #16]
 8014aea:	2164      	movs	r1, #100	; 0x64
 8014aec:	6978      	ldr	r0, [r7, #20]
 8014aee:	f000 fc2c 	bl	801534a <SPI_EndRxTxTransaction>
 8014af2:	4603      	mov	r3, r0
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d005      	beq.n	8014b04 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014af8:	697b      	ldr	r3, [r7, #20]
 8014afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014afc:	f043 0220 	orr.w	r2, r3, #32
 8014b00:	697b      	ldr	r3, [r7, #20]
 8014b02:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8014b04:	697b      	ldr	r3, [r7, #20]
 8014b06:	689b      	ldr	r3, [r3, #8]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d10a      	bne.n	8014b22 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	60fb      	str	r3, [r7, #12]
 8014b10:	697b      	ldr	r3, [r7, #20]
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	68db      	ldr	r3, [r3, #12]
 8014b16:	60fb      	str	r3, [r7, #12]
 8014b18:	697b      	ldr	r3, [r7, #20]
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	689b      	ldr	r3, [r3, #8]
 8014b1e:	60fb      	str	r3, [r7, #12]
 8014b20:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8014b22:	697b      	ldr	r3, [r7, #20]
 8014b24:	2200      	movs	r2, #0
 8014b26:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8014b28:	697b      	ldr	r3, [r7, #20]
 8014b2a:	2201      	movs	r2, #1
 8014b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8014b30:	697b      	ldr	r3, [r7, #20]
 8014b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d003      	beq.n	8014b40 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8014b38:	6978      	ldr	r0, [r7, #20]
 8014b3a:	f7ff ff85 	bl	8014a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8014b3e:	e002      	b.n	8014b46 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8014b40:	6978      	ldr	r0, [r7, #20]
 8014b42:	f7ff ff45 	bl	80149d0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014b46:	3718      	adds	r7, #24
 8014b48:	46bd      	mov	sp, r7
 8014b4a:	bd80      	pop	{r7, pc}

08014b4c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8014b4c:	b580      	push	{r7, lr}
 8014b4e:	b084      	sub	sp, #16
 8014b50:	af00      	add	r7, sp, #0
 8014b52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014b54:	687b      	ldr	r3, [r7, #4]
 8014b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014b58:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8014b5a:	f7f2 f9f1 	bl	8006f40 <HAL_GetTick>
 8014b5e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014b6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014b6e:	d03b      	beq.n	8014be8 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	681b      	ldr	r3, [r3, #0]
 8014b74:	685a      	ldr	r2, [r3, #4]
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	f022 0220 	bic.w	r2, r2, #32
 8014b7e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8014b80:	68fb      	ldr	r3, [r7, #12]
 8014b82:	689b      	ldr	r3, [r3, #8]
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d10d      	bne.n	8014ba4 <SPI_DMAReceiveCplt+0x58>
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	685b      	ldr	r3, [r3, #4]
 8014b8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8014b90:	d108      	bne.n	8014ba4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	685a      	ldr	r2, [r3, #4]
 8014b98:	68fb      	ldr	r3, [r7, #12]
 8014b9a:	681b      	ldr	r3, [r3, #0]
 8014b9c:	f022 0203 	bic.w	r2, r2, #3
 8014ba0:	605a      	str	r2, [r3, #4]
 8014ba2:	e007      	b.n	8014bb4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8014ba4:	68fb      	ldr	r3, [r7, #12]
 8014ba6:	681b      	ldr	r3, [r3, #0]
 8014ba8:	685a      	ldr	r2, [r3, #4]
 8014baa:	68fb      	ldr	r3, [r7, #12]
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	f022 0201 	bic.w	r2, r2, #1
 8014bb2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8014bb4:	68ba      	ldr	r2, [r7, #8]
 8014bb6:	2164      	movs	r1, #100	; 0x64
 8014bb8:	68f8      	ldr	r0, [r7, #12]
 8014bba:	f000 fb61 	bl	8015280 <SPI_EndRxTransaction>
 8014bbe:	4603      	mov	r3, r0
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d002      	beq.n	8014bca <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8014bc4:	68fb      	ldr	r3, [r7, #12]
 8014bc6:	2220      	movs	r2, #32
 8014bc8:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	2200      	movs	r2, #0
 8014bce:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8014bd0:	68fb      	ldr	r3, [r7, #12]
 8014bd2:	2201      	movs	r2, #1
 8014bd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8014bd8:	68fb      	ldr	r3, [r7, #12]
 8014bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d003      	beq.n	8014be8 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8014be0:	68f8      	ldr	r0, [r7, #12]
 8014be2:	f7ff ff31 	bl	8014a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8014be6:	e002      	b.n	8014bee <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8014be8:	68f8      	ldr	r0, [r7, #12]
 8014bea:	f7ff fefb 	bl	80149e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014bee:	3710      	adds	r7, #16
 8014bf0:	46bd      	mov	sp, r7
 8014bf2:	bd80      	pop	{r7, pc}

08014bf4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8014bf4:	b580      	push	{r7, lr}
 8014bf6:	b084      	sub	sp, #16
 8014bf8:	af00      	add	r7, sp, #0
 8014bfa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014c00:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8014c02:	f7f2 f99d 	bl	8006f40 <HAL_GetTick>
 8014c06:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014c12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014c16:	d02f      	beq.n	8014c78 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	681b      	ldr	r3, [r3, #0]
 8014c1c:	685a      	ldr	r2, [r3, #4]
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	681b      	ldr	r3, [r3, #0]
 8014c22:	f022 0220 	bic.w	r2, r2, #32
 8014c26:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8014c28:	68ba      	ldr	r2, [r7, #8]
 8014c2a:	2164      	movs	r1, #100	; 0x64
 8014c2c:	68f8      	ldr	r0, [r7, #12]
 8014c2e:	f000 fb8c 	bl	801534a <SPI_EndRxTxTransaction>
 8014c32:	4603      	mov	r3, r0
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d005      	beq.n	8014c44 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014c3c:	f043 0220 	orr.w	r2, r3, #32
 8014c40:	68fb      	ldr	r3, [r7, #12]
 8014c42:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8014c44:	68fb      	ldr	r3, [r7, #12]
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	685a      	ldr	r2, [r3, #4]
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	f022 0203 	bic.w	r2, r2, #3
 8014c52:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	2200      	movs	r2, #0
 8014c58:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	2200      	movs	r2, #0
 8014c5e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8014c60:	68fb      	ldr	r3, [r7, #12]
 8014c62:	2201      	movs	r2, #1
 8014c64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d003      	beq.n	8014c78 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8014c70:	68f8      	ldr	r0, [r7, #12]
 8014c72:	f7ff fee9 	bl	8014a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8014c76:	e002      	b.n	8014c7e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8014c78:	68f8      	ldr	r0, [r7, #12]
 8014c7a:	f7ff febd 	bl	80149f8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014c7e:	3710      	adds	r7, #16
 8014c80:	46bd      	mov	sp, r7
 8014c82:	bd80      	pop	{r7, pc}

08014c84 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8014c84:	b580      	push	{r7, lr}
 8014c86:	b084      	sub	sp, #16
 8014c88:	af00      	add	r7, sp, #0
 8014c8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014c90:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8014c92:	68f8      	ldr	r0, [r7, #12]
 8014c94:	f7ff feba 	bl	8014a0c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014c98:	bf00      	nop
 8014c9a:	3710      	adds	r7, #16
 8014c9c:	46bd      	mov	sp, r7
 8014c9e:	bd80      	pop	{r7, pc}

08014ca0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8014ca0:	b580      	push	{r7, lr}
 8014ca2:	b084      	sub	sp, #16
 8014ca4:	af00      	add	r7, sp, #0
 8014ca6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014cac:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8014cae:	68f8      	ldr	r0, [r7, #12]
 8014cb0:	f7ff feb6 	bl	8014a20 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014cb4:	bf00      	nop
 8014cb6:	3710      	adds	r7, #16
 8014cb8:	46bd      	mov	sp, r7
 8014cba:	bd80      	pop	{r7, pc}

08014cbc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8014cbc:	b580      	push	{r7, lr}
 8014cbe:	b084      	sub	sp, #16
 8014cc0:	af00      	add	r7, sp, #0
 8014cc2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014cc8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8014cca:	68f8      	ldr	r0, [r7, #12]
 8014ccc:	f7ff feb2 	bl	8014a34 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014cd0:	bf00      	nop
 8014cd2:	3710      	adds	r7, #16
 8014cd4:	46bd      	mov	sp, r7
 8014cd6:	bd80      	pop	{r7, pc}

08014cd8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8014cd8:	b580      	push	{r7, lr}
 8014cda:	b084      	sub	sp, #16
 8014cdc:	af00      	add	r7, sp, #0
 8014cde:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ce4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8014ce6:	68fb      	ldr	r3, [r7, #12]
 8014ce8:	681b      	ldr	r3, [r3, #0]
 8014cea:	685a      	ldr	r2, [r3, #4]
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	681b      	ldr	r3, [r3, #0]
 8014cf0:	f022 0203 	bic.w	r2, r2, #3
 8014cf4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8014cf6:	68fb      	ldr	r3, [r7, #12]
 8014cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014cfa:	f043 0210 	orr.w	r2, r3, #16
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	2201      	movs	r2, #1
 8014d06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8014d0a:	68f8      	ldr	r0, [r7, #12]
 8014d0c:	f7ff fe9c 	bl	8014a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014d10:	bf00      	nop
 8014d12:	3710      	adds	r7, #16
 8014d14:	46bd      	mov	sp, r7
 8014d16:	bd80      	pop	{r7, pc}

08014d18 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014d18:	b580      	push	{r7, lr}
 8014d1a:	b084      	sub	sp, #16
 8014d1c:	af00      	add	r7, sp, #0
 8014d1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014d24:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	2200      	movs	r2, #0
 8014d2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8014d2c:	68fb      	ldr	r3, [r7, #12]
 8014d2e:	2200      	movs	r2, #0
 8014d30:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8014d32:	68f8      	ldr	r0, [r7, #12]
 8014d34:	f7ff fe88 	bl	8014a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014d38:	bf00      	nop
 8014d3a:	3710      	adds	r7, #16
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd80      	pop	{r7, pc}

08014d40 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b086      	sub	sp, #24
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014d4c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 8014d4e:	697b      	ldr	r3, [r7, #20]
 8014d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014d52:	2200      	movs	r2, #0
 8014d54:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8014d56:	4b2d      	ldr	r3, [pc, #180]	; (8014e0c <SPI_DMATxAbortCallback+0xcc>)
 8014d58:	681b      	ldr	r3, [r3, #0]
 8014d5a:	4a2d      	ldr	r2, [pc, #180]	; (8014e10 <SPI_DMATxAbortCallback+0xd0>)
 8014d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8014d60:	0a5b      	lsrs	r3, r3, #9
 8014d62:	2264      	movs	r2, #100	; 0x64
 8014d64:	fb02 f303 	mul.w	r3, r2, r3
 8014d68:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8014d6a:	697b      	ldr	r3, [r7, #20]
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	685a      	ldr	r2, [r3, #4]
 8014d70:	697b      	ldr	r3, [r7, #20]
 8014d72:	681b      	ldr	r3, [r3, #0]
 8014d74:	f022 0202 	bic.w	r2, r2, #2
 8014d78:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8014d7a:	693b      	ldr	r3, [r7, #16]
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	d106      	bne.n	8014d8e <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8014d80:	697b      	ldr	r3, [r7, #20]
 8014d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014d84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014d88:	697b      	ldr	r3, [r7, #20]
 8014d8a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8014d8c:	e009      	b.n	8014da2 <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 8014d8e:	693b      	ldr	r3, [r7, #16]
 8014d90:	3b01      	subs	r3, #1
 8014d92:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8014d94:	697b      	ldr	r3, [r7, #20]
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	689b      	ldr	r3, [r3, #8]
 8014d9a:	f003 0302 	and.w	r3, r3, #2
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d0eb      	beq.n	8014d7a <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 8014da2:	697b      	ldr	r3, [r7, #20]
 8014da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014da6:	2b00      	cmp	r3, #0
 8014da8:	d004      	beq.n	8014db4 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8014daa:	697b      	ldr	r3, [r7, #20]
 8014dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014dae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d126      	bne.n	8014e02 <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8014db4:	697b      	ldr	r3, [r7, #20]
 8014db6:	2200      	movs	r2, #0
 8014db8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8014dba:	697b      	ldr	r3, [r7, #20]
 8014dbc:	2200      	movs	r2, #0
 8014dbe:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8014dc0:	697b      	ldr	r3, [r7, #20]
 8014dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014dc4:	2b40      	cmp	r3, #64	; 0x40
 8014dc6:	d002      	beq.n	8014dce <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8014dc8:	697b      	ldr	r3, [r7, #20]
 8014dca:	2200      	movs	r2, #0
 8014dcc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014dce:	2300      	movs	r3, #0
 8014dd0:	60bb      	str	r3, [r7, #8]
 8014dd2:	697b      	ldr	r3, [r7, #20]
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	68db      	ldr	r3, [r3, #12]
 8014dd8:	60bb      	str	r3, [r7, #8]
 8014dda:	697b      	ldr	r3, [r7, #20]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	689b      	ldr	r3, [r3, #8]
 8014de0:	60bb      	str	r3, [r7, #8]
 8014de2:	68bb      	ldr	r3, [r7, #8]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8014de4:	2300      	movs	r3, #0
 8014de6:	60fb      	str	r3, [r7, #12]
 8014de8:	697b      	ldr	r3, [r7, #20]
 8014dea:	681b      	ldr	r3, [r3, #0]
 8014dec:	689b      	ldr	r3, [r3, #8]
 8014dee:	60fb      	str	r3, [r7, #12]
 8014df0:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8014df2:	697b      	ldr	r3, [r7, #20]
 8014df4:	2201      	movs	r2, #1
 8014df6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8014dfa:	6978      	ldr	r0, [r7, #20]
 8014dfc:	f7ff fe2e 	bl	8014a5c <HAL_SPI_AbortCpltCallback>
 8014e00:	e000      	b.n	8014e04 <SPI_DMATxAbortCallback+0xc4>
      return;
 8014e02:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014e04:	3718      	adds	r7, #24
 8014e06:	46bd      	mov	sp, r7
 8014e08:	bd80      	pop	{r7, pc}
 8014e0a:	bf00      	nop
 8014e0c:	20000058 	.word	0x20000058
 8014e10:	057619f1 	.word	0x057619f1

08014e14 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8014e14:	b580      	push	{r7, lr}
 8014e16:	b086      	sub	sp, #24
 8014e18:	af00      	add	r7, sp, #0
 8014e1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014e20:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8014e22:	697b      	ldr	r3, [r7, #20]
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	681a      	ldr	r2, [r3, #0]
 8014e28:	697b      	ldr	r3, [r7, #20]
 8014e2a:	681b      	ldr	r3, [r3, #0]
 8014e2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014e30:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 8014e32:	697b      	ldr	r3, [r7, #20]
 8014e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014e36:	2200      	movs	r2, #0
 8014e38:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8014e3a:	697b      	ldr	r3, [r7, #20]
 8014e3c:	681b      	ldr	r3, [r3, #0]
 8014e3e:	685a      	ldr	r2, [r3, #4]
 8014e40:	697b      	ldr	r3, [r7, #20]
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	f022 0201 	bic.w	r2, r2, #1
 8014e48:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8014e4a:	f7f2 f879 	bl	8006f40 <HAL_GetTick>
 8014e4e:	4603      	mov	r3, r0
 8014e50:	461a      	mov	r2, r3
 8014e52:	2164      	movs	r1, #100	; 0x64
 8014e54:	6978      	ldr	r0, [r7, #20]
 8014e56:	f000 fa78 	bl	801534a <SPI_EndRxTxTransaction>
 8014e5a:	4603      	mov	r3, r0
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d005      	beq.n	8014e6c <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8014e60:	697b      	ldr	r3, [r7, #20]
 8014e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014e64:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014e68:	697b      	ldr	r3, [r7, #20]
 8014e6a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 8014e6c:	697b      	ldr	r3, [r7, #20]
 8014e6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d004      	beq.n	8014e7e <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8014e74:	697b      	ldr	r3, [r7, #20]
 8014e76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d126      	bne.n	8014ecc <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8014e7e:	697b      	ldr	r3, [r7, #20]
 8014e80:	2200      	movs	r2, #0
 8014e82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8014e84:	697b      	ldr	r3, [r7, #20]
 8014e86:	2200      	movs	r2, #0
 8014e88:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8014e8a:	697b      	ldr	r3, [r7, #20]
 8014e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014e8e:	2b40      	cmp	r3, #64	; 0x40
 8014e90:	d002      	beq.n	8014e98 <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8014e92:	697b      	ldr	r3, [r7, #20]
 8014e94:	2200      	movs	r2, #0
 8014e96:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014e98:	2300      	movs	r3, #0
 8014e9a:	60fb      	str	r3, [r7, #12]
 8014e9c:	697b      	ldr	r3, [r7, #20]
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	68db      	ldr	r3, [r3, #12]
 8014ea2:	60fb      	str	r3, [r7, #12]
 8014ea4:	697b      	ldr	r3, [r7, #20]
 8014ea6:	681b      	ldr	r3, [r3, #0]
 8014ea8:	689b      	ldr	r3, [r3, #8]
 8014eaa:	60fb      	str	r3, [r7, #12]
 8014eac:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8014eae:	2300      	movs	r3, #0
 8014eb0:	613b      	str	r3, [r7, #16]
 8014eb2:	697b      	ldr	r3, [r7, #20]
 8014eb4:	681b      	ldr	r3, [r3, #0]
 8014eb6:	689b      	ldr	r3, [r3, #8]
 8014eb8:	613b      	str	r3, [r7, #16]
 8014eba:	693b      	ldr	r3, [r7, #16]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8014ebc:	697b      	ldr	r3, [r7, #20]
 8014ebe:	2201      	movs	r2, #1
 8014ec0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8014ec4:	6978      	ldr	r0, [r7, #20]
 8014ec6:	f7ff fdc9 	bl	8014a5c <HAL_SPI_AbortCpltCallback>
 8014eca:	e000      	b.n	8014ece <SPI_DMARxAbortCallback+0xba>
      return;
 8014ecc:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014ece:	3718      	adds	r7, #24
 8014ed0:	46bd      	mov	sp, r7
 8014ed2:	bd80      	pop	{r7, pc}

08014ed4 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8014ed4:	b580      	push	{r7, lr}
 8014ed6:	b082      	sub	sp, #8
 8014ed8:	af00      	add	r7, sp, #0
 8014eda:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	f103 020c 	add.w	r2, r3, #12
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ee8:	7812      	ldrb	r2, [r2, #0]
 8014eea:	b2d2      	uxtb	r2, r2
 8014eec:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ef2:	1c5a      	adds	r2, r3, #1
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014efc:	b29b      	uxth	r3, r3
 8014efe:	3b01      	subs	r3, #1
 8014f00:	b29a      	uxth	r2, r3
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f0a:	b29b      	uxth	r3, r3
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d10f      	bne.n	8014f30 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	685a      	ldr	r2, [r3, #4]
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8014f1e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014f24:	b29b      	uxth	r3, r3
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d102      	bne.n	8014f30 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8014f2a:	6878      	ldr	r0, [r7, #4]
 8014f2c:	f000 fa4e 	bl	80153cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8014f30:	bf00      	nop
 8014f32:	3708      	adds	r7, #8
 8014f34:	46bd      	mov	sp, r7
 8014f36:	bd80      	pop	{r7, pc}

08014f38 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8014f38:	b580      	push	{r7, lr}
 8014f3a:	b082      	sub	sp, #8
 8014f3c:	af00      	add	r7, sp, #0
 8014f3e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	681b      	ldr	r3, [r3, #0]
 8014f48:	330c      	adds	r3, #12
 8014f4a:	7812      	ldrb	r2, [r2, #0]
 8014f4c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f52:	1c5a      	adds	r2, r3, #1
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014f5c:	b29b      	uxth	r3, r3
 8014f5e:	3b01      	subs	r3, #1
 8014f60:	b29a      	uxth	r2, r3
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8014f66:	687b      	ldr	r3, [r7, #4]
 8014f68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014f6a:	b29b      	uxth	r3, r3
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d10f      	bne.n	8014f90 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	681b      	ldr	r3, [r3, #0]
 8014f74:	685a      	ldr	r2, [r3, #4]
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	681b      	ldr	r3, [r3, #0]
 8014f7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014f7e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f84:	b29b      	uxth	r3, r3
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d102      	bne.n	8014f90 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8014f8a:	6878      	ldr	r0, [r7, #4]
 8014f8c:	f000 fa1e 	bl	80153cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8014f90:	bf00      	nop
 8014f92:	3708      	adds	r7, #8
 8014f94:	46bd      	mov	sp, r7
 8014f96:	bd80      	pop	{r7, pc}

08014f98 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8014f98:	b580      	push	{r7, lr}
 8014f9a:	b082      	sub	sp, #8
 8014f9c:	af00      	add	r7, sp, #0
 8014f9e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	68da      	ldr	r2, [r3, #12]
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014faa:	b292      	uxth	r2, r2
 8014fac:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014fb2:	1c9a      	adds	r2, r3, #2
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014fbc:	b29b      	uxth	r3, r3
 8014fbe:	3b01      	subs	r3, #1
 8014fc0:	b29a      	uxth	r2, r3
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014fca:	b29b      	uxth	r3, r3
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d10f      	bne.n	8014ff0 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	685a      	ldr	r2, [r3, #4]
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	681b      	ldr	r3, [r3, #0]
 8014fda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014fde:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014fe4:	b29b      	uxth	r3, r3
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d102      	bne.n	8014ff0 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8014fea:	6878      	ldr	r0, [r7, #4]
 8014fec:	f000 f9ee 	bl	80153cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8014ff0:	bf00      	nop
 8014ff2:	3708      	adds	r7, #8
 8014ff4:	46bd      	mov	sp, r7
 8014ff6:	bd80      	pop	{r7, pc}

08014ff8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8014ff8:	b580      	push	{r7, lr}
 8014ffa:	b082      	sub	sp, #8
 8014ffc:	af00      	add	r7, sp, #0
 8014ffe:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015004:	881a      	ldrh	r2, [r3, #0]
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015010:	1c9a      	adds	r2, r3, #2
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801501a:	b29b      	uxth	r3, r3
 801501c:	3b01      	subs	r3, #1
 801501e:	b29a      	uxth	r2, r3
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8015028:	b29b      	uxth	r3, r3
 801502a:	2b00      	cmp	r3, #0
 801502c:	d10f      	bne.n	801504e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	685a      	ldr	r2, [r3, #4]
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801503c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015042:	b29b      	uxth	r3, r3
 8015044:	2b00      	cmp	r3, #0
 8015046:	d102      	bne.n	801504e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8015048:	6878      	ldr	r0, [r7, #4]
 801504a:	f000 f9bf 	bl	80153cc <SPI_CloseRxTx_ISR>
    }
  }
}
 801504e:	bf00      	nop
 8015050:	3708      	adds	r7, #8
 8015052:	46bd      	mov	sp, r7
 8015054:	bd80      	pop	{r7, pc}

08015056 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8015056:	b580      	push	{r7, lr}
 8015058:	b082      	sub	sp, #8
 801505a:	af00      	add	r7, sp, #0
 801505c:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	681b      	ldr	r3, [r3, #0]
 8015062:	f103 020c 	add.w	r2, r3, #12
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801506a:	7812      	ldrb	r2, [r2, #0]
 801506c:	b2d2      	uxtb	r2, r2
 801506e:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015074:	1c5a      	adds	r2, r3, #1
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801507e:	b29b      	uxth	r3, r3
 8015080:	3b01      	subs	r3, #1
 8015082:	b29a      	uxth	r2, r3
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801508c:	b29b      	uxth	r3, r3
 801508e:	2b00      	cmp	r3, #0
 8015090:	d102      	bne.n	8015098 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8015092:	6878      	ldr	r0, [r7, #4]
 8015094:	f000 fa0e 	bl	80154b4 <SPI_CloseRx_ISR>
  }
}
 8015098:	bf00      	nop
 801509a:	3708      	adds	r7, #8
 801509c:	46bd      	mov	sp, r7
 801509e:	bd80      	pop	{r7, pc}

080150a0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80150a0:	b580      	push	{r7, lr}
 80150a2:	b082      	sub	sp, #8
 80150a4:	af00      	add	r7, sp, #0
 80150a6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	68da      	ldr	r2, [r3, #12]
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80150b2:	b292      	uxth	r2, r2
 80150b4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80150ba:	1c9a      	adds	r2, r3, #2
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80150c4:	b29b      	uxth	r3, r3
 80150c6:	3b01      	subs	r3, #1
 80150c8:	b29a      	uxth	r2, r3
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80150d2:	b29b      	uxth	r3, r3
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d102      	bne.n	80150de <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80150d8:	6878      	ldr	r0, [r7, #4]
 80150da:	f000 f9eb 	bl	80154b4 <SPI_CloseRx_ISR>
  }
}
 80150de:	bf00      	nop
 80150e0:	3708      	adds	r7, #8
 80150e2:	46bd      	mov	sp, r7
 80150e4:	bd80      	pop	{r7, pc}

080150e6 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80150e6:	b580      	push	{r7, lr}
 80150e8:	b082      	sub	sp, #8
 80150ea:	af00      	add	r7, sp, #0
 80150ec:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	330c      	adds	r3, #12
 80150f8:	7812      	ldrb	r2, [r2, #0]
 80150fa:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015100:	1c5a      	adds	r2, r3, #1
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801510a:	b29b      	uxth	r3, r3
 801510c:	3b01      	subs	r3, #1
 801510e:	b29a      	uxth	r2, r3
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8015118:	b29b      	uxth	r3, r3
 801511a:	2b00      	cmp	r3, #0
 801511c:	d102      	bne.n	8015124 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 801511e:	6878      	ldr	r0, [r7, #4]
 8015120:	f000 fa07 	bl	8015532 <SPI_CloseTx_ISR>
  }
}
 8015124:	bf00      	nop
 8015126:	3708      	adds	r7, #8
 8015128:	46bd      	mov	sp, r7
 801512a:	bd80      	pop	{r7, pc}

0801512c <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 801512c:	b580      	push	{r7, lr}
 801512e:	b082      	sub	sp, #8
 8015130:	af00      	add	r7, sp, #0
 8015132:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015138:	881a      	ldrh	r2, [r3, #0]
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015144:	1c9a      	adds	r2, r3, #2
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801514e:	b29b      	uxth	r3, r3
 8015150:	3b01      	subs	r3, #1
 8015152:	b29a      	uxth	r2, r3
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801515c:	b29b      	uxth	r3, r3
 801515e:	2b00      	cmp	r3, #0
 8015160:	d102      	bne.n	8015168 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8015162:	6878      	ldr	r0, [r7, #4]
 8015164:	f000 f9e5 	bl	8015532 <SPI_CloseTx_ISR>
  }
}
 8015168:	bf00      	nop
 801516a:	3708      	adds	r7, #8
 801516c:	46bd      	mov	sp, r7
 801516e:	bd80      	pop	{r7, pc}

08015170 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8015170:	b580      	push	{r7, lr}
 8015172:	b088      	sub	sp, #32
 8015174:	af00      	add	r7, sp, #0
 8015176:	60f8      	str	r0, [r7, #12]
 8015178:	60b9      	str	r1, [r7, #8]
 801517a:	603b      	str	r3, [r7, #0]
 801517c:	4613      	mov	r3, r2
 801517e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8015180:	f7f1 fede 	bl	8006f40 <HAL_GetTick>
 8015184:	4602      	mov	r2, r0
 8015186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015188:	1a9b      	subs	r3, r3, r2
 801518a:	683a      	ldr	r2, [r7, #0]
 801518c:	4413      	add	r3, r2
 801518e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8015190:	f7f1 fed6 	bl	8006f40 <HAL_GetTick>
 8015194:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8015196:	4b39      	ldr	r3, [pc, #228]	; (801527c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	015b      	lsls	r3, r3, #5
 801519c:	0d1b      	lsrs	r3, r3, #20
 801519e:	69fa      	ldr	r2, [r7, #28]
 80151a0:	fb02 f303 	mul.w	r3, r2, r3
 80151a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80151a6:	e054      	b.n	8015252 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80151a8:	683b      	ldr	r3, [r7, #0]
 80151aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80151ae:	d050      	beq.n	8015252 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80151b0:	f7f1 fec6 	bl	8006f40 <HAL_GetTick>
 80151b4:	4602      	mov	r2, r0
 80151b6:	69bb      	ldr	r3, [r7, #24]
 80151b8:	1ad3      	subs	r3, r2, r3
 80151ba:	69fa      	ldr	r2, [r7, #28]
 80151bc:	429a      	cmp	r2, r3
 80151be:	d902      	bls.n	80151c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80151c0:	69fb      	ldr	r3, [r7, #28]
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d13d      	bne.n	8015242 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80151c6:	68fb      	ldr	r3, [r7, #12]
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	685a      	ldr	r2, [r3, #4]
 80151cc:	68fb      	ldr	r3, [r7, #12]
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80151d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	685b      	ldr	r3, [r3, #4]
 80151da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80151de:	d111      	bne.n	8015204 <SPI_WaitFlagStateUntilTimeout+0x94>
 80151e0:	68fb      	ldr	r3, [r7, #12]
 80151e2:	689b      	ldr	r3, [r3, #8]
 80151e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80151e8:	d004      	beq.n	80151f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	689b      	ldr	r3, [r3, #8]
 80151ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80151f2:	d107      	bne.n	8015204 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80151f4:	68fb      	ldr	r3, [r7, #12]
 80151f6:	681b      	ldr	r3, [r3, #0]
 80151f8:	681a      	ldr	r2, [r3, #0]
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8015202:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015204:	68fb      	ldr	r3, [r7, #12]
 8015206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015208:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801520c:	d10f      	bne.n	801522e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801520e:	68fb      	ldr	r3, [r7, #12]
 8015210:	681b      	ldr	r3, [r3, #0]
 8015212:	681a      	ldr	r2, [r3, #0]
 8015214:	68fb      	ldr	r3, [r7, #12]
 8015216:	681b      	ldr	r3, [r3, #0]
 8015218:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801521c:	601a      	str	r2, [r3, #0]
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	681a      	ldr	r2, [r3, #0]
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	681b      	ldr	r3, [r3, #0]
 8015228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801522c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801522e:	68fb      	ldr	r3, [r7, #12]
 8015230:	2201      	movs	r2, #1
 8015232:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8015236:	68fb      	ldr	r3, [r7, #12]
 8015238:	2200      	movs	r2, #0
 801523a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 801523e:	2303      	movs	r3, #3
 8015240:	e017      	b.n	8015272 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8015242:	697b      	ldr	r3, [r7, #20]
 8015244:	2b00      	cmp	r3, #0
 8015246:	d101      	bne.n	801524c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8015248:	2300      	movs	r3, #0
 801524a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 801524c:	697b      	ldr	r3, [r7, #20]
 801524e:	3b01      	subs	r3, #1
 8015250:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8015252:	68fb      	ldr	r3, [r7, #12]
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	689a      	ldr	r2, [r3, #8]
 8015258:	68bb      	ldr	r3, [r7, #8]
 801525a:	4013      	ands	r3, r2
 801525c:	68ba      	ldr	r2, [r7, #8]
 801525e:	429a      	cmp	r2, r3
 8015260:	bf0c      	ite	eq
 8015262:	2301      	moveq	r3, #1
 8015264:	2300      	movne	r3, #0
 8015266:	b2db      	uxtb	r3, r3
 8015268:	461a      	mov	r2, r3
 801526a:	79fb      	ldrb	r3, [r7, #7]
 801526c:	429a      	cmp	r2, r3
 801526e:	d19b      	bne.n	80151a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8015270:	2300      	movs	r3, #0
}
 8015272:	4618      	mov	r0, r3
 8015274:	3720      	adds	r7, #32
 8015276:	46bd      	mov	sp, r7
 8015278:	bd80      	pop	{r7, pc}
 801527a:	bf00      	nop
 801527c:	20000058 	.word	0x20000058

08015280 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8015280:	b580      	push	{r7, lr}
 8015282:	b086      	sub	sp, #24
 8015284:	af02      	add	r7, sp, #8
 8015286:	60f8      	str	r0, [r7, #12]
 8015288:	60b9      	str	r1, [r7, #8]
 801528a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	685b      	ldr	r3, [r3, #4]
 8015290:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8015294:	d111      	bne.n	80152ba <SPI_EndRxTransaction+0x3a>
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	689b      	ldr	r3, [r3, #8]
 801529a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801529e:	d004      	beq.n	80152aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	689b      	ldr	r3, [r3, #8]
 80152a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80152a8:	d107      	bne.n	80152ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80152aa:	68fb      	ldr	r3, [r7, #12]
 80152ac:	681b      	ldr	r3, [r3, #0]
 80152ae:	681a      	ldr	r2, [r3, #0]
 80152b0:	68fb      	ldr	r3, [r7, #12]
 80152b2:	681b      	ldr	r3, [r3, #0]
 80152b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80152b8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80152ba:	68fb      	ldr	r3, [r7, #12]
 80152bc:	685b      	ldr	r3, [r3, #4]
 80152be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80152c2:	d12a      	bne.n	801531a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80152c4:	68fb      	ldr	r3, [r7, #12]
 80152c6:	689b      	ldr	r3, [r3, #8]
 80152c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80152cc:	d012      	beq.n	80152f4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	9300      	str	r3, [sp, #0]
 80152d2:	68bb      	ldr	r3, [r7, #8]
 80152d4:	2200      	movs	r2, #0
 80152d6:	2180      	movs	r1, #128	; 0x80
 80152d8:	68f8      	ldr	r0, [r7, #12]
 80152da:	f7ff ff49 	bl	8015170 <SPI_WaitFlagStateUntilTimeout>
 80152de:	4603      	mov	r3, r0
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d02d      	beq.n	8015340 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80152e4:	68fb      	ldr	r3, [r7, #12]
 80152e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80152e8:	f043 0220 	orr.w	r2, r3, #32
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80152f0:	2303      	movs	r3, #3
 80152f2:	e026      	b.n	8015342 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	9300      	str	r3, [sp, #0]
 80152f8:	68bb      	ldr	r3, [r7, #8]
 80152fa:	2200      	movs	r2, #0
 80152fc:	2101      	movs	r1, #1
 80152fe:	68f8      	ldr	r0, [r7, #12]
 8015300:	f7ff ff36 	bl	8015170 <SPI_WaitFlagStateUntilTimeout>
 8015304:	4603      	mov	r3, r0
 8015306:	2b00      	cmp	r3, #0
 8015308:	d01a      	beq.n	8015340 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801530e:	f043 0220 	orr.w	r2, r3, #32
 8015312:	68fb      	ldr	r3, [r7, #12]
 8015314:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8015316:	2303      	movs	r3, #3
 8015318:	e013      	b.n	8015342 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	9300      	str	r3, [sp, #0]
 801531e:	68bb      	ldr	r3, [r7, #8]
 8015320:	2200      	movs	r2, #0
 8015322:	2101      	movs	r1, #1
 8015324:	68f8      	ldr	r0, [r7, #12]
 8015326:	f7ff ff23 	bl	8015170 <SPI_WaitFlagStateUntilTimeout>
 801532a:	4603      	mov	r3, r0
 801532c:	2b00      	cmp	r3, #0
 801532e:	d007      	beq.n	8015340 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015334:	f043 0220 	orr.w	r2, r3, #32
 8015338:	68fb      	ldr	r3, [r7, #12]
 801533a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801533c:	2303      	movs	r3, #3
 801533e:	e000      	b.n	8015342 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8015340:	2300      	movs	r3, #0
}
 8015342:	4618      	mov	r0, r3
 8015344:	3710      	adds	r7, #16
 8015346:	46bd      	mov	sp, r7
 8015348:	bd80      	pop	{r7, pc}

0801534a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801534a:	b580      	push	{r7, lr}
 801534c:	b088      	sub	sp, #32
 801534e:	af02      	add	r7, sp, #8
 8015350:	60f8      	str	r0, [r7, #12]
 8015352:	60b9      	str	r1, [r7, #8]
 8015354:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8015356:	4b1b      	ldr	r3, [pc, #108]	; (80153c4 <SPI_EndRxTxTransaction+0x7a>)
 8015358:	681b      	ldr	r3, [r3, #0]
 801535a:	4a1b      	ldr	r2, [pc, #108]	; (80153c8 <SPI_EndRxTxTransaction+0x7e>)
 801535c:	fba2 2303 	umull	r2, r3, r2, r3
 8015360:	0d5b      	lsrs	r3, r3, #21
 8015362:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015366:	fb02 f303 	mul.w	r3, r2, r3
 801536a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801536c:	68fb      	ldr	r3, [r7, #12]
 801536e:	685b      	ldr	r3, [r3, #4]
 8015370:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8015374:	d112      	bne.n	801539c <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	9300      	str	r3, [sp, #0]
 801537a:	68bb      	ldr	r3, [r7, #8]
 801537c:	2200      	movs	r2, #0
 801537e:	2180      	movs	r1, #128	; 0x80
 8015380:	68f8      	ldr	r0, [r7, #12]
 8015382:	f7ff fef5 	bl	8015170 <SPI_WaitFlagStateUntilTimeout>
 8015386:	4603      	mov	r3, r0
 8015388:	2b00      	cmp	r3, #0
 801538a:	d016      	beq.n	80153ba <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015390:	f043 0220 	orr.w	r2, r3, #32
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8015398:	2303      	movs	r3, #3
 801539a:	e00f      	b.n	80153bc <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 801539c:	697b      	ldr	r3, [r7, #20]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d00a      	beq.n	80153b8 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80153a2:	697b      	ldr	r3, [r7, #20]
 80153a4:	3b01      	subs	r3, #1
 80153a6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80153a8:	68fb      	ldr	r3, [r7, #12]
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	689b      	ldr	r3, [r3, #8]
 80153ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80153b2:	2b80      	cmp	r3, #128	; 0x80
 80153b4:	d0f2      	beq.n	801539c <SPI_EndRxTxTransaction+0x52>
 80153b6:	e000      	b.n	80153ba <SPI_EndRxTxTransaction+0x70>
        break;
 80153b8:	bf00      	nop
  }

  return HAL_OK;
 80153ba:	2300      	movs	r3, #0
}
 80153bc:	4618      	mov	r0, r3
 80153be:	3718      	adds	r7, #24
 80153c0:	46bd      	mov	sp, r7
 80153c2:	bd80      	pop	{r7, pc}
 80153c4:	20000058 	.word	0x20000058
 80153c8:	165e9f81 	.word	0x165e9f81

080153cc <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80153cc:	b580      	push	{r7, lr}
 80153ce:	b086      	sub	sp, #24
 80153d0:	af00      	add	r7, sp, #0
 80153d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80153d4:	4b35      	ldr	r3, [pc, #212]	; (80154ac <SPI_CloseRxTx_ISR+0xe0>)
 80153d6:	681b      	ldr	r3, [r3, #0]
 80153d8:	4a35      	ldr	r2, [pc, #212]	; (80154b0 <SPI_CloseRxTx_ISR+0xe4>)
 80153da:	fba2 2303 	umull	r2, r3, r2, r3
 80153de:	0a5b      	lsrs	r3, r3, #9
 80153e0:	2264      	movs	r2, #100	; 0x64
 80153e2:	fb02 f303 	mul.w	r3, r2, r3
 80153e6:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80153e8:	f7f1 fdaa 	bl	8006f40 <HAL_GetTick>
 80153ec:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	685a      	ldr	r2, [r3, #4]
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	f022 0220 	bic.w	r2, r2, #32
 80153fc:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80153fe:	693b      	ldr	r3, [r7, #16]
 8015400:	2b00      	cmp	r3, #0
 8015402:	d106      	bne.n	8015412 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015408:	f043 0220 	orr.w	r2, r3, #32
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8015410:	e009      	b.n	8015426 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8015412:	693b      	ldr	r3, [r7, #16]
 8015414:	3b01      	subs	r3, #1
 8015416:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	681b      	ldr	r3, [r3, #0]
 801541c:	689b      	ldr	r3, [r3, #8]
 801541e:	f003 0302 	and.w	r3, r3, #2
 8015422:	2b00      	cmp	r3, #0
 8015424:	d0eb      	beq.n	80153fe <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8015426:	697a      	ldr	r2, [r7, #20]
 8015428:	2164      	movs	r1, #100	; 0x64
 801542a:	6878      	ldr	r0, [r7, #4]
 801542c:	f7ff ff8d 	bl	801534a <SPI_EndRxTxTransaction>
 8015430:	4603      	mov	r3, r0
 8015432:	2b00      	cmp	r3, #0
 8015434:	d005      	beq.n	8015442 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801543a:	f043 0220 	orr.w	r2, r3, #32
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	689b      	ldr	r3, [r3, #8]
 8015446:	2b00      	cmp	r3, #0
 8015448:	d10a      	bne.n	8015460 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801544a:	2300      	movs	r3, #0
 801544c:	60fb      	str	r3, [r7, #12]
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	68db      	ldr	r3, [r3, #12]
 8015454:	60fb      	str	r3, [r7, #12]
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	681b      	ldr	r3, [r3, #0]
 801545a:	689b      	ldr	r3, [r3, #8]
 801545c:	60fb      	str	r3, [r7, #12]
 801545e:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015464:	2b00      	cmp	r3, #0
 8015466:	d115      	bne.n	8015494 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801546e:	b2db      	uxtb	r3, r3
 8015470:	2b04      	cmp	r3, #4
 8015472:	d107      	bne.n	8015484 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	2201      	movs	r2, #1
 8015478:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 801547c:	6878      	ldr	r0, [r7, #4]
 801547e:	f7ff fab1 	bl	80149e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8015482:	e00e      	b.n	80154a2 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	2201      	movs	r2, #1
 8015488:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 801548c:	6878      	ldr	r0, [r7, #4]
 801548e:	f7ff fab3 	bl	80149f8 <HAL_SPI_TxRxCpltCallback>
}
 8015492:	e006      	b.n	80154a2 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	2201      	movs	r2, #1
 8015498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 801549c:	6878      	ldr	r0, [r7, #4]
 801549e:	f7ff fad3 	bl	8014a48 <HAL_SPI_ErrorCallback>
}
 80154a2:	bf00      	nop
 80154a4:	3718      	adds	r7, #24
 80154a6:	46bd      	mov	sp, r7
 80154a8:	bd80      	pop	{r7, pc}
 80154aa:	bf00      	nop
 80154ac:	20000058 	.word	0x20000058
 80154b0:	057619f1 	.word	0x057619f1

080154b4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80154b4:	b580      	push	{r7, lr}
 80154b6:	b084      	sub	sp, #16
 80154b8:	af00      	add	r7, sp, #0
 80154ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	685a      	ldr	r2, [r3, #4]
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80154ca:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80154cc:	f7f1 fd38 	bl	8006f40 <HAL_GetTick>
 80154d0:	4603      	mov	r3, r0
 80154d2:	461a      	mov	r2, r3
 80154d4:	2164      	movs	r1, #100	; 0x64
 80154d6:	6878      	ldr	r0, [r7, #4]
 80154d8:	f7ff fed2 	bl	8015280 <SPI_EndRxTransaction>
 80154dc:	4603      	mov	r3, r0
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d005      	beq.n	80154ee <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80154e6:	f043 0220 	orr.w	r2, r3, #32
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	689b      	ldr	r3, [r3, #8]
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d10a      	bne.n	801550c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80154f6:	2300      	movs	r3, #0
 80154f8:	60fb      	str	r3, [r7, #12]
 80154fa:	687b      	ldr	r3, [r7, #4]
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	68db      	ldr	r3, [r3, #12]
 8015500:	60fb      	str	r3, [r7, #12]
 8015502:	687b      	ldr	r3, [r7, #4]
 8015504:	681b      	ldr	r3, [r3, #0]
 8015506:	689b      	ldr	r3, [r3, #8]
 8015508:	60fb      	str	r3, [r7, #12]
 801550a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 801550c:	687b      	ldr	r3, [r7, #4]
 801550e:	2201      	movs	r2, #1
 8015510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015518:	2b00      	cmp	r3, #0
 801551a:	d103      	bne.n	8015524 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 801551c:	6878      	ldr	r0, [r7, #4]
 801551e:	f7ff fa61 	bl	80149e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8015522:	e002      	b.n	801552a <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8015524:	6878      	ldr	r0, [r7, #4]
 8015526:	f7ff fa8f 	bl	8014a48 <HAL_SPI_ErrorCallback>
}
 801552a:	bf00      	nop
 801552c:	3710      	adds	r7, #16
 801552e:	46bd      	mov	sp, r7
 8015530:	bd80      	pop	{r7, pc}

08015532 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8015532:	b580      	push	{r7, lr}
 8015534:	b086      	sub	sp, #24
 8015536:	af00      	add	r7, sp, #0
 8015538:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 801553a:	4b2c      	ldr	r3, [pc, #176]	; (80155ec <SPI_CloseTx_ISR+0xba>)
 801553c:	681b      	ldr	r3, [r3, #0]
 801553e:	4a2c      	ldr	r2, [pc, #176]	; (80155f0 <SPI_CloseTx_ISR+0xbe>)
 8015540:	fba2 2303 	umull	r2, r3, r2, r3
 8015544:	0a5b      	lsrs	r3, r3, #9
 8015546:	2264      	movs	r2, #100	; 0x64
 8015548:	fb02 f303 	mul.w	r3, r2, r3
 801554c:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801554e:	f7f1 fcf7 	bl	8006f40 <HAL_GetTick>
 8015552:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8015554:	693b      	ldr	r3, [r7, #16]
 8015556:	2b00      	cmp	r3, #0
 8015558:	d106      	bne.n	8015568 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801555e:	f043 0220 	orr.w	r2, r3, #32
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8015566:	e009      	b.n	801557c <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8015568:	693b      	ldr	r3, [r7, #16]
 801556a:	3b01      	subs	r3, #1
 801556c:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	681b      	ldr	r3, [r3, #0]
 8015572:	689b      	ldr	r3, [r3, #8]
 8015574:	f003 0302 	and.w	r3, r3, #2
 8015578:	2b00      	cmp	r3, #0
 801557a:	d0eb      	beq.n	8015554 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	681b      	ldr	r3, [r3, #0]
 8015580:	685a      	ldr	r2, [r3, #4]
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 801558a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801558c:	697a      	ldr	r2, [r7, #20]
 801558e:	2164      	movs	r1, #100	; 0x64
 8015590:	6878      	ldr	r0, [r7, #4]
 8015592:	f7ff feda 	bl	801534a <SPI_EndRxTxTransaction>
 8015596:	4603      	mov	r3, r0
 8015598:	2b00      	cmp	r3, #0
 801559a:	d005      	beq.n	80155a8 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80155a0:	f043 0220 	orr.w	r2, r3, #32
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80155a8:	687b      	ldr	r3, [r7, #4]
 80155aa:	689b      	ldr	r3, [r3, #8]
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d10a      	bne.n	80155c6 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80155b0:	2300      	movs	r3, #0
 80155b2:	60fb      	str	r3, [r7, #12]
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	68db      	ldr	r3, [r3, #12]
 80155ba:	60fb      	str	r3, [r7, #12]
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	681b      	ldr	r3, [r3, #0]
 80155c0:	689b      	ldr	r3, [r3, #8]
 80155c2:	60fb      	str	r3, [r7, #12]
 80155c4:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	2201      	movs	r2, #1
 80155ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d003      	beq.n	80155de <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80155d6:	6878      	ldr	r0, [r7, #4]
 80155d8:	f7ff fa36 	bl	8014a48 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80155dc:	e002      	b.n	80155e4 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 80155de:	6878      	ldr	r0, [r7, #4]
 80155e0:	f7ff f9f6 	bl	80149d0 <HAL_SPI_TxCpltCallback>
}
 80155e4:	bf00      	nop
 80155e6:	3718      	adds	r7, #24
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd80      	pop	{r7, pc}
 80155ec:	20000058 	.word	0x20000058
 80155f0:	057619f1 	.word	0x057619f1

080155f4 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80155f4:	b480      	push	{r7}
 80155f6:	b085      	sub	sp, #20
 80155f8:	af00      	add	r7, sp, #0
 80155fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 80155fc:	2300      	movs	r3, #0
 80155fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8015600:	4b1e      	ldr	r3, [pc, #120]	; (801567c <SPI_AbortRx_ISR+0x88>)
 8015602:	681b      	ldr	r3, [r3, #0]
 8015604:	4a1e      	ldr	r2, [pc, #120]	; (8015680 <SPI_AbortRx_ISR+0x8c>)
 8015606:	fba2 2303 	umull	r2, r3, r2, r3
 801560a:	0a5b      	lsrs	r3, r3, #9
 801560c:	2264      	movs	r2, #100	; 0x64
 801560e:	fb02 f303 	mul.w	r3, r2, r3
 8015612:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8015614:	68bb      	ldr	r3, [r7, #8]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d106      	bne.n	8015628 <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801561e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8015626:	e009      	b.n	801563c <SPI_AbortRx_ISR+0x48>
    }
    count--;
 8015628:	68bb      	ldr	r3, [r7, #8]
 801562a:	3b01      	subs	r3, #1
 801562c:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 801562e:	687b      	ldr	r3, [r7, #4]
 8015630:	681b      	ldr	r3, [r3, #0]
 8015632:	689b      	ldr	r3, [r3, #8]
 8015634:	f003 0302 	and.w	r3, r3, #2
 8015638:	2b00      	cmp	r3, #0
 801563a:	d0eb      	beq.n	8015614 <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	681a      	ldr	r2, [r3, #0]
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	681b      	ldr	r3, [r3, #0]
 8015646:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801564a:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	681b      	ldr	r3, [r3, #0]
 8015650:	685a      	ldr	r2, [r3, #4]
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	681b      	ldr	r3, [r3, #0]
 8015656:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801565a:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	68db      	ldr	r3, [r3, #12]
 8015662:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8015664:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	2207      	movs	r2, #7
 801566a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 801566e:	bf00      	nop
 8015670:	3714      	adds	r7, #20
 8015672:	46bd      	mov	sp, r7
 8015674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015678:	4770      	bx	lr
 801567a:	bf00      	nop
 801567c:	20000058 	.word	0x20000058
 8015680:	057619f1 	.word	0x057619f1

08015684 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8015684:	b480      	push	{r7}
 8015686:	b083      	sub	sp, #12
 8015688:	af00      	add	r7, sp, #0
 801568a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	681b      	ldr	r3, [r3, #0]
 8015690:	685a      	ldr	r2, [r3, #4]
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	681b      	ldr	r3, [r3, #0]
 8015696:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801569a:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	681b      	ldr	r3, [r3, #0]
 80156a0:	681a      	ldr	r2, [r3, #0]
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80156aa:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	2207      	movs	r2, #7
 80156b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 80156b4:	bf00      	nop
 80156b6:	370c      	adds	r7, #12
 80156b8:	46bd      	mov	sp, r7
 80156ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156be:	4770      	bx	lr

080156c0 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80156c0:	b580      	push	{r7, lr}
 80156c2:	b084      	sub	sp, #16
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	60f8      	str	r0, [r7, #12]
 80156c8:	60b9      	str	r1, [r7, #8]
 80156ca:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80156cc:	68fb      	ldr	r3, [r7, #12]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d101      	bne.n	80156d6 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80156d2:	2301      	movs	r3, #1
 80156d4:	e034      	b.n	8015740 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80156dc:	b2db      	uxtb	r3, r3
 80156de:	2b00      	cmp	r3, #0
 80156e0:	d106      	bne.n	80156f0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80156e2:	68fb      	ldr	r3, [r7, #12]
 80156e4:	2200      	movs	r2, #0
 80156e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80156ea:	68f8      	ldr	r0, [r7, #12]
 80156ec:	f7f0 fa42 	bl	8005b74 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	681a      	ldr	r2, [r3, #0]
 80156f4:	68fb      	ldr	r3, [r7, #12]
 80156f6:	3308      	adds	r3, #8
 80156f8:	4619      	mov	r1, r3
 80156fa:	4610      	mov	r0, r2
 80156fc:	f003 f9a0 	bl	8018a40 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	6818      	ldr	r0, [r3, #0]
 8015704:	68fb      	ldr	r3, [r7, #12]
 8015706:	689b      	ldr	r3, [r3, #8]
 8015708:	461a      	mov	r2, r3
 801570a:	68b9      	ldr	r1, [r7, #8]
 801570c:	f003 fa1e 	bl	8018b4c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8015710:	68fb      	ldr	r3, [r7, #12]
 8015712:	6858      	ldr	r0, [r3, #4]
 8015714:	68fb      	ldr	r3, [r7, #12]
 8015716:	689a      	ldr	r2, [r3, #8]
 8015718:	68fb      	ldr	r3, [r7, #12]
 801571a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801571c:	6879      	ldr	r1, [r7, #4]
 801571e:	f003 fa52 	bl	8018bc6 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8015722:	68fb      	ldr	r3, [r7, #12]
 8015724:	681b      	ldr	r3, [r3, #0]
 8015726:	68fa      	ldr	r2, [r7, #12]
 8015728:	6892      	ldr	r2, [r2, #8]
 801572a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801572e:	68fb      	ldr	r3, [r7, #12]
 8015730:	681b      	ldr	r3, [r3, #0]
 8015732:	68fa      	ldr	r2, [r7, #12]
 8015734:	6892      	ldr	r2, [r2, #8]
 8015736:	f041 0101 	orr.w	r1, r1, #1
 801573a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 801573e:	2300      	movs	r3, #0
}
 8015740:	4618      	mov	r0, r3
 8015742:	3710      	adds	r7, #16
 8015744:	46bd      	mov	sp, r7
 8015746:	bd80      	pop	{r7, pc}

08015748 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{ 
 8015748:	b580      	push	{r7, lr}
 801574a:	b082      	sub	sp, #8
 801574c:	af00      	add	r7, sp, #0
 801574e:	6078      	str	r0, [r7, #4]

  /* DeInit the low level hardware */
  hsram->MspDeInitCallback(hsram);
#else
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8015750:	6878      	ldr	r0, [r7, #4]
 8015752:	f7f0 fa3d 	bl	8005bd0 <HAL_SRAM_MspDeInit>
#endif

  /* Configure the SRAM registers with their reset values */
  FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 8015756:	687b      	ldr	r3, [r7, #4]
 8015758:	6818      	ldr	r0, [r3, #0]
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	6859      	ldr	r1, [r3, #4]
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	689b      	ldr	r3, [r3, #8]
 8015762:	461a      	mov	r2, r3
 8015764:	f003 f9be 	bl	8018ae4 <FSMC_NORSRAM_DeInit>

  hsram->State = HAL_SRAM_STATE_RESET;
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	2200      	movs	r2, #0
 801576c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	2200      	movs	r2, #0
 8015774:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8015778:	2300      	movs	r3, #0
}
 801577a:	4618      	mov	r0, r3
 801577c:	3708      	adds	r7, #8
 801577e:	46bd      	mov	sp, r7
 8015780:	bd80      	pop	{r7, pc}

08015782 <HAL_SRAM_DMA_XferCpltCallback>:
  * @param  hdma pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
{
 8015782:	b480      	push	{r7}
 8015784:	b083      	sub	sp, #12
 8015786:	af00      	add	r7, sp, #0
 8015788:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdma);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_DMA_XferCpltCallback could be implemented in the user file
   */ 
}
 801578a:	bf00      	nop
 801578c:	370c      	adds	r7, #12
 801578e:	46bd      	mov	sp, r7
 8015790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015794:	4770      	bx	lr

08015796 <HAL_SRAM_DMA_XferErrorCallback>:
  * @param  hdma pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
{
 8015796:	b480      	push	{r7}
 8015798:	b083      	sub	sp, #12
 801579a:	af00      	add	r7, sp, #0
 801579c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdma);
    /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_DMA_XferErrorCallback could be implemented in the user file
   */ 
}
 801579e:	bf00      	nop
 80157a0:	370c      	adds	r7, #12
 80157a2:	46bd      	mov	sp, r7
 80157a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157a8:	4770      	bx	lr

080157aa <HAL_SRAM_Read_8b>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
{
 80157aa:	b480      	push	{r7}
 80157ac:	b087      	sub	sp, #28
 80157ae:	af00      	add	r7, sp, #0
 80157b0:	60f8      	str	r0, [r7, #12]
 80157b2:	60b9      	str	r1, [r7, #8]
 80157b4:	607a      	str	r2, [r7, #4]
 80157b6:	603b      	str	r3, [r7, #0]
  __IO uint8_t * pSramAddress = (uint8_t *)pAddress;
 80157b8:	68bb      	ldr	r3, [r7, #8]
 80157ba:	617b      	str	r3, [r7, #20]
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80157c2:	2b01      	cmp	r3, #1
 80157c4:	d101      	bne.n	80157ca <HAL_SRAM_Read_8b+0x20>
 80157c6:	2302      	movs	r3, #2
 80157c8:	e022      	b.n	8015810 <HAL_SRAM_Read_8b+0x66>
 80157ca:	68fb      	ldr	r3, [r7, #12]
 80157cc:	2201      	movs	r2, #1
 80157ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;  
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	2202      	movs	r2, #2
 80157d6:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Read data from memory */
  for(; BufferSize != 0U; BufferSize--)
 80157da:	e00d      	b.n	80157f8 <HAL_SRAM_Read_8b+0x4e>
  {
    *pDstBuffer = *(__IO uint8_t *)pSramAddress;
 80157dc:	697b      	ldr	r3, [r7, #20]
 80157de:	781b      	ldrb	r3, [r3, #0]
 80157e0:	b2da      	uxtb	r2, r3
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	701a      	strb	r2, [r3, #0]
    pDstBuffer++;
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	3301      	adds	r3, #1
 80157ea:	607b      	str	r3, [r7, #4]
    pSramAddress++;
 80157ec:	697b      	ldr	r3, [r7, #20]
 80157ee:	3301      	adds	r3, #1
 80157f0:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 80157f2:	683b      	ldr	r3, [r7, #0]
 80157f4:	3b01      	subs	r3, #1
 80157f6:	603b      	str	r3, [r7, #0]
 80157f8:	683b      	ldr	r3, [r7, #0]
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d1ee      	bne.n	80157dc <HAL_SRAM_Read_8b+0x32>
  }
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;    
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	2201      	movs	r2, #1
 8015802:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	2200      	movs	r2, #0
 801580a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;   
 801580e:	2300      	movs	r3, #0
}
 8015810:	4618      	mov	r0, r3
 8015812:	371c      	adds	r7, #28
 8015814:	46bd      	mov	sp, r7
 8015816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801581a:	4770      	bx	lr

0801581c <HAL_SRAM_Write_8b>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)
{
 801581c:	b480      	push	{r7}
 801581e:	b087      	sub	sp, #28
 8015820:	af00      	add	r7, sp, #0
 8015822:	60f8      	str	r0, [r7, #12]
 8015824:	60b9      	str	r1, [r7, #8]
 8015826:	607a      	str	r2, [r7, #4]
 8015828:	603b      	str	r3, [r7, #0]
  __IO uint8_t * pSramAddress = (uint8_t *)pAddress;
 801582a:	68bb      	ldr	r3, [r7, #8]
 801582c:	617b      	str	r3, [r7, #20]
  
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 801582e:	68fb      	ldr	r3, [r7, #12]
 8015830:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015834:	b2db      	uxtb	r3, r3
 8015836:	2b04      	cmp	r3, #4
 8015838:	d101      	bne.n	801583e <HAL_SRAM_Write_8b+0x22>
  {
    return  HAL_ERROR; 
 801583a:	2301      	movs	r3, #1
 801583c:	e028      	b.n	8015890 <HAL_SRAM_Write_8b+0x74>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015844:	2b01      	cmp	r3, #1
 8015846:	d101      	bne.n	801584c <HAL_SRAM_Write_8b+0x30>
 8015848:	2302      	movs	r3, #2
 801584a:	e021      	b.n	8015890 <HAL_SRAM_Write_8b+0x74>
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	2201      	movs	r2, #1
 8015850:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	2202      	movs	r2, #2
 8015858:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 801585c:	e00c      	b.n	8015878 <HAL_SRAM_Write_8b+0x5c>
  {
    *(__IO uint8_t *)pSramAddress = *pSrcBuffer; 
 801585e:	687b      	ldr	r3, [r7, #4]
 8015860:	781a      	ldrb	r2, [r3, #0]
 8015862:	697b      	ldr	r3, [r7, #20]
 8015864:	701a      	strb	r2, [r3, #0]
    pSrcBuffer++;
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	3301      	adds	r3, #1
 801586a:	607b      	str	r3, [r7, #4]
    pSramAddress++;    
 801586c:	697b      	ldr	r3, [r7, #20]
 801586e:	3301      	adds	r3, #1
 8015870:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 8015872:	683b      	ldr	r3, [r7, #0]
 8015874:	3b01      	subs	r3, #1
 8015876:	603b      	str	r3, [r7, #0]
 8015878:	683b      	ldr	r3, [r7, #0]
 801587a:	2b00      	cmp	r3, #0
 801587c:	d1ef      	bne.n	801585e <HAL_SRAM_Write_8b+0x42>
  }    

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	2201      	movs	r2, #1
 8015882:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	2200      	movs	r2, #0
 801588a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;   
 801588e:	2300      	movs	r3, #0
}
 8015890:	4618      	mov	r0, r3
 8015892:	371c      	adds	r7, #28
 8015894:	46bd      	mov	sp, r7
 8015896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801589a:	4770      	bx	lr

0801589c <HAL_SRAM_Read_16b>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
{
 801589c:	b480      	push	{r7}
 801589e:	b087      	sub	sp, #28
 80158a0:	af00      	add	r7, sp, #0
 80158a2:	60f8      	str	r0, [r7, #12]
 80158a4:	60b9      	str	r1, [r7, #8]
 80158a6:	607a      	str	r2, [r7, #4]
 80158a8:	603b      	str	r3, [r7, #0]
  __IO uint16_t * pSramAddress = (uint16_t *)pAddress;
 80158aa:	68bb      	ldr	r3, [r7, #8]
 80158ac:	617b      	str	r3, [r7, #20]
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 80158ae:	68fb      	ldr	r3, [r7, #12]
 80158b0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80158b4:	2b01      	cmp	r3, #1
 80158b6:	d101      	bne.n	80158bc <HAL_SRAM_Read_16b+0x20>
 80158b8:	2302      	movs	r3, #2
 80158ba:	e022      	b.n	8015902 <HAL_SRAM_Read_16b+0x66>
 80158bc:	68fb      	ldr	r3, [r7, #12]
 80158be:	2201      	movs	r2, #1
 80158c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;  
 80158c4:	68fb      	ldr	r3, [r7, #12]
 80158c6:	2202      	movs	r2, #2
 80158c8:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Read data from memory */
  for(; BufferSize != 0U; BufferSize--)
 80158cc:	e00d      	b.n	80158ea <HAL_SRAM_Read_16b+0x4e>
  {
    *pDstBuffer = *(__IO uint16_t *)pSramAddress;
 80158ce:	697b      	ldr	r3, [r7, #20]
 80158d0:	881b      	ldrh	r3, [r3, #0]
 80158d2:	b29a      	uxth	r2, r3
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	801a      	strh	r2, [r3, #0]
    pDstBuffer++;
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	3302      	adds	r3, #2
 80158dc:	607b      	str	r3, [r7, #4]
    pSramAddress++;
 80158de:	697b      	ldr	r3, [r7, #20]
 80158e0:	3302      	adds	r3, #2
 80158e2:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 80158e4:	683b      	ldr	r3, [r7, #0]
 80158e6:	3b01      	subs	r3, #1
 80158e8:	603b      	str	r3, [r7, #0]
 80158ea:	683b      	ldr	r3, [r7, #0]
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d1ee      	bne.n	80158ce <HAL_SRAM_Read_16b+0x32>
  }
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;    
 80158f0:	68fb      	ldr	r3, [r7, #12]
 80158f2:	2201      	movs	r2, #1
 80158f4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	2200      	movs	r2, #0
 80158fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;  
 8015900:	2300      	movs	r3, #0
}
 8015902:	4618      	mov	r0, r3
 8015904:	371c      	adds	r7, #28
 8015906:	46bd      	mov	sp, r7
 8015908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801590c:	4770      	bx	lr

0801590e <HAL_SRAM_Write_16b>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)
{
 801590e:	b480      	push	{r7}
 8015910:	b087      	sub	sp, #28
 8015912:	af00      	add	r7, sp, #0
 8015914:	60f8      	str	r0, [r7, #12]
 8015916:	60b9      	str	r1, [r7, #8]
 8015918:	607a      	str	r2, [r7, #4]
 801591a:	603b      	str	r3, [r7, #0]
  __IO uint16_t * pSramAddress = (uint16_t *)pAddress; 
 801591c:	68bb      	ldr	r3, [r7, #8]
 801591e:	617b      	str	r3, [r7, #20]
  
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 8015920:	68fb      	ldr	r3, [r7, #12]
 8015922:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015926:	b2db      	uxtb	r3, r3
 8015928:	2b04      	cmp	r3, #4
 801592a:	d101      	bne.n	8015930 <HAL_SRAM_Write_16b+0x22>
  {
    return  HAL_ERROR; 
 801592c:	2301      	movs	r3, #1
 801592e:	e028      	b.n	8015982 <HAL_SRAM_Write_16b+0x74>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8015930:	68fb      	ldr	r3, [r7, #12]
 8015932:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015936:	2b01      	cmp	r3, #1
 8015938:	d101      	bne.n	801593e <HAL_SRAM_Write_16b+0x30>
 801593a:	2302      	movs	r3, #2
 801593c:	e021      	b.n	8015982 <HAL_SRAM_Write_16b+0x74>
 801593e:	68fb      	ldr	r3, [r7, #12]
 8015940:	2201      	movs	r2, #1
 8015942:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8015946:	68fb      	ldr	r3, [r7, #12]
 8015948:	2202      	movs	r2, #2
 801594a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 801594e:	e00c      	b.n	801596a <HAL_SRAM_Write_16b+0x5c>
  {
    *(__IO uint16_t *)pSramAddress = *pSrcBuffer; 
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	881a      	ldrh	r2, [r3, #0]
 8015954:	697b      	ldr	r3, [r7, #20]
 8015956:	801a      	strh	r2, [r3, #0]
    pSrcBuffer++;
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	3302      	adds	r3, #2
 801595c:	607b      	str	r3, [r7, #4]
    pSramAddress++;    
 801595e:	697b      	ldr	r3, [r7, #20]
 8015960:	3302      	adds	r3, #2
 8015962:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 8015964:	683b      	ldr	r3, [r7, #0]
 8015966:	3b01      	subs	r3, #1
 8015968:	603b      	str	r3, [r7, #0]
 801596a:	683b      	ldr	r3, [r7, #0]
 801596c:	2b00      	cmp	r3, #0
 801596e:	d1ef      	bne.n	8015950 <HAL_SRAM_Write_16b+0x42>
  }    

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 8015970:	68fb      	ldr	r3, [r7, #12]
 8015972:	2201      	movs	r2, #1
 8015974:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);
 8015978:	68fb      	ldr	r3, [r7, #12]
 801597a:	2200      	movs	r2, #0
 801597c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;  
 8015980:	2300      	movs	r3, #0
}
 8015982:	4618      	mov	r0, r3
 8015984:	371c      	adds	r7, #28
 8015986:	46bd      	mov	sp, r7
 8015988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801598c:	4770      	bx	lr

0801598e <HAL_SRAM_Read_32b>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
 801598e:	b480      	push	{r7}
 8015990:	b085      	sub	sp, #20
 8015992:	af00      	add	r7, sp, #0
 8015994:	60f8      	str	r0, [r7, #12]
 8015996:	60b9      	str	r1, [r7, #8]
 8015998:	607a      	str	r2, [r7, #4]
 801599a:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hsram);
 801599c:	68fb      	ldr	r3, [r7, #12]
 801599e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80159a2:	2b01      	cmp	r3, #1
 80159a4:	d101      	bne.n	80159aa <HAL_SRAM_Read_32b+0x1c>
 80159a6:	2302      	movs	r3, #2
 80159a8:	e021      	b.n	80159ee <HAL_SRAM_Read_32b+0x60>
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	2201      	movs	r2, #1
 80159ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;  
 80159b2:	68fb      	ldr	r3, [r7, #12]
 80159b4:	2202      	movs	r2, #2
 80159b6:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Read data from memory */
  for(; BufferSize != 0U; BufferSize--)
 80159ba:	e00c      	b.n	80159d6 <HAL_SRAM_Read_32b+0x48>
  {
    *pDstBuffer = *(__IO uint32_t *)pAddress;
 80159bc:	68bb      	ldr	r3, [r7, #8]
 80159be:	681a      	ldr	r2, [r3, #0]
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	601a      	str	r2, [r3, #0]
    pDstBuffer++;
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	3304      	adds	r3, #4
 80159c8:	607b      	str	r3, [r7, #4]
    pAddress++;
 80159ca:	68bb      	ldr	r3, [r7, #8]
 80159cc:	3304      	adds	r3, #4
 80159ce:	60bb      	str	r3, [r7, #8]
  for(; BufferSize != 0U; BufferSize--)
 80159d0:	683b      	ldr	r3, [r7, #0]
 80159d2:	3b01      	subs	r3, #1
 80159d4:	603b      	str	r3, [r7, #0]
 80159d6:	683b      	ldr	r3, [r7, #0]
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d1ef      	bne.n	80159bc <HAL_SRAM_Read_32b+0x2e>
  }
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;    
 80159dc:	68fb      	ldr	r3, [r7, #12]
 80159de:	2201      	movs	r2, #1
 80159e0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 80159e4:	68fb      	ldr	r3, [r7, #12]
 80159e6:	2200      	movs	r2, #0
 80159e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;  
 80159ec:	2300      	movs	r3, #0
}
 80159ee:	4618      	mov	r0, r3
 80159f0:	3714      	adds	r7, #20
 80159f2:	46bd      	mov	sp, r7
 80159f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159f8:	4770      	bx	lr

080159fa <HAL_SRAM_Write_32b>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
 80159fa:	b480      	push	{r7}
 80159fc:	b085      	sub	sp, #20
 80159fe:	af00      	add	r7, sp, #0
 8015a00:	60f8      	str	r0, [r7, #12]
 8015a02:	60b9      	str	r1, [r7, #8]
 8015a04:	607a      	str	r2, [r7, #4]
 8015a06:	603b      	str	r3, [r7, #0]
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 8015a08:	68fb      	ldr	r3, [r7, #12]
 8015a0a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015a0e:	b2db      	uxtb	r3, r3
 8015a10:	2b04      	cmp	r3, #4
 8015a12:	d101      	bne.n	8015a18 <HAL_SRAM_Write_32b+0x1e>
  {
    return  HAL_ERROR; 
 8015a14:	2301      	movs	r3, #1
 8015a16:	e028      	b.n	8015a6a <HAL_SRAM_Write_32b+0x70>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8015a18:	68fb      	ldr	r3, [r7, #12]
 8015a1a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015a1e:	2b01      	cmp	r3, #1
 8015a20:	d101      	bne.n	8015a26 <HAL_SRAM_Write_32b+0x2c>
 8015a22:	2302      	movs	r3, #2
 8015a24:	e021      	b.n	8015a6a <HAL_SRAM_Write_32b+0x70>
 8015a26:	68fb      	ldr	r3, [r7, #12]
 8015a28:	2201      	movs	r2, #1
 8015a2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8015a2e:	68fb      	ldr	r3, [r7, #12]
 8015a30:	2202      	movs	r2, #2
 8015a32:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8015a36:	e00c      	b.n	8015a52 <HAL_SRAM_Write_32b+0x58>
  {
    *(__IO uint32_t *)pAddress = *pSrcBuffer; 
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	681a      	ldr	r2, [r3, #0]
 8015a3c:	68bb      	ldr	r3, [r7, #8]
 8015a3e:	601a      	str	r2, [r3, #0]
    pSrcBuffer++;
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	3304      	adds	r3, #4
 8015a44:	607b      	str	r3, [r7, #4]
    pAddress++;    
 8015a46:	68bb      	ldr	r3, [r7, #8]
 8015a48:	3304      	adds	r3, #4
 8015a4a:	60bb      	str	r3, [r7, #8]
  for(; BufferSize != 0U; BufferSize--)
 8015a4c:	683b      	ldr	r3, [r7, #0]
 8015a4e:	3b01      	subs	r3, #1
 8015a50:	603b      	str	r3, [r7, #0]
 8015a52:	683b      	ldr	r3, [r7, #0]
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d1ef      	bne.n	8015a38 <HAL_SRAM_Write_32b+0x3e>
  }    

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 8015a58:	68fb      	ldr	r3, [r7, #12]
 8015a5a:	2201      	movs	r2, #1
 8015a5c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	2200      	movs	r2, #0
 8015a64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;   
 8015a68:	2300      	movs	r3, #0
}
 8015a6a:	4618      	mov	r0, r3
 8015a6c:	3714      	adds	r7, #20
 8015a6e:	46bd      	mov	sp, r7
 8015a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a74:	4770      	bx	lr

08015a76 <HAL_SRAM_Read_DMA>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
 8015a76:	b580      	push	{r7, lr}
 8015a78:	b084      	sub	sp, #16
 8015a7a:	af00      	add	r7, sp, #0
 8015a7c:	60f8      	str	r0, [r7, #12]
 8015a7e:	60b9      	str	r1, [r7, #8]
 8015a80:	607a      	str	r2, [r7, #4]
 8015a82:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hsram);  
 8015a84:	68fb      	ldr	r3, [r7, #12]
 8015a86:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015a8a:	2b01      	cmp	r3, #1
 8015a8c:	d101      	bne.n	8015a92 <HAL_SRAM_Read_DMA+0x1c>
 8015a8e:	2302      	movs	r3, #2
 8015a90:	e01f      	b.n	8015ad2 <HAL_SRAM_Read_DMA+0x5c>
 8015a92:	68fb      	ldr	r3, [r7, #12]
 8015a94:	2201      	movs	r2, #1
 8015a96:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;   
 8015a9a:	68fb      	ldr	r3, [r7, #12]
 8015a9c:	2202      	movs	r2, #2
 8015a9e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Configure DMA user callbacks */
  hsram->hdma->XferCpltCallback  = HAL_SRAM_DMA_XferCpltCallback;
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015aa6:	4a0d      	ldr	r2, [pc, #52]	; (8015adc <HAL_SRAM_Read_DMA+0x66>)
 8015aa8:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
 8015aaa:	68fb      	ldr	r3, [r7, #12]
 8015aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015aae:	4a0c      	ldr	r2, [pc, #48]	; (8015ae0 <HAL_SRAM_Read_DMA+0x6a>)
 8015ab0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the DMA Stream */
  HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pAddress, (uint32_t)pDstBuffer, (uint32_t)BufferSize);
 8015ab2:	68fb      	ldr	r3, [r7, #12]
 8015ab4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8015ab6:	68b9      	ldr	r1, [r7, #8]
 8015ab8:	687a      	ldr	r2, [r7, #4]
 8015aba:	683b      	ldr	r3, [r7, #0]
 8015abc:	f7f2 fca9 	bl	8008412 <HAL_DMA_Start_IT>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 8015ac0:	68fb      	ldr	r3, [r7, #12]
 8015ac2:	2201      	movs	r2, #1
 8015ac4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);  
 8015ac8:	68fb      	ldr	r3, [r7, #12]
 8015aca:	2200      	movs	r2, #0
 8015acc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK; 
 8015ad0:	2300      	movs	r3, #0
}
 8015ad2:	4618      	mov	r0, r3
 8015ad4:	3710      	adds	r7, #16
 8015ad6:	46bd      	mov	sp, r7
 8015ad8:	bd80      	pop	{r7, pc}
 8015ada:	bf00      	nop
 8015adc:	08015783 	.word	0x08015783
 8015ae0:	08015797 	.word	0x08015797

08015ae4 <HAL_SRAM_Write_DMA>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
 8015ae4:	b580      	push	{r7, lr}
 8015ae6:	b084      	sub	sp, #16
 8015ae8:	af00      	add	r7, sp, #0
 8015aea:	60f8      	str	r0, [r7, #12]
 8015aec:	60b9      	str	r1, [r7, #8]
 8015aee:	607a      	str	r2, [r7, #4]
 8015af0:	603b      	str	r3, [r7, #0]
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 8015af2:	68fb      	ldr	r3, [r7, #12]
 8015af4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015af8:	b2db      	uxtb	r3, r3
 8015afa:	2b04      	cmp	r3, #4
 8015afc:	d101      	bne.n	8015b02 <HAL_SRAM_Write_DMA+0x1e>
  {
    return  HAL_ERROR; 
 8015afe:	2301      	movs	r3, #1
 8015b00:	e026      	b.n	8015b50 <HAL_SRAM_Write_DMA+0x6c>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8015b02:	68fb      	ldr	r3, [r7, #12]
 8015b04:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015b08:	2b01      	cmp	r3, #1
 8015b0a:	d101      	bne.n	8015b10 <HAL_SRAM_Write_DMA+0x2c>
 8015b0c:	2302      	movs	r3, #2
 8015b0e:	e01f      	b.n	8015b50 <HAL_SRAM_Write_DMA+0x6c>
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	2201      	movs	r2, #1
 8015b14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8015b18:	68fb      	ldr	r3, [r7, #12]
 8015b1a:	2202      	movs	r2, #2
 8015b1c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Configure DMA user callbacks */
  hsram->hdma->XferCpltCallback  = HAL_SRAM_DMA_XferCpltCallback;
 8015b20:	68fb      	ldr	r3, [r7, #12]
 8015b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015b24:	4a0c      	ldr	r2, [pc, #48]	; (8015b58 <HAL_SRAM_Write_DMA+0x74>)
 8015b26:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
 8015b28:	68fb      	ldr	r3, [r7, #12]
 8015b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015b2c:	4a0b      	ldr	r2, [pc, #44]	; (8015b5c <HAL_SRAM_Write_DMA+0x78>)
 8015b2e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the DMA Stream */
  HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pSrcBuffer, (uint32_t)pAddress, (uint32_t)BufferSize);
 8015b30:	68fb      	ldr	r3, [r7, #12]
 8015b32:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8015b34:	6879      	ldr	r1, [r7, #4]
 8015b36:	68ba      	ldr	r2, [r7, #8]
 8015b38:	683b      	ldr	r3, [r7, #0]
 8015b3a:	f7f2 fc6a 	bl	8008412 <HAL_DMA_Start_IT>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;  
 8015b3e:	68fb      	ldr	r3, [r7, #12]
 8015b40:	2201      	movs	r2, #1
 8015b42:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);  
 8015b46:	68fb      	ldr	r3, [r7, #12]
 8015b48:	2200      	movs	r2, #0
 8015b4a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK;
 8015b4e:	2300      	movs	r3, #0
}
 8015b50:	4618      	mov	r0, r3
 8015b52:	3710      	adds	r7, #16
 8015b54:	46bd      	mov	sp, r7
 8015b56:	bd80      	pop	{r7, pc}
 8015b58:	08015783 	.word	0x08015783
 8015b5c:	08015797 	.word	0x08015797

08015b60 <HAL_SRAM_WriteOperation_Enable>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram)
{
 8015b60:	b580      	push	{r7, lr}
 8015b62:	b082      	sub	sp, #8
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsram);
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015b6e:	2b01      	cmp	r3, #1
 8015b70:	d101      	bne.n	8015b76 <HAL_SRAM_WriteOperation_Enable+0x16>
 8015b72:	2302      	movs	r3, #2
 8015b74:	e014      	b.n	8015ba0 <HAL_SRAM_WriteOperation_Enable+0x40>
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	2201      	movs	r2, #1
 8015b7a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Enable write operation */
  FMC_NORSRAM_WriteOperation_Enable(hsram->Instance, hsram->Init.NSBank); 
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	681a      	ldr	r2, [r3, #0]
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	689b      	ldr	r3, [r3, #8]
 8015b86:	4619      	mov	r1, r3
 8015b88:	4610      	mov	r0, r2
 8015b8a:	f003 f85b 	bl	8018c44 <FSMC_NORSRAM_WriteOperation_Enable>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8015b8e:	687b      	ldr	r3, [r7, #4]
 8015b90:	2201      	movs	r2, #1
 8015b92:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	2200      	movs	r2, #0
 8015b9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK;  
 8015b9e:	2300      	movs	r3, #0
}
 8015ba0:	4618      	mov	r0, r3
 8015ba2:	3708      	adds	r7, #8
 8015ba4:	46bd      	mov	sp, r7
 8015ba6:	bd80      	pop	{r7, pc}

08015ba8 <HAL_SRAM_WriteOperation_Disable>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram)
{
 8015ba8:	b580      	push	{r7, lr}
 8015baa:	b082      	sub	sp, #8
 8015bac:	af00      	add	r7, sp, #0
 8015bae:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsram);
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015bb6:	2b01      	cmp	r3, #1
 8015bb8:	d101      	bne.n	8015bbe <HAL_SRAM_WriteOperation_Disable+0x16>
 8015bba:	2302      	movs	r3, #2
 8015bbc:	e018      	b.n	8015bf0 <HAL_SRAM_WriteOperation_Disable+0x48>
 8015bbe:	687b      	ldr	r3, [r7, #4]
 8015bc0:	2201      	movs	r2, #1
 8015bc2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	2202      	movs	r2, #2
 8015bca:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
    
  /* Disable write operation */
  FMC_NORSRAM_WriteOperation_Disable(hsram->Instance, hsram->Init.NSBank); 
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	681a      	ldr	r2, [r3, #0]
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	689b      	ldr	r3, [r3, #8]
 8015bd6:	4619      	mov	r1, r3
 8015bd8:	4610      	mov	r0, r2
 8015bda:	f003 f849 	bl	8018c70 <FSMC_NORSRAM_WriteOperation_Disable>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_PROTECTED;
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	2204      	movs	r2, #4
 8015be2:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	2200      	movs	r2, #0
 8015bea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK;  
 8015bee:	2300      	movs	r3, #0
}
 8015bf0:	4618      	mov	r0, r3
 8015bf2:	3708      	adds	r7, #8
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	bd80      	pop	{r7, pc}

08015bf8 <HAL_SRAM_GetState>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL state
  */
HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram)
{
 8015bf8:	b480      	push	{r7}
 8015bfa:	b083      	sub	sp, #12
 8015bfc:	af00      	add	r7, sp, #0
 8015bfe:	6078      	str	r0, [r7, #4]
  return hsram->State;
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015c06:	b2db      	uxtb	r3, r3
}
 8015c08:	4618      	mov	r0, r3
 8015c0a:	370c      	adds	r7, #12
 8015c0c:	46bd      	mov	sp, r7
 8015c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c12:	4770      	bx	lr

08015c14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8015c14:	b580      	push	{r7, lr}
 8015c16:	b082      	sub	sp, #8
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d101      	bne.n	8015c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8015c22:	2301      	movs	r3, #1
 8015c24:	e03f      	b.n	8015ca6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015c2c:	b2db      	uxtb	r3, r3
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d106      	bne.n	8015c40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	2200      	movs	r2, #0
 8015c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8015c3a:	6878      	ldr	r0, [r7, #4]
 8015c3c:	f7ef fedc 	bl	80059f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	2224      	movs	r2, #36	; 0x24
 8015c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	681b      	ldr	r3, [r3, #0]
 8015c4c:	68da      	ldr	r2, [r3, #12]
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	681b      	ldr	r3, [r3, #0]
 8015c52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8015c56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8015c58:	6878      	ldr	r0, [r7, #4]
 8015c5a:	f002 fc7e 	bl	801855a <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	681b      	ldr	r3, [r3, #0]
 8015c62:	691a      	ldr	r2, [r3, #16]
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	681b      	ldr	r3, [r3, #0]
 8015c68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8015c6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	681b      	ldr	r3, [r3, #0]
 8015c72:	695a      	ldr	r2, [r3, #20]
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	681b      	ldr	r3, [r3, #0]
 8015c78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8015c7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	681b      	ldr	r3, [r3, #0]
 8015c82:	68da      	ldr	r2, [r3, #12]
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	681b      	ldr	r3, [r3, #0]
 8015c88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8015c8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	2200      	movs	r2, #0
 8015c92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	2220      	movs	r2, #32
 8015c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	2220      	movs	r2, #32
 8015ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8015ca4:	2300      	movs	r3, #0
}
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	3708      	adds	r7, #8
 8015caa:	46bd      	mov	sp, r7
 8015cac:	bd80      	pop	{r7, pc}

08015cae <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8015cae:	b580      	push	{r7, lr}
 8015cb0:	b082      	sub	sp, #8
 8015cb2:	af00      	add	r7, sp, #0
 8015cb4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d101      	bne.n	8015cc0 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8015cbc:	2301      	movs	r3, #1
 8015cbe:	e047      	b.n	8015d50 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015cc6:	b2db      	uxtb	r3, r3
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d106      	bne.n	8015cda <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015ccc:	687b      	ldr	r3, [r7, #4]
 8015cce:	2200      	movs	r2, #0
 8015cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8015cd4:	6878      	ldr	r0, [r7, #4]
 8015cd6:	f7ef fe8f 	bl	80059f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	2224      	movs	r2, #36	; 0x24
 8015cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	68da      	ldr	r2, [r3, #12]
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	681b      	ldr	r3, [r3, #0]
 8015cec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8015cf0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8015cf2:	6878      	ldr	r0, [r7, #4]
 8015cf4:	f002 fc31 	bl	801855a <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	691a      	ldr	r2, [r3, #16]
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8015d06:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	681b      	ldr	r3, [r3, #0]
 8015d0c:	695a      	ldr	r2, [r3, #20]
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8015d16:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	681b      	ldr	r3, [r3, #0]
 8015d1c:	695a      	ldr	r2, [r3, #20]
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	681b      	ldr	r3, [r3, #0]
 8015d22:	f042 0208 	orr.w	r2, r2, #8
 8015d26:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	681b      	ldr	r3, [r3, #0]
 8015d2c:	68da      	ldr	r2, [r3, #12]
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8015d36:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	2200      	movs	r2, #0
 8015d3c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	2220      	movs	r2, #32
 8015d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	2220      	movs	r2, #32
 8015d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8015d4e:	2300      	movs	r3, #0
}
 8015d50:	4618      	mov	r0, r3
 8015d52:	3708      	adds	r7, #8
 8015d54:	46bd      	mov	sp, r7
 8015d56:	bd80      	pop	{r7, pc}

08015d58 <HAL_LIN_Init>:
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 8015d58:	b580      	push	{r7, lr}
 8015d5a:	b082      	sub	sp, #8
 8015d5c:	af00      	add	r7, sp, #0
 8015d5e:	6078      	str	r0, [r7, #4]
 8015d60:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d101      	bne.n	8015d6c <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 8015d68:	2301      	movs	r3, #1
 8015d6a:	e057      	b.n	8015e1c <HAL_LIN_Init+0xc4>
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015d72:	b2db      	uxtb	r3, r3
 8015d74:	2b00      	cmp	r3, #0
 8015d76:	d106      	bne.n	8015d86 <HAL_LIN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	2200      	movs	r2, #0
 8015d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8015d80:	6878      	ldr	r0, [r7, #4]
 8015d82:	f7ef fe39 	bl	80059f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	2224      	movs	r2, #36	; 0x24
 8015d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	68da      	ldr	r2, [r3, #12]
 8015d94:	687b      	ldr	r3, [r7, #4]
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8015d9c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8015d9e:	6878      	ldr	r0, [r7, #4]
 8015da0:	f002 fbdb 	bl	801855a <UART_SetConfig>

  /* In LIN mode, the following bits must be kept cleared:
     - CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	681b      	ldr	r3, [r3, #0]
 8015da8:	691a      	ldr	r2, [r3, #16]
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	681b      	ldr	r3, [r3, #0]
 8015dae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8015db2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	681b      	ldr	r3, [r3, #0]
 8015db8:	695a      	ldr	r2, [r3, #20]
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8015dc2:	615a      	str	r2, [r3, #20]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	681b      	ldr	r3, [r3, #0]
 8015dc8:	691a      	ldr	r2, [r3, #16]
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	681b      	ldr	r3, [r3, #0]
 8015dce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8015dd2:	611a      	str	r2, [r3, #16]

  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	691a      	ldr	r2, [r3, #16]
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	681b      	ldr	r3, [r3, #0]
 8015dde:	f022 0220 	bic.w	r2, r2, #32
 8015de2:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	681b      	ldr	r3, [r3, #0]
 8015de8:	6919      	ldr	r1, [r3, #16]
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	681b      	ldr	r3, [r3, #0]
 8015dee:	683a      	ldr	r2, [r7, #0]
 8015df0:	430a      	orrs	r2, r1
 8015df2:	611a      	str	r2, [r3, #16]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	68da      	ldr	r2, [r3, #12]
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	681b      	ldr	r3, [r3, #0]
 8015dfe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8015e02:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	2200      	movs	r2, #0
 8015e08:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	2220      	movs	r2, #32
 8015e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	2220      	movs	r2, #32
 8015e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8015e1a:	2300      	movs	r3, #0
}
 8015e1c:	4618      	mov	r0, r3
 8015e1e:	3708      	adds	r7, #8
 8015e20:	46bd      	mov	sp, r7
 8015e22:	bd80      	pop	{r7, pc}

08015e24 <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 8015e24:	b580      	push	{r7, lr}
 8015e26:	b084      	sub	sp, #16
 8015e28:	af00      	add	r7, sp, #0
 8015e2a:	60f8      	str	r0, [r7, #12]
 8015e2c:	460b      	mov	r3, r1
 8015e2e:	607a      	str	r2, [r7, #4]
 8015e30:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015e32:	68fb      	ldr	r3, [r7, #12]
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	d101      	bne.n	8015e3c <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 8015e38:	2301      	movs	r3, #1
 8015e3a:	e05f      	b.n	8015efc <HAL_MultiProcessor_Init+0xd8>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8015e3c:	68fb      	ldr	r3, [r7, #12]
 8015e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015e42:	b2db      	uxtb	r3, r3
 8015e44:	2b00      	cmp	r3, #0
 8015e46:	d106      	bne.n	8015e56 <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015e48:	68fb      	ldr	r3, [r7, #12]
 8015e4a:	2200      	movs	r2, #0
 8015e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8015e50:	68f8      	ldr	r0, [r7, #12]
 8015e52:	f7ef fdd1 	bl	80059f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015e56:	68fb      	ldr	r3, [r7, #12]
 8015e58:	2224      	movs	r2, #36	; 0x24
 8015e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8015e5e:	68fb      	ldr	r3, [r7, #12]
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	68da      	ldr	r2, [r3, #12]
 8015e64:	68fb      	ldr	r3, [r7, #12]
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8015e6c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8015e6e:	68f8      	ldr	r0, [r7, #12]
 8015e70:	f002 fb73 	bl	801855a <UART_SetConfig>

  /* In Multi-Processor mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015e74:	68fb      	ldr	r3, [r7, #12]
 8015e76:	681b      	ldr	r3, [r3, #0]
 8015e78:	691a      	ldr	r2, [r3, #16]
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	681b      	ldr	r3, [r3, #0]
 8015e7e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8015e82:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8015e84:	68fb      	ldr	r3, [r7, #12]
 8015e86:	681b      	ldr	r3, [r3, #0]
 8015e88:	695a      	ldr	r2, [r3, #20]
 8015e8a:	68fb      	ldr	r3, [r7, #12]
 8015e8c:	681b      	ldr	r3, [r3, #0]
 8015e8e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8015e92:	615a      	str	r2, [r3, #20]

  /* Set the USART address node */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 8015e94:	68fb      	ldr	r3, [r7, #12]
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	691a      	ldr	r2, [r3, #16]
 8015e9a:	68fb      	ldr	r3, [r7, #12]
 8015e9c:	681b      	ldr	r3, [r3, #0]
 8015e9e:	f022 020f 	bic.w	r2, r2, #15
 8015ea2:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	681b      	ldr	r3, [r3, #0]
 8015ea8:	6919      	ldr	r1, [r3, #16]
 8015eaa:	7afa      	ldrb	r2, [r7, #11]
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	430a      	orrs	r2, r1
 8015eb2:	611a      	str	r2, [r3, #16]

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 8015eb4:	68fb      	ldr	r3, [r7, #12]
 8015eb6:	681b      	ldr	r3, [r3, #0]
 8015eb8:	68da      	ldr	r2, [r3, #12]
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8015ec2:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 8015ec4:	68fb      	ldr	r3, [r7, #12]
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	68d9      	ldr	r1, [r3, #12]
 8015eca:	68fb      	ldr	r3, [r7, #12]
 8015ecc:	681b      	ldr	r3, [r3, #0]
 8015ece:	687a      	ldr	r2, [r7, #4]
 8015ed0:	430a      	orrs	r2, r1
 8015ed2:	60da      	str	r2, [r3, #12]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8015ed4:	68fb      	ldr	r3, [r7, #12]
 8015ed6:	681b      	ldr	r3, [r3, #0]
 8015ed8:	68da      	ldr	r2, [r3, #12]
 8015eda:	68fb      	ldr	r3, [r7, #12]
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8015ee2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	2200      	movs	r2, #0
 8015ee8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8015eea:	68fb      	ldr	r3, [r7, #12]
 8015eec:	2220      	movs	r2, #32
 8015eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8015ef2:	68fb      	ldr	r3, [r7, #12]
 8015ef4:	2220      	movs	r2, #32
 8015ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8015efa:	2300      	movs	r3, #0
}
 8015efc:	4618      	mov	r0, r3
 8015efe:	3710      	adds	r7, #16
 8015f00:	46bd      	mov	sp, r7
 8015f02:	bd80      	pop	{r7, pc}

08015f04 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8015f04:	b580      	push	{r7, lr}
 8015f06:	b082      	sub	sp, #8
 8015f08:	af00      	add	r7, sp, #0
 8015f0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	2b00      	cmp	r3, #0
 8015f10:	d101      	bne.n	8015f16 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8015f12:	2301      	movs	r3, #1
 8015f14:	e021      	b.n	8015f5a <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	2224      	movs	r2, #36	; 0x24
 8015f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	68da      	ldr	r2, [r3, #12]
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	681b      	ldr	r3, [r3, #0]
 8015f28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8015f2c:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8015f2e:	6878      	ldr	r0, [r7, #4]
 8015f30:	f7ef fdb2 	bl	8005a98 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	2200      	movs	r2, #0
 8015f38:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	2200      	movs	r2, #0
 8015f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	2200      	movs	r2, #0
 8015f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	2200      	movs	r2, #0
 8015f4e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	2200      	movs	r2, #0
 8015f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8015f58:	2300      	movs	r3, #0
}
 8015f5a:	4618      	mov	r0, r3
 8015f5c:	3708      	adds	r7, #8
 8015f5e:	46bd      	mov	sp, r7
 8015f60:	bd80      	pop	{r7, pc}

08015f62 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015f62:	b580      	push	{r7, lr}
 8015f64:	b08a      	sub	sp, #40	; 0x28
 8015f66:	af02      	add	r7, sp, #8
 8015f68:	60f8      	str	r0, [r7, #12]
 8015f6a:	60b9      	str	r1, [r7, #8]
 8015f6c:	603b      	str	r3, [r7, #0]
 8015f6e:	4613      	mov	r3, r2
 8015f70:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8015f72:	2300      	movs	r3, #0
 8015f74:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8015f76:	68fb      	ldr	r3, [r7, #12]
 8015f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015f7c:	b2db      	uxtb	r3, r3
 8015f7e:	2b20      	cmp	r3, #32
 8015f80:	d17c      	bne.n	801607c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8015f82:	68bb      	ldr	r3, [r7, #8]
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	d002      	beq.n	8015f8e <HAL_UART_Transmit+0x2c>
 8015f88:	88fb      	ldrh	r3, [r7, #6]
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d101      	bne.n	8015f92 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8015f8e:	2301      	movs	r3, #1
 8015f90:	e075      	b.n	801607e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8015f92:	68fb      	ldr	r3, [r7, #12]
 8015f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015f98:	2b01      	cmp	r3, #1
 8015f9a:	d101      	bne.n	8015fa0 <HAL_UART_Transmit+0x3e>
 8015f9c:	2302      	movs	r3, #2
 8015f9e:	e06e      	b.n	801607e <HAL_UART_Transmit+0x11c>
 8015fa0:	68fb      	ldr	r3, [r7, #12]
 8015fa2:	2201      	movs	r2, #1
 8015fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015fa8:	68fb      	ldr	r3, [r7, #12]
 8015faa:	2200      	movs	r2, #0
 8015fac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015fae:	68fb      	ldr	r3, [r7, #12]
 8015fb0:	2221      	movs	r2, #33	; 0x21
 8015fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8015fb6:	f7f0 ffc3 	bl	8006f40 <HAL_GetTick>
 8015fba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8015fbc:	68fb      	ldr	r3, [r7, #12]
 8015fbe:	88fa      	ldrh	r2, [r7, #6]
 8015fc0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8015fc2:	68fb      	ldr	r3, [r7, #12]
 8015fc4:	88fa      	ldrh	r2, [r7, #6]
 8015fc6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015fc8:	68fb      	ldr	r3, [r7, #12]
 8015fca:	689b      	ldr	r3, [r3, #8]
 8015fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015fd0:	d108      	bne.n	8015fe4 <HAL_UART_Transmit+0x82>
 8015fd2:	68fb      	ldr	r3, [r7, #12]
 8015fd4:	691b      	ldr	r3, [r3, #16]
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d104      	bne.n	8015fe4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8015fda:	2300      	movs	r3, #0
 8015fdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8015fde:	68bb      	ldr	r3, [r7, #8]
 8015fe0:	61bb      	str	r3, [r7, #24]
 8015fe2:	e003      	b.n	8015fec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8015fe4:	68bb      	ldr	r3, [r7, #8]
 8015fe6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015fe8:	2300      	movs	r3, #0
 8015fea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	2200      	movs	r2, #0
 8015ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8015ff4:	e02a      	b.n	801604c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8015ff6:	683b      	ldr	r3, [r7, #0]
 8015ff8:	9300      	str	r3, [sp, #0]
 8015ffa:	697b      	ldr	r3, [r7, #20]
 8015ffc:	2200      	movs	r2, #0
 8015ffe:	2180      	movs	r1, #128	; 0x80
 8016000:	68f8      	ldr	r0, [r7, #12]
 8016002:	f001 ff19 	bl	8017e38 <UART_WaitOnFlagUntilTimeout>
 8016006:	4603      	mov	r3, r0
 8016008:	2b00      	cmp	r3, #0
 801600a:	d001      	beq.n	8016010 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 801600c:	2303      	movs	r3, #3
 801600e:	e036      	b.n	801607e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8016010:	69fb      	ldr	r3, [r7, #28]
 8016012:	2b00      	cmp	r3, #0
 8016014:	d10b      	bne.n	801602e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8016016:	69bb      	ldr	r3, [r7, #24]
 8016018:	881b      	ldrh	r3, [r3, #0]
 801601a:	461a      	mov	r2, r3
 801601c:	68fb      	ldr	r3, [r7, #12]
 801601e:	681b      	ldr	r3, [r3, #0]
 8016020:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8016024:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8016026:	69bb      	ldr	r3, [r7, #24]
 8016028:	3302      	adds	r3, #2
 801602a:	61bb      	str	r3, [r7, #24]
 801602c:	e007      	b.n	801603e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 801602e:	69fb      	ldr	r3, [r7, #28]
 8016030:	781a      	ldrb	r2, [r3, #0]
 8016032:	68fb      	ldr	r3, [r7, #12]
 8016034:	681b      	ldr	r3, [r3, #0]
 8016036:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8016038:	69fb      	ldr	r3, [r7, #28]
 801603a:	3301      	adds	r3, #1
 801603c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801603e:	68fb      	ldr	r3, [r7, #12]
 8016040:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8016042:	b29b      	uxth	r3, r3
 8016044:	3b01      	subs	r3, #1
 8016046:	b29a      	uxth	r2, r3
 8016048:	68fb      	ldr	r3, [r7, #12]
 801604a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8016050:	b29b      	uxth	r3, r3
 8016052:	2b00      	cmp	r3, #0
 8016054:	d1cf      	bne.n	8015ff6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8016056:	683b      	ldr	r3, [r7, #0]
 8016058:	9300      	str	r3, [sp, #0]
 801605a:	697b      	ldr	r3, [r7, #20]
 801605c:	2200      	movs	r2, #0
 801605e:	2140      	movs	r1, #64	; 0x40
 8016060:	68f8      	ldr	r0, [r7, #12]
 8016062:	f001 fee9 	bl	8017e38 <UART_WaitOnFlagUntilTimeout>
 8016066:	4603      	mov	r3, r0
 8016068:	2b00      	cmp	r3, #0
 801606a:	d001      	beq.n	8016070 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 801606c:	2303      	movs	r3, #3
 801606e:	e006      	b.n	801607e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	2220      	movs	r2, #32
 8016074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8016078:	2300      	movs	r3, #0
 801607a:	e000      	b.n	801607e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 801607c:	2302      	movs	r3, #2
  }
}
 801607e:	4618      	mov	r0, r3
 8016080:	3720      	adds	r7, #32
 8016082:	46bd      	mov	sp, r7
 8016084:	bd80      	pop	{r7, pc}

08016086 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8016086:	b580      	push	{r7, lr}
 8016088:	b08a      	sub	sp, #40	; 0x28
 801608a:	af02      	add	r7, sp, #8
 801608c:	60f8      	str	r0, [r7, #12]
 801608e:	60b9      	str	r1, [r7, #8]
 8016090:	603b      	str	r3, [r7, #0]
 8016092:	4613      	mov	r3, r2
 8016094:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8016096:	2300      	movs	r3, #0
 8016098:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801609a:	68fb      	ldr	r3, [r7, #12]
 801609c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80160a0:	b2db      	uxtb	r3, r3
 80160a2:	2b20      	cmp	r3, #32
 80160a4:	f040 808c 	bne.w	80161c0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80160a8:	68bb      	ldr	r3, [r7, #8]
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d002      	beq.n	80160b4 <HAL_UART_Receive+0x2e>
 80160ae:	88fb      	ldrh	r3, [r7, #6]
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d101      	bne.n	80160b8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80160b4:	2301      	movs	r3, #1
 80160b6:	e084      	b.n	80161c2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80160b8:	68fb      	ldr	r3, [r7, #12]
 80160ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80160be:	2b01      	cmp	r3, #1
 80160c0:	d101      	bne.n	80160c6 <HAL_UART_Receive+0x40>
 80160c2:	2302      	movs	r3, #2
 80160c4:	e07d      	b.n	80161c2 <HAL_UART_Receive+0x13c>
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	2201      	movs	r2, #1
 80160ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	2200      	movs	r2, #0
 80160d2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80160d4:	68fb      	ldr	r3, [r7, #12]
 80160d6:	2222      	movs	r2, #34	; 0x22
 80160d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	2200      	movs	r2, #0
 80160e0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80160e2:	f7f0 ff2d 	bl	8006f40 <HAL_GetTick>
 80160e6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	88fa      	ldrh	r2, [r7, #6]
 80160ec:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80160ee:	68fb      	ldr	r3, [r7, #12]
 80160f0:	88fa      	ldrh	r2, [r7, #6]
 80160f2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	689b      	ldr	r3, [r3, #8]
 80160f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80160fc:	d108      	bne.n	8016110 <HAL_UART_Receive+0x8a>
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	691b      	ldr	r3, [r3, #16]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d104      	bne.n	8016110 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8016106:	2300      	movs	r3, #0
 8016108:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801610a:	68bb      	ldr	r3, [r7, #8]
 801610c:	61bb      	str	r3, [r7, #24]
 801610e:	e003      	b.n	8016118 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8016110:	68bb      	ldr	r3, [r7, #8]
 8016112:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8016114:	2300      	movs	r3, #0
 8016116:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8016118:	68fb      	ldr	r3, [r7, #12]
 801611a:	2200      	movs	r2, #0
 801611c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8016120:	e043      	b.n	80161aa <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8016122:	683b      	ldr	r3, [r7, #0]
 8016124:	9300      	str	r3, [sp, #0]
 8016126:	697b      	ldr	r3, [r7, #20]
 8016128:	2200      	movs	r2, #0
 801612a:	2120      	movs	r1, #32
 801612c:	68f8      	ldr	r0, [r7, #12]
 801612e:	f001 fe83 	bl	8017e38 <UART_WaitOnFlagUntilTimeout>
 8016132:	4603      	mov	r3, r0
 8016134:	2b00      	cmp	r3, #0
 8016136:	d001      	beq.n	801613c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8016138:	2303      	movs	r3, #3
 801613a:	e042      	b.n	80161c2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 801613c:	69fb      	ldr	r3, [r7, #28]
 801613e:	2b00      	cmp	r3, #0
 8016140:	d10c      	bne.n	801615c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8016142:	68fb      	ldr	r3, [r7, #12]
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	685b      	ldr	r3, [r3, #4]
 8016148:	b29b      	uxth	r3, r3
 801614a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801614e:	b29a      	uxth	r2, r3
 8016150:	69bb      	ldr	r3, [r7, #24]
 8016152:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8016154:	69bb      	ldr	r3, [r7, #24]
 8016156:	3302      	adds	r3, #2
 8016158:	61bb      	str	r3, [r7, #24]
 801615a:	e01f      	b.n	801619c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801615c:	68fb      	ldr	r3, [r7, #12]
 801615e:	689b      	ldr	r3, [r3, #8]
 8016160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8016164:	d007      	beq.n	8016176 <HAL_UART_Receive+0xf0>
 8016166:	68fb      	ldr	r3, [r7, #12]
 8016168:	689b      	ldr	r3, [r3, #8]
 801616a:	2b00      	cmp	r3, #0
 801616c:	d10a      	bne.n	8016184 <HAL_UART_Receive+0xfe>
 801616e:	68fb      	ldr	r3, [r7, #12]
 8016170:	691b      	ldr	r3, [r3, #16]
 8016172:	2b00      	cmp	r3, #0
 8016174:	d106      	bne.n	8016184 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8016176:	68fb      	ldr	r3, [r7, #12]
 8016178:	681b      	ldr	r3, [r3, #0]
 801617a:	685b      	ldr	r3, [r3, #4]
 801617c:	b2da      	uxtb	r2, r3
 801617e:	69fb      	ldr	r3, [r7, #28]
 8016180:	701a      	strb	r2, [r3, #0]
 8016182:	e008      	b.n	8016196 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8016184:	68fb      	ldr	r3, [r7, #12]
 8016186:	681b      	ldr	r3, [r3, #0]
 8016188:	685b      	ldr	r3, [r3, #4]
 801618a:	b2db      	uxtb	r3, r3
 801618c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016190:	b2da      	uxtb	r2, r3
 8016192:	69fb      	ldr	r3, [r7, #28]
 8016194:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8016196:	69fb      	ldr	r3, [r7, #28]
 8016198:	3301      	adds	r3, #1
 801619a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 801619c:	68fb      	ldr	r3, [r7, #12]
 801619e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80161a0:	b29b      	uxth	r3, r3
 80161a2:	3b01      	subs	r3, #1
 80161a4:	b29a      	uxth	r2, r3
 80161a6:	68fb      	ldr	r3, [r7, #12]
 80161a8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80161aa:	68fb      	ldr	r3, [r7, #12]
 80161ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80161ae:	b29b      	uxth	r3, r3
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d1b6      	bne.n	8016122 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80161b4:	68fb      	ldr	r3, [r7, #12]
 80161b6:	2220      	movs	r2, #32
 80161b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80161bc:	2300      	movs	r3, #0
 80161be:	e000      	b.n	80161c2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80161c0:	2302      	movs	r3, #2
  }
}
 80161c2:	4618      	mov	r0, r3
 80161c4:	3720      	adds	r7, #32
 80161c6:	46bd      	mov	sp, r7
 80161c8:	bd80      	pop	{r7, pc}

080161ca <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80161ca:	b480      	push	{r7}
 80161cc:	b085      	sub	sp, #20
 80161ce:	af00      	add	r7, sp, #0
 80161d0:	60f8      	str	r0, [r7, #12]
 80161d2:	60b9      	str	r1, [r7, #8]
 80161d4:	4613      	mov	r3, r2
 80161d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80161de:	b2db      	uxtb	r3, r3
 80161e0:	2b20      	cmp	r3, #32
 80161e2:	d130      	bne.n	8016246 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80161e4:	68bb      	ldr	r3, [r7, #8]
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	d002      	beq.n	80161f0 <HAL_UART_Transmit_IT+0x26>
 80161ea:	88fb      	ldrh	r3, [r7, #6]
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d101      	bne.n	80161f4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80161f0:	2301      	movs	r3, #1
 80161f2:	e029      	b.n	8016248 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80161f4:	68fb      	ldr	r3, [r7, #12]
 80161f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80161fa:	2b01      	cmp	r3, #1
 80161fc:	d101      	bne.n	8016202 <HAL_UART_Transmit_IT+0x38>
 80161fe:	2302      	movs	r3, #2
 8016200:	e022      	b.n	8016248 <HAL_UART_Transmit_IT+0x7e>
 8016202:	68fb      	ldr	r3, [r7, #12]
 8016204:	2201      	movs	r2, #1
 8016206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	68ba      	ldr	r2, [r7, #8]
 801620e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	88fa      	ldrh	r2, [r7, #6]
 8016214:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	88fa      	ldrh	r2, [r7, #6]
 801621a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801621c:	68fb      	ldr	r3, [r7, #12]
 801621e:	2200      	movs	r2, #0
 8016220:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8016222:	68fb      	ldr	r3, [r7, #12]
 8016224:	2221      	movs	r2, #33	; 0x21
 8016226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801622a:	68fb      	ldr	r3, [r7, #12]
 801622c:	2200      	movs	r2, #0
 801622e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	68da      	ldr	r2, [r3, #12]
 8016238:	68fb      	ldr	r3, [r7, #12]
 801623a:	681b      	ldr	r3, [r3, #0]
 801623c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8016240:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8016242:	2300      	movs	r3, #0
 8016244:	e000      	b.n	8016248 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8016246:	2302      	movs	r3, #2
  }
}
 8016248:	4618      	mov	r0, r3
 801624a:	3714      	adds	r7, #20
 801624c:	46bd      	mov	sp, r7
 801624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016252:	4770      	bx	lr

08016254 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8016254:	b580      	push	{r7, lr}
 8016256:	b084      	sub	sp, #16
 8016258:	af00      	add	r7, sp, #0
 801625a:	60f8      	str	r0, [r7, #12]
 801625c:	60b9      	str	r1, [r7, #8]
 801625e:	4613      	mov	r3, r2
 8016260:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8016262:	68fb      	ldr	r3, [r7, #12]
 8016264:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8016268:	b2db      	uxtb	r3, r3
 801626a:	2b20      	cmp	r3, #32
 801626c:	d11d      	bne.n	80162aa <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 801626e:	68bb      	ldr	r3, [r7, #8]
 8016270:	2b00      	cmp	r3, #0
 8016272:	d002      	beq.n	801627a <HAL_UART_Receive_IT+0x26>
 8016274:	88fb      	ldrh	r3, [r7, #6]
 8016276:	2b00      	cmp	r3, #0
 8016278:	d101      	bne.n	801627e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 801627a:	2301      	movs	r3, #1
 801627c:	e016      	b.n	80162ac <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801627e:	68fb      	ldr	r3, [r7, #12]
 8016280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016284:	2b01      	cmp	r3, #1
 8016286:	d101      	bne.n	801628c <HAL_UART_Receive_IT+0x38>
 8016288:	2302      	movs	r3, #2
 801628a:	e00f      	b.n	80162ac <HAL_UART_Receive_IT+0x58>
 801628c:	68fb      	ldr	r3, [r7, #12]
 801628e:	2201      	movs	r2, #1
 8016290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	2200      	movs	r2, #0
 8016298:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 801629a:	88fb      	ldrh	r3, [r7, #6]
 801629c:	461a      	mov	r2, r3
 801629e:	68b9      	ldr	r1, [r7, #8]
 80162a0:	68f8      	ldr	r0, [r7, #12]
 80162a2:	f001 fe37 	bl	8017f14 <UART_Start_Receive_IT>
 80162a6:	4603      	mov	r3, r0
 80162a8:	e000      	b.n	80162ac <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80162aa:	2302      	movs	r3, #2
  }
}
 80162ac:	4618      	mov	r0, r3
 80162ae:	3710      	adds	r7, #16
 80162b0:	46bd      	mov	sp, r7
 80162b2:	bd80      	pop	{r7, pc}

080162b4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80162b4:	b580      	push	{r7, lr}
 80162b6:	b08c      	sub	sp, #48	; 0x30
 80162b8:	af00      	add	r7, sp, #0
 80162ba:	60f8      	str	r0, [r7, #12]
 80162bc:	60b9      	str	r1, [r7, #8]
 80162be:	4613      	mov	r3, r2
 80162c0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80162c2:	68fb      	ldr	r3, [r7, #12]
 80162c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80162c8:	b2db      	uxtb	r3, r3
 80162ca:	2b20      	cmp	r3, #32
 80162cc:	d165      	bne.n	801639a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80162ce:	68bb      	ldr	r3, [r7, #8]
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d002      	beq.n	80162da <HAL_UART_Transmit_DMA+0x26>
 80162d4:	88fb      	ldrh	r3, [r7, #6]
 80162d6:	2b00      	cmp	r3, #0
 80162d8:	d101      	bne.n	80162de <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80162da:	2301      	movs	r3, #1
 80162dc:	e05e      	b.n	801639c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80162e4:	2b01      	cmp	r3, #1
 80162e6:	d101      	bne.n	80162ec <HAL_UART_Transmit_DMA+0x38>
 80162e8:	2302      	movs	r3, #2
 80162ea:	e057      	b.n	801639c <HAL_UART_Transmit_DMA+0xe8>
 80162ec:	68fb      	ldr	r3, [r7, #12]
 80162ee:	2201      	movs	r2, #1
 80162f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80162f4:	68ba      	ldr	r2, [r7, #8]
 80162f6:	68fb      	ldr	r3, [r7, #12]
 80162f8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80162fa:	68fb      	ldr	r3, [r7, #12]
 80162fc:	88fa      	ldrh	r2, [r7, #6]
 80162fe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8016300:	68fb      	ldr	r3, [r7, #12]
 8016302:	88fa      	ldrh	r2, [r7, #6]
 8016304:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016306:	68fb      	ldr	r3, [r7, #12]
 8016308:	2200      	movs	r2, #0
 801630a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801630c:	68fb      	ldr	r3, [r7, #12]
 801630e:	2221      	movs	r2, #33	; 0x21
 8016310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8016314:	68fb      	ldr	r3, [r7, #12]
 8016316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016318:	4a22      	ldr	r2, [pc, #136]	; (80163a4 <HAL_UART_Transmit_DMA+0xf0>)
 801631a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801631c:	68fb      	ldr	r3, [r7, #12]
 801631e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016320:	4a21      	ldr	r2, [pc, #132]	; (80163a8 <HAL_UART_Transmit_DMA+0xf4>)
 8016322:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8016324:	68fb      	ldr	r3, [r7, #12]
 8016326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016328:	4a20      	ldr	r2, [pc, #128]	; (80163ac <HAL_UART_Transmit_DMA+0xf8>)
 801632a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016330:	2200      	movs	r2, #0
 8016332:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8016334:	f107 0308 	add.w	r3, r7, #8
 8016338:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 801633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016340:	6819      	ldr	r1, [r3, #0]
 8016342:	68fb      	ldr	r3, [r7, #12]
 8016344:	681b      	ldr	r3, [r3, #0]
 8016346:	3304      	adds	r3, #4
 8016348:	461a      	mov	r2, r3
 801634a:	88fb      	ldrh	r3, [r7, #6]
 801634c:	f7f2 f861 	bl	8008412 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8016350:	68fb      	ldr	r3, [r7, #12]
 8016352:	681b      	ldr	r3, [r3, #0]
 8016354:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8016358:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801635a:	68fb      	ldr	r3, [r7, #12]
 801635c:	2200      	movs	r2, #0
 801635e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	681b      	ldr	r3, [r3, #0]
 8016366:	3314      	adds	r3, #20
 8016368:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801636a:	69bb      	ldr	r3, [r7, #24]
 801636c:	e853 3f00 	ldrex	r3, [r3]
 8016370:	617b      	str	r3, [r7, #20]
   return(result);
 8016372:	697b      	ldr	r3, [r7, #20]
 8016374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016378:	62bb      	str	r3, [r7, #40]	; 0x28
 801637a:	68fb      	ldr	r3, [r7, #12]
 801637c:	681b      	ldr	r3, [r3, #0]
 801637e:	3314      	adds	r3, #20
 8016380:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016382:	627a      	str	r2, [r7, #36]	; 0x24
 8016384:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016386:	6a39      	ldr	r1, [r7, #32]
 8016388:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801638a:	e841 2300 	strex	r3, r2, [r1]
 801638e:	61fb      	str	r3, [r7, #28]
   return(result);
 8016390:	69fb      	ldr	r3, [r7, #28]
 8016392:	2b00      	cmp	r3, #0
 8016394:	d1e5      	bne.n	8016362 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8016396:	2300      	movs	r3, #0
 8016398:	e000      	b.n	801639c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 801639a:	2302      	movs	r3, #2
  }
}
 801639c:	4618      	mov	r0, r3
 801639e:	3730      	adds	r7, #48	; 0x30
 80163a0:	46bd      	mov	sp, r7
 80163a2:	bd80      	pop	{r7, pc}
 80163a4:	08017b93 	.word	0x08017b93
 80163a8:	08017c2d 	.word	0x08017c2d
 80163ac:	08017da5 	.word	0x08017da5

080163b0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80163b0:	b580      	push	{r7, lr}
 80163b2:	b084      	sub	sp, #16
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	60f8      	str	r0, [r7, #12]
 80163b8:	60b9      	str	r1, [r7, #8]
 80163ba:	4613      	mov	r3, r2
 80163bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80163be:	68fb      	ldr	r3, [r7, #12]
 80163c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80163c4:	b2db      	uxtb	r3, r3
 80163c6:	2b20      	cmp	r3, #32
 80163c8:	d11d      	bne.n	8016406 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80163ca:	68bb      	ldr	r3, [r7, #8]
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	d002      	beq.n	80163d6 <HAL_UART_Receive_DMA+0x26>
 80163d0:	88fb      	ldrh	r3, [r7, #6]
 80163d2:	2b00      	cmp	r3, #0
 80163d4:	d101      	bne.n	80163da <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80163d6:	2301      	movs	r3, #1
 80163d8:	e016      	b.n	8016408 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80163da:	68fb      	ldr	r3, [r7, #12]
 80163dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80163e0:	2b01      	cmp	r3, #1
 80163e2:	d101      	bne.n	80163e8 <HAL_UART_Receive_DMA+0x38>
 80163e4:	2302      	movs	r3, #2
 80163e6:	e00f      	b.n	8016408 <HAL_UART_Receive_DMA+0x58>
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	2201      	movs	r2, #1
 80163ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	2200      	movs	r2, #0
 80163f4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80163f6:	88fb      	ldrh	r3, [r7, #6]
 80163f8:	461a      	mov	r2, r3
 80163fa:	68b9      	ldr	r1, [r7, #8]
 80163fc:	68f8      	ldr	r0, [r7, #12]
 80163fe:	f001 fdc3 	bl	8017f88 <UART_Start_Receive_DMA>
 8016402:	4603      	mov	r3, r0
 8016404:	e000      	b.n	8016408 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8016406:	2302      	movs	r3, #2
  }
}
 8016408:	4618      	mov	r0, r3
 801640a:	3710      	adds	r7, #16
 801640c:	46bd      	mov	sp, r7
 801640e:	bd80      	pop	{r7, pc}

08016410 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8016410:	b480      	push	{r7}
 8016412:	b09d      	sub	sp, #116	; 0x74
 8016414:	af00      	add	r7, sp, #0
 8016416:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8016418:	2300      	movs	r3, #0
 801641a:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* Process Locked */
  __HAL_LOCK(huart);
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016422:	2b01      	cmp	r3, #1
 8016424:	d101      	bne.n	801642a <HAL_UART_DMAPause+0x1a>
 8016426:	2302      	movs	r3, #2
 8016428:	e098      	b.n	801655c <HAL_UART_DMAPause+0x14c>
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	2201      	movs	r2, #1
 801642e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	695b      	ldr	r3, [r3, #20]
 8016438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801643c:	2b80      	cmp	r3, #128	; 0x80
 801643e:	bf0c      	ite	eq
 8016440:	2301      	moveq	r3, #1
 8016442:	2300      	movne	r3, #0
 8016444:	b2db      	uxtb	r3, r3
 8016446:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8016448:	687b      	ldr	r3, [r7, #4]
 801644a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801644e:	b2db      	uxtb	r3, r3
 8016450:	2b21      	cmp	r3, #33	; 0x21
 8016452:	d11c      	bne.n	801648e <HAL_UART_DMAPause+0x7e>
 8016454:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016456:	2b00      	cmp	r3, #0
 8016458:	d019      	beq.n	801648e <HAL_UART_DMAPause+0x7e>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	681b      	ldr	r3, [r3, #0]
 801645e:	3314      	adds	r3, #20
 8016460:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016462:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016464:	e853 3f00 	ldrex	r3, [r3]
 8016468:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 801646a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801646c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016470:	66bb      	str	r3, [r7, #104]	; 0x68
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	681b      	ldr	r3, [r3, #0]
 8016476:	3314      	adds	r3, #20
 8016478:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801647a:	65ba      	str	r2, [r7, #88]	; 0x58
 801647c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801647e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016480:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016482:	e841 2300 	strex	r3, r2, [r1]
 8016486:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8016488:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801648a:	2b00      	cmp	r3, #0
 801648c:	d1e5      	bne.n	801645a <HAL_UART_DMAPause+0x4a>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	681b      	ldr	r3, [r3, #0]
 8016492:	695b      	ldr	r3, [r3, #20]
 8016494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016498:	2b40      	cmp	r3, #64	; 0x40
 801649a:	bf0c      	ite	eq
 801649c:	2301      	moveq	r3, #1
 801649e:	2300      	movne	r3, #0
 80164a0:	b2db      	uxtb	r3, r3
 80164a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80164aa:	b2db      	uxtb	r3, r3
 80164ac:	2b22      	cmp	r3, #34	; 0x22
 80164ae:	d150      	bne.n	8016552 <HAL_UART_DMAPause+0x142>
 80164b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d04d      	beq.n	8016552 <HAL_UART_DMAPause+0x142>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	681b      	ldr	r3, [r3, #0]
 80164ba:	330c      	adds	r3, #12
 80164bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80164c0:	e853 3f00 	ldrex	r3, [r3]
 80164c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80164c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80164c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80164cc:	667b      	str	r3, [r7, #100]	; 0x64
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	330c      	adds	r3, #12
 80164d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80164d6:	647a      	str	r2, [r7, #68]	; 0x44
 80164d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80164da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80164dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80164de:	e841 2300 	strex	r3, r2, [r1]
 80164e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80164e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d1e5      	bne.n	80164b6 <HAL_UART_DMAPause+0xa6>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	681b      	ldr	r3, [r3, #0]
 80164ee:	3314      	adds	r3, #20
 80164f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164f4:	e853 3f00 	ldrex	r3, [r3]
 80164f8:	623b      	str	r3, [r7, #32]
   return(result);
 80164fa:	6a3b      	ldr	r3, [r7, #32]
 80164fc:	f023 0301 	bic.w	r3, r3, #1
 8016500:	663b      	str	r3, [r7, #96]	; 0x60
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	681b      	ldr	r3, [r3, #0]
 8016506:	3314      	adds	r3, #20
 8016508:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801650a:	633a      	str	r2, [r7, #48]	; 0x30
 801650c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801650e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016510:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016512:	e841 2300 	strex	r3, r2, [r1]
 8016516:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801651a:	2b00      	cmp	r3, #0
 801651c:	d1e5      	bne.n	80164ea <HAL_UART_DMAPause+0xda>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	681b      	ldr	r3, [r3, #0]
 8016522:	3314      	adds	r3, #20
 8016524:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016526:	693b      	ldr	r3, [r7, #16]
 8016528:	e853 3f00 	ldrex	r3, [r3]
 801652c:	60fb      	str	r3, [r7, #12]
   return(result);
 801652e:	68fb      	ldr	r3, [r7, #12]
 8016530:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8016534:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	681b      	ldr	r3, [r3, #0]
 801653a:	3314      	adds	r3, #20
 801653c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801653e:	61fa      	str	r2, [r7, #28]
 8016540:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016542:	69b9      	ldr	r1, [r7, #24]
 8016544:	69fa      	ldr	r2, [r7, #28]
 8016546:	e841 2300 	strex	r3, r2, [r1]
 801654a:	617b      	str	r3, [r7, #20]
   return(result);
 801654c:	697b      	ldr	r3, [r7, #20]
 801654e:	2b00      	cmp	r3, #0
 8016550:	d1e5      	bne.n	801651e <HAL_UART_DMAPause+0x10e>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	2200      	movs	r2, #0
 8016556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801655a:	2300      	movs	r3, #0
}
 801655c:	4618      	mov	r0, r3
 801655e:	3774      	adds	r7, #116	; 0x74
 8016560:	46bd      	mov	sp, r7
 8016562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016566:	4770      	bx	lr

08016568 <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8016568:	b480      	push	{r7}
 801656a:	b09d      	sub	sp, #116	; 0x74
 801656c:	af00      	add	r7, sp, #0
 801656e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016576:	2b01      	cmp	r3, #1
 8016578:	d101      	bne.n	801657e <HAL_UART_DMAResume+0x16>
 801657a:	2302      	movs	r3, #2
 801657c:	e087      	b.n	801668e <HAL_UART_DMAResume+0x126>
 801657e:	687b      	ldr	r3, [r7, #4]
 8016580:	2201      	movs	r2, #1
 8016582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801658c:	b2db      	uxtb	r3, r3
 801658e:	2b21      	cmp	r3, #33	; 0x21
 8016590:	d119      	bne.n	80165c6 <HAL_UART_DMAResume+0x5e>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	681b      	ldr	r3, [r3, #0]
 8016596:	3314      	adds	r3, #20
 8016598:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801659a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801659c:	e853 3f00 	ldrex	r3, [r3]
 80165a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80165a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80165a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80165a8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	681b      	ldr	r3, [r3, #0]
 80165ae:	3314      	adds	r3, #20
 80165b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80165b2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80165b4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80165b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80165ba:	e841 2300 	strex	r3, r2, [r1]
 80165be:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80165c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	d1e5      	bne.n	8016592 <HAL_UART_DMAResume+0x2a>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80165cc:	b2db      	uxtb	r3, r3
 80165ce:	2b22      	cmp	r3, #34	; 0x22
 80165d0:	d158      	bne.n	8016684 <HAL_UART_DMAResume+0x11c>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 80165d2:	2300      	movs	r3, #0
 80165d4:	60fb      	str	r3, [r7, #12]
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	681b      	ldr	r3, [r3, #0]
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	60fb      	str	r3, [r7, #12]
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	681b      	ldr	r3, [r3, #0]
 80165e2:	685b      	ldr	r3, [r3, #4]
 80165e4:	60fb      	str	r3, [r7, #12]
 80165e6:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	681b      	ldr	r3, [r3, #0]
 80165ec:	330c      	adds	r3, #12
 80165ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80165f2:	e853 3f00 	ldrex	r3, [r3]
 80165f6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80165f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80165fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80165fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	681b      	ldr	r3, [r3, #0]
 8016604:	330c      	adds	r3, #12
 8016606:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016608:	64ba      	str	r2, [r7, #72]	; 0x48
 801660a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801660c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801660e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016610:	e841 2300 	strex	r3, r2, [r1]
 8016614:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8016616:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016618:	2b00      	cmp	r3, #0
 801661a:	d1e5      	bne.n	80165e8 <HAL_UART_DMAResume+0x80>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	681b      	ldr	r3, [r3, #0]
 8016620:	3314      	adds	r3, #20
 8016622:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016626:	e853 3f00 	ldrex	r3, [r3]
 801662a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801662c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801662e:	f043 0301 	orr.w	r3, r3, #1
 8016632:	667b      	str	r3, [r7, #100]	; 0x64
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	681b      	ldr	r3, [r3, #0]
 8016638:	3314      	adds	r3, #20
 801663a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801663c:	637a      	str	r2, [r7, #52]	; 0x34
 801663e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016640:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016642:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016644:	e841 2300 	strex	r3, r2, [r1]
 8016648:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801664a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801664c:	2b00      	cmp	r3, #0
 801664e:	d1e5      	bne.n	801661c <HAL_UART_DMAResume+0xb4>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	681b      	ldr	r3, [r3, #0]
 8016654:	3314      	adds	r3, #20
 8016656:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016658:	697b      	ldr	r3, [r7, #20]
 801665a:	e853 3f00 	ldrex	r3, [r3]
 801665e:	613b      	str	r3, [r7, #16]
   return(result);
 8016660:	693b      	ldr	r3, [r7, #16]
 8016662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016666:	663b      	str	r3, [r7, #96]	; 0x60
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	681b      	ldr	r3, [r3, #0]
 801666c:	3314      	adds	r3, #20
 801666e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016670:	623a      	str	r2, [r7, #32]
 8016672:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016674:	69f9      	ldr	r1, [r7, #28]
 8016676:	6a3a      	ldr	r2, [r7, #32]
 8016678:	e841 2300 	strex	r3, r2, [r1]
 801667c:	61bb      	str	r3, [r7, #24]
   return(result);
 801667e:	69bb      	ldr	r3, [r7, #24]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d1e5      	bne.n	8016650 <HAL_UART_DMAResume+0xe8>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	2200      	movs	r2, #0
 8016688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801668c:	2300      	movs	r3, #0
}
 801668e:	4618      	mov	r0, r3
 8016690:	3774      	adds	r7, #116	; 0x74
 8016692:	46bd      	mov	sp, r7
 8016694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016698:	4770      	bx	lr

0801669a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 801669a:	b580      	push	{r7, lr}
 801669c:	b090      	sub	sp, #64	; 0x40
 801669e:	af00      	add	r7, sp, #0
 80166a0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80166a2:	2300      	movs	r3, #0
 80166a4:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	681b      	ldr	r3, [r3, #0]
 80166aa:	695b      	ldr	r3, [r3, #20]
 80166ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80166b0:	2b80      	cmp	r3, #128	; 0x80
 80166b2:	bf0c      	ite	eq
 80166b4:	2301      	moveq	r3, #1
 80166b6:	2300      	movne	r3, #0
 80166b8:	b2db      	uxtb	r3, r3
 80166ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80166c2:	b2db      	uxtb	r3, r3
 80166c4:	2b21      	cmp	r3, #33	; 0x21
 80166c6:	d128      	bne.n	801671a <HAL_UART_DMAStop+0x80>
 80166c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d025      	beq.n	801671a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80166ce:	687b      	ldr	r3, [r7, #4]
 80166d0:	681b      	ldr	r3, [r3, #0]
 80166d2:	3314      	adds	r3, #20
 80166d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166d8:	e853 3f00 	ldrex	r3, [r3]
 80166dc:	623b      	str	r3, [r7, #32]
   return(result);
 80166de:	6a3b      	ldr	r3, [r7, #32]
 80166e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80166e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	681b      	ldr	r3, [r3, #0]
 80166ea:	3314      	adds	r3, #20
 80166ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80166ee:	633a      	str	r2, [r7, #48]	; 0x30
 80166f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80166f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80166f6:	e841 2300 	strex	r3, r2, [r1]
 80166fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80166fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d1e5      	bne.n	80166ce <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016706:	2b00      	cmp	r3, #0
 8016708:	d004      	beq.n	8016714 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801670e:	4618      	mov	r0, r3
 8016710:	f7f1 fed7 	bl	80084c2 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8016714:	6878      	ldr	r0, [r7, #4]
 8016716:	f001 fcd1 	bl	80180bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	695b      	ldr	r3, [r3, #20]
 8016720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016724:	2b40      	cmp	r3, #64	; 0x40
 8016726:	bf0c      	ite	eq
 8016728:	2301      	moveq	r3, #1
 801672a:	2300      	movne	r3, #0
 801672c:	b2db      	uxtb	r3, r3
 801672e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8016736:	b2db      	uxtb	r3, r3
 8016738:	2b22      	cmp	r3, #34	; 0x22
 801673a:	d128      	bne.n	801678e <HAL_UART_DMAStop+0xf4>
 801673c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801673e:	2b00      	cmp	r3, #0
 8016740:	d025      	beq.n	801678e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	681b      	ldr	r3, [r3, #0]
 8016746:	3314      	adds	r3, #20
 8016748:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801674a:	693b      	ldr	r3, [r7, #16]
 801674c:	e853 3f00 	ldrex	r3, [r3]
 8016750:	60fb      	str	r3, [r7, #12]
   return(result);
 8016752:	68fb      	ldr	r3, [r7, #12]
 8016754:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8016758:	637b      	str	r3, [r7, #52]	; 0x34
 801675a:	687b      	ldr	r3, [r7, #4]
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	3314      	adds	r3, #20
 8016760:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016762:	61fa      	str	r2, [r7, #28]
 8016764:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016766:	69b9      	ldr	r1, [r7, #24]
 8016768:	69fa      	ldr	r2, [r7, #28]
 801676a:	e841 2300 	strex	r3, r2, [r1]
 801676e:	617b      	str	r3, [r7, #20]
   return(result);
 8016770:	697b      	ldr	r3, [r7, #20]
 8016772:	2b00      	cmp	r3, #0
 8016774:	d1e5      	bne.n	8016742 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801677a:	2b00      	cmp	r3, #0
 801677c:	d004      	beq.n	8016788 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016782:	4618      	mov	r0, r3
 8016784:	f7f1 fe9d 	bl	80084c2 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8016788:	6878      	ldr	r0, [r7, #4]
 801678a:	f001 fcbf 	bl	801810c <UART_EndRxTransfer>
  }

  return HAL_OK;
 801678e:	2300      	movs	r3, #0
}
 8016790:	4618      	mov	r0, r3
 8016792:	3740      	adds	r7, #64	; 0x40
 8016794:	46bd      	mov	sp, r7
 8016796:	bd80      	pop	{r7, pc}

08016798 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b088      	sub	sp, #32
 801679c:	af00      	add	r7, sp, #0
 801679e:	60f8      	str	r0, [r7, #12]
 80167a0:	60b9      	str	r1, [r7, #8]
 80167a2:	603b      	str	r3, [r7, #0]
 80167a4:	4613      	mov	r3, r2
 80167a6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80167a8:	68fb      	ldr	r3, [r7, #12]
 80167aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80167ae:	b2db      	uxtb	r3, r3
 80167b0:	2b20      	cmp	r3, #32
 80167b2:	f040 80c9 	bne.w	8016948 <HAL_UARTEx_ReceiveToIdle+0x1b0>
  {
    if ((pData == NULL) || (Size == 0U))
 80167b6:	68bb      	ldr	r3, [r7, #8]
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d002      	beq.n	80167c2 <HAL_UARTEx_ReceiveToIdle+0x2a>
 80167bc:	88fb      	ldrh	r3, [r7, #6]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d101      	bne.n	80167c6 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 80167c2:	2301      	movs	r3, #1
 80167c4:	e0c1      	b.n	801694a <HAL_UARTEx_ReceiveToIdle+0x1b2>
    }

    __HAL_LOCK(huart);
 80167c6:	68fb      	ldr	r3, [r7, #12]
 80167c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80167cc:	2b01      	cmp	r3, #1
 80167ce:	d101      	bne.n	80167d4 <HAL_UARTEx_ReceiveToIdle+0x3c>
 80167d0:	2302      	movs	r3, #2
 80167d2:	e0ba      	b.n	801694a <HAL_UARTEx_ReceiveToIdle+0x1b2>
 80167d4:	68fb      	ldr	r3, [r7, #12]
 80167d6:	2201      	movs	r2, #1
 80167d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80167dc:	68fb      	ldr	r3, [r7, #12]
 80167de:	2200      	movs	r2, #0
 80167e0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	2222      	movs	r2, #34	; 0x22
 80167e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	2201      	movs	r2, #1
 80167ee:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80167f0:	f7f0 fba6 	bl	8006f40 <HAL_GetTick>
 80167f4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80167f6:	68fb      	ldr	r3, [r7, #12]
 80167f8:	88fa      	ldrh	r2, [r7, #6]
 80167fa:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80167fc:	68fb      	ldr	r3, [r7, #12]
 80167fe:	88fa      	ldrh	r2, [r7, #6]
 8016800:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	689b      	ldr	r3, [r3, #8]
 8016806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801680a:	d108      	bne.n	801681e <HAL_UARTEx_ReceiveToIdle+0x86>
 801680c:	68fb      	ldr	r3, [r7, #12]
 801680e:	691b      	ldr	r3, [r3, #16]
 8016810:	2b00      	cmp	r3, #0
 8016812:	d104      	bne.n	801681e <HAL_UARTEx_ReceiveToIdle+0x86>
    {
      pdata8bits  = NULL;
 8016814:	2300      	movs	r3, #0
 8016816:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8016818:	68bb      	ldr	r3, [r7, #8]
 801681a:	61bb      	str	r3, [r7, #24]
 801681c:	e003      	b.n	8016826 <HAL_UARTEx_ReceiveToIdle+0x8e>
    }
    else
    {
      pdata8bits  = pData;
 801681e:	68bb      	ldr	r3, [r7, #8]
 8016820:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8016822:	2300      	movs	r3, #0
 8016824:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8016826:	68fb      	ldr	r3, [r7, #12]
 8016828:	2200      	movs	r2, #0
 801682a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Initialize output number of received elements */
    *RxLen = 0U;
 801682e:	683b      	ldr	r3, [r7, #0]
 8016830:	2200      	movs	r2, #0
 8016832:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8016834:	e074      	b.n	8016920 <HAL_UARTEx_ReceiveToIdle+0x188>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8016836:	68fb      	ldr	r3, [r7, #12]
 8016838:	681b      	ldr	r3, [r3, #0]
 801683a:	681b      	ldr	r3, [r3, #0]
 801683c:	f003 0310 	and.w	r3, r3, #16
 8016840:	2b10      	cmp	r3, #16
 8016842:	d114      	bne.n	801686e <HAL_UARTEx_ReceiveToIdle+0xd6>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8016844:	2300      	movs	r3, #0
 8016846:	613b      	str	r3, [r7, #16]
 8016848:	68fb      	ldr	r3, [r7, #12]
 801684a:	681b      	ldr	r3, [r3, #0]
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	613b      	str	r3, [r7, #16]
 8016850:	68fb      	ldr	r3, [r7, #12]
 8016852:	681b      	ldr	r3, [r3, #0]
 8016854:	685b      	ldr	r3, [r3, #4]
 8016856:	613b      	str	r3, [r7, #16]
 8016858:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 801685a:	683b      	ldr	r3, [r7, #0]
 801685c:	881b      	ldrh	r3, [r3, #0]
 801685e:	2b00      	cmp	r3, #0
 8016860:	d005      	beq.n	801686e <HAL_UARTEx_ReceiveToIdle+0xd6>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8016862:	68fb      	ldr	r3, [r7, #12]
 8016864:	2220      	movs	r2, #32
 8016866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_OK;
 801686a:	2300      	movs	r3, #0
 801686c:	e06d      	b.n	801694a <HAL_UARTEx_ReceiveToIdle+0x1b2>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 801686e:	68fb      	ldr	r3, [r7, #12]
 8016870:	681b      	ldr	r3, [r3, #0]
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	f003 0320 	and.w	r3, r3, #32
 8016878:	2b20      	cmp	r3, #32
 801687a:	d13c      	bne.n	80168f6 <HAL_UARTEx_ReceiveToIdle+0x15e>
      {
        if (pdata8bits == NULL)
 801687c:	69fb      	ldr	r3, [r7, #28]
 801687e:	2b00      	cmp	r3, #0
 8016880:	d10c      	bne.n	801689c <HAL_UARTEx_ReceiveToIdle+0x104>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	681b      	ldr	r3, [r3, #0]
 8016886:	685b      	ldr	r3, [r3, #4]
 8016888:	b29b      	uxth	r3, r3
 801688a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801688e:	b29a      	uxth	r2, r3
 8016890:	69bb      	ldr	r3, [r7, #24]
 8016892:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8016894:	69bb      	ldr	r3, [r7, #24]
 8016896:	3302      	adds	r3, #2
 8016898:	61bb      	str	r3, [r7, #24]
 801689a:	e01f      	b.n	80168dc <HAL_UARTEx_ReceiveToIdle+0x144>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	689b      	ldr	r3, [r3, #8]
 80168a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80168a4:	d007      	beq.n	80168b6 <HAL_UARTEx_ReceiveToIdle+0x11e>
 80168a6:	68fb      	ldr	r3, [r7, #12]
 80168a8:	689b      	ldr	r3, [r3, #8]
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d10a      	bne.n	80168c4 <HAL_UARTEx_ReceiveToIdle+0x12c>
 80168ae:	68fb      	ldr	r3, [r7, #12]
 80168b0:	691b      	ldr	r3, [r3, #16]
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	d106      	bne.n	80168c4 <HAL_UARTEx_ReceiveToIdle+0x12c>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	685b      	ldr	r3, [r3, #4]
 80168bc:	b2da      	uxtb	r2, r3
 80168be:	69fb      	ldr	r3, [r7, #28]
 80168c0:	701a      	strb	r2, [r3, #0]
 80168c2:	e008      	b.n	80168d6 <HAL_UARTEx_ReceiveToIdle+0x13e>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	681b      	ldr	r3, [r3, #0]
 80168c8:	685b      	ldr	r3, [r3, #4]
 80168ca:	b2db      	uxtb	r3, r3
 80168cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80168d0:	b2da      	uxtb	r2, r3
 80168d2:	69fb      	ldr	r3, [r7, #28]
 80168d4:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 80168d6:	69fb      	ldr	r3, [r7, #28]
 80168d8:	3301      	adds	r3, #1
 80168da:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 80168dc:	683b      	ldr	r3, [r7, #0]
 80168de:	881b      	ldrh	r3, [r3, #0]
 80168e0:	3301      	adds	r3, #1
 80168e2:	b29a      	uxth	r2, r3
 80168e4:	683b      	ldr	r3, [r7, #0]
 80168e6:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 80168e8:	68fb      	ldr	r3, [r7, #12]
 80168ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80168ec:	b29b      	uxth	r3, r3
 80168ee:	3b01      	subs	r3, #1
 80168f0:	b29a      	uxth	r2, r3
 80168f2:	68fb      	ldr	r3, [r7, #12]
 80168f4:	85da      	strh	r2, [r3, #46]	; 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80168f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80168f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168fc:	d010      	beq.n	8016920 <HAL_UARTEx_ReceiveToIdle+0x188>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80168fe:	f7f0 fb1f 	bl	8006f40 <HAL_GetTick>
 8016902:	4602      	mov	r2, r0
 8016904:	697b      	ldr	r3, [r7, #20]
 8016906:	1ad3      	subs	r3, r2, r3
 8016908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801690a:	429a      	cmp	r2, r3
 801690c:	d302      	bcc.n	8016914 <HAL_UARTEx_ReceiveToIdle+0x17c>
 801690e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016910:	2b00      	cmp	r3, #0
 8016912:	d105      	bne.n	8016920 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8016914:	68fb      	ldr	r3, [r7, #12]
 8016916:	2220      	movs	r2, #32
 8016918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_TIMEOUT;
 801691c:	2303      	movs	r3, #3
 801691e:	e014      	b.n	801694a <HAL_UARTEx_ReceiveToIdle+0x1b2>
    while (huart->RxXferCount > 0U)
 8016920:	68fb      	ldr	r3, [r7, #12]
 8016922:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8016924:	b29b      	uxth	r3, r3
 8016926:	2b00      	cmp	r3, #0
 8016928:	d185      	bne.n	8016836 <HAL_UARTEx_ReceiveToIdle+0x9e>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 801692a:	68fb      	ldr	r3, [r7, #12]
 801692c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 801692e:	68fb      	ldr	r3, [r7, #12]
 8016930:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8016932:	b29b      	uxth	r3, r3
 8016934:	1ad3      	subs	r3, r2, r3
 8016936:	b29a      	uxth	r2, r3
 8016938:	683b      	ldr	r3, [r7, #0]
 801693a:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801693c:	68fb      	ldr	r3, [r7, #12]
 801693e:	2220      	movs	r2, #32
 8016940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8016944:	2300      	movs	r3, #0
 8016946:	e000      	b.n	801694a <HAL_UARTEx_ReceiveToIdle+0x1b2>
  }
  else
  {
    return HAL_BUSY;
 8016948:	2302      	movs	r3, #2
  }
}
 801694a:	4618      	mov	r0, r3
 801694c:	3720      	adds	r7, #32
 801694e:	46bd      	mov	sp, r7
 8016950:	bd80      	pop	{r7, pc}

08016952 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8016952:	b580      	push	{r7, lr}
 8016954:	b08c      	sub	sp, #48	; 0x30
 8016956:	af00      	add	r7, sp, #0
 8016958:	60f8      	str	r0, [r7, #12]
 801695a:	60b9      	str	r1, [r7, #8]
 801695c:	4613      	mov	r3, r2
 801695e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8016960:	68fb      	ldr	r3, [r7, #12]
 8016962:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8016966:	b2db      	uxtb	r3, r3
 8016968:	2b20      	cmp	r3, #32
 801696a:	d152      	bne.n	8016a12 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 801696c:	68bb      	ldr	r3, [r7, #8]
 801696e:	2b00      	cmp	r3, #0
 8016970:	d002      	beq.n	8016978 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8016972:	88fb      	ldrh	r3, [r7, #6]
 8016974:	2b00      	cmp	r3, #0
 8016976:	d101      	bne.n	801697c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8016978:	2301      	movs	r3, #1
 801697a:	e04b      	b.n	8016a14 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 801697c:	68fb      	ldr	r3, [r7, #12]
 801697e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016982:	2b01      	cmp	r3, #1
 8016984:	d101      	bne.n	801698a <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 8016986:	2302      	movs	r3, #2
 8016988:	e044      	b.n	8016a14 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 801698a:	68fb      	ldr	r3, [r7, #12]
 801698c:	2201      	movs	r2, #1
 801698e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8016992:	68fb      	ldr	r3, [r7, #12]
 8016994:	2201      	movs	r2, #1
 8016996:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8016998:	88fb      	ldrh	r3, [r7, #6]
 801699a:	461a      	mov	r2, r3
 801699c:	68b9      	ldr	r1, [r7, #8]
 801699e:	68f8      	ldr	r0, [r7, #12]
 80169a0:	f001 fab8 	bl	8017f14 <UART_Start_Receive_IT>
 80169a4:	4603      	mov	r3, r0
 80169a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80169aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d12c      	bne.n	8016a0c <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80169b2:	68fb      	ldr	r3, [r7, #12]
 80169b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80169b6:	2b01      	cmp	r3, #1
 80169b8:	d125      	bne.n	8016a06 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80169ba:	2300      	movs	r3, #0
 80169bc:	613b      	str	r3, [r7, #16]
 80169be:	68fb      	ldr	r3, [r7, #12]
 80169c0:	681b      	ldr	r3, [r3, #0]
 80169c2:	681b      	ldr	r3, [r3, #0]
 80169c4:	613b      	str	r3, [r7, #16]
 80169c6:	68fb      	ldr	r3, [r7, #12]
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	685b      	ldr	r3, [r3, #4]
 80169cc:	613b      	str	r3, [r7, #16]
 80169ce:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80169d0:	68fb      	ldr	r3, [r7, #12]
 80169d2:	681b      	ldr	r3, [r3, #0]
 80169d4:	330c      	adds	r3, #12
 80169d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80169d8:	69bb      	ldr	r3, [r7, #24]
 80169da:	e853 3f00 	ldrex	r3, [r3]
 80169de:	617b      	str	r3, [r7, #20]
   return(result);
 80169e0:	697b      	ldr	r3, [r7, #20]
 80169e2:	f043 0310 	orr.w	r3, r3, #16
 80169e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80169e8:	68fb      	ldr	r3, [r7, #12]
 80169ea:	681b      	ldr	r3, [r3, #0]
 80169ec:	330c      	adds	r3, #12
 80169ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80169f0:	627a      	str	r2, [r7, #36]	; 0x24
 80169f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80169f4:	6a39      	ldr	r1, [r7, #32]
 80169f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80169f8:	e841 2300 	strex	r3, r2, [r1]
 80169fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80169fe:	69fb      	ldr	r3, [r7, #28]
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	d1e5      	bne.n	80169d0 <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 8016a04:	e002      	b.n	8016a0c <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8016a06:	2301      	movs	r3, #1
 8016a08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8016a0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8016a10:	e000      	b.n	8016a14 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8016a12:	2302      	movs	r3, #2
  }
}
 8016a14:	4618      	mov	r0, r3
 8016a16:	3730      	adds	r7, #48	; 0x30
 8016a18:	46bd      	mov	sp, r7
 8016a1a:	bd80      	pop	{r7, pc}

08016a1c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8016a1c:	b580      	push	{r7, lr}
 8016a1e:	b08c      	sub	sp, #48	; 0x30
 8016a20:	af00      	add	r7, sp, #0
 8016a22:	60f8      	str	r0, [r7, #12]
 8016a24:	60b9      	str	r1, [r7, #8]
 8016a26:	4613      	mov	r3, r2
 8016a28:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8016a2a:	68fb      	ldr	r3, [r7, #12]
 8016a2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8016a30:	b2db      	uxtb	r3, r3
 8016a32:	2b20      	cmp	r3, #32
 8016a34:	d152      	bne.n	8016adc <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8016a36:	68bb      	ldr	r3, [r7, #8]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d002      	beq.n	8016a42 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8016a3c:	88fb      	ldrh	r3, [r7, #6]
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d101      	bne.n	8016a46 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8016a42:	2301      	movs	r3, #1
 8016a44:	e04b      	b.n	8016ade <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016a4c:	2b01      	cmp	r3, #1
 8016a4e:	d101      	bne.n	8016a54 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8016a50:	2302      	movs	r3, #2
 8016a52:	e044      	b.n	8016ade <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8016a54:	68fb      	ldr	r3, [r7, #12]
 8016a56:	2201      	movs	r2, #1
 8016a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	2201      	movs	r2, #1
 8016a60:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8016a62:	88fb      	ldrh	r3, [r7, #6]
 8016a64:	461a      	mov	r2, r3
 8016a66:	68b9      	ldr	r1, [r7, #8]
 8016a68:	68f8      	ldr	r0, [r7, #12]
 8016a6a:	f001 fa8d 	bl	8017f88 <UART_Start_Receive_DMA>
 8016a6e:	4603      	mov	r3, r0
 8016a70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8016a74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d12c      	bne.n	8016ad6 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016a80:	2b01      	cmp	r3, #1
 8016a82:	d125      	bne.n	8016ad0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8016a84:	2300      	movs	r3, #0
 8016a86:	613b      	str	r3, [r7, #16]
 8016a88:	68fb      	ldr	r3, [r7, #12]
 8016a8a:	681b      	ldr	r3, [r3, #0]
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	613b      	str	r3, [r7, #16]
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	685b      	ldr	r3, [r3, #4]
 8016a96:	613b      	str	r3, [r7, #16]
 8016a98:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	330c      	adds	r3, #12
 8016aa0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016aa2:	69bb      	ldr	r3, [r7, #24]
 8016aa4:	e853 3f00 	ldrex	r3, [r3]
 8016aa8:	617b      	str	r3, [r7, #20]
   return(result);
 8016aaa:	697b      	ldr	r3, [r7, #20]
 8016aac:	f043 0310 	orr.w	r3, r3, #16
 8016ab0:	62bb      	str	r3, [r7, #40]	; 0x28
 8016ab2:	68fb      	ldr	r3, [r7, #12]
 8016ab4:	681b      	ldr	r3, [r3, #0]
 8016ab6:	330c      	adds	r3, #12
 8016ab8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016aba:	627a      	str	r2, [r7, #36]	; 0x24
 8016abc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016abe:	6a39      	ldr	r1, [r7, #32]
 8016ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016ac2:	e841 2300 	strex	r3, r2, [r1]
 8016ac6:	61fb      	str	r3, [r7, #28]
   return(result);
 8016ac8:	69fb      	ldr	r3, [r7, #28]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d1e5      	bne.n	8016a9a <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8016ace:	e002      	b.n	8016ad6 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8016ad0:	2301      	movs	r3, #1
 8016ad2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8016ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8016ada:	e000      	b.n	8016ade <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8016adc:	2302      	movs	r3, #2
  }
}
 8016ade:	4618      	mov	r0, r3
 8016ae0:	3730      	adds	r7, #48	; 0x30
 8016ae2:	46bd      	mov	sp, r7
 8016ae4:	bd80      	pop	{r7, pc}

08016ae6 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8016ae6:	b580      	push	{r7, lr}
 8016ae8:	b0a0      	sub	sp, #128	; 0x80
 8016aea:	af00      	add	r7, sp, #0
 8016aec:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	681b      	ldr	r3, [r3, #0]
 8016af2:	330c      	adds	r3, #12
 8016af4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016af6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016af8:	e853 3f00 	ldrex	r3, [r3]
 8016afc:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8016afe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016b00:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8016b04:	67fb      	str	r3, [r7, #124]	; 0x7c
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	681b      	ldr	r3, [r3, #0]
 8016b0a:	330c      	adds	r3, #12
 8016b0c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016b0e:	66ba      	str	r2, [r7, #104]	; 0x68
 8016b10:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b12:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8016b14:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016b16:	e841 2300 	strex	r3, r2, [r1]
 8016b1a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8016b1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016b1e:	2b00      	cmp	r3, #0
 8016b20:	d1e5      	bne.n	8016aee <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	681b      	ldr	r3, [r3, #0]
 8016b26:	3314      	adds	r3, #20
 8016b28:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016b2c:	e853 3f00 	ldrex	r3, [r3]
 8016b30:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8016b32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016b34:	f023 0301 	bic.w	r3, r3, #1
 8016b38:	67bb      	str	r3, [r7, #120]	; 0x78
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	681b      	ldr	r3, [r3, #0]
 8016b3e:	3314      	adds	r3, #20
 8016b40:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8016b42:	657a      	str	r2, [r7, #84]	; 0x54
 8016b44:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016b48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016b4a:	e841 2300 	strex	r3, r2, [r1]
 8016b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	d1e5      	bne.n	8016b22 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016b5a:	2b01      	cmp	r3, #1
 8016b5c:	d119      	bne.n	8016b92 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	330c      	adds	r3, #12
 8016b64:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016b68:	e853 3f00 	ldrex	r3, [r3]
 8016b6c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b70:	f023 0310 	bic.w	r3, r3, #16
 8016b74:	677b      	str	r3, [r7, #116]	; 0x74
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	681b      	ldr	r3, [r3, #0]
 8016b7a:	330c      	adds	r3, #12
 8016b7c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8016b7e:	643a      	str	r2, [r7, #64]	; 0x40
 8016b80:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b82:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016b84:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016b86:	e841 2300 	strex	r3, r2, [r1]
 8016b8a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b8e:	2b00      	cmp	r3, #0
 8016b90:	d1e5      	bne.n	8016b5e <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	681b      	ldr	r3, [r3, #0]
 8016b96:	695b      	ldr	r3, [r3, #20]
 8016b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016b9c:	2b80      	cmp	r3, #128	; 0x80
 8016b9e:	d136      	bne.n	8016c0e <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	681b      	ldr	r3, [r3, #0]
 8016ba4:	3314      	adds	r3, #20
 8016ba6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ba8:	6a3b      	ldr	r3, [r7, #32]
 8016baa:	e853 3f00 	ldrex	r3, [r3]
 8016bae:	61fb      	str	r3, [r7, #28]
   return(result);
 8016bb0:	69fb      	ldr	r3, [r7, #28]
 8016bb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016bb6:	673b      	str	r3, [r7, #112]	; 0x70
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	681b      	ldr	r3, [r3, #0]
 8016bbc:	3314      	adds	r3, #20
 8016bbe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8016bc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016bc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016bc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016bc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016bc8:	e841 2300 	strex	r3, r2, [r1]
 8016bcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d1e5      	bne.n	8016ba0 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d018      	beq.n	8016c0e <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016be0:	2200      	movs	r2, #0
 8016be2:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016be8:	4618      	mov	r0, r3
 8016bea:	f7f1 fc6a 	bl	80084c2 <HAL_DMA_Abort>
 8016bee:	4603      	mov	r3, r0
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d00c      	beq.n	8016c0e <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016bf8:	4618      	mov	r0, r3
 8016bfa:	f7f2 f826 	bl	8008c4a <HAL_DMA_GetError>
 8016bfe:	4603      	mov	r3, r0
 8016c00:	2b20      	cmp	r3, #32
 8016c02:	d104      	bne.n	8016c0e <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	2210      	movs	r2, #16
 8016c08:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8016c0a:	2303      	movs	r3, #3
 8016c0c:	e052      	b.n	8016cb4 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	681b      	ldr	r3, [r3, #0]
 8016c12:	695b      	ldr	r3, [r3, #20]
 8016c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016c18:	2b40      	cmp	r3, #64	; 0x40
 8016c1a:	d136      	bne.n	8016c8a <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	681b      	ldr	r3, [r3, #0]
 8016c20:	3314      	adds	r3, #20
 8016c22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016c24:	68fb      	ldr	r3, [r7, #12]
 8016c26:	e853 3f00 	ldrex	r3, [r3]
 8016c2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8016c2c:	68bb      	ldr	r3, [r7, #8]
 8016c2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8016c32:	66fb      	str	r3, [r7, #108]	; 0x6c
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	681b      	ldr	r3, [r3, #0]
 8016c38:	3314      	adds	r3, #20
 8016c3a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016c3c:	61ba      	str	r2, [r7, #24]
 8016c3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016c40:	6979      	ldr	r1, [r7, #20]
 8016c42:	69ba      	ldr	r2, [r7, #24]
 8016c44:	e841 2300 	strex	r3, r2, [r1]
 8016c48:	613b      	str	r3, [r7, #16]
   return(result);
 8016c4a:	693b      	ldr	r3, [r7, #16]
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d1e5      	bne.n	8016c1c <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	d018      	beq.n	8016c8a <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016c5c:	2200      	movs	r2, #0
 8016c5e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016c64:	4618      	mov	r0, r3
 8016c66:	f7f1 fc2c 	bl	80084c2 <HAL_DMA_Abort>
 8016c6a:	4603      	mov	r3, r0
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	d00c      	beq.n	8016c8a <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8016c70:	687b      	ldr	r3, [r7, #4]
 8016c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016c74:	4618      	mov	r0, r3
 8016c76:	f7f1 ffe8 	bl	8008c4a <HAL_DMA_GetError>
 8016c7a:	4603      	mov	r3, r0
 8016c7c:	2b20      	cmp	r3, #32
 8016c7e:	d104      	bne.n	8016c8a <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8016c80:	687b      	ldr	r3, [r7, #4]
 8016c82:	2210      	movs	r2, #16
 8016c84:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8016c86:	2303      	movs	r3, #3
 8016c88:	e014      	b.n	8016cb4 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	2200      	movs	r2, #0
 8016c8e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8016c90:	687b      	ldr	r3, [r7, #4]
 8016c92:	2200      	movs	r2, #0
 8016c94:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	2200      	movs	r2, #0
 8016c9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	2220      	movs	r2, #32
 8016ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->gState = HAL_UART_STATE_READY;
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	2220      	movs	r2, #32
 8016ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	2200      	movs	r2, #0
 8016cb0:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8016cb2:	2300      	movs	r3, #0
}
 8016cb4:	4618      	mov	r0, r3
 8016cb6:	3780      	adds	r7, #128	; 0x80
 8016cb8:	46bd      	mov	sp, r7
 8016cba:	bd80      	pop	{r7, pc}

08016cbc <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8016cbc:	b580      	push	{r7, lr}
 8016cbe:	b08e      	sub	sp, #56	; 0x38
 8016cc0:	af00      	add	r7, sp, #0
 8016cc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	330c      	adds	r3, #12
 8016cca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ccc:	6a3b      	ldr	r3, [r7, #32]
 8016cce:	e853 3f00 	ldrex	r3, [r3]
 8016cd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8016cd4:	69fb      	ldr	r3, [r7, #28]
 8016cd6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8016cda:	637b      	str	r3, [r7, #52]	; 0x34
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	330c      	adds	r3, #12
 8016ce2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016ce4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016ce6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ce8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016cea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016cec:	e841 2300 	strex	r3, r2, [r1]
 8016cf0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	d1e5      	bne.n	8016cc4 <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	681b      	ldr	r3, [r3, #0]
 8016cfc:	695b      	ldr	r3, [r3, #20]
 8016cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016d02:	2b80      	cmp	r3, #128	; 0x80
 8016d04:	d136      	bne.n	8016d74 <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8016d06:	687b      	ldr	r3, [r7, #4]
 8016d08:	681b      	ldr	r3, [r3, #0]
 8016d0a:	3314      	adds	r3, #20
 8016d0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d0e:	68fb      	ldr	r3, [r7, #12]
 8016d10:	e853 3f00 	ldrex	r3, [r3]
 8016d14:	60bb      	str	r3, [r7, #8]
   return(result);
 8016d16:	68bb      	ldr	r3, [r7, #8]
 8016d18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016d1c:	633b      	str	r3, [r7, #48]	; 0x30
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	681b      	ldr	r3, [r3, #0]
 8016d22:	3314      	adds	r3, #20
 8016d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016d26:	61ba      	str	r2, [r7, #24]
 8016d28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016d2a:	6979      	ldr	r1, [r7, #20]
 8016d2c:	69ba      	ldr	r2, [r7, #24]
 8016d2e:	e841 2300 	strex	r3, r2, [r1]
 8016d32:	613b      	str	r3, [r7, #16]
   return(result);
 8016d34:	693b      	ldr	r3, [r7, #16]
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d1e5      	bne.n	8016d06 <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	d018      	beq.n	8016d74 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8016d42:	687b      	ldr	r3, [r7, #4]
 8016d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016d46:	2200      	movs	r2, #0
 8016d48:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016d4e:	4618      	mov	r0, r3
 8016d50:	f7f1 fbb7 	bl	80084c2 <HAL_DMA_Abort>
 8016d54:	4603      	mov	r3, r0
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d00c      	beq.n	8016d74 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016d5e:	4618      	mov	r0, r3
 8016d60:	f7f1 ff73 	bl	8008c4a <HAL_DMA_GetError>
 8016d64:	4603      	mov	r3, r0
 8016d66:	2b20      	cmp	r3, #32
 8016d68:	d104      	bne.n	8016d74 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	2210      	movs	r2, #16
 8016d6e:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8016d70:	2303      	movs	r3, #3
 8016d72:	e007      	b.n	8016d84 <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	2200      	movs	r2, #0
 8016d78:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	2220      	movs	r2, #32
 8016d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8016d82:	2300      	movs	r3, #0
}
 8016d84:	4618      	mov	r0, r3
 8016d86:	3738      	adds	r7, #56	; 0x38
 8016d88:	46bd      	mov	sp, r7
 8016d8a:	bd80      	pop	{r7, pc}

08016d8c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8016d8c:	b580      	push	{r7, lr}
 8016d8e:	b09a      	sub	sp, #104	; 0x68
 8016d90:	af00      	add	r7, sp, #0
 8016d92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	681b      	ldr	r3, [r3, #0]
 8016d98:	330c      	adds	r3, #12
 8016d9a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016d9e:	e853 3f00 	ldrex	r3, [r3]
 8016da2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8016da4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016da6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016daa:	667b      	str	r3, [r7, #100]	; 0x64
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	681b      	ldr	r3, [r3, #0]
 8016db0:	330c      	adds	r3, #12
 8016db2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8016db4:	657a      	str	r2, [r7, #84]	; 0x54
 8016db6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016db8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016dba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016dbc:	e841 2300 	strex	r3, r2, [r1]
 8016dc0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016dc4:	2b00      	cmp	r3, #0
 8016dc6:	d1e5      	bne.n	8016d94 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	681b      	ldr	r3, [r3, #0]
 8016dcc:	3314      	adds	r3, #20
 8016dce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016dd2:	e853 3f00 	ldrex	r3, [r3]
 8016dd6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016dda:	f023 0301 	bic.w	r3, r3, #1
 8016dde:	663b      	str	r3, [r7, #96]	; 0x60
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	681b      	ldr	r3, [r3, #0]
 8016de4:	3314      	adds	r3, #20
 8016de6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016de8:	643a      	str	r2, [r7, #64]	; 0x40
 8016dea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016dec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016dee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016df0:	e841 2300 	strex	r3, r2, [r1]
 8016df4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d1e5      	bne.n	8016dc8 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016e00:	2b01      	cmp	r3, #1
 8016e02:	d119      	bne.n	8016e38 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	681b      	ldr	r3, [r3, #0]
 8016e08:	330c      	adds	r3, #12
 8016e0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016e0c:	6a3b      	ldr	r3, [r7, #32]
 8016e0e:	e853 3f00 	ldrex	r3, [r3]
 8016e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8016e14:	69fb      	ldr	r3, [r7, #28]
 8016e16:	f023 0310 	bic.w	r3, r3, #16
 8016e1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	681b      	ldr	r3, [r3, #0]
 8016e20:	330c      	adds	r3, #12
 8016e22:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8016e24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016e26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016e2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016e2c:	e841 2300 	strex	r3, r2, [r1]
 8016e30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d1e5      	bne.n	8016e04 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	681b      	ldr	r3, [r3, #0]
 8016e3c:	695b      	ldr	r3, [r3, #20]
 8016e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016e42:	2b40      	cmp	r3, #64	; 0x40
 8016e44:	d136      	bne.n	8016eb4 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	681b      	ldr	r3, [r3, #0]
 8016e4a:	3314      	adds	r3, #20
 8016e4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	e853 3f00 	ldrex	r3, [r3]
 8016e54:	60bb      	str	r3, [r7, #8]
   return(result);
 8016e56:	68bb      	ldr	r3, [r7, #8]
 8016e58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8016e5c:	65bb      	str	r3, [r7, #88]	; 0x58
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	681b      	ldr	r3, [r3, #0]
 8016e62:	3314      	adds	r3, #20
 8016e64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016e66:	61ba      	str	r2, [r7, #24]
 8016e68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e6a:	6979      	ldr	r1, [r7, #20]
 8016e6c:	69ba      	ldr	r2, [r7, #24]
 8016e6e:	e841 2300 	strex	r3, r2, [r1]
 8016e72:	613b      	str	r3, [r7, #16]
   return(result);
 8016e74:	693b      	ldr	r3, [r7, #16]
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d1e5      	bne.n	8016e46 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d018      	beq.n	8016eb4 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016e86:	2200      	movs	r2, #0
 8016e88:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8016e8a:	687b      	ldr	r3, [r7, #4]
 8016e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016e8e:	4618      	mov	r0, r3
 8016e90:	f7f1 fb17 	bl	80084c2 <HAL_DMA_Abort>
 8016e94:	4603      	mov	r3, r0
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	d00c      	beq.n	8016eb4 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016e9e:	4618      	mov	r0, r3
 8016ea0:	f7f1 fed3 	bl	8008c4a <HAL_DMA_GetError>
 8016ea4:	4603      	mov	r3, r0
 8016ea6:	2b20      	cmp	r3, #32
 8016ea8:	d104      	bne.n	8016eb4 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	2210      	movs	r2, #16
 8016eae:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8016eb0:	2303      	movs	r3, #3
 8016eb2:	e00a      	b.n	8016eca <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	2200      	movs	r2, #0
 8016eb8:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	2220      	movs	r2, #32
 8016ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	2200      	movs	r2, #0
 8016ec6:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8016ec8:	2300      	movs	r3, #0
}
 8016eca:	4618      	mov	r0, r3
 8016ecc:	3768      	adds	r7, #104	; 0x68
 8016ece:	46bd      	mov	sp, r7
 8016ed0:	bd80      	pop	{r7, pc}

08016ed2 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8016ed2:	b580      	push	{r7, lr}
 8016ed4:	b0a2      	sub	sp, #136	; 0x88
 8016ed6:	af00      	add	r7, sp, #0
 8016ed8:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8016eda:	2301      	movs	r3, #1
 8016edc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	681b      	ldr	r3, [r3, #0]
 8016ee4:	330c      	adds	r3, #12
 8016ee6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ee8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016eea:	e853 3f00 	ldrex	r3, [r3]
 8016eee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8016ef0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016ef2:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8016ef6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	681b      	ldr	r3, [r3, #0]
 8016efe:	330c      	adds	r3, #12
 8016f00:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8016f04:	66fa      	str	r2, [r7, #108]	; 0x6c
 8016f06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016f08:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8016f0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016f0c:	e841 2300 	strex	r3, r2, [r1]
 8016f10:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8016f12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d1e3      	bne.n	8016ee0 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	681b      	ldr	r3, [r3, #0]
 8016f1c:	3314      	adds	r3, #20
 8016f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016f20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016f22:	e853 3f00 	ldrex	r3, [r3]
 8016f26:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8016f28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016f2a:	f023 0301 	bic.w	r3, r3, #1
 8016f2e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	681b      	ldr	r3, [r3, #0]
 8016f34:	3314      	adds	r3, #20
 8016f36:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016f38:	65ba      	str	r2, [r7, #88]	; 0x58
 8016f3a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016f3c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016f3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016f40:	e841 2300 	strex	r3, r2, [r1]
 8016f44:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8016f46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016f48:	2b00      	cmp	r3, #0
 8016f4a:	d1e5      	bne.n	8016f18 <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016f50:	2b01      	cmp	r3, #1
 8016f52:	d119      	bne.n	8016f88 <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	681b      	ldr	r3, [r3, #0]
 8016f58:	330c      	adds	r3, #12
 8016f5a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016f5e:	e853 3f00 	ldrex	r3, [r3]
 8016f62:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8016f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016f66:	f023 0310 	bic.w	r3, r3, #16
 8016f6a:	67bb      	str	r3, [r7, #120]	; 0x78
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	681b      	ldr	r3, [r3, #0]
 8016f70:	330c      	adds	r3, #12
 8016f72:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8016f74:	647a      	str	r2, [r7, #68]	; 0x44
 8016f76:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016f78:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016f7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016f7c:	e841 2300 	strex	r3, r2, [r1]
 8016f80:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8016f82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d1e5      	bne.n	8016f54 <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d00f      	beq.n	8016fb0 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8016f90:	687b      	ldr	r3, [r7, #4]
 8016f92:	681b      	ldr	r3, [r3, #0]
 8016f94:	695b      	ldr	r3, [r3, #20]
 8016f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016f9a:	2b80      	cmp	r3, #128	; 0x80
 8016f9c:	d104      	bne.n	8016fa8 <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016fa2:	4a54      	ldr	r2, [pc, #336]	; (80170f4 <HAL_UART_Abort_IT+0x222>)
 8016fa4:	651a      	str	r2, [r3, #80]	; 0x50
 8016fa6:	e003      	b.n	8016fb0 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8016fa8:	687b      	ldr	r3, [r7, #4]
 8016faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016fac:	2200      	movs	r2, #0
 8016fae:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016fb4:	2b00      	cmp	r3, #0
 8016fb6:	d00f      	beq.n	8016fd8 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	681b      	ldr	r3, [r3, #0]
 8016fbc:	695b      	ldr	r3, [r3, #20]
 8016fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016fc2:	2b40      	cmp	r3, #64	; 0x40
 8016fc4:	d104      	bne.n	8016fd0 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016fca:	4a4b      	ldr	r2, [pc, #300]	; (80170f8 <HAL_UART_Abort_IT+0x226>)
 8016fcc:	651a      	str	r2, [r3, #80]	; 0x50
 8016fce:	e003      	b.n	8016fd8 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016fd4:	2200      	movs	r2, #0
 8016fd6:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	681b      	ldr	r3, [r3, #0]
 8016fdc:	695b      	ldr	r3, [r3, #20]
 8016fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016fe2:	2b80      	cmp	r3, #128	; 0x80
 8016fe4:	d12d      	bne.n	8017042 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	681b      	ldr	r3, [r3, #0]
 8016fea:	3314      	adds	r3, #20
 8016fec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ff0:	e853 3f00 	ldrex	r3, [r3]
 8016ff4:	623b      	str	r3, [r7, #32]
   return(result);
 8016ff6:	6a3b      	ldr	r3, [r7, #32]
 8016ff8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016ffc:	677b      	str	r3, [r7, #116]	; 0x74
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	681b      	ldr	r3, [r3, #0]
 8017002:	3314      	adds	r3, #20
 8017004:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8017006:	633a      	str	r2, [r7, #48]	; 0x30
 8017008:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801700a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801700c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801700e:	e841 2300 	strex	r3, r2, [r1]
 8017012:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8017014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017016:	2b00      	cmp	r3, #0
 8017018:	d1e5      	bne.n	8016fe6 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801701e:	2b00      	cmp	r3, #0
 8017020:	d00f      	beq.n	8017042 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017026:	4618      	mov	r0, r3
 8017028:	f7f1 fabb 	bl	80085a2 <HAL_DMA_Abort_IT>
 801702c:	4603      	mov	r3, r0
 801702e:	2b00      	cmp	r3, #0
 8017030:	d004      	beq.n	801703c <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8017032:	687b      	ldr	r3, [r7, #4]
 8017034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017036:	2200      	movs	r2, #0
 8017038:	651a      	str	r2, [r3, #80]	; 0x50
 801703a:	e002      	b.n	8017042 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 801703c:	2300      	movs	r3, #0
 801703e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	695b      	ldr	r3, [r3, #20]
 8017048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801704c:	2b40      	cmp	r3, #64	; 0x40
 801704e:	d130      	bne.n	80170b2 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	681b      	ldr	r3, [r3, #0]
 8017054:	3314      	adds	r3, #20
 8017056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017058:	693b      	ldr	r3, [r7, #16]
 801705a:	e853 3f00 	ldrex	r3, [r3]
 801705e:	60fb      	str	r3, [r7, #12]
   return(result);
 8017060:	68fb      	ldr	r3, [r7, #12]
 8017062:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8017066:	673b      	str	r3, [r7, #112]	; 0x70
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	681b      	ldr	r3, [r3, #0]
 801706c:	3314      	adds	r3, #20
 801706e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8017070:	61fa      	str	r2, [r7, #28]
 8017072:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017074:	69b9      	ldr	r1, [r7, #24]
 8017076:	69fa      	ldr	r2, [r7, #28]
 8017078:	e841 2300 	strex	r3, r2, [r1]
 801707c:	617b      	str	r3, [r7, #20]
   return(result);
 801707e:	697b      	ldr	r3, [r7, #20]
 8017080:	2b00      	cmp	r3, #0
 8017082:	d1e5      	bne.n	8017050 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017088:	2b00      	cmp	r3, #0
 801708a:	d012      	beq.n	80170b2 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017090:	4618      	mov	r0, r3
 8017092:	f7f1 fa86 	bl	80085a2 <HAL_DMA_Abort_IT>
 8017096:	4603      	mov	r3, r0
 8017098:	2b00      	cmp	r3, #0
 801709a:	d007      	beq.n	80170ac <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80170a0:	2200      	movs	r2, #0
 80170a2:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 80170a4:	2301      	movs	r3, #1
 80170a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80170aa:	e002      	b.n	80170b2 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 80170ac:	2300      	movs	r3, #0
 80170ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 80170b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80170b6:	2b01      	cmp	r3, #1
 80170b8:	d116      	bne.n	80170e8 <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 80170ba:	687b      	ldr	r3, [r7, #4]
 80170bc:	2200      	movs	r2, #0
 80170be:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	2200      	movs	r2, #0
 80170c4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	2200      	movs	r2, #0
 80170ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 80170cc:	687b      	ldr	r3, [r7, #4]
 80170ce:	2220      	movs	r2, #32
 80170d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    huart->RxState = HAL_UART_STATE_READY;
 80170d4:	687b      	ldr	r3, [r7, #4]
 80170d6:	2220      	movs	r2, #32
 80170d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80170dc:	687b      	ldr	r3, [r7, #4]
 80170de:	2200      	movs	r2, #0
 80170e0:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 80170e2:	6878      	ldr	r0, [r7, #4]
 80170e4:	f000 fbe5 	bl	80178b2 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80170e8:	2300      	movs	r3, #0
}
 80170ea:	4618      	mov	r0, r3
 80170ec:	3788      	adds	r7, #136	; 0x88
 80170ee:	46bd      	mov	sp, r7
 80170f0:	bd80      	pop	{r7, pc}
 80170f2:	bf00      	nop
 80170f4:	080181fb 	.word	0x080181fb
 80170f8:	0801825b 	.word	0x0801825b

080170fc <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 80170fc:	b580      	push	{r7, lr}
 80170fe:	b08e      	sub	sp, #56	; 0x38
 8017100:	af00      	add	r7, sp, #0
 8017102:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	681b      	ldr	r3, [r3, #0]
 8017108:	330c      	adds	r3, #12
 801710a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801710c:	6a3b      	ldr	r3, [r7, #32]
 801710e:	e853 3f00 	ldrex	r3, [r3]
 8017112:	61fb      	str	r3, [r7, #28]
   return(result);
 8017114:	69fb      	ldr	r3, [r7, #28]
 8017116:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801711a:	637b      	str	r3, [r7, #52]	; 0x34
 801711c:	687b      	ldr	r3, [r7, #4]
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	330c      	adds	r3, #12
 8017122:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017124:	62fa      	str	r2, [r7, #44]	; 0x2c
 8017126:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017128:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801712a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801712c:	e841 2300 	strex	r3, r2, [r1]
 8017130:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8017132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017134:	2b00      	cmp	r3, #0
 8017136:	d1e5      	bne.n	8017104 <HAL_UART_AbortTransmit_IT+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	695b      	ldr	r3, [r3, #20]
 801713e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8017142:	2b80      	cmp	r3, #128	; 0x80
 8017144:	d13c      	bne.n	80171c0 <HAL_UART_AbortTransmit_IT+0xc4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8017146:	687b      	ldr	r3, [r7, #4]
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	3314      	adds	r3, #20
 801714c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801714e:	68fb      	ldr	r3, [r7, #12]
 8017150:	e853 3f00 	ldrex	r3, [r3]
 8017154:	60bb      	str	r3, [r7, #8]
   return(result);
 8017156:	68bb      	ldr	r3, [r7, #8]
 8017158:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801715c:	633b      	str	r3, [r7, #48]	; 0x30
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	681b      	ldr	r3, [r3, #0]
 8017162:	3314      	adds	r3, #20
 8017164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017166:	61ba      	str	r2, [r7, #24]
 8017168:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801716a:	6979      	ldr	r1, [r7, #20]
 801716c:	69ba      	ldr	r2, [r7, #24]
 801716e:	e841 2300 	strex	r3, r2, [r1]
 8017172:	613b      	str	r3, [r7, #16]
   return(result);
 8017174:	693b      	ldr	r3, [r7, #16]
 8017176:	2b00      	cmp	r3, #0
 8017178:	d1e5      	bne.n	8017146 <HAL_UART_AbortTransmit_IT+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 801717a:	687b      	ldr	r3, [r7, #4]
 801717c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801717e:	2b00      	cmp	r3, #0
 8017180:	d013      	beq.n	80171aa <HAL_UART_AbortTransmit_IT+0xae>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017186:	4a16      	ldr	r2, [pc, #88]	; (80171e0 <HAL_UART_AbortTransmit_IT+0xe4>)
 8017188:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801718e:	4618      	mov	r0, r3
 8017190:	f7f1 fa07 	bl	80085a2 <HAL_DMA_Abort_IT>
 8017194:	4603      	mov	r3, r0
 8017196:	2b00      	cmp	r3, #0
 8017198:	d01c      	beq.n	80171d4 <HAL_UART_AbortTransmit_IT+0xd8>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801719e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80171a0:	687a      	ldr	r2, [r7, #4]
 80171a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80171a4:	4610      	mov	r0, r2
 80171a6:	4798      	blx	r3
 80171a8:	e014      	b.n	80171d4 <HAL_UART_AbortTransmit_IT+0xd8>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	2200      	movs	r2, #0
 80171ae:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	2220      	movs	r2, #32
 80171b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 80171b8:	6878      	ldr	r0, [r7, #4]
 80171ba:	f000 fb84 	bl	80178c6 <HAL_UART_AbortTransmitCpltCallback>
 80171be:	e009      	b.n	80171d4 <HAL_UART_AbortTransmit_IT+0xd8>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	2200      	movs	r2, #0
 80171c4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	2220      	movs	r2, #32
 80171ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 80171ce:	6878      	ldr	r0, [r7, #4]
 80171d0:	f000 fb79 	bl	80178c6 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80171d4:	2300      	movs	r3, #0
}
 80171d6:	4618      	mov	r0, r3
 80171d8:	3738      	adds	r7, #56	; 0x38
 80171da:	46bd      	mov	sp, r7
 80171dc:	bd80      	pop	{r7, pc}
 80171de:	bf00      	nop
 80171e0:	080182bb 	.word	0x080182bb

080171e4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80171e4:	b580      	push	{r7, lr}
 80171e6:	b09a      	sub	sp, #104	; 0x68
 80171e8:	af00      	add	r7, sp, #0
 80171ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	330c      	adds	r3, #12
 80171f2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80171f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80171f6:	e853 3f00 	ldrex	r3, [r3]
 80171fa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80171fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80171fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8017202:	667b      	str	r3, [r7, #100]	; 0x64
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	681b      	ldr	r3, [r3, #0]
 8017208:	330c      	adds	r3, #12
 801720a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801720c:	657a      	str	r2, [r7, #84]	; 0x54
 801720e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017210:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8017212:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017214:	e841 2300 	strex	r3, r2, [r1]
 8017218:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801721a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801721c:	2b00      	cmp	r3, #0
 801721e:	d1e5      	bne.n	80171ec <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	681b      	ldr	r3, [r3, #0]
 8017224:	3314      	adds	r3, #20
 8017226:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801722a:	e853 3f00 	ldrex	r3, [r3]
 801722e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8017230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017232:	f023 0301 	bic.w	r3, r3, #1
 8017236:	663b      	str	r3, [r7, #96]	; 0x60
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	681b      	ldr	r3, [r3, #0]
 801723c:	3314      	adds	r3, #20
 801723e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8017240:	643a      	str	r2, [r7, #64]	; 0x40
 8017242:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017244:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017246:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8017248:	e841 2300 	strex	r3, r2, [r1]
 801724c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801724e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017250:	2b00      	cmp	r3, #0
 8017252:	d1e5      	bne.n	8017220 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017258:	2b01      	cmp	r3, #1
 801725a:	d119      	bne.n	8017290 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	681b      	ldr	r3, [r3, #0]
 8017260:	330c      	adds	r3, #12
 8017262:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017264:	6a3b      	ldr	r3, [r7, #32]
 8017266:	e853 3f00 	ldrex	r3, [r3]
 801726a:	61fb      	str	r3, [r7, #28]
   return(result);
 801726c:	69fb      	ldr	r3, [r7, #28]
 801726e:	f023 0310 	bic.w	r3, r3, #16
 8017272:	65fb      	str	r3, [r7, #92]	; 0x5c
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	681b      	ldr	r3, [r3, #0]
 8017278:	330c      	adds	r3, #12
 801727a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801727c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801727e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017280:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8017282:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017284:	e841 2300 	strex	r3, r2, [r1]
 8017288:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801728a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801728c:	2b00      	cmp	r3, #0
 801728e:	d1e5      	bne.n	801725c <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	681b      	ldr	r3, [r3, #0]
 8017294:	695b      	ldr	r3, [r3, #20]
 8017296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801729a:	2b40      	cmp	r3, #64	; 0x40
 801729c:	d13f      	bne.n	801731e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	681b      	ldr	r3, [r3, #0]
 80172a2:	3314      	adds	r3, #20
 80172a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80172a6:	68fb      	ldr	r3, [r7, #12]
 80172a8:	e853 3f00 	ldrex	r3, [r3]
 80172ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80172ae:	68bb      	ldr	r3, [r7, #8]
 80172b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80172b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80172b6:	687b      	ldr	r3, [r7, #4]
 80172b8:	681b      	ldr	r3, [r3, #0]
 80172ba:	3314      	adds	r3, #20
 80172bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80172be:	61ba      	str	r2, [r7, #24]
 80172c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80172c2:	6979      	ldr	r1, [r7, #20]
 80172c4:	69ba      	ldr	r2, [r7, #24]
 80172c6:	e841 2300 	strex	r3, r2, [r1]
 80172ca:	613b      	str	r3, [r7, #16]
   return(result);
 80172cc:	693b      	ldr	r3, [r7, #16]
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	d1e5      	bne.n	801729e <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80172d6:	2b00      	cmp	r3, #0
 80172d8:	d013      	beq.n	8017302 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80172de:	4a19      	ldr	r2, [pc, #100]	; (8017344 <HAL_UART_AbortReceive_IT+0x160>)
 80172e0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80172e6:	4618      	mov	r0, r3
 80172e8:	f7f1 f95b 	bl	80085a2 <HAL_DMA_Abort_IT>
 80172ec:	4603      	mov	r3, r0
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d022      	beq.n	8017338 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80172f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80172f8:	687a      	ldr	r2, [r7, #4]
 80172fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80172fc:	4610      	mov	r0, r2
 80172fe:	4798      	blx	r3
 8017300:	e01a      	b.n	8017338 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	2200      	movs	r2, #0
 8017306:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	2220      	movs	r2, #32
 801730c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	2200      	movs	r2, #0
 8017314:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8017316:	6878      	ldr	r0, [r7, #4]
 8017318:	f000 fadf 	bl	80178da <HAL_UART_AbortReceiveCpltCallback>
 801731c:	e00c      	b.n	8017338 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	2200      	movs	r2, #0
 8017322:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	2220      	movs	r2, #32
 8017328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801732c:	687b      	ldr	r3, [r7, #4]
 801732e:	2200      	movs	r2, #0
 8017330:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8017332:	6878      	ldr	r0, [r7, #4]
 8017334:	f000 fad1 	bl	80178da <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8017338:	2300      	movs	r3, #0
}
 801733a:	4618      	mov	r0, r3
 801733c:	3768      	adds	r7, #104	; 0x68
 801733e:	46bd      	mov	sp, r7
 8017340:	bd80      	pop	{r7, pc}
 8017342:	bf00      	nop
 8017344:	080182e5 	.word	0x080182e5

08017348 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8017348:	b580      	push	{r7, lr}
 801734a:	b0ba      	sub	sp, #232	; 0xe8
 801734c:	af00      	add	r7, sp, #0
 801734e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8017350:	687b      	ldr	r3, [r7, #4]
 8017352:	681b      	ldr	r3, [r3, #0]
 8017354:	681b      	ldr	r3, [r3, #0]
 8017356:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	681b      	ldr	r3, [r3, #0]
 801735e:	68db      	ldr	r3, [r3, #12]
 8017360:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	695b      	ldr	r3, [r3, #20]
 801736a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 801736e:	2300      	movs	r3, #0
 8017370:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8017374:	2300      	movs	r3, #0
 8017376:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 801737a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801737e:	f003 030f 	and.w	r3, r3, #15
 8017382:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8017386:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801738a:	2b00      	cmp	r3, #0
 801738c:	d10f      	bne.n	80173ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801738e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8017392:	f003 0320 	and.w	r3, r3, #32
 8017396:	2b00      	cmp	r3, #0
 8017398:	d009      	beq.n	80173ae <HAL_UART_IRQHandler+0x66>
 801739a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801739e:	f003 0320 	and.w	r3, r3, #32
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d003      	beq.n	80173ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80173a6:	6878      	ldr	r0, [r7, #4]
 80173a8:	f001 f81c 	bl	80183e4 <UART_Receive_IT>
      return;
 80173ac:	e256      	b.n	801785c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80173ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80173b2:	2b00      	cmp	r3, #0
 80173b4:	f000 80de 	beq.w	8017574 <HAL_UART_IRQHandler+0x22c>
 80173b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80173bc:	f003 0301 	and.w	r3, r3, #1
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d106      	bne.n	80173d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80173c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80173c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80173cc:	2b00      	cmp	r3, #0
 80173ce:	f000 80d1 	beq.w	8017574 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80173d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80173d6:	f003 0301 	and.w	r3, r3, #1
 80173da:	2b00      	cmp	r3, #0
 80173dc:	d00b      	beq.n	80173f6 <HAL_UART_IRQHandler+0xae>
 80173de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80173e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d005      	beq.n	80173f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80173ee:	f043 0201 	orr.w	r2, r3, #1
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80173f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80173fa:	f003 0304 	and.w	r3, r3, #4
 80173fe:	2b00      	cmp	r3, #0
 8017400:	d00b      	beq.n	801741a <HAL_UART_IRQHandler+0xd2>
 8017402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8017406:	f003 0301 	and.w	r3, r3, #1
 801740a:	2b00      	cmp	r3, #0
 801740c:	d005      	beq.n	801741a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801740e:	687b      	ldr	r3, [r7, #4]
 8017410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017412:	f043 0202 	orr.w	r2, r3, #2
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801741a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801741e:	f003 0302 	and.w	r3, r3, #2
 8017422:	2b00      	cmp	r3, #0
 8017424:	d00b      	beq.n	801743e <HAL_UART_IRQHandler+0xf6>
 8017426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801742a:	f003 0301 	and.w	r3, r3, #1
 801742e:	2b00      	cmp	r3, #0
 8017430:	d005      	beq.n	801743e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017436:	f043 0204 	orr.w	r2, r3, #4
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 801743e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8017442:	f003 0308 	and.w	r3, r3, #8
 8017446:	2b00      	cmp	r3, #0
 8017448:	d011      	beq.n	801746e <HAL_UART_IRQHandler+0x126>
 801744a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801744e:	f003 0320 	and.w	r3, r3, #32
 8017452:	2b00      	cmp	r3, #0
 8017454:	d105      	bne.n	8017462 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8017456:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801745a:	f003 0301 	and.w	r3, r3, #1
 801745e:	2b00      	cmp	r3, #0
 8017460:	d005      	beq.n	801746e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017466:	f043 0208 	orr.w	r2, r3, #8
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017472:	2b00      	cmp	r3, #0
 8017474:	f000 81ed 	beq.w	8017852 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8017478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801747c:	f003 0320 	and.w	r3, r3, #32
 8017480:	2b00      	cmp	r3, #0
 8017482:	d008      	beq.n	8017496 <HAL_UART_IRQHandler+0x14e>
 8017484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8017488:	f003 0320 	and.w	r3, r3, #32
 801748c:	2b00      	cmp	r3, #0
 801748e:	d002      	beq.n	8017496 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8017490:	6878      	ldr	r0, [r7, #4]
 8017492:	f000 ffa7 	bl	80183e4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	695b      	ldr	r3, [r3, #20]
 801749c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80174a0:	2b40      	cmp	r3, #64	; 0x40
 80174a2:	bf0c      	ite	eq
 80174a4:	2301      	moveq	r3, #1
 80174a6:	2300      	movne	r3, #0
 80174a8:	b2db      	uxtb	r3, r3
 80174aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80174b2:	f003 0308 	and.w	r3, r3, #8
 80174b6:	2b00      	cmp	r3, #0
 80174b8:	d103      	bne.n	80174c2 <HAL_UART_IRQHandler+0x17a>
 80174ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80174be:	2b00      	cmp	r3, #0
 80174c0:	d04f      	beq.n	8017562 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80174c2:	6878      	ldr	r0, [r7, #4]
 80174c4:	f000 fe22 	bl	801810c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80174c8:	687b      	ldr	r3, [r7, #4]
 80174ca:	681b      	ldr	r3, [r3, #0]
 80174cc:	695b      	ldr	r3, [r3, #20]
 80174ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80174d2:	2b40      	cmp	r3, #64	; 0x40
 80174d4:	d141      	bne.n	801755a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	3314      	adds	r3, #20
 80174dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80174e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80174e4:	e853 3f00 	ldrex	r3, [r3]
 80174e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80174ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80174f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80174f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80174f8:	687b      	ldr	r3, [r7, #4]
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	3314      	adds	r3, #20
 80174fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8017502:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8017506:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801750a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 801750e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8017512:	e841 2300 	strex	r3, r2, [r1]
 8017516:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 801751a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801751e:	2b00      	cmp	r3, #0
 8017520:	d1d9      	bne.n	80174d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8017522:	687b      	ldr	r3, [r7, #4]
 8017524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017526:	2b00      	cmp	r3, #0
 8017528:	d013      	beq.n	8017552 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801752a:	687b      	ldr	r3, [r7, #4]
 801752c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801752e:	4a7d      	ldr	r2, [pc, #500]	; (8017724 <HAL_UART_IRQHandler+0x3dc>)
 8017530:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017536:	4618      	mov	r0, r3
 8017538:	f7f1 f833 	bl	80085a2 <HAL_DMA_Abort_IT>
 801753c:	4603      	mov	r3, r0
 801753e:	2b00      	cmp	r3, #0
 8017540:	d016      	beq.n	8017570 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017548:	687a      	ldr	r2, [r7, #4]
 801754a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 801754c:	4610      	mov	r0, r2
 801754e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017550:	e00e      	b.n	8017570 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8017552:	6878      	ldr	r0, [r7, #4]
 8017554:	f000 f9a3 	bl	801789e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017558:	e00a      	b.n	8017570 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801755a:	6878      	ldr	r0, [r7, #4]
 801755c:	f000 f99f 	bl	801789e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017560:	e006      	b.n	8017570 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8017562:	6878      	ldr	r0, [r7, #4]
 8017564:	f000 f99b 	bl	801789e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	2200      	movs	r2, #0
 801756c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 801756e:	e170      	b.n	8017852 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017570:	bf00      	nop
    return;
 8017572:	e16e      	b.n	8017852 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017578:	2b01      	cmp	r3, #1
 801757a:	f040 814a 	bne.w	8017812 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 801757e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8017582:	f003 0310 	and.w	r3, r3, #16
 8017586:	2b00      	cmp	r3, #0
 8017588:	f000 8143 	beq.w	8017812 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 801758c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8017590:	f003 0310 	and.w	r3, r3, #16
 8017594:	2b00      	cmp	r3, #0
 8017596:	f000 813c 	beq.w	8017812 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 801759a:	2300      	movs	r3, #0
 801759c:	60bb      	str	r3, [r7, #8]
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	681b      	ldr	r3, [r3, #0]
 80175a4:	60bb      	str	r3, [r7, #8]
 80175a6:	687b      	ldr	r3, [r7, #4]
 80175a8:	681b      	ldr	r3, [r3, #0]
 80175aa:	685b      	ldr	r3, [r3, #4]
 80175ac:	60bb      	str	r3, [r7, #8]
 80175ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	695b      	ldr	r3, [r3, #20]
 80175b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80175ba:	2b40      	cmp	r3, #64	; 0x40
 80175bc:	f040 80b4 	bne.w	8017728 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80175c4:	681b      	ldr	r3, [r3, #0]
 80175c6:	685b      	ldr	r3, [r3, #4]
 80175c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80175cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	f000 8140 	beq.w	8017856 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80175d6:	687b      	ldr	r3, [r7, #4]
 80175d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80175da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80175de:	429a      	cmp	r2, r3
 80175e0:	f080 8139 	bcs.w	8017856 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80175ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80175f0:	69db      	ldr	r3, [r3, #28]
 80175f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80175f6:	f000 8088 	beq.w	801770a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	681b      	ldr	r3, [r3, #0]
 80175fe:	330c      	adds	r3, #12
 8017600:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017604:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8017608:	e853 3f00 	ldrex	r3, [r3]
 801760c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8017610:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8017614:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8017618:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	681b      	ldr	r3, [r3, #0]
 8017620:	330c      	adds	r3, #12
 8017622:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8017626:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 801762a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801762e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8017632:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8017636:	e841 2300 	strex	r3, r2, [r1]
 801763a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 801763e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017642:	2b00      	cmp	r3, #0
 8017644:	d1d9      	bne.n	80175fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	681b      	ldr	r3, [r3, #0]
 801764a:	3314      	adds	r3, #20
 801764c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801764e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8017650:	e853 3f00 	ldrex	r3, [r3]
 8017654:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8017656:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8017658:	f023 0301 	bic.w	r3, r3, #1
 801765c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	681b      	ldr	r3, [r3, #0]
 8017664:	3314      	adds	r3, #20
 8017666:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801766a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 801766e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017670:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8017672:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8017676:	e841 2300 	strex	r3, r2, [r1]
 801767a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801767c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801767e:	2b00      	cmp	r3, #0
 8017680:	d1e1      	bne.n	8017646 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	681b      	ldr	r3, [r3, #0]
 8017686:	3314      	adds	r3, #20
 8017688:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801768a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801768c:	e853 3f00 	ldrex	r3, [r3]
 8017690:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8017692:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8017698:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	681b      	ldr	r3, [r3, #0]
 80176a0:	3314      	adds	r3, #20
 80176a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80176a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80176a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80176aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80176ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80176ae:	e841 2300 	strex	r3, r2, [r1]
 80176b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80176b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80176b6:	2b00      	cmp	r3, #0
 80176b8:	d1e3      	bne.n	8017682 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80176ba:	687b      	ldr	r3, [r7, #4]
 80176bc:	2220      	movs	r2, #32
 80176be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	2200      	movs	r2, #0
 80176c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	681b      	ldr	r3, [r3, #0]
 80176cc:	330c      	adds	r3, #12
 80176ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80176d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80176d2:	e853 3f00 	ldrex	r3, [r3]
 80176d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80176d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80176da:	f023 0310 	bic.w	r3, r3, #16
 80176de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	681b      	ldr	r3, [r3, #0]
 80176e6:	330c      	adds	r3, #12
 80176e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80176ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80176ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80176f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80176f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80176f4:	e841 2300 	strex	r3, r2, [r1]
 80176f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80176fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d1e3      	bne.n	80176c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017704:	4618      	mov	r0, r3
 8017706:	f7f0 fedc 	bl	80084c2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801770a:	687b      	ldr	r3, [r7, #4]
 801770c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 801770e:	687b      	ldr	r3, [r7, #4]
 8017710:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8017712:	b29b      	uxth	r3, r3
 8017714:	1ad3      	subs	r3, r2, r3
 8017716:	b29b      	uxth	r3, r3
 8017718:	4619      	mov	r1, r3
 801771a:	6878      	ldr	r0, [r7, #4]
 801771c:	f000 f8e7 	bl	80178ee <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8017720:	e099      	b.n	8017856 <HAL_UART_IRQHandler+0x50e>
 8017722:	bf00      	nop
 8017724:	080181d3 	.word	0x080181d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8017728:	687b      	ldr	r3, [r7, #4]
 801772a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8017730:	b29b      	uxth	r3, r3
 8017732:	1ad3      	subs	r3, r2, r3
 8017734:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8017738:	687b      	ldr	r3, [r7, #4]
 801773a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801773c:	b29b      	uxth	r3, r3
 801773e:	2b00      	cmp	r3, #0
 8017740:	f000 808b 	beq.w	801785a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8017744:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8017748:	2b00      	cmp	r3, #0
 801774a:	f000 8086 	beq.w	801785a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	681b      	ldr	r3, [r3, #0]
 8017752:	330c      	adds	r3, #12
 8017754:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017758:	e853 3f00 	ldrex	r3, [r3]
 801775c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801775e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017760:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8017764:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8017768:	687b      	ldr	r3, [r7, #4]
 801776a:	681b      	ldr	r3, [r3, #0]
 801776c:	330c      	adds	r3, #12
 801776e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8017772:	647a      	str	r2, [r7, #68]	; 0x44
 8017774:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017776:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8017778:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801777a:	e841 2300 	strex	r3, r2, [r1]
 801777e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8017780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017782:	2b00      	cmp	r3, #0
 8017784:	d1e3      	bne.n	801774e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017786:	687b      	ldr	r3, [r7, #4]
 8017788:	681b      	ldr	r3, [r3, #0]
 801778a:	3314      	adds	r3, #20
 801778c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801778e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017790:	e853 3f00 	ldrex	r3, [r3]
 8017794:	623b      	str	r3, [r7, #32]
   return(result);
 8017796:	6a3b      	ldr	r3, [r7, #32]
 8017798:	f023 0301 	bic.w	r3, r3, #1
 801779c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80177a0:	687b      	ldr	r3, [r7, #4]
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	3314      	adds	r3, #20
 80177a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80177aa:	633a      	str	r2, [r7, #48]	; 0x30
 80177ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80177ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80177b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80177b2:	e841 2300 	strex	r3, r2, [r1]
 80177b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80177b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177ba:	2b00      	cmp	r3, #0
 80177bc:	d1e3      	bne.n	8017786 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80177be:	687b      	ldr	r3, [r7, #4]
 80177c0:	2220      	movs	r2, #32
 80177c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	2200      	movs	r2, #0
 80177ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80177cc:	687b      	ldr	r3, [r7, #4]
 80177ce:	681b      	ldr	r3, [r3, #0]
 80177d0:	330c      	adds	r3, #12
 80177d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80177d4:	693b      	ldr	r3, [r7, #16]
 80177d6:	e853 3f00 	ldrex	r3, [r3]
 80177da:	60fb      	str	r3, [r7, #12]
   return(result);
 80177dc:	68fb      	ldr	r3, [r7, #12]
 80177de:	f023 0310 	bic.w	r3, r3, #16
 80177e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	330c      	adds	r3, #12
 80177ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80177f0:	61fa      	str	r2, [r7, #28]
 80177f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80177f4:	69b9      	ldr	r1, [r7, #24]
 80177f6:	69fa      	ldr	r2, [r7, #28]
 80177f8:	e841 2300 	strex	r3, r2, [r1]
 80177fc:	617b      	str	r3, [r7, #20]
   return(result);
 80177fe:	697b      	ldr	r3, [r7, #20]
 8017800:	2b00      	cmp	r3, #0
 8017802:	d1e3      	bne.n	80177cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8017804:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8017808:	4619      	mov	r1, r3
 801780a:	6878      	ldr	r0, [r7, #4]
 801780c:	f000 f86f 	bl	80178ee <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8017810:	e023      	b.n	801785a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8017812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8017816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801781a:	2b00      	cmp	r3, #0
 801781c:	d009      	beq.n	8017832 <HAL_UART_IRQHandler+0x4ea>
 801781e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8017822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8017826:	2b00      	cmp	r3, #0
 8017828:	d003      	beq.n	8017832 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 801782a:	6878      	ldr	r0, [r7, #4]
 801782c:	f000 fd72 	bl	8018314 <UART_Transmit_IT>
    return;
 8017830:	e014      	b.n	801785c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8017832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8017836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801783a:	2b00      	cmp	r3, #0
 801783c:	d00e      	beq.n	801785c <HAL_UART_IRQHandler+0x514>
 801783e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8017842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017846:	2b00      	cmp	r3, #0
 8017848:	d008      	beq.n	801785c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 801784a:	6878      	ldr	r0, [r7, #4]
 801784c:	f000 fdb2 	bl	80183b4 <UART_EndTransmit_IT>
    return;
 8017850:	e004      	b.n	801785c <HAL_UART_IRQHandler+0x514>
    return;
 8017852:	bf00      	nop
 8017854:	e002      	b.n	801785c <HAL_UART_IRQHandler+0x514>
      return;
 8017856:	bf00      	nop
 8017858:	e000      	b.n	801785c <HAL_UART_IRQHandler+0x514>
      return;
 801785a:	bf00      	nop
  }
}
 801785c:	37e8      	adds	r7, #232	; 0xe8
 801785e:	46bd      	mov	sp, r7
 8017860:	bd80      	pop	{r7, pc}

08017862 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8017862:	b480      	push	{r7}
 8017864:	b083      	sub	sp, #12
 8017866:	af00      	add	r7, sp, #0
 8017868:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 801786a:	bf00      	nop
 801786c:	370c      	adds	r7, #12
 801786e:	46bd      	mov	sp, r7
 8017870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017874:	4770      	bx	lr

08017876 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8017876:	b480      	push	{r7}
 8017878:	b083      	sub	sp, #12
 801787a:	af00      	add	r7, sp, #0
 801787c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 801787e:	bf00      	nop
 8017880:	370c      	adds	r7, #12
 8017882:	46bd      	mov	sp, r7
 8017884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017888:	4770      	bx	lr

0801788a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801788a:	b480      	push	{r7}
 801788c:	b083      	sub	sp, #12
 801788e:	af00      	add	r7, sp, #0
 8017890:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8017892:	bf00      	nop
 8017894:	370c      	adds	r7, #12
 8017896:	46bd      	mov	sp, r7
 8017898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801789c:	4770      	bx	lr

0801789e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801789e:	b480      	push	{r7}
 80178a0:	b083      	sub	sp, #12
 80178a2:	af00      	add	r7, sp, #0
 80178a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80178a6:	bf00      	nop
 80178a8:	370c      	adds	r7, #12
 80178aa:	46bd      	mov	sp, r7
 80178ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178b0:	4770      	bx	lr

080178b2 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80178b2:	b480      	push	{r7}
 80178b4:	b083      	sub	sp, #12
 80178b6:	af00      	add	r7, sp, #0
 80178b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80178ba:	bf00      	nop
 80178bc:	370c      	adds	r7, #12
 80178be:	46bd      	mov	sp, r7
 80178c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178c4:	4770      	bx	lr

080178c6 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80178c6:	b480      	push	{r7}
 80178c8:	b083      	sub	sp, #12
 80178ca:	af00      	add	r7, sp, #0
 80178cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80178ce:	bf00      	nop
 80178d0:	370c      	adds	r7, #12
 80178d2:	46bd      	mov	sp, r7
 80178d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178d8:	4770      	bx	lr

080178da <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80178da:	b480      	push	{r7}
 80178dc:	b083      	sub	sp, #12
 80178de:	af00      	add	r7, sp, #0
 80178e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80178e2:	bf00      	nop
 80178e4:	370c      	adds	r7, #12
 80178e6:	46bd      	mov	sp, r7
 80178e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178ec:	4770      	bx	lr

080178ee <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80178ee:	b480      	push	{r7}
 80178f0:	b083      	sub	sp, #12
 80178f2:	af00      	add	r7, sp, #0
 80178f4:	6078      	str	r0, [r7, #4]
 80178f6:	460b      	mov	r3, r1
 80178f8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80178fa:	bf00      	nop
 80178fc:	370c      	adds	r7, #12
 80178fe:	46bd      	mov	sp, r7
 8017900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017904:	4770      	bx	lr

08017906 <HAL_LIN_SendBreak>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 8017906:	b480      	push	{r7}
 8017908:	b089      	sub	sp, #36	; 0x24
 801790a:	af00      	add	r7, sp, #0
 801790c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8017914:	2b01      	cmp	r3, #1
 8017916:	d101      	bne.n	801791c <HAL_LIN_SendBreak+0x16>
 8017918:	2302      	movs	r3, #2
 801791a:	e02a      	b.n	8017972 <HAL_LIN_SendBreak+0x6c>
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	2201      	movs	r2, #1
 8017920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8017924:	687b      	ldr	r3, [r7, #4]
 8017926:	2224      	movs	r2, #36	; 0x24
 8017928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Send break characters */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	681b      	ldr	r3, [r3, #0]
 8017930:	330c      	adds	r3, #12
 8017932:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017934:	68fb      	ldr	r3, [r7, #12]
 8017936:	e853 3f00 	ldrex	r3, [r3]
 801793a:	60bb      	str	r3, [r7, #8]
   return(result);
 801793c:	68bb      	ldr	r3, [r7, #8]
 801793e:	f043 0301 	orr.w	r3, r3, #1
 8017942:	61fb      	str	r3, [r7, #28]
 8017944:	687b      	ldr	r3, [r7, #4]
 8017946:	681b      	ldr	r3, [r3, #0]
 8017948:	330c      	adds	r3, #12
 801794a:	69fa      	ldr	r2, [r7, #28]
 801794c:	61ba      	str	r2, [r7, #24]
 801794e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017950:	6979      	ldr	r1, [r7, #20]
 8017952:	69ba      	ldr	r2, [r7, #24]
 8017954:	e841 2300 	strex	r3, r2, [r1]
 8017958:	613b      	str	r3, [r7, #16]
   return(result);
 801795a:	693b      	ldr	r3, [r7, #16]
 801795c:	2b00      	cmp	r3, #0
 801795e:	d1e5      	bne.n	801792c <HAL_LIN_SendBreak+0x26>

  huart->gState = HAL_UART_STATE_READY;
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	2220      	movs	r2, #32
 8017964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	2200      	movs	r2, #0
 801796c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8017970:	2300      	movs	r3, #0
}
 8017972:	4618      	mov	r0, r3
 8017974:	3724      	adds	r7, #36	; 0x24
 8017976:	46bd      	mov	sp, r7
 8017978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801797c:	4770      	bx	lr

0801797e <HAL_MultiProcessor_EnterMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 801797e:	b480      	push	{r7}
 8017980:	b089      	sub	sp, #36	; 0x24
 8017982:	af00      	add	r7, sp, #0
 8017984:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8017986:	687b      	ldr	r3, [r7, #4]
 8017988:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801798c:	2b01      	cmp	r3, #1
 801798e:	d101      	bne.n	8017994 <HAL_MultiProcessor_EnterMuteMode+0x16>
 8017990:	2302      	movs	r3, #2
 8017992:	e02a      	b.n	80179ea <HAL_MultiProcessor_EnterMuteMode+0x6c>
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	2201      	movs	r2, #1
 8017998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	2224      	movs	r2, #36	; 0x24
 80179a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	681b      	ldr	r3, [r3, #0]
 80179a8:	330c      	adds	r3, #12
 80179aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80179ac:	68fb      	ldr	r3, [r7, #12]
 80179ae:	e853 3f00 	ldrex	r3, [r3]
 80179b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80179b4:	68bb      	ldr	r3, [r7, #8]
 80179b6:	f043 0302 	orr.w	r3, r3, #2
 80179ba:	61fb      	str	r3, [r7, #28]
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	681b      	ldr	r3, [r3, #0]
 80179c0:	330c      	adds	r3, #12
 80179c2:	69fa      	ldr	r2, [r7, #28]
 80179c4:	61ba      	str	r2, [r7, #24]
 80179c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80179c8:	6979      	ldr	r1, [r7, #20]
 80179ca:	69ba      	ldr	r2, [r7, #24]
 80179cc:	e841 2300 	strex	r3, r2, [r1]
 80179d0:	613b      	str	r3, [r7, #16]
   return(result);
 80179d2:	693b      	ldr	r3, [r7, #16]
 80179d4:	2b00      	cmp	r3, #0
 80179d6:	d1e5      	bne.n	80179a4 <HAL_MultiProcessor_EnterMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	2220      	movs	r2, #32
 80179dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	2200      	movs	r2, #0
 80179e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80179e8:	2300      	movs	r3, #0
}
 80179ea:	4618      	mov	r0, r3
 80179ec:	3724      	adds	r7, #36	; 0x24
 80179ee:	46bd      	mov	sp, r7
 80179f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179f4:	4770      	bx	lr

080179f6 <HAL_MultiProcessor_ExitMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
 80179f6:	b480      	push	{r7}
 80179f8:	b089      	sub	sp, #36	; 0x24
 80179fa:	af00      	add	r7, sp, #0
 80179fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80179fe:	687b      	ldr	r3, [r7, #4]
 8017a00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8017a04:	2b01      	cmp	r3, #1
 8017a06:	d101      	bne.n	8017a0c <HAL_MultiProcessor_ExitMuteMode+0x16>
 8017a08:	2302      	movs	r3, #2
 8017a0a:	e02a      	b.n	8017a62 <HAL_MultiProcessor_ExitMuteMode+0x6c>
 8017a0c:	687b      	ldr	r3, [r7, #4]
 8017a0e:	2201      	movs	r2, #1
 8017a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	2224      	movs	r2, #36	; 0x24
 8017a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 8017a1c:	687b      	ldr	r3, [r7, #4]
 8017a1e:	681b      	ldr	r3, [r3, #0]
 8017a20:	330c      	adds	r3, #12
 8017a22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017a24:	68fb      	ldr	r3, [r7, #12]
 8017a26:	e853 3f00 	ldrex	r3, [r3]
 8017a2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8017a2c:	68bb      	ldr	r3, [r7, #8]
 8017a2e:	f023 0302 	bic.w	r3, r3, #2
 8017a32:	61fb      	str	r3, [r7, #28]
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	681b      	ldr	r3, [r3, #0]
 8017a38:	330c      	adds	r3, #12
 8017a3a:	69fa      	ldr	r2, [r7, #28]
 8017a3c:	61ba      	str	r2, [r7, #24]
 8017a3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017a40:	6979      	ldr	r1, [r7, #20]
 8017a42:	69ba      	ldr	r2, [r7, #24]
 8017a44:	e841 2300 	strex	r3, r2, [r1]
 8017a48:	613b      	str	r3, [r7, #16]
   return(result);
 8017a4a:	693b      	ldr	r3, [r7, #16]
 8017a4c:	2b00      	cmp	r3, #0
 8017a4e:	d1e5      	bne.n	8017a1c <HAL_MultiProcessor_ExitMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 8017a50:	687b      	ldr	r3, [r7, #4]
 8017a52:	2220      	movs	r2, #32
 8017a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	2200      	movs	r2, #0
 8017a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8017a60:	2300      	movs	r3, #0
}
 8017a62:	4618      	mov	r0, r3
 8017a64:	3724      	adds	r7, #36	; 0x24
 8017a66:	46bd      	mov	sp, r7
 8017a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a6c:	4770      	bx	lr

08017a6e <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8017a6e:	b480      	push	{r7}
 8017a70:	b085      	sub	sp, #20
 8017a72:	af00      	add	r7, sp, #0
 8017a74:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8017a76:	2300      	movs	r3, #0
 8017a78:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8017a80:	2b01      	cmp	r3, #1
 8017a82:	d101      	bne.n	8017a88 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8017a84:	2302      	movs	r3, #2
 8017a86:	e020      	b.n	8017aca <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	2201      	movs	r2, #1
 8017a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	2224      	movs	r2, #36	; 0x24
 8017a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	681b      	ldr	r3, [r3, #0]
 8017a9c:	68db      	ldr	r3, [r3, #12]
 8017a9e:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8017aa0:	68fb      	ldr	r3, [r7, #12]
 8017aa2:	f023 030c 	bic.w	r3, r3, #12
 8017aa6:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8017aa8:	68fb      	ldr	r3, [r7, #12]
 8017aaa:	f043 0308 	orr.w	r3, r3, #8
 8017aae:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	681b      	ldr	r3, [r3, #0]
 8017ab4:	68fa      	ldr	r2, [r7, #12]
 8017ab6:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	2220      	movs	r2, #32
 8017abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	2200      	movs	r2, #0
 8017ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8017ac8:	2300      	movs	r3, #0
}
 8017aca:	4618      	mov	r0, r3
 8017acc:	3714      	adds	r7, #20
 8017ace:	46bd      	mov	sp, r7
 8017ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ad4:	4770      	bx	lr

08017ad6 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8017ad6:	b480      	push	{r7}
 8017ad8:	b085      	sub	sp, #20
 8017ada:	af00      	add	r7, sp, #0
 8017adc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8017ade:	2300      	movs	r3, #0
 8017ae0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8017ae2:	687b      	ldr	r3, [r7, #4]
 8017ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8017ae8:	2b01      	cmp	r3, #1
 8017aea:	d101      	bne.n	8017af0 <HAL_HalfDuplex_EnableReceiver+0x1a>
 8017aec:	2302      	movs	r3, #2
 8017aee:	e020      	b.n	8017b32 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	2201      	movs	r2, #1
 8017af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8017af8:	687b      	ldr	r3, [r7, #4]
 8017afa:	2224      	movs	r2, #36	; 0x24
 8017afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8017b00:	687b      	ldr	r3, [r7, #4]
 8017b02:	681b      	ldr	r3, [r3, #0]
 8017b04:	68db      	ldr	r3, [r3, #12]
 8017b06:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8017b08:	68fb      	ldr	r3, [r7, #12]
 8017b0a:	f023 030c 	bic.w	r3, r3, #12
 8017b0e:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8017b10:	68fb      	ldr	r3, [r7, #12]
 8017b12:	f043 0304 	orr.w	r3, r3, #4
 8017b16:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	681b      	ldr	r3, [r3, #0]
 8017b1c:	68fa      	ldr	r2, [r7, #12]
 8017b1e:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8017b20:	687b      	ldr	r3, [r7, #4]
 8017b22:	2220      	movs	r2, #32
 8017b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	2200      	movs	r2, #0
 8017b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8017b30:	2300      	movs	r3, #0
}
 8017b32:	4618      	mov	r0, r3
 8017b34:	3714      	adds	r7, #20
 8017b36:	46bd      	mov	sp, r7
 8017b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b3c:	4770      	bx	lr

08017b3e <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8017b3e:	b480      	push	{r7}
 8017b40:	b085      	sub	sp, #20
 8017b42:	af00      	add	r7, sp, #0
 8017b44:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8017b46:	2300      	movs	r3, #0
 8017b48:	60fb      	str	r3, [r7, #12]
 8017b4a:	2300      	movs	r3, #0
 8017b4c:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8017b54:	b2db      	uxtb	r3, r3
 8017b56:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8017b5e:	b2db      	uxtb	r3, r3
 8017b60:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8017b62:	68fb      	ldr	r3, [r7, #12]
 8017b64:	b2da      	uxtb	r2, r3
 8017b66:	68bb      	ldr	r3, [r7, #8]
 8017b68:	b2db      	uxtb	r3, r3
 8017b6a:	4313      	orrs	r3, r2
 8017b6c:	b2db      	uxtb	r3, r3
}
 8017b6e:	4618      	mov	r0, r3
 8017b70:	3714      	adds	r7, #20
 8017b72:	46bd      	mov	sp, r7
 8017b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b78:	4770      	bx	lr

08017b7a <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 8017b7a:	b480      	push	{r7}
 8017b7c:	b083      	sub	sp, #12
 8017b7e:	af00      	add	r7, sp, #0
 8017b80:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8017b82:	687b      	ldr	r3, [r7, #4]
 8017b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8017b86:	4618      	mov	r0, r3
 8017b88:	370c      	adds	r7, #12
 8017b8a:	46bd      	mov	sp, r7
 8017b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b90:	4770      	bx	lr

08017b92 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8017b92:	b580      	push	{r7, lr}
 8017b94:	b090      	sub	sp, #64	; 0x40
 8017b96:	af00      	add	r7, sp, #0
 8017b98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	681b      	ldr	r3, [r3, #0]
 8017ba4:	681b      	ldr	r3, [r3, #0]
 8017ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8017baa:	2b00      	cmp	r3, #0
 8017bac:	d137      	bne.n	8017c1e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8017bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017bb0:	2200      	movs	r2, #0
 8017bb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8017bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	3314      	adds	r3, #20
 8017bba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017bbe:	e853 3f00 	ldrex	r3, [r3]
 8017bc2:	623b      	str	r3, [r7, #32]
   return(result);
 8017bc4:	6a3b      	ldr	r3, [r7, #32]
 8017bc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8017bca:	63bb      	str	r3, [r7, #56]	; 0x38
 8017bcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017bce:	681b      	ldr	r3, [r3, #0]
 8017bd0:	3314      	adds	r3, #20
 8017bd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017bd4:	633a      	str	r2, [r7, #48]	; 0x30
 8017bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017bd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017bda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017bdc:	e841 2300 	strex	r3, r2, [r1]
 8017be0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8017be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	d1e5      	bne.n	8017bb4 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8017be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	330c      	adds	r3, #12
 8017bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017bf0:	693b      	ldr	r3, [r7, #16]
 8017bf2:	e853 3f00 	ldrex	r3, [r3]
 8017bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8017bf8:	68fb      	ldr	r3, [r7, #12]
 8017bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017bfe:	637b      	str	r3, [r7, #52]	; 0x34
 8017c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017c02:	681b      	ldr	r3, [r3, #0]
 8017c04:	330c      	adds	r3, #12
 8017c06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017c08:	61fa      	str	r2, [r7, #28]
 8017c0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017c0c:	69b9      	ldr	r1, [r7, #24]
 8017c0e:	69fa      	ldr	r2, [r7, #28]
 8017c10:	e841 2300 	strex	r3, r2, [r1]
 8017c14:	617b      	str	r3, [r7, #20]
   return(result);
 8017c16:	697b      	ldr	r3, [r7, #20]
 8017c18:	2b00      	cmp	r3, #0
 8017c1a:	d1e5      	bne.n	8017be8 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8017c1c:	e002      	b.n	8017c24 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8017c1e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8017c20:	f7ff fe1f 	bl	8017862 <HAL_UART_TxCpltCallback>
}
 8017c24:	bf00      	nop
 8017c26:	3740      	adds	r7, #64	; 0x40
 8017c28:	46bd      	mov	sp, r7
 8017c2a:	bd80      	pop	{r7, pc}

08017c2c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8017c2c:	b580      	push	{r7, lr}
 8017c2e:	b084      	sub	sp, #16
 8017c30:	af00      	add	r7, sp, #0
 8017c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017c34:	687b      	ldr	r3, [r7, #4]
 8017c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017c38:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8017c3a:	68f8      	ldr	r0, [r7, #12]
 8017c3c:	f7ff fe1b 	bl	8017876 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017c40:	bf00      	nop
 8017c42:	3710      	adds	r7, #16
 8017c44:	46bd      	mov	sp, r7
 8017c46:	bd80      	pop	{r7, pc}

08017c48 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017c48:	b580      	push	{r7, lr}
 8017c4a:	b09c      	sub	sp, #112	; 0x70
 8017c4c:	af00      	add	r7, sp, #0
 8017c4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017c54:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	681b      	ldr	r3, [r3, #0]
 8017c5a:	681b      	ldr	r3, [r3, #0]
 8017c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	d172      	bne.n	8017d4a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8017c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017c66:	2200      	movs	r2, #0
 8017c68:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8017c6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017c6c:	681b      	ldr	r3, [r3, #0]
 8017c6e:	330c      	adds	r3, #12
 8017c70:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017c72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017c74:	e853 3f00 	ldrex	r3, [r3]
 8017c78:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8017c7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017c7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8017c80:	66bb      	str	r3, [r7, #104]	; 0x68
 8017c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017c84:	681b      	ldr	r3, [r3, #0]
 8017c86:	330c      	adds	r3, #12
 8017c88:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8017c8a:	65ba      	str	r2, [r7, #88]	; 0x58
 8017c8c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017c8e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8017c90:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8017c92:	e841 2300 	strex	r3, r2, [r1]
 8017c96:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8017c98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d1e5      	bne.n	8017c6a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017c9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017ca0:	681b      	ldr	r3, [r3, #0]
 8017ca2:	3314      	adds	r3, #20
 8017ca4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ca8:	e853 3f00 	ldrex	r3, [r3]
 8017cac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8017cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017cb0:	f023 0301 	bic.w	r3, r3, #1
 8017cb4:	667b      	str	r3, [r7, #100]	; 0x64
 8017cb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017cb8:	681b      	ldr	r3, [r3, #0]
 8017cba:	3314      	adds	r3, #20
 8017cbc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8017cbe:	647a      	str	r2, [r7, #68]	; 0x44
 8017cc0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017cc2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8017cc4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017cc6:	e841 2300 	strex	r3, r2, [r1]
 8017cca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8017ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d1e5      	bne.n	8017c9e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8017cd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017cd4:	681b      	ldr	r3, [r3, #0]
 8017cd6:	3314      	adds	r3, #20
 8017cd8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cdc:	e853 3f00 	ldrex	r3, [r3]
 8017ce0:	623b      	str	r3, [r7, #32]
   return(result);
 8017ce2:	6a3b      	ldr	r3, [r7, #32]
 8017ce4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8017ce8:	663b      	str	r3, [r7, #96]	; 0x60
 8017cea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017cec:	681b      	ldr	r3, [r3, #0]
 8017cee:	3314      	adds	r3, #20
 8017cf0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8017cf2:	633a      	str	r2, [r7, #48]	; 0x30
 8017cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017cf6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017cfa:	e841 2300 	strex	r3, r2, [r1]
 8017cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8017d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d02:	2b00      	cmp	r3, #0
 8017d04:	d1e5      	bne.n	8017cd2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8017d06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017d08:	2220      	movs	r2, #32
 8017d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017d0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017d12:	2b01      	cmp	r3, #1
 8017d14:	d119      	bne.n	8017d4a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017d18:	681b      	ldr	r3, [r3, #0]
 8017d1a:	330c      	adds	r3, #12
 8017d1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017d1e:	693b      	ldr	r3, [r7, #16]
 8017d20:	e853 3f00 	ldrex	r3, [r3]
 8017d24:	60fb      	str	r3, [r7, #12]
   return(result);
 8017d26:	68fb      	ldr	r3, [r7, #12]
 8017d28:	f023 0310 	bic.w	r3, r3, #16
 8017d2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8017d2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017d30:	681b      	ldr	r3, [r3, #0]
 8017d32:	330c      	adds	r3, #12
 8017d34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8017d36:	61fa      	str	r2, [r7, #28]
 8017d38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017d3a:	69b9      	ldr	r1, [r7, #24]
 8017d3c:	69fa      	ldr	r2, [r7, #28]
 8017d3e:	e841 2300 	strex	r3, r2, [r1]
 8017d42:	617b      	str	r3, [r7, #20]
   return(result);
 8017d44:	697b      	ldr	r3, [r7, #20]
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	d1e5      	bne.n	8017d16 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017d4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017d4e:	2b01      	cmp	r3, #1
 8017d50:	d106      	bne.n	8017d60 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8017d52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017d54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8017d56:	4619      	mov	r1, r3
 8017d58:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8017d5a:	f7ff fdc8 	bl	80178ee <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8017d5e:	e002      	b.n	8017d66 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8017d60:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8017d62:	f7e9 fdd1 	bl	8001908 <HAL_UART_RxCpltCallback>
}
 8017d66:	bf00      	nop
 8017d68:	3770      	adds	r7, #112	; 0x70
 8017d6a:	46bd      	mov	sp, r7
 8017d6c:	bd80      	pop	{r7, pc}

08017d6e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8017d6e:	b580      	push	{r7, lr}
 8017d70:	b084      	sub	sp, #16
 8017d72:	af00      	add	r7, sp, #0
 8017d74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017d7a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017d7c:	68fb      	ldr	r3, [r7, #12]
 8017d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017d80:	2b01      	cmp	r3, #1
 8017d82:	d108      	bne.n	8017d96 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8017d84:	68fb      	ldr	r3, [r7, #12]
 8017d86:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8017d88:	085b      	lsrs	r3, r3, #1
 8017d8a:	b29b      	uxth	r3, r3
 8017d8c:	4619      	mov	r1, r3
 8017d8e:	68f8      	ldr	r0, [r7, #12]
 8017d90:	f7ff fdad 	bl	80178ee <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8017d94:	e002      	b.n	8017d9c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8017d96:	68f8      	ldr	r0, [r7, #12]
 8017d98:	f7ff fd77 	bl	801788a <HAL_UART_RxHalfCpltCallback>
}
 8017d9c:	bf00      	nop
 8017d9e:	3710      	adds	r7, #16
 8017da0:	46bd      	mov	sp, r7
 8017da2:	bd80      	pop	{r7, pc}

08017da4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8017da4:	b580      	push	{r7, lr}
 8017da6:	b084      	sub	sp, #16
 8017da8:	af00      	add	r7, sp, #0
 8017daa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8017dac:	2300      	movs	r3, #0
 8017dae:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017db0:	687b      	ldr	r3, [r7, #4]
 8017db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017db4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8017db6:	68bb      	ldr	r3, [r7, #8]
 8017db8:	681b      	ldr	r3, [r3, #0]
 8017dba:	695b      	ldr	r3, [r3, #20]
 8017dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8017dc0:	2b80      	cmp	r3, #128	; 0x80
 8017dc2:	bf0c      	ite	eq
 8017dc4:	2301      	moveq	r3, #1
 8017dc6:	2300      	movne	r3, #0
 8017dc8:	b2db      	uxtb	r3, r3
 8017dca:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8017dcc:	68bb      	ldr	r3, [r7, #8]
 8017dce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8017dd2:	b2db      	uxtb	r3, r3
 8017dd4:	2b21      	cmp	r3, #33	; 0x21
 8017dd6:	d108      	bne.n	8017dea <UART_DMAError+0x46>
 8017dd8:	68fb      	ldr	r3, [r7, #12]
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	d005      	beq.n	8017dea <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8017dde:	68bb      	ldr	r3, [r7, #8]
 8017de0:	2200      	movs	r2, #0
 8017de2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8017de4:	68b8      	ldr	r0, [r7, #8]
 8017de6:	f000 f969 	bl	80180bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8017dea:	68bb      	ldr	r3, [r7, #8]
 8017dec:	681b      	ldr	r3, [r3, #0]
 8017dee:	695b      	ldr	r3, [r3, #20]
 8017df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017df4:	2b40      	cmp	r3, #64	; 0x40
 8017df6:	bf0c      	ite	eq
 8017df8:	2301      	moveq	r3, #1
 8017dfa:	2300      	movne	r3, #0
 8017dfc:	b2db      	uxtb	r3, r3
 8017dfe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8017e00:	68bb      	ldr	r3, [r7, #8]
 8017e02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8017e06:	b2db      	uxtb	r3, r3
 8017e08:	2b22      	cmp	r3, #34	; 0x22
 8017e0a:	d108      	bne.n	8017e1e <UART_DMAError+0x7a>
 8017e0c:	68fb      	ldr	r3, [r7, #12]
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d005      	beq.n	8017e1e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8017e12:	68bb      	ldr	r3, [r7, #8]
 8017e14:	2200      	movs	r2, #0
 8017e16:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8017e18:	68b8      	ldr	r0, [r7, #8]
 8017e1a:	f000 f977 	bl	801810c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8017e1e:	68bb      	ldr	r3, [r7, #8]
 8017e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017e22:	f043 0210 	orr.w	r2, r3, #16
 8017e26:	68bb      	ldr	r3, [r7, #8]
 8017e28:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8017e2a:	68b8      	ldr	r0, [r7, #8]
 8017e2c:	f7ff fd37 	bl	801789e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017e30:	bf00      	nop
 8017e32:	3710      	adds	r7, #16
 8017e34:	46bd      	mov	sp, r7
 8017e36:	bd80      	pop	{r7, pc}

08017e38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8017e38:	b580      	push	{r7, lr}
 8017e3a:	b090      	sub	sp, #64	; 0x40
 8017e3c:	af00      	add	r7, sp, #0
 8017e3e:	60f8      	str	r0, [r7, #12]
 8017e40:	60b9      	str	r1, [r7, #8]
 8017e42:	603b      	str	r3, [r7, #0]
 8017e44:	4613      	mov	r3, r2
 8017e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8017e48:	e050      	b.n	8017eec <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8017e4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017e50:	d04c      	beq.n	8017eec <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8017e52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d007      	beq.n	8017e68 <UART_WaitOnFlagUntilTimeout+0x30>
 8017e58:	f7ef f872 	bl	8006f40 <HAL_GetTick>
 8017e5c:	4602      	mov	r2, r0
 8017e5e:	683b      	ldr	r3, [r7, #0]
 8017e60:	1ad3      	subs	r3, r2, r3
 8017e62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8017e64:	429a      	cmp	r2, r3
 8017e66:	d241      	bcs.n	8017eec <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8017e68:	68fb      	ldr	r3, [r7, #12]
 8017e6a:	681b      	ldr	r3, [r3, #0]
 8017e6c:	330c      	adds	r3, #12
 8017e6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e72:	e853 3f00 	ldrex	r3, [r3]
 8017e76:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8017e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e7a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8017e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017e80:	68fb      	ldr	r3, [r7, #12]
 8017e82:	681b      	ldr	r3, [r3, #0]
 8017e84:	330c      	adds	r3, #12
 8017e86:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017e88:	637a      	str	r2, [r7, #52]	; 0x34
 8017e8a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017e8c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017e8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017e90:	e841 2300 	strex	r3, r2, [r1]
 8017e94:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8017e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	d1e5      	bne.n	8017e68 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017e9c:	68fb      	ldr	r3, [r7, #12]
 8017e9e:	681b      	ldr	r3, [r3, #0]
 8017ea0:	3314      	adds	r3, #20
 8017ea2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017ea4:	697b      	ldr	r3, [r7, #20]
 8017ea6:	e853 3f00 	ldrex	r3, [r3]
 8017eaa:	613b      	str	r3, [r7, #16]
   return(result);
 8017eac:	693b      	ldr	r3, [r7, #16]
 8017eae:	f023 0301 	bic.w	r3, r3, #1
 8017eb2:	63bb      	str	r3, [r7, #56]	; 0x38
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	681b      	ldr	r3, [r3, #0]
 8017eb8:	3314      	adds	r3, #20
 8017eba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017ebc:	623a      	str	r2, [r7, #32]
 8017ebe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017ec0:	69f9      	ldr	r1, [r7, #28]
 8017ec2:	6a3a      	ldr	r2, [r7, #32]
 8017ec4:	e841 2300 	strex	r3, r2, [r1]
 8017ec8:	61bb      	str	r3, [r7, #24]
   return(result);
 8017eca:	69bb      	ldr	r3, [r7, #24]
 8017ecc:	2b00      	cmp	r3, #0
 8017ece:	d1e5      	bne.n	8017e9c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8017ed0:	68fb      	ldr	r3, [r7, #12]
 8017ed2:	2220      	movs	r2, #32
 8017ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8017ed8:	68fb      	ldr	r3, [r7, #12]
 8017eda:	2220      	movs	r2, #32
 8017edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8017ee0:	68fb      	ldr	r3, [r7, #12]
 8017ee2:	2200      	movs	r2, #0
 8017ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8017ee8:	2303      	movs	r3, #3
 8017eea:	e00f      	b.n	8017f0c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8017eec:	68fb      	ldr	r3, [r7, #12]
 8017eee:	681b      	ldr	r3, [r3, #0]
 8017ef0:	681a      	ldr	r2, [r3, #0]
 8017ef2:	68bb      	ldr	r3, [r7, #8]
 8017ef4:	4013      	ands	r3, r2
 8017ef6:	68ba      	ldr	r2, [r7, #8]
 8017ef8:	429a      	cmp	r2, r3
 8017efa:	bf0c      	ite	eq
 8017efc:	2301      	moveq	r3, #1
 8017efe:	2300      	movne	r3, #0
 8017f00:	b2db      	uxtb	r3, r3
 8017f02:	461a      	mov	r2, r3
 8017f04:	79fb      	ldrb	r3, [r7, #7]
 8017f06:	429a      	cmp	r2, r3
 8017f08:	d09f      	beq.n	8017e4a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8017f0a:	2300      	movs	r3, #0
}
 8017f0c:	4618      	mov	r0, r3
 8017f0e:	3740      	adds	r7, #64	; 0x40
 8017f10:	46bd      	mov	sp, r7
 8017f12:	bd80      	pop	{r7, pc}

08017f14 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8017f14:	b480      	push	{r7}
 8017f16:	b085      	sub	sp, #20
 8017f18:	af00      	add	r7, sp, #0
 8017f1a:	60f8      	str	r0, [r7, #12]
 8017f1c:	60b9      	str	r1, [r7, #8]
 8017f1e:	4613      	mov	r3, r2
 8017f20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8017f22:	68fb      	ldr	r3, [r7, #12]
 8017f24:	68ba      	ldr	r2, [r7, #8]
 8017f26:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8017f28:	68fb      	ldr	r3, [r7, #12]
 8017f2a:	88fa      	ldrh	r2, [r7, #6]
 8017f2c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8017f2e:	68fb      	ldr	r3, [r7, #12]
 8017f30:	88fa      	ldrh	r2, [r7, #6]
 8017f32:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017f34:	68fb      	ldr	r3, [r7, #12]
 8017f36:	2200      	movs	r2, #0
 8017f38:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8017f3a:	68fb      	ldr	r3, [r7, #12]
 8017f3c:	2222      	movs	r2, #34	; 0x22
 8017f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017f42:	68fb      	ldr	r3, [r7, #12]
 8017f44:	2200      	movs	r2, #0
 8017f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8017f4a:	68fb      	ldr	r3, [r7, #12]
 8017f4c:	681b      	ldr	r3, [r3, #0]
 8017f4e:	68da      	ldr	r2, [r3, #12]
 8017f50:	68fb      	ldr	r3, [r7, #12]
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017f58:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8017f5a:	68fb      	ldr	r3, [r7, #12]
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	695a      	ldr	r2, [r3, #20]
 8017f60:	68fb      	ldr	r3, [r7, #12]
 8017f62:	681b      	ldr	r3, [r3, #0]
 8017f64:	f042 0201 	orr.w	r2, r2, #1
 8017f68:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8017f6a:	68fb      	ldr	r3, [r7, #12]
 8017f6c:	681b      	ldr	r3, [r3, #0]
 8017f6e:	68da      	ldr	r2, [r3, #12]
 8017f70:	68fb      	ldr	r3, [r7, #12]
 8017f72:	681b      	ldr	r3, [r3, #0]
 8017f74:	f042 0220 	orr.w	r2, r2, #32
 8017f78:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8017f7a:	2300      	movs	r3, #0
}
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	3714      	adds	r7, #20
 8017f80:	46bd      	mov	sp, r7
 8017f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f86:	4770      	bx	lr

08017f88 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8017f88:	b580      	push	{r7, lr}
 8017f8a:	b098      	sub	sp, #96	; 0x60
 8017f8c:	af00      	add	r7, sp, #0
 8017f8e:	60f8      	str	r0, [r7, #12]
 8017f90:	60b9      	str	r1, [r7, #8]
 8017f92:	4613      	mov	r3, r2
 8017f94:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8017f96:	68ba      	ldr	r2, [r7, #8]
 8017f98:	68fb      	ldr	r3, [r7, #12]
 8017f9a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8017f9c:	68fb      	ldr	r3, [r7, #12]
 8017f9e:	88fa      	ldrh	r2, [r7, #6]
 8017fa0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017fa2:	68fb      	ldr	r3, [r7, #12]
 8017fa4:	2200      	movs	r2, #0
 8017fa6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8017fa8:	68fb      	ldr	r3, [r7, #12]
 8017faa:	2222      	movs	r2, #34	; 0x22
 8017fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8017fb0:	68fb      	ldr	r3, [r7, #12]
 8017fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017fb4:	4a3e      	ldr	r2, [pc, #248]	; (80180b0 <UART_Start_Receive_DMA+0x128>)
 8017fb6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8017fb8:	68fb      	ldr	r3, [r7, #12]
 8017fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017fbc:	4a3d      	ldr	r2, [pc, #244]	; (80180b4 <UART_Start_Receive_DMA+0x12c>)
 8017fbe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8017fc0:	68fb      	ldr	r3, [r7, #12]
 8017fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017fc4:	4a3c      	ldr	r2, [pc, #240]	; (80180b8 <UART_Start_Receive_DMA+0x130>)
 8017fc6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8017fc8:	68fb      	ldr	r3, [r7, #12]
 8017fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017fcc:	2200      	movs	r2, #0
 8017fce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8017fd0:	f107 0308 	add.w	r3, r7, #8
 8017fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8017fd6:	68fb      	ldr	r3, [r7, #12]
 8017fd8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8017fda:	68fb      	ldr	r3, [r7, #12]
 8017fdc:	681b      	ldr	r3, [r3, #0]
 8017fde:	3304      	adds	r3, #4
 8017fe0:	4619      	mov	r1, r3
 8017fe2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017fe4:	681a      	ldr	r2, [r3, #0]
 8017fe6:	88fb      	ldrh	r3, [r7, #6]
 8017fe8:	f7f0 fa13 	bl	8008412 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8017fec:	2300      	movs	r3, #0
 8017fee:	613b      	str	r3, [r7, #16]
 8017ff0:	68fb      	ldr	r3, [r7, #12]
 8017ff2:	681b      	ldr	r3, [r3, #0]
 8017ff4:	681b      	ldr	r3, [r3, #0]
 8017ff6:	613b      	str	r3, [r7, #16]
 8017ff8:	68fb      	ldr	r3, [r7, #12]
 8017ffa:	681b      	ldr	r3, [r3, #0]
 8017ffc:	685b      	ldr	r3, [r3, #4]
 8017ffe:	613b      	str	r3, [r7, #16]
 8018000:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8018002:	68fb      	ldr	r3, [r7, #12]
 8018004:	2200      	movs	r2, #0
 8018006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801800a:	68fb      	ldr	r3, [r7, #12]
 801800c:	681b      	ldr	r3, [r3, #0]
 801800e:	330c      	adds	r3, #12
 8018010:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018012:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018014:	e853 3f00 	ldrex	r3, [r3]
 8018018:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801801a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801801c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8018020:	65bb      	str	r3, [r7, #88]	; 0x58
 8018022:	68fb      	ldr	r3, [r7, #12]
 8018024:	681b      	ldr	r3, [r3, #0]
 8018026:	330c      	adds	r3, #12
 8018028:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801802a:	64fa      	str	r2, [r7, #76]	; 0x4c
 801802c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801802e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8018030:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8018032:	e841 2300 	strex	r3, r2, [r1]
 8018036:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8018038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801803a:	2b00      	cmp	r3, #0
 801803c:	d1e5      	bne.n	801800a <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801803e:	68fb      	ldr	r3, [r7, #12]
 8018040:	681b      	ldr	r3, [r3, #0]
 8018042:	3314      	adds	r3, #20
 8018044:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018048:	e853 3f00 	ldrex	r3, [r3]
 801804c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801804e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018050:	f043 0301 	orr.w	r3, r3, #1
 8018054:	657b      	str	r3, [r7, #84]	; 0x54
 8018056:	68fb      	ldr	r3, [r7, #12]
 8018058:	681b      	ldr	r3, [r3, #0]
 801805a:	3314      	adds	r3, #20
 801805c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801805e:	63ba      	str	r2, [r7, #56]	; 0x38
 8018060:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018062:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018064:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8018066:	e841 2300 	strex	r3, r2, [r1]
 801806a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801806c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801806e:	2b00      	cmp	r3, #0
 8018070:	d1e5      	bne.n	801803e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8018072:	68fb      	ldr	r3, [r7, #12]
 8018074:	681b      	ldr	r3, [r3, #0]
 8018076:	3314      	adds	r3, #20
 8018078:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801807a:	69bb      	ldr	r3, [r7, #24]
 801807c:	e853 3f00 	ldrex	r3, [r3]
 8018080:	617b      	str	r3, [r7, #20]
   return(result);
 8018082:	697b      	ldr	r3, [r7, #20]
 8018084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018088:	653b      	str	r3, [r7, #80]	; 0x50
 801808a:	68fb      	ldr	r3, [r7, #12]
 801808c:	681b      	ldr	r3, [r3, #0]
 801808e:	3314      	adds	r3, #20
 8018090:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8018092:	627a      	str	r2, [r7, #36]	; 0x24
 8018094:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018096:	6a39      	ldr	r1, [r7, #32]
 8018098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801809a:	e841 2300 	strex	r3, r2, [r1]
 801809e:	61fb      	str	r3, [r7, #28]
   return(result);
 80180a0:	69fb      	ldr	r3, [r7, #28]
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	d1e5      	bne.n	8018072 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80180a6:	2300      	movs	r3, #0
}
 80180a8:	4618      	mov	r0, r3
 80180aa:	3760      	adds	r7, #96	; 0x60
 80180ac:	46bd      	mov	sp, r7
 80180ae:	bd80      	pop	{r7, pc}
 80180b0:	08017c49 	.word	0x08017c49
 80180b4:	08017d6f 	.word	0x08017d6f
 80180b8:	08017da5 	.word	0x08017da5

080180bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80180bc:	b480      	push	{r7}
 80180be:	b089      	sub	sp, #36	; 0x24
 80180c0:	af00      	add	r7, sp, #0
 80180c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	330c      	adds	r3, #12
 80180ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80180cc:	68fb      	ldr	r3, [r7, #12]
 80180ce:	e853 3f00 	ldrex	r3, [r3]
 80180d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80180d4:	68bb      	ldr	r3, [r7, #8]
 80180d6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80180da:	61fb      	str	r3, [r7, #28]
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	681b      	ldr	r3, [r3, #0]
 80180e0:	330c      	adds	r3, #12
 80180e2:	69fa      	ldr	r2, [r7, #28]
 80180e4:	61ba      	str	r2, [r7, #24]
 80180e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80180e8:	6979      	ldr	r1, [r7, #20]
 80180ea:	69ba      	ldr	r2, [r7, #24]
 80180ec:	e841 2300 	strex	r3, r2, [r1]
 80180f0:	613b      	str	r3, [r7, #16]
   return(result);
 80180f2:	693b      	ldr	r3, [r7, #16]
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d1e5      	bne.n	80180c4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	2220      	movs	r2, #32
 80180fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8018100:	bf00      	nop
 8018102:	3724      	adds	r7, #36	; 0x24
 8018104:	46bd      	mov	sp, r7
 8018106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801810a:	4770      	bx	lr

0801810c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801810c:	b480      	push	{r7}
 801810e:	b095      	sub	sp, #84	; 0x54
 8018110:	af00      	add	r7, sp, #0
 8018112:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8018114:	687b      	ldr	r3, [r7, #4]
 8018116:	681b      	ldr	r3, [r3, #0]
 8018118:	330c      	adds	r3, #12
 801811a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801811c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801811e:	e853 3f00 	ldrex	r3, [r3]
 8018122:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8018124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018126:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801812a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801812c:	687b      	ldr	r3, [r7, #4]
 801812e:	681b      	ldr	r3, [r3, #0]
 8018130:	330c      	adds	r3, #12
 8018132:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8018134:	643a      	str	r2, [r7, #64]	; 0x40
 8018136:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018138:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801813a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801813c:	e841 2300 	strex	r3, r2, [r1]
 8018140:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8018142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018144:	2b00      	cmp	r3, #0
 8018146:	d1e5      	bne.n	8018114 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8018148:	687b      	ldr	r3, [r7, #4]
 801814a:	681b      	ldr	r3, [r3, #0]
 801814c:	3314      	adds	r3, #20
 801814e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018150:	6a3b      	ldr	r3, [r7, #32]
 8018152:	e853 3f00 	ldrex	r3, [r3]
 8018156:	61fb      	str	r3, [r7, #28]
   return(result);
 8018158:	69fb      	ldr	r3, [r7, #28]
 801815a:	f023 0301 	bic.w	r3, r3, #1
 801815e:	64bb      	str	r3, [r7, #72]	; 0x48
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	681b      	ldr	r3, [r3, #0]
 8018164:	3314      	adds	r3, #20
 8018166:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8018168:	62fa      	str	r2, [r7, #44]	; 0x2c
 801816a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801816c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801816e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018170:	e841 2300 	strex	r3, r2, [r1]
 8018174:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8018176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018178:	2b00      	cmp	r3, #0
 801817a:	d1e5      	bne.n	8018148 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018180:	2b01      	cmp	r3, #1
 8018182:	d119      	bne.n	80181b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8018184:	687b      	ldr	r3, [r7, #4]
 8018186:	681b      	ldr	r3, [r3, #0]
 8018188:	330c      	adds	r3, #12
 801818a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801818c:	68fb      	ldr	r3, [r7, #12]
 801818e:	e853 3f00 	ldrex	r3, [r3]
 8018192:	60bb      	str	r3, [r7, #8]
   return(result);
 8018194:	68bb      	ldr	r3, [r7, #8]
 8018196:	f023 0310 	bic.w	r3, r3, #16
 801819a:	647b      	str	r3, [r7, #68]	; 0x44
 801819c:	687b      	ldr	r3, [r7, #4]
 801819e:	681b      	ldr	r3, [r3, #0]
 80181a0:	330c      	adds	r3, #12
 80181a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80181a4:	61ba      	str	r2, [r7, #24]
 80181a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80181a8:	6979      	ldr	r1, [r7, #20]
 80181aa:	69ba      	ldr	r2, [r7, #24]
 80181ac:	e841 2300 	strex	r3, r2, [r1]
 80181b0:	613b      	str	r3, [r7, #16]
   return(result);
 80181b2:	693b      	ldr	r3, [r7, #16]
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d1e5      	bne.n	8018184 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80181b8:	687b      	ldr	r3, [r7, #4]
 80181ba:	2220      	movs	r2, #32
 80181bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	2200      	movs	r2, #0
 80181c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80181c6:	bf00      	nop
 80181c8:	3754      	adds	r7, #84	; 0x54
 80181ca:	46bd      	mov	sp, r7
 80181cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181d0:	4770      	bx	lr

080181d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80181d2:	b580      	push	{r7, lr}
 80181d4:	b084      	sub	sp, #16
 80181d6:	af00      	add	r7, sp, #0
 80181d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80181da:	687b      	ldr	r3, [r7, #4]
 80181dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80181de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80181e0:	68fb      	ldr	r3, [r7, #12]
 80181e2:	2200      	movs	r2, #0
 80181e4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80181e6:	68fb      	ldr	r3, [r7, #12]
 80181e8:	2200      	movs	r2, #0
 80181ea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80181ec:	68f8      	ldr	r0, [r7, #12]
 80181ee:	f7ff fb56 	bl	801789e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80181f2:	bf00      	nop
 80181f4:	3710      	adds	r7, #16
 80181f6:	46bd      	mov	sp, r7
 80181f8:	bd80      	pop	{r7, pc}

080181fa <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80181fa:	b580      	push	{r7, lr}
 80181fc:	b084      	sub	sp, #16
 80181fe:	af00      	add	r7, sp, #0
 8018200:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8018206:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8018208:	68fb      	ldr	r3, [r7, #12]
 801820a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801820c:	2200      	movs	r2, #0
 801820e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8018210:	68fb      	ldr	r3, [r7, #12]
 8018212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8018214:	2b00      	cmp	r3, #0
 8018216:	d004      	beq.n	8018222 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8018218:	68fb      	ldr	r3, [r7, #12]
 801821a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801821c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801821e:	2b00      	cmp	r3, #0
 8018220:	d117      	bne.n	8018252 <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8018222:	68fb      	ldr	r3, [r7, #12]
 8018224:	2200      	movs	r2, #0
 8018226:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8018228:	68fb      	ldr	r3, [r7, #12]
 801822a:	2200      	movs	r2, #0
 801822c:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801822e:	68fb      	ldr	r3, [r7, #12]
 8018230:	2200      	movs	r2, #0
 8018232:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8018234:	68fb      	ldr	r3, [r7, #12]
 8018236:	2220      	movs	r2, #32
 8018238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 801823c:	68fb      	ldr	r3, [r7, #12]
 801823e:	2220      	movs	r2, #32
 8018240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8018244:	68fb      	ldr	r3, [r7, #12]
 8018246:	2200      	movs	r2, #0
 8018248:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 801824a:	68f8      	ldr	r0, [r7, #12]
 801824c:	f7ff fb31 	bl	80178b2 <HAL_UART_AbortCpltCallback>
 8018250:	e000      	b.n	8018254 <UART_DMATxAbortCallback+0x5a>
      return;
 8018252:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8018254:	3710      	adds	r7, #16
 8018256:	46bd      	mov	sp, r7
 8018258:	bd80      	pop	{r7, pc}

0801825a <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 801825a:	b580      	push	{r7, lr}
 801825c:	b084      	sub	sp, #16
 801825e:	af00      	add	r7, sp, #0
 8018260:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8018266:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8018268:	68fb      	ldr	r3, [r7, #12]
 801826a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801826c:	2200      	movs	r2, #0
 801826e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8018270:	68fb      	ldr	r3, [r7, #12]
 8018272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018274:	2b00      	cmp	r3, #0
 8018276:	d004      	beq.n	8018282 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8018278:	68fb      	ldr	r3, [r7, #12]
 801827a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801827c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801827e:	2b00      	cmp	r3, #0
 8018280:	d117      	bne.n	80182b2 <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8018282:	68fb      	ldr	r3, [r7, #12]
 8018284:	2200      	movs	r2, #0
 8018286:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8018288:	68fb      	ldr	r3, [r7, #12]
 801828a:	2200      	movs	r2, #0
 801828c:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801828e:	68fb      	ldr	r3, [r7, #12]
 8018290:	2200      	movs	r2, #0
 8018292:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8018294:	68fb      	ldr	r3, [r7, #12]
 8018296:	2220      	movs	r2, #32
 8018298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 801829c:	68fb      	ldr	r3, [r7, #12]
 801829e:	2220      	movs	r2, #32
 80182a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80182a4:	68fb      	ldr	r3, [r7, #12]
 80182a6:	2200      	movs	r2, #0
 80182a8:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80182aa:	68f8      	ldr	r0, [r7, #12]
 80182ac:	f7ff fb01 	bl	80178b2 <HAL_UART_AbortCpltCallback>
 80182b0:	e000      	b.n	80182b4 <UART_DMARxAbortCallback+0x5a>
      return;
 80182b2:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80182b4:	3710      	adds	r7, #16
 80182b6:	46bd      	mov	sp, r7
 80182b8:	bd80      	pop	{r7, pc}

080182ba <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80182ba:	b580      	push	{r7, lr}
 80182bc:	b084      	sub	sp, #16
 80182be:	af00      	add	r7, sp, #0
 80182c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80182c6:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 80182c8:	68fb      	ldr	r3, [r7, #12]
 80182ca:	2200      	movs	r2, #0
 80182cc:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80182ce:	68fb      	ldr	r3, [r7, #12]
 80182d0:	2220      	movs	r2, #32
 80182d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 80182d6:	68f8      	ldr	r0, [r7, #12]
 80182d8:	f7ff faf5 	bl	80178c6 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80182dc:	bf00      	nop
 80182de:	3710      	adds	r7, #16
 80182e0:	46bd      	mov	sp, r7
 80182e2:	bd80      	pop	{r7, pc}

080182e4 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80182e4:	b580      	push	{r7, lr}
 80182e6:	b084      	sub	sp, #16
 80182e8:	af00      	add	r7, sp, #0
 80182ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80182ec:	687b      	ldr	r3, [r7, #4]
 80182ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80182f0:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 80182f2:	68fb      	ldr	r3, [r7, #12]
 80182f4:	2200      	movs	r2, #0
 80182f6:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80182f8:	68fb      	ldr	r3, [r7, #12]
 80182fa:	2220      	movs	r2, #32
 80182fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8018300:	68fb      	ldr	r3, [r7, #12]
 8018302:	2200      	movs	r2, #0
 8018304:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8018306:	68f8      	ldr	r0, [r7, #12]
 8018308:	f7ff fae7 	bl	80178da <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801830c:	bf00      	nop
 801830e:	3710      	adds	r7, #16
 8018310:	46bd      	mov	sp, r7
 8018312:	bd80      	pop	{r7, pc}

08018314 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8018314:	b480      	push	{r7}
 8018316:	b085      	sub	sp, #20
 8018318:	af00      	add	r7, sp, #0
 801831a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801831c:	687b      	ldr	r3, [r7, #4]
 801831e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8018322:	b2db      	uxtb	r3, r3
 8018324:	2b21      	cmp	r3, #33	; 0x21
 8018326:	d13e      	bne.n	80183a6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018328:	687b      	ldr	r3, [r7, #4]
 801832a:	689b      	ldr	r3, [r3, #8]
 801832c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018330:	d114      	bne.n	801835c <UART_Transmit_IT+0x48>
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	691b      	ldr	r3, [r3, #16]
 8018336:	2b00      	cmp	r3, #0
 8018338:	d110      	bne.n	801835c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	6a1b      	ldr	r3, [r3, #32]
 801833e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	881b      	ldrh	r3, [r3, #0]
 8018344:	461a      	mov	r2, r3
 8018346:	687b      	ldr	r3, [r7, #4]
 8018348:	681b      	ldr	r3, [r3, #0]
 801834a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801834e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8018350:	687b      	ldr	r3, [r7, #4]
 8018352:	6a1b      	ldr	r3, [r3, #32]
 8018354:	1c9a      	adds	r2, r3, #2
 8018356:	687b      	ldr	r3, [r7, #4]
 8018358:	621a      	str	r2, [r3, #32]
 801835a:	e008      	b.n	801836e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	6a1b      	ldr	r3, [r3, #32]
 8018360:	1c59      	adds	r1, r3, #1
 8018362:	687a      	ldr	r2, [r7, #4]
 8018364:	6211      	str	r1, [r2, #32]
 8018366:	781a      	ldrb	r2, [r3, #0]
 8018368:	687b      	ldr	r3, [r7, #4]
 801836a:	681b      	ldr	r3, [r3, #0]
 801836c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 801836e:	687b      	ldr	r3, [r7, #4]
 8018370:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8018372:	b29b      	uxth	r3, r3
 8018374:	3b01      	subs	r3, #1
 8018376:	b29b      	uxth	r3, r3
 8018378:	687a      	ldr	r2, [r7, #4]
 801837a:	4619      	mov	r1, r3
 801837c:	84d1      	strh	r1, [r2, #38]	; 0x26
 801837e:	2b00      	cmp	r3, #0
 8018380:	d10f      	bne.n	80183a2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	681b      	ldr	r3, [r3, #0]
 8018386:	68da      	ldr	r2, [r3, #12]
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	681b      	ldr	r3, [r3, #0]
 801838c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8018390:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8018392:	687b      	ldr	r3, [r7, #4]
 8018394:	681b      	ldr	r3, [r3, #0]
 8018396:	68da      	ldr	r2, [r3, #12]
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	681b      	ldr	r3, [r3, #0]
 801839c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80183a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80183a2:	2300      	movs	r3, #0
 80183a4:	e000      	b.n	80183a8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80183a6:	2302      	movs	r3, #2
  }
}
 80183a8:	4618      	mov	r0, r3
 80183aa:	3714      	adds	r7, #20
 80183ac:	46bd      	mov	sp, r7
 80183ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183b2:	4770      	bx	lr

080183b4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80183b4:	b580      	push	{r7, lr}
 80183b6:	b082      	sub	sp, #8
 80183b8:	af00      	add	r7, sp, #0
 80183ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80183bc:	687b      	ldr	r3, [r7, #4]
 80183be:	681b      	ldr	r3, [r3, #0]
 80183c0:	68da      	ldr	r2, [r3, #12]
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	681b      	ldr	r3, [r3, #0]
 80183c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80183ca:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	2220      	movs	r2, #32
 80183d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80183d4:	6878      	ldr	r0, [r7, #4]
 80183d6:	f7ff fa44 	bl	8017862 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80183da:	2300      	movs	r3, #0
}
 80183dc:	4618      	mov	r0, r3
 80183de:	3708      	adds	r7, #8
 80183e0:	46bd      	mov	sp, r7
 80183e2:	bd80      	pop	{r7, pc}

080183e4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80183e4:	b580      	push	{r7, lr}
 80183e6:	b08c      	sub	sp, #48	; 0x30
 80183e8:	af00      	add	r7, sp, #0
 80183ea:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80183ec:	687b      	ldr	r3, [r7, #4]
 80183ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80183f2:	b2db      	uxtb	r3, r3
 80183f4:	2b22      	cmp	r3, #34	; 0x22
 80183f6:	f040 80ab 	bne.w	8018550 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80183fa:	687b      	ldr	r3, [r7, #4]
 80183fc:	689b      	ldr	r3, [r3, #8]
 80183fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018402:	d117      	bne.n	8018434 <UART_Receive_IT+0x50>
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	691b      	ldr	r3, [r3, #16]
 8018408:	2b00      	cmp	r3, #0
 801840a:	d113      	bne.n	8018434 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 801840c:	2300      	movs	r3, #0
 801840e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018414:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8018416:	687b      	ldr	r3, [r7, #4]
 8018418:	681b      	ldr	r3, [r3, #0]
 801841a:	685b      	ldr	r3, [r3, #4]
 801841c:	b29b      	uxth	r3, r3
 801841e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018422:	b29a      	uxth	r2, r3
 8018424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018426:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801842c:	1c9a      	adds	r2, r3, #2
 801842e:	687b      	ldr	r3, [r7, #4]
 8018430:	629a      	str	r2, [r3, #40]	; 0x28
 8018432:	e026      	b.n	8018482 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018438:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 801843a:	2300      	movs	r3, #0
 801843c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801843e:	687b      	ldr	r3, [r7, #4]
 8018440:	689b      	ldr	r3, [r3, #8]
 8018442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018446:	d007      	beq.n	8018458 <UART_Receive_IT+0x74>
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	689b      	ldr	r3, [r3, #8]
 801844c:	2b00      	cmp	r3, #0
 801844e:	d10a      	bne.n	8018466 <UART_Receive_IT+0x82>
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	691b      	ldr	r3, [r3, #16]
 8018454:	2b00      	cmp	r3, #0
 8018456:	d106      	bne.n	8018466 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8018458:	687b      	ldr	r3, [r7, #4]
 801845a:	681b      	ldr	r3, [r3, #0]
 801845c:	685b      	ldr	r3, [r3, #4]
 801845e:	b2da      	uxtb	r2, r3
 8018460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018462:	701a      	strb	r2, [r3, #0]
 8018464:	e008      	b.n	8018478 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8018466:	687b      	ldr	r3, [r7, #4]
 8018468:	681b      	ldr	r3, [r3, #0]
 801846a:	685b      	ldr	r3, [r3, #4]
 801846c:	b2db      	uxtb	r3, r3
 801846e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018472:	b2da      	uxtb	r2, r3
 8018474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018476:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801847c:	1c5a      	adds	r2, r3, #1
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8018486:	b29b      	uxth	r3, r3
 8018488:	3b01      	subs	r3, #1
 801848a:	b29b      	uxth	r3, r3
 801848c:	687a      	ldr	r2, [r7, #4]
 801848e:	4619      	mov	r1, r3
 8018490:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8018492:	2b00      	cmp	r3, #0
 8018494:	d15a      	bne.n	801854c <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	681b      	ldr	r3, [r3, #0]
 801849a:	68da      	ldr	r2, [r3, #12]
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	681b      	ldr	r3, [r3, #0]
 80184a0:	f022 0220 	bic.w	r2, r2, #32
 80184a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80184a6:	687b      	ldr	r3, [r7, #4]
 80184a8:	681b      	ldr	r3, [r3, #0]
 80184aa:	68da      	ldr	r2, [r3, #12]
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	681b      	ldr	r3, [r3, #0]
 80184b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80184b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	681b      	ldr	r3, [r3, #0]
 80184ba:	695a      	ldr	r2, [r3, #20]
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	681b      	ldr	r3, [r3, #0]
 80184c0:	f022 0201 	bic.w	r2, r2, #1
 80184c4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80184c6:	687b      	ldr	r3, [r7, #4]
 80184c8:	2220      	movs	r2, #32
 80184ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80184ce:	687b      	ldr	r3, [r7, #4]
 80184d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80184d2:	2b01      	cmp	r3, #1
 80184d4:	d135      	bne.n	8018542 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	2200      	movs	r2, #0
 80184da:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	681b      	ldr	r3, [r3, #0]
 80184e0:	330c      	adds	r3, #12
 80184e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80184e4:	697b      	ldr	r3, [r7, #20]
 80184e6:	e853 3f00 	ldrex	r3, [r3]
 80184ea:	613b      	str	r3, [r7, #16]
   return(result);
 80184ec:	693b      	ldr	r3, [r7, #16]
 80184ee:	f023 0310 	bic.w	r3, r3, #16
 80184f2:	627b      	str	r3, [r7, #36]	; 0x24
 80184f4:	687b      	ldr	r3, [r7, #4]
 80184f6:	681b      	ldr	r3, [r3, #0]
 80184f8:	330c      	adds	r3, #12
 80184fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80184fc:	623a      	str	r2, [r7, #32]
 80184fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018500:	69f9      	ldr	r1, [r7, #28]
 8018502:	6a3a      	ldr	r2, [r7, #32]
 8018504:	e841 2300 	strex	r3, r2, [r1]
 8018508:	61bb      	str	r3, [r7, #24]
   return(result);
 801850a:	69bb      	ldr	r3, [r7, #24]
 801850c:	2b00      	cmp	r3, #0
 801850e:	d1e5      	bne.n	80184dc <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	681b      	ldr	r3, [r3, #0]
 8018514:	681b      	ldr	r3, [r3, #0]
 8018516:	f003 0310 	and.w	r3, r3, #16
 801851a:	2b10      	cmp	r3, #16
 801851c:	d10a      	bne.n	8018534 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 801851e:	2300      	movs	r3, #0
 8018520:	60fb      	str	r3, [r7, #12]
 8018522:	687b      	ldr	r3, [r7, #4]
 8018524:	681b      	ldr	r3, [r3, #0]
 8018526:	681b      	ldr	r3, [r3, #0]
 8018528:	60fb      	str	r3, [r7, #12]
 801852a:	687b      	ldr	r3, [r7, #4]
 801852c:	681b      	ldr	r3, [r3, #0]
 801852e:	685b      	ldr	r3, [r3, #4]
 8018530:	60fb      	str	r3, [r7, #12]
 8018532:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8018538:	4619      	mov	r1, r3
 801853a:	6878      	ldr	r0, [r7, #4]
 801853c:	f7ff f9d7 	bl	80178ee <HAL_UARTEx_RxEventCallback>
 8018540:	e002      	b.n	8018548 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8018542:	6878      	ldr	r0, [r7, #4]
 8018544:	f7e9 f9e0 	bl	8001908 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8018548:	2300      	movs	r3, #0
 801854a:	e002      	b.n	8018552 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 801854c:	2300      	movs	r3, #0
 801854e:	e000      	b.n	8018552 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8018550:	2302      	movs	r3, #2
  }
}
 8018552:	4618      	mov	r0, r3
 8018554:	3730      	adds	r7, #48	; 0x30
 8018556:	46bd      	mov	sp, r7
 8018558:	bd80      	pop	{r7, pc}

0801855a <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801855a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801855e:	b0c0      	sub	sp, #256	; 0x100
 8018560:	af00      	add	r7, sp, #0
 8018562:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8018566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801856a:	681b      	ldr	r3, [r3, #0]
 801856c:	691b      	ldr	r3, [r3, #16]
 801856e:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8018572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018576:	68d9      	ldr	r1, [r3, #12]
 8018578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801857c:	681a      	ldr	r2, [r3, #0]
 801857e:	ea40 0301 	orr.w	r3, r0, r1
 8018582:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8018584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018588:	689a      	ldr	r2, [r3, #8]
 801858a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801858e:	691b      	ldr	r3, [r3, #16]
 8018590:	431a      	orrs	r2, r3
 8018592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018596:	695b      	ldr	r3, [r3, #20]
 8018598:	431a      	orrs	r2, r3
 801859a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801859e:	69db      	ldr	r3, [r3, #28]
 80185a0:	4313      	orrs	r3, r2
 80185a2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80185a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80185aa:	681b      	ldr	r3, [r3, #0]
 80185ac:	68db      	ldr	r3, [r3, #12]
 80185ae:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80185b2:	f021 010c 	bic.w	r1, r1, #12
 80185b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80185ba:	681a      	ldr	r2, [r3, #0]
 80185bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80185c0:	430b      	orrs	r3, r1
 80185c2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80185c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80185c8:	681b      	ldr	r3, [r3, #0]
 80185ca:	695b      	ldr	r3, [r3, #20]
 80185cc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80185d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80185d4:	6999      	ldr	r1, [r3, #24]
 80185d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80185da:	681a      	ldr	r2, [r3, #0]
 80185dc:	ea40 0301 	orr.w	r3, r0, r1
 80185e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80185e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80185e6:	681a      	ldr	r2, [r3, #0]
 80185e8:	4b8e      	ldr	r3, [pc, #568]	; (8018824 <UART_SetConfig+0x2ca>)
 80185ea:	429a      	cmp	r2, r3
 80185ec:	d005      	beq.n	80185fa <UART_SetConfig+0xa0>
 80185ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80185f2:	681a      	ldr	r2, [r3, #0]
 80185f4:	4b8c      	ldr	r3, [pc, #560]	; (8018828 <UART_SetConfig+0x2ce>)
 80185f6:	429a      	cmp	r2, r3
 80185f8:	d104      	bne.n	8018604 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80185fa:	f7fa fa11 	bl	8012a20 <HAL_RCC_GetPCLK2Freq>
 80185fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8018602:	e003      	b.n	801860c <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8018604:	f7fa f9f8 	bl	80129f8 <HAL_RCC_GetPCLK1Freq>
 8018608:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801860c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018610:	69db      	ldr	r3, [r3, #28]
 8018612:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8018616:	f040 810b 	bne.w	8018830 <UART_SetConfig+0x2d6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801861a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801861e:	2200      	movs	r2, #0
 8018620:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8018624:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8018628:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 801862c:	4622      	mov	r2, r4
 801862e:	462b      	mov	r3, r5
 8018630:	1891      	adds	r1, r2, r2
 8018632:	65b9      	str	r1, [r7, #88]	; 0x58
 8018634:	415b      	adcs	r3, r3
 8018636:	65fb      	str	r3, [r7, #92]	; 0x5c
 8018638:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 801863c:	4621      	mov	r1, r4
 801863e:	eb12 0801 	adds.w	r8, r2, r1
 8018642:	4629      	mov	r1, r5
 8018644:	eb43 0901 	adc.w	r9, r3, r1
 8018648:	f04f 0200 	mov.w	r2, #0
 801864c:	f04f 0300 	mov.w	r3, #0
 8018650:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8018654:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8018658:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801865c:	4690      	mov	r8, r2
 801865e:	4699      	mov	r9, r3
 8018660:	4623      	mov	r3, r4
 8018662:	eb18 0303 	adds.w	r3, r8, r3
 8018666:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801866a:	462b      	mov	r3, r5
 801866c:	eb49 0303 	adc.w	r3, r9, r3
 8018670:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8018674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018678:	685b      	ldr	r3, [r3, #4]
 801867a:	2200      	movs	r2, #0
 801867c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8018680:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8018684:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8018688:	460b      	mov	r3, r1
 801868a:	18db      	adds	r3, r3, r3
 801868c:	653b      	str	r3, [r7, #80]	; 0x50
 801868e:	4613      	mov	r3, r2
 8018690:	eb42 0303 	adc.w	r3, r2, r3
 8018694:	657b      	str	r3, [r7, #84]	; 0x54
 8018696:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 801869a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801869e:	f001 fab9 	bl	8019c14 <__aeabi_uldivmod>
 80186a2:	4602      	mov	r2, r0
 80186a4:	460b      	mov	r3, r1
 80186a6:	4b61      	ldr	r3, [pc, #388]	; (801882c <UART_SetConfig+0x2d2>)
 80186a8:	fba3 2302 	umull	r2, r3, r3, r2
 80186ac:	095b      	lsrs	r3, r3, #5
 80186ae:	011c      	lsls	r4, r3, #4
 80186b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80186b4:	2200      	movs	r2, #0
 80186b6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80186ba:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80186be:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80186c2:	4642      	mov	r2, r8
 80186c4:	464b      	mov	r3, r9
 80186c6:	1891      	adds	r1, r2, r2
 80186c8:	64b9      	str	r1, [r7, #72]	; 0x48
 80186ca:	415b      	adcs	r3, r3
 80186cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80186ce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80186d2:	4641      	mov	r1, r8
 80186d4:	eb12 0a01 	adds.w	sl, r2, r1
 80186d8:	4649      	mov	r1, r9
 80186da:	eb43 0b01 	adc.w	fp, r3, r1
 80186de:	f04f 0200 	mov.w	r2, #0
 80186e2:	f04f 0300 	mov.w	r3, #0
 80186e6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80186ea:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80186ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80186f2:	4692      	mov	sl, r2
 80186f4:	469b      	mov	fp, r3
 80186f6:	4643      	mov	r3, r8
 80186f8:	eb1a 0303 	adds.w	r3, sl, r3
 80186fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8018700:	464b      	mov	r3, r9
 8018702:	eb4b 0303 	adc.w	r3, fp, r3
 8018706:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801870a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801870e:	685b      	ldr	r3, [r3, #4]
 8018710:	2200      	movs	r2, #0
 8018712:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8018716:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 801871a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 801871e:	460b      	mov	r3, r1
 8018720:	18db      	adds	r3, r3, r3
 8018722:	643b      	str	r3, [r7, #64]	; 0x40
 8018724:	4613      	mov	r3, r2
 8018726:	eb42 0303 	adc.w	r3, r2, r3
 801872a:	647b      	str	r3, [r7, #68]	; 0x44
 801872c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8018730:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8018734:	f001 fa6e 	bl	8019c14 <__aeabi_uldivmod>
 8018738:	4602      	mov	r2, r0
 801873a:	460b      	mov	r3, r1
 801873c:	4611      	mov	r1, r2
 801873e:	4b3b      	ldr	r3, [pc, #236]	; (801882c <UART_SetConfig+0x2d2>)
 8018740:	fba3 2301 	umull	r2, r3, r3, r1
 8018744:	095b      	lsrs	r3, r3, #5
 8018746:	2264      	movs	r2, #100	; 0x64
 8018748:	fb02 f303 	mul.w	r3, r2, r3
 801874c:	1acb      	subs	r3, r1, r3
 801874e:	00db      	lsls	r3, r3, #3
 8018750:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8018754:	4b35      	ldr	r3, [pc, #212]	; (801882c <UART_SetConfig+0x2d2>)
 8018756:	fba3 2302 	umull	r2, r3, r3, r2
 801875a:	095b      	lsrs	r3, r3, #5
 801875c:	005b      	lsls	r3, r3, #1
 801875e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8018762:	441c      	add	r4, r3
 8018764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8018768:	2200      	movs	r2, #0
 801876a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 801876e:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8018772:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8018776:	4642      	mov	r2, r8
 8018778:	464b      	mov	r3, r9
 801877a:	1891      	adds	r1, r2, r2
 801877c:	63b9      	str	r1, [r7, #56]	; 0x38
 801877e:	415b      	adcs	r3, r3
 8018780:	63fb      	str	r3, [r7, #60]	; 0x3c
 8018782:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8018786:	4641      	mov	r1, r8
 8018788:	1851      	adds	r1, r2, r1
 801878a:	6339      	str	r1, [r7, #48]	; 0x30
 801878c:	4649      	mov	r1, r9
 801878e:	414b      	adcs	r3, r1
 8018790:	637b      	str	r3, [r7, #52]	; 0x34
 8018792:	f04f 0200 	mov.w	r2, #0
 8018796:	f04f 0300 	mov.w	r3, #0
 801879a:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 801879e:	4659      	mov	r1, fp
 80187a0:	00cb      	lsls	r3, r1, #3
 80187a2:	4651      	mov	r1, sl
 80187a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80187a8:	4651      	mov	r1, sl
 80187aa:	00ca      	lsls	r2, r1, #3
 80187ac:	4610      	mov	r0, r2
 80187ae:	4619      	mov	r1, r3
 80187b0:	4603      	mov	r3, r0
 80187b2:	4642      	mov	r2, r8
 80187b4:	189b      	adds	r3, r3, r2
 80187b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80187ba:	464b      	mov	r3, r9
 80187bc:	460a      	mov	r2, r1
 80187be:	eb42 0303 	adc.w	r3, r2, r3
 80187c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80187c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80187ca:	685b      	ldr	r3, [r3, #4]
 80187cc:	2200      	movs	r2, #0
 80187ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80187d2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80187d6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80187da:	460b      	mov	r3, r1
 80187dc:	18db      	adds	r3, r3, r3
 80187de:	62bb      	str	r3, [r7, #40]	; 0x28
 80187e0:	4613      	mov	r3, r2
 80187e2:	eb42 0303 	adc.w	r3, r2, r3
 80187e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80187e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80187ec:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80187f0:	f001 fa10 	bl	8019c14 <__aeabi_uldivmod>
 80187f4:	4602      	mov	r2, r0
 80187f6:	460b      	mov	r3, r1
 80187f8:	4b0c      	ldr	r3, [pc, #48]	; (801882c <UART_SetConfig+0x2d2>)
 80187fa:	fba3 1302 	umull	r1, r3, r3, r2
 80187fe:	095b      	lsrs	r3, r3, #5
 8018800:	2164      	movs	r1, #100	; 0x64
 8018802:	fb01 f303 	mul.w	r3, r1, r3
 8018806:	1ad3      	subs	r3, r2, r3
 8018808:	00db      	lsls	r3, r3, #3
 801880a:	3332      	adds	r3, #50	; 0x32
 801880c:	4a07      	ldr	r2, [pc, #28]	; (801882c <UART_SetConfig+0x2d2>)
 801880e:	fba2 2303 	umull	r2, r3, r2, r3
 8018812:	095b      	lsrs	r3, r3, #5
 8018814:	f003 0207 	and.w	r2, r3, #7
 8018818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801881c:	681b      	ldr	r3, [r3, #0]
 801881e:	4422      	add	r2, r4
 8018820:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8018822:	e104      	b.n	8018a2e <UART_SetConfig+0x4d4>
 8018824:	40011000 	.word	0x40011000
 8018828:	40011400 	.word	0x40011400
 801882c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8018830:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8018834:	2200      	movs	r2, #0
 8018836:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 801883a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801883e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8018842:	4642      	mov	r2, r8
 8018844:	464b      	mov	r3, r9
 8018846:	1891      	adds	r1, r2, r2
 8018848:	6239      	str	r1, [r7, #32]
 801884a:	415b      	adcs	r3, r3
 801884c:	627b      	str	r3, [r7, #36]	; 0x24
 801884e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8018852:	4641      	mov	r1, r8
 8018854:	1854      	adds	r4, r2, r1
 8018856:	4649      	mov	r1, r9
 8018858:	eb43 0501 	adc.w	r5, r3, r1
 801885c:	f04f 0200 	mov.w	r2, #0
 8018860:	f04f 0300 	mov.w	r3, #0
 8018864:	00eb      	lsls	r3, r5, #3
 8018866:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801886a:	00e2      	lsls	r2, r4, #3
 801886c:	4614      	mov	r4, r2
 801886e:	461d      	mov	r5, r3
 8018870:	4643      	mov	r3, r8
 8018872:	18e3      	adds	r3, r4, r3
 8018874:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8018878:	464b      	mov	r3, r9
 801887a:	eb45 0303 	adc.w	r3, r5, r3
 801887e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8018882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018886:	685b      	ldr	r3, [r3, #4]
 8018888:	2200      	movs	r2, #0
 801888a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801888e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8018892:	f04f 0200 	mov.w	r2, #0
 8018896:	f04f 0300 	mov.w	r3, #0
 801889a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 801889e:	4629      	mov	r1, r5
 80188a0:	008b      	lsls	r3, r1, #2
 80188a2:	4621      	mov	r1, r4
 80188a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80188a8:	4621      	mov	r1, r4
 80188aa:	008a      	lsls	r2, r1, #2
 80188ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80188b0:	f001 f9b0 	bl	8019c14 <__aeabi_uldivmod>
 80188b4:	4602      	mov	r2, r0
 80188b6:	460b      	mov	r3, r1
 80188b8:	4b60      	ldr	r3, [pc, #384]	; (8018a3c <UART_SetConfig+0x4e2>)
 80188ba:	fba3 2302 	umull	r2, r3, r3, r2
 80188be:	095b      	lsrs	r3, r3, #5
 80188c0:	011c      	lsls	r4, r3, #4
 80188c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80188c6:	2200      	movs	r2, #0
 80188c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80188cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80188d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80188d4:	4642      	mov	r2, r8
 80188d6:	464b      	mov	r3, r9
 80188d8:	1891      	adds	r1, r2, r2
 80188da:	61b9      	str	r1, [r7, #24]
 80188dc:	415b      	adcs	r3, r3
 80188de:	61fb      	str	r3, [r7, #28]
 80188e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80188e4:	4641      	mov	r1, r8
 80188e6:	1851      	adds	r1, r2, r1
 80188e8:	6139      	str	r1, [r7, #16]
 80188ea:	4649      	mov	r1, r9
 80188ec:	414b      	adcs	r3, r1
 80188ee:	617b      	str	r3, [r7, #20]
 80188f0:	f04f 0200 	mov.w	r2, #0
 80188f4:	f04f 0300 	mov.w	r3, #0
 80188f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80188fc:	4659      	mov	r1, fp
 80188fe:	00cb      	lsls	r3, r1, #3
 8018900:	4651      	mov	r1, sl
 8018902:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8018906:	4651      	mov	r1, sl
 8018908:	00ca      	lsls	r2, r1, #3
 801890a:	4610      	mov	r0, r2
 801890c:	4619      	mov	r1, r3
 801890e:	4603      	mov	r3, r0
 8018910:	4642      	mov	r2, r8
 8018912:	189b      	adds	r3, r3, r2
 8018914:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8018918:	464b      	mov	r3, r9
 801891a:	460a      	mov	r2, r1
 801891c:	eb42 0303 	adc.w	r3, r2, r3
 8018920:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8018924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018928:	685b      	ldr	r3, [r3, #4]
 801892a:	2200      	movs	r2, #0
 801892c:	67bb      	str	r3, [r7, #120]	; 0x78
 801892e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8018930:	f04f 0200 	mov.w	r2, #0
 8018934:	f04f 0300 	mov.w	r3, #0
 8018938:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 801893c:	4649      	mov	r1, r9
 801893e:	008b      	lsls	r3, r1, #2
 8018940:	4641      	mov	r1, r8
 8018942:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8018946:	4641      	mov	r1, r8
 8018948:	008a      	lsls	r2, r1, #2
 801894a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 801894e:	f001 f961 	bl	8019c14 <__aeabi_uldivmod>
 8018952:	4602      	mov	r2, r0
 8018954:	460b      	mov	r3, r1
 8018956:	4b39      	ldr	r3, [pc, #228]	; (8018a3c <UART_SetConfig+0x4e2>)
 8018958:	fba3 1302 	umull	r1, r3, r3, r2
 801895c:	095b      	lsrs	r3, r3, #5
 801895e:	2164      	movs	r1, #100	; 0x64
 8018960:	fb01 f303 	mul.w	r3, r1, r3
 8018964:	1ad3      	subs	r3, r2, r3
 8018966:	011b      	lsls	r3, r3, #4
 8018968:	3332      	adds	r3, #50	; 0x32
 801896a:	4a34      	ldr	r2, [pc, #208]	; (8018a3c <UART_SetConfig+0x4e2>)
 801896c:	fba2 2303 	umull	r2, r3, r2, r3
 8018970:	095b      	lsrs	r3, r3, #5
 8018972:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018976:	441c      	add	r4, r3
 8018978:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801897c:	2200      	movs	r2, #0
 801897e:	673b      	str	r3, [r7, #112]	; 0x70
 8018980:	677a      	str	r2, [r7, #116]	; 0x74
 8018982:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8018986:	4642      	mov	r2, r8
 8018988:	464b      	mov	r3, r9
 801898a:	1891      	adds	r1, r2, r2
 801898c:	60b9      	str	r1, [r7, #8]
 801898e:	415b      	adcs	r3, r3
 8018990:	60fb      	str	r3, [r7, #12]
 8018992:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8018996:	4641      	mov	r1, r8
 8018998:	1851      	adds	r1, r2, r1
 801899a:	6039      	str	r1, [r7, #0]
 801899c:	4649      	mov	r1, r9
 801899e:	414b      	adcs	r3, r1
 80189a0:	607b      	str	r3, [r7, #4]
 80189a2:	f04f 0200 	mov.w	r2, #0
 80189a6:	f04f 0300 	mov.w	r3, #0
 80189aa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80189ae:	4659      	mov	r1, fp
 80189b0:	00cb      	lsls	r3, r1, #3
 80189b2:	4651      	mov	r1, sl
 80189b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80189b8:	4651      	mov	r1, sl
 80189ba:	00ca      	lsls	r2, r1, #3
 80189bc:	4610      	mov	r0, r2
 80189be:	4619      	mov	r1, r3
 80189c0:	4603      	mov	r3, r0
 80189c2:	4642      	mov	r2, r8
 80189c4:	189b      	adds	r3, r3, r2
 80189c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80189c8:	464b      	mov	r3, r9
 80189ca:	460a      	mov	r2, r1
 80189cc:	eb42 0303 	adc.w	r3, r2, r3
 80189d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80189d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80189d6:	685b      	ldr	r3, [r3, #4]
 80189d8:	2200      	movs	r2, #0
 80189da:	663b      	str	r3, [r7, #96]	; 0x60
 80189dc:	667a      	str	r2, [r7, #100]	; 0x64
 80189de:	f04f 0200 	mov.w	r2, #0
 80189e2:	f04f 0300 	mov.w	r3, #0
 80189e6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80189ea:	4649      	mov	r1, r9
 80189ec:	008b      	lsls	r3, r1, #2
 80189ee:	4641      	mov	r1, r8
 80189f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80189f4:	4641      	mov	r1, r8
 80189f6:	008a      	lsls	r2, r1, #2
 80189f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80189fc:	f001 f90a 	bl	8019c14 <__aeabi_uldivmod>
 8018a00:	4602      	mov	r2, r0
 8018a02:	460b      	mov	r3, r1
 8018a04:	4b0d      	ldr	r3, [pc, #52]	; (8018a3c <UART_SetConfig+0x4e2>)
 8018a06:	fba3 1302 	umull	r1, r3, r3, r2
 8018a0a:	095b      	lsrs	r3, r3, #5
 8018a0c:	2164      	movs	r1, #100	; 0x64
 8018a0e:	fb01 f303 	mul.w	r3, r1, r3
 8018a12:	1ad3      	subs	r3, r2, r3
 8018a14:	011b      	lsls	r3, r3, #4
 8018a16:	3332      	adds	r3, #50	; 0x32
 8018a18:	4a08      	ldr	r2, [pc, #32]	; (8018a3c <UART_SetConfig+0x4e2>)
 8018a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8018a1e:	095b      	lsrs	r3, r3, #5
 8018a20:	f003 020f 	and.w	r2, r3, #15
 8018a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8018a28:	681b      	ldr	r3, [r3, #0]
 8018a2a:	4422      	add	r2, r4
 8018a2c:	609a      	str	r2, [r3, #8]
}
 8018a2e:	bf00      	nop
 8018a30:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8018a34:	46bd      	mov	sp, r7
 8018a36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8018a3a:	bf00      	nop
 8018a3c:	51eb851f 	.word	0x51eb851f

08018a40 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8018a40:	b480      	push	{r7}
 8018a42:	b085      	sub	sp, #20
 8018a44:	af00      	add	r7, sp, #0
 8018a46:	6078      	str	r0, [r7, #4]
 8018a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8018a4a:	2300      	movs	r3, #0
 8018a4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8018a4e:	683b      	ldr	r3, [r7, #0]
 8018a50:	681a      	ldr	r2, [r3, #0]
 8018a52:	687b      	ldr	r3, [r7, #4]
 8018a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018a58:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8018a5a:	68fa      	ldr	r2, [r7, #12]
 8018a5c:	4b20      	ldr	r3, [pc, #128]	; (8018ae0 <FSMC_NORSRAM_Init+0xa0>)
 8018a5e:	4013      	ands	r3, r2
 8018a60:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8018a62:	683b      	ldr	r3, [r7, #0]
 8018a64:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8018a66:	683b      	ldr	r3, [r7, #0]
 8018a68:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8018a6a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8018a6c:	683b      	ldr	r3, [r7, #0]
 8018a6e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8018a70:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8018a72:	683b      	ldr	r3, [r7, #0]
 8018a74:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8018a76:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8018a78:	683b      	ldr	r3, [r7, #0]
 8018a7a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8018a7c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8018a7e:	683b      	ldr	r3, [r7, #0]
 8018a80:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8018a82:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8018a84:	683b      	ldr	r3, [r7, #0]
 8018a86:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8018a88:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8018a8a:	683b      	ldr	r3, [r7, #0]
 8018a8c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8018a8e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8018a90:	683b      	ldr	r3, [r7, #0]
 8018a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8018a94:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8018a96:	683b      	ldr	r3, [r7, #0]
 8018a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8018a9a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8018a9c:	683b      	ldr	r3, [r7, #0]
 8018a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8018aa0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8018aa2:	683b      	ldr	r3, [r7, #0]
 8018aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8018aa6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8018aa8:	683b      	ldr	r3, [r7, #0]
 8018aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8018aac:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8018aae:	68fa      	ldr	r2, [r7, #12]
 8018ab0:	4313      	orrs	r3, r2
 8018ab2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8018ab4:	683b      	ldr	r3, [r7, #0]
 8018ab6:	689b      	ldr	r3, [r3, #8]
 8018ab8:	2b08      	cmp	r3, #8
 8018aba:	d103      	bne.n	8018ac4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8018abc:	68fb      	ldr	r3, [r7, #12]
 8018abe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018ac2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8018ac4:	683b      	ldr	r3, [r7, #0]
 8018ac6:	681a      	ldr	r2, [r3, #0]
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	68f9      	ldr	r1, [r7, #12]
 8018acc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8018ad0:	2300      	movs	r3, #0
}
 8018ad2:	4618      	mov	r0, r3
 8018ad4:	3714      	adds	r7, #20
 8018ad6:	46bd      	mov	sp, r7
 8018ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018adc:	4770      	bx	lr
 8018ade:	bf00      	nop
 8018ae0:	fff00080 	.word	0xfff00080

08018ae4 <FSMC_NORSRAM_DeInit>:
  * @param  ExDevice Pointer to NORSRAM extended mode device instance  
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 8018ae4:	b480      	push	{r7}
 8018ae6:	b085      	sub	sp, #20
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	60f8      	str	r0, [r7, #12]
 8018aec:	60b9      	str	r1, [r7, #8]
 8018aee:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Disable the FSMC_NORSRAM device */
  __FSMC_NORSRAM_DISABLE(Device, Bank);
 8018af0:	68fb      	ldr	r3, [r7, #12]
 8018af2:	687a      	ldr	r2, [r7, #4]
 8018af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018af8:	f023 0101 	bic.w	r1, r3, #1
 8018afc:	68fb      	ldr	r3, [r7, #12]
 8018afe:	687a      	ldr	r2, [r7, #4]
 8018b00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* De-initialize the FSMC_NORSRAM device */
  /* FSMC_NORSRAM_BANK1 */
  if(Bank == FSMC_NORSRAM_BANK1)
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	2b00      	cmp	r3, #0
 8018b08:	d106      	bne.n	8018b18 <FSMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DBU;    
 8018b0a:	68fb      	ldr	r3, [r7, #12]
 8018b0c:	687a      	ldr	r2, [r7, #4]
 8018b0e:	f243 01db 	movw	r1, #12507	; 0x30db
 8018b12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8018b16:	e005      	b.n	8018b24 <FSMC_NORSRAM_DeInit+0x40>
  }
  /* FSMC_NORSRAM_BANK2, FSMC_NORSRAM_BANK3 or FSMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2U; 
 8018b18:	68fb      	ldr	r3, [r7, #12]
 8018b1a:	687a      	ldr	r2, [r7, #4]
 8018b1c:	f243 01d2 	movw	r1, #12498	; 0x30d2
 8018b20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	1c5a      	adds	r2, r3, #1
 8018b28:	68fb      	ldr	r3, [r7, #12]
 8018b2a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8018b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]    = 0x0FFFFFFFU;
 8018b32:	68bb      	ldr	r3, [r7, #8]
 8018b34:	687a      	ldr	r2, [r7, #4]
 8018b36:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8018b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   
  return HAL_OK;
 8018b3e:	2300      	movs	r3, #0
}
 8018b40:	4618      	mov	r0, r3
 8018b42:	3714      	adds	r7, #20
 8018b44:	46bd      	mov	sp, r7
 8018b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b4a:	4770      	bx	lr

08018b4c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8018b4c:	b480      	push	{r7}
 8018b4e:	b087      	sub	sp, #28
 8018b50:	af00      	add	r7, sp, #0
 8018b52:	60f8      	str	r0, [r7, #12]
 8018b54:	60b9      	str	r1, [r7, #8]
 8018b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8018b58:	2300      	movs	r3, #0
 8018b5a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	1c5a      	adds	r2, r3, #1
 8018b60:	68fb      	ldr	r3, [r7, #12]
 8018b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018b66:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8018b68:	697b      	ldr	r3, [r7, #20]
 8018b6a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8018b6e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8018b70:	68bb      	ldr	r3, [r7, #8]
 8018b72:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8018b74:	68bb      	ldr	r3, [r7, #8]
 8018b76:	685b      	ldr	r3, [r3, #4]
 8018b78:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8018b7a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8018b7c:	68bb      	ldr	r3, [r7, #8]
 8018b7e:	689b      	ldr	r3, [r3, #8]
 8018b80:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8018b82:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8018b84:	68bb      	ldr	r3, [r7, #8]
 8018b86:	68db      	ldr	r3, [r3, #12]
 8018b88:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8018b8a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8018b8c:	68bb      	ldr	r3, [r7, #8]
 8018b8e:	691b      	ldr	r3, [r3, #16]
 8018b90:	3b01      	subs	r3, #1
 8018b92:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8018b94:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8018b96:	68bb      	ldr	r3, [r7, #8]
 8018b98:	695b      	ldr	r3, [r3, #20]
 8018b9a:	3b02      	subs	r3, #2
 8018b9c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8018b9e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8018ba0:	68bb      	ldr	r3, [r7, #8]
 8018ba2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8018ba4:	4313      	orrs	r3, r2
 8018ba6:	697a      	ldr	r2, [r7, #20]
 8018ba8:	4313      	orrs	r3, r2
 8018baa:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8018bac:	687b      	ldr	r3, [r7, #4]
 8018bae:	1c5a      	adds	r2, r3, #1
 8018bb0:	68fb      	ldr	r3, [r7, #12]
 8018bb2:	6979      	ldr	r1, [r7, #20]
 8018bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8018bb8:	2300      	movs	r3, #0
}
 8018bba:	4618      	mov	r0, r3
 8018bbc:	371c      	adds	r7, #28
 8018bbe:	46bd      	mov	sp, r7
 8018bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bc4:	4770      	bx	lr

08018bc6 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8018bc6:	b480      	push	{r7}
 8018bc8:	b087      	sub	sp, #28
 8018bca:	af00      	add	r7, sp, #0
 8018bcc:	60f8      	str	r0, [r7, #12]
 8018bce:	60b9      	str	r1, [r7, #8]
 8018bd0:	607a      	str	r2, [r7, #4]
 8018bd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8018bd4:	2300      	movs	r3, #0
 8018bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8018bd8:	683b      	ldr	r3, [r7, #0]
 8018bda:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8018bde:	d122      	bne.n	8018c26 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	687a      	ldr	r2, [r7, #4]
 8018be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018be8:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8018bea:	697a      	ldr	r2, [r7, #20]
 8018bec:	4b14      	ldr	r3, [pc, #80]	; (8018c40 <FSMC_NORSRAM_Extended_Timing_Init+0x7a>)
 8018bee:	4013      	ands	r3, r2
 8018bf0:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8018bf2:	68bb      	ldr	r3, [r7, #8]
 8018bf4:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8018bf6:	68bb      	ldr	r3, [r7, #8]
 8018bf8:	685b      	ldr	r3, [r3, #4]
 8018bfa:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8018bfc:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8018bfe:	68bb      	ldr	r3, [r7, #8]
 8018c00:	689b      	ldr	r3, [r3, #8]
 8018c02:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8018c04:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8018c06:	68bb      	ldr	r3, [r7, #8]
 8018c08:	68db      	ldr	r3, [r3, #12]
 8018c0a:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8018c0c:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8018c0e:	68bb      	ldr	r3, [r7, #8]
 8018c10:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8018c12:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8018c14:	697a      	ldr	r2, [r7, #20]
 8018c16:	4313      	orrs	r3, r2
 8018c18:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8018c1a:	68fb      	ldr	r3, [r7, #12]
 8018c1c:	687a      	ldr	r2, [r7, #4]
 8018c1e:	6979      	ldr	r1, [r7, #20]
 8018c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8018c24:	e005      	b.n	8018c32 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8018c26:	68fb      	ldr	r3, [r7, #12]
 8018c28:	687a      	ldr	r2, [r7, #4]
 8018c2a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8018c2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8018c32:	2300      	movs	r3, #0
}
 8018c34:	4618      	mov	r0, r3
 8018c36:	371c      	adds	r7, #28
 8018c38:	46bd      	mov	sp, r7
 8018c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c3e:	4770      	bx	lr
 8018c40:	cff00000 	.word	0xcff00000

08018c44 <FSMC_NORSRAM_WriteOperation_Enable>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Bank NORSRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
{
 8018c44:	b480      	push	{r7}
 8018c46:	b083      	sub	sp, #12
 8018c48:	af00      	add	r7, sp, #0
 8018c4a:	6078      	str	r0, [r7, #4]
 8018c4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Enable write operation */
  Device->BTCR[Bank] |= FSMC_WRITE_OPERATION_ENABLE; 
 8018c4e:	687b      	ldr	r3, [r7, #4]
 8018c50:	683a      	ldr	r2, [r7, #0]
 8018c52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018c56:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
 8018c5a:	687b      	ldr	r3, [r7, #4]
 8018c5c:	683a      	ldr	r2, [r7, #0]
 8018c5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;  
 8018c62:	2300      	movs	r3, #0
}
 8018c64:	4618      	mov	r0, r3
 8018c66:	370c      	adds	r7, #12
 8018c68:	46bd      	mov	sp, r7
 8018c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c6e:	4770      	bx	lr

08018c70 <FSMC_NORSRAM_WriteOperation_Disable>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Bank NORSRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
{
 8018c70:	b480      	push	{r7}
 8018c72:	b083      	sub	sp, #12
 8018c74:	af00      	add	r7, sp, #0
 8018c76:	6078      	str	r0, [r7, #4]
 8018c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Disable write operation */
  Device->BTCR[Bank] &= ~FSMC_WRITE_OPERATION_ENABLE; 
 8018c7a:	687b      	ldr	r3, [r7, #4]
 8018c7c:	683a      	ldr	r2, [r7, #0]
 8018c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018c82:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8018c86:	687b      	ldr	r3, [r7, #4]
 8018c88:	683a      	ldr	r2, [r7, #0]
 8018c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;  
 8018c8e:	2300      	movs	r3, #0
}
 8018c90:	4618      	mov	r0, r3
 8018c92:	370c      	adds	r7, #12
 8018c94:	46bd      	mov	sp, r7
 8018c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c9a:	4770      	bx	lr

08018c9c <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 8018c9c:	b480      	push	{r7}
 8018c9e:	b085      	sub	sp, #20
 8018ca0:	af00      	add	r7, sp, #0
 8018ca2:	6078      	str	r0, [r7, #4]
 8018ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr  = 0U; 
 8018ca6:	2300      	movs	r3, #0
 8018ca8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_ECC_STATE(Init->EccComputation));
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));   

    if(Init->NandBank == FSMC_NAND_BANK2)
 8018caa:	683b      	ldr	r3, [r7, #0]
 8018cac:	681b      	ldr	r3, [r3, #0]
 8018cae:	2b10      	cmp	r3, #16
 8018cb0:	d103      	bne.n	8018cba <FSMC_NAND_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PCR2;
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	681b      	ldr	r3, [r3, #0]
 8018cb6:	60fb      	str	r3, [r7, #12]
 8018cb8:	e002      	b.n	8018cc0 <FSMC_NAND_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PCR3;
 8018cba:	687b      	ldr	r3, [r7, #4]
 8018cbc:	6a1b      	ldr	r3, [r3, #32]
 8018cbe:	60fb      	str	r3, [r7, #12]
  }
  
  /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
  tmpr &= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \
 8018cc0:	68fa      	ldr	r2, [r7, #12]
 8018cc2:	4b16      	ldr	r3, [pc, #88]	; (8018d1c <FSMC_NAND_Init+0x80>)
 8018cc4:	4013      	ands	r3, r2
 8018cc6:	60fb      	str	r3, [r7, #12]
                       FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                       FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                |\
 8018cc8:	683b      	ldr	r3, [r7, #0]
 8018cca:	685a      	ldr	r2, [r3, #4]
                     FSMC_PCR_MEMORY_TYPE_NAND        |\
                     Init->MemoryDataWidth            |\
 8018ccc:	683b      	ldr	r3, [r7, #0]
 8018cce:	689b      	ldr	r3, [r3, #8]
                     FSMC_PCR_MEMORY_TYPE_NAND        |\
 8018cd0:	431a      	orrs	r2, r3
                     Init->EccComputation             |\
 8018cd2:	683b      	ldr	r3, [r7, #0]
 8018cd4:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryDataWidth            |\
 8018cd6:	431a      	orrs	r2, r3
                     Init->ECCPageSize                |\
 8018cd8:	683b      	ldr	r3, [r7, #0]
 8018cda:	691b      	ldr	r3, [r3, #16]
                     Init->EccComputation             |\
 8018cdc:	431a      	orrs	r2, r3
                     ((Init->TCLRSetupTime) << 9U)    |\
 8018cde:	683b      	ldr	r3, [r7, #0]
 8018ce0:	695b      	ldr	r3, [r3, #20]
 8018ce2:	025b      	lsls	r3, r3, #9
                     Init->ECCPageSize                |\
 8018ce4:	431a      	orrs	r2, r3
                     ((Init->TARSetupTime) << 13U));   
 8018ce6:	683b      	ldr	r3, [r7, #0]
 8018ce8:	699b      	ldr	r3, [r3, #24]
 8018cea:	035b      	lsls	r3, r3, #13
  tmpr |= (uint32_t)(Init->Waitfeature                |\
 8018cec:	431a      	orrs	r2, r3
 8018cee:	68fb      	ldr	r3, [r7, #12]
 8018cf0:	4313      	orrs	r3, r2
 8018cf2:	f043 0308 	orr.w	r3, r3, #8
 8018cf6:	60fb      	str	r3, [r7, #12]
  
  if(Init->NandBank == FSMC_NAND_BANK2)
 8018cf8:	683b      	ldr	r3, [r7, #0]
 8018cfa:	681b      	ldr	r3, [r3, #0]
 8018cfc:	2b10      	cmp	r3, #16
 8018cfe:	d103      	bne.n	8018d08 <FSMC_NAND_Init+0x6c>
  {
    /* NAND bank 2 registers configuration */
    Device->PCR2  = tmpr;
 8018d00:	687b      	ldr	r3, [r7, #4]
 8018d02:	68fa      	ldr	r2, [r7, #12]
 8018d04:	601a      	str	r2, [r3, #0]
 8018d06:	e002      	b.n	8018d0e <FSMC_NAND_Init+0x72>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PCR3  = tmpr;
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	68fa      	ldr	r2, [r7, #12]
 8018d0c:	621a      	str	r2, [r3, #32]
  }
  
  return HAL_OK;
 8018d0e:	2300      	movs	r3, #0
}
 8018d10:	4618      	mov	r0, r3
 8018d12:	3714      	adds	r7, #20
 8018d14:	46bd      	mov	sp, r7
 8018d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d1a:	4770      	bx	lr
 8018d1c:	fff00181 	.word	0xfff00181

08018d20 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Timing Pointer to NAND timing structure
  * @param  Bank NAND bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8018d20:	b480      	push	{r7}
 8018d22:	b087      	sub	sp, #28
 8018d24:	af00      	add	r7, sp, #0
 8018d26:	60f8      	str	r0, [r7, #12]
 8018d28:	60b9      	str	r1, [r7, #8]
 8018d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;  
 8018d2c:	2300      	movs	r3, #0
 8018d2e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  
  if(Bank == FSMC_NAND_BANK2)
 8018d30:	687b      	ldr	r3, [r7, #4]
 8018d32:	2b10      	cmp	r3, #16
 8018d34:	d103      	bne.n	8018d3e <FSMC_NAND_CommonSpace_Timing_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PMEM2;
 8018d36:	68fb      	ldr	r3, [r7, #12]
 8018d38:	689b      	ldr	r3, [r3, #8]
 8018d3a:	617b      	str	r3, [r7, #20]
 8018d3c:	e002      	b.n	8018d44 <FSMC_NAND_CommonSpace_Timing_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PMEM3;
 8018d3e:	68fb      	ldr	r3, [r7, #12]
 8018d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018d42:	617b      	str	r3, [r7, #20]
  } 
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
 8018d44:	2300      	movs	r3, #0
 8018d46:	617b      	str	r3, [r7, #20]
                       FSMC_PMEM2_MEMHIZ2));
  
  /* Set FSMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018d48:	68bb      	ldr	r3, [r7, #8]
 8018d4a:	681a      	ldr	r2, [r3, #0]
                       ((Timing->WaitSetupTime) << 8U)     |\
 8018d4c:	68bb      	ldr	r3, [r7, #8]
 8018d4e:	685b      	ldr	r3, [r3, #4]
 8018d50:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018d52:	431a      	orrs	r2, r3
                       ((Timing->HoldSetupTime) << 16U)    |\
 8018d54:	68bb      	ldr	r3, [r7, #8]
 8018d56:	689b      	ldr	r3, [r3, #8]
 8018d58:	041b      	lsls	r3, r3, #16
                       ((Timing->WaitSetupTime) << 8U)     |\
 8018d5a:	431a      	orrs	r2, r3
                       ((Timing->HiZSetupTime) << 24U)
 8018d5c:	68bb      	ldr	r3, [r7, #8]
 8018d5e:	68db      	ldr	r3, [r3, #12]
 8018d60:	061b      	lsls	r3, r3, #24
                       ((Timing->HoldSetupTime) << 16U)    |\
 8018d62:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018d64:	697a      	ldr	r2, [r7, #20]
 8018d66:	4313      	orrs	r3, r2
 8018d68:	617b      	str	r3, [r7, #20]
                       );
                            
  if(Bank == FSMC_NAND_BANK2)
 8018d6a:	687b      	ldr	r3, [r7, #4]
 8018d6c:	2b10      	cmp	r3, #16
 8018d6e:	d103      	bne.n	8018d78 <FSMC_NAND_CommonSpace_Timing_Init+0x58>
  {
    /* NAND bank 2 registers configuration */
    Device->PMEM2 = tmpr;
 8018d70:	68fb      	ldr	r3, [r7, #12]
 8018d72:	697a      	ldr	r2, [r7, #20]
 8018d74:	609a      	str	r2, [r3, #8]
 8018d76:	e002      	b.n	8018d7e <FSMC_NAND_CommonSpace_Timing_Init+0x5e>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PMEM3 = tmpr;
 8018d78:	68fb      	ldr	r3, [r7, #12]
 8018d7a:	697a      	ldr	r2, [r7, #20]
 8018d7c:	629a      	str	r2, [r3, #40]	; 0x28
  }  
  
  return HAL_OK;  
 8018d7e:	2300      	movs	r3, #0
}
 8018d80:	4618      	mov	r0, r3
 8018d82:	371c      	adds	r7, #28
 8018d84:	46bd      	mov	sp, r7
 8018d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d8a:	4770      	bx	lr

08018d8c <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Timing Pointer to NAND timing structure
  * @param  Bank NAND bank number 
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8018d8c:	b480      	push	{r7}
 8018d8e:	b087      	sub	sp, #28
 8018d90:	af00      	add	r7, sp, #0
 8018d92:	60f8      	str	r0, [r7, #12]
 8018d94:	60b9      	str	r1, [r7, #8]
 8018d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;  
 8018d98:	2300      	movs	r3, #0
 8018d9a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  
  if(Bank == FSMC_NAND_BANK2)
 8018d9c:	687b      	ldr	r3, [r7, #4]
 8018d9e:	2b10      	cmp	r3, #16
 8018da0:	d103      	bne.n	8018daa <FSMC_NAND_AttributeSpace_Timing_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PATT2;
 8018da2:	68fb      	ldr	r3, [r7, #12]
 8018da4:	68db      	ldr	r3, [r3, #12]
 8018da6:	617b      	str	r3, [r7, #20]
 8018da8:	e002      	b.n	8018db0 <FSMC_NAND_AttributeSpace_Timing_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PATT3;
 8018daa:	68fb      	ldr	r3, [r7, #12]
 8018dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018dae:	617b      	str	r3, [r7, #20]
  } 
  
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
 8018db0:	2300      	movs	r3, #0
 8018db2:	617b      	str	r3, [r7, #20]
                       FSMC_PATT2_ATTHIZ2));
  
  /* Set FSMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018db4:	68bb      	ldr	r3, [r7, #8]
 8018db6:	681a      	ldr	r2, [r3, #0]
                       ((Timing->WaitSetupTime) << 8U)     |\
 8018db8:	68bb      	ldr	r3, [r7, #8]
 8018dba:	685b      	ldr	r3, [r3, #4]
 8018dbc:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018dbe:	431a      	orrs	r2, r3
                       ((Timing->HoldSetupTime) << 16U)    |\
 8018dc0:	68bb      	ldr	r3, [r7, #8]
 8018dc2:	689b      	ldr	r3, [r3, #8]
 8018dc4:	041b      	lsls	r3, r3, #16
                       ((Timing->WaitSetupTime) << 8U)     |\
 8018dc6:	431a      	orrs	r2, r3
                       ((Timing->HiZSetupTime) << 24U)
 8018dc8:	68bb      	ldr	r3, [r7, #8]
 8018dca:	68db      	ldr	r3, [r3, #12]
 8018dcc:	061b      	lsls	r3, r3, #24
                       ((Timing->HoldSetupTime) << 16U)    |\
 8018dce:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018dd0:	697a      	ldr	r2, [r7, #20]
 8018dd2:	4313      	orrs	r3, r2
 8018dd4:	617b      	str	r3, [r7, #20]
                       );
                       
  if(Bank == FSMC_NAND_BANK2)
 8018dd6:	687b      	ldr	r3, [r7, #4]
 8018dd8:	2b10      	cmp	r3, #16
 8018dda:	d103      	bne.n	8018de4 <FSMC_NAND_AttributeSpace_Timing_Init+0x58>
  {
    /* NAND bank 2 registers configuration */
    Device->PATT2 = tmpr;
 8018ddc:	68fb      	ldr	r3, [r7, #12]
 8018dde:	697a      	ldr	r2, [r7, #20]
 8018de0:	60da      	str	r2, [r3, #12]
 8018de2:	e002      	b.n	8018dea <FSMC_NAND_AttributeSpace_Timing_Init+0x5e>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PATT3 = tmpr;
 8018de4:	68fb      	ldr	r3, [r7, #12]
 8018de6:	697a      	ldr	r2, [r7, #20]
 8018de8:	62da      	str	r2, [r3, #44]	; 0x2c
  }   
  
  return HAL_OK;
 8018dea:	2300      	movs	r3, #0
}
 8018dec:	4618      	mov	r0, r3
 8018dee:	371c      	adds	r7, #28
 8018df0:	46bd      	mov	sp, r7
 8018df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018df6:	4770      	bx	lr

08018df8 <FSMC_NAND_DeInit>:
  * @param  Device Pointer to NAND device instance
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank)
{
 8018df8:	b480      	push	{r7}
 8018dfa:	b083      	sub	sp, #12
 8018dfc:	af00      	add	r7, sp, #0
 8018dfe:	6078      	str	r0, [r7, #4]
 8018e00:	6039      	str	r1, [r7, #0]
  /* Disable the NAND Bank */
  __FSMC_NAND_DISABLE(Device, Bank);
 8018e02:	683b      	ldr	r3, [r7, #0]
 8018e04:	2b10      	cmp	r3, #16
 8018e06:	d106      	bne.n	8018e16 <FSMC_NAND_DeInit+0x1e>
 8018e08:	687b      	ldr	r3, [r7, #4]
 8018e0a:	681b      	ldr	r3, [r3, #0]
 8018e0c:	f023 0204 	bic.w	r2, r3, #4
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	601a      	str	r2, [r3, #0]
 8018e14:	e005      	b.n	8018e22 <FSMC_NAND_DeInit+0x2a>
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	6a1b      	ldr	r3, [r3, #32]
 8018e1a:	f023 0204 	bic.w	r2, r3, #4
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	621a      	str	r2, [r3, #32]
 
  /* De-initialize the NAND Bank */
  if(Bank == FSMC_NAND_BANK2)
 8018e22:	683b      	ldr	r3, [r7, #0]
 8018e24:	2b10      	cmp	r3, #16
 8018e26:	d10e      	bne.n	8018e46 <FSMC_NAND_DeInit+0x4e>
  {
    /* Set the FSMC_NAND_BANK2 registers to their reset values */
    Device->PCR2  = 0x00000018U;
 8018e28:	687b      	ldr	r3, [r7, #4]
 8018e2a:	2218      	movs	r2, #24
 8018e2c:	601a      	str	r2, [r3, #0]
    Device->SR2   = 0x00000040U;
 8018e2e:	687b      	ldr	r3, [r7, #4]
 8018e30:	2240      	movs	r2, #64	; 0x40
 8018e32:	605a      	str	r2, [r3, #4]
    Device->PMEM2 = 0xFCFCFCFCU;
 8018e34:	687b      	ldr	r3, [r7, #4]
 8018e36:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018e3a:	609a      	str	r2, [r3, #8]
    Device->PATT2 = 0xFCFCFCFCU;  
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018e42:	60da      	str	r2, [r3, #12]
 8018e44:	e00d      	b.n	8018e62 <FSMC_NAND_DeInit+0x6a>
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_NAND_BANK3 registers to their reset values */
    Device->PCR3  = 0x00000018U;
 8018e46:	687b      	ldr	r3, [r7, #4]
 8018e48:	2218      	movs	r2, #24
 8018e4a:	621a      	str	r2, [r3, #32]
    Device->SR3   = 0x00000040U;
 8018e4c:	687b      	ldr	r3, [r7, #4]
 8018e4e:	2240      	movs	r2, #64	; 0x40
 8018e50:	625a      	str	r2, [r3, #36]	; 0x24
    Device->PMEM3 = 0xFCFCFCFCU;
 8018e52:	687b      	ldr	r3, [r7, #4]
 8018e54:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018e58:	629a      	str	r2, [r3, #40]	; 0x28
    Device->PATT3 = 0xFCFCFCFCU; 
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018e60:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;
 8018e62:	2300      	movs	r3, #0
}
 8018e64:	4618      	mov	r0, r3
 8018e66:	370c      	adds	r7, #12
 8018e68:	46bd      	mov	sp, r7
 8018e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e6e:	4770      	bx	lr

08018e70 <FSMC_NAND_ECC_Enable>:
  * @param  Device Pointer to NAND device instance
  * @param  Bank NAND bank number
  * @retval HAL status
  */    
HAL_StatusTypeDef  FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank)
{
 8018e70:	b480      	push	{r7}
 8018e72:	b083      	sub	sp, #12
 8018e74:	af00      	add	r7, sp, #0
 8018e76:	6078      	str	r0, [r7, #4]
 8018e78:	6039      	str	r1, [r7, #0]
  /* Enable ECC feature */
  if(Bank == FSMC_NAND_BANK2)
 8018e7a:	683b      	ldr	r3, [r7, #0]
 8018e7c:	2b10      	cmp	r3, #16
 8018e7e:	d106      	bne.n	8018e8e <FSMC_NAND_ECC_Enable+0x1e>
  {
    Device->PCR2 |= FSMC_PCR2_ECCEN;
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	681b      	ldr	r3, [r3, #0]
 8018e84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8018e88:	687b      	ldr	r3, [r7, #4]
 8018e8a:	601a      	str	r2, [r3, #0]
 8018e8c:	e005      	b.n	8018e9a <FSMC_NAND_ECC_Enable+0x2a>
  }
  else
  {
    Device->PCR3 |= FSMC_PCR3_ECCEN;
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	6a1b      	ldr	r3, [r3, #32]
 8018e92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	621a      	str	r2, [r3, #32]
  } 
  
  return HAL_OK;  
 8018e9a:	2300      	movs	r3, #0
}
 8018e9c:	4618      	mov	r0, r3
 8018e9e:	370c      	adds	r7, #12
 8018ea0:	46bd      	mov	sp, r7
 8018ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ea6:	4770      	bx	lr

08018ea8 <FSMC_NAND_ECC_Disable>:
  * @param  Device Pointer to NAND device instance
  * @param  Bank NAND bank number
  * @retval HAL status
  */  
HAL_StatusTypeDef FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)  
{  
 8018ea8:	b480      	push	{r7}
 8018eaa:	b083      	sub	sp, #12
 8018eac:	af00      	add	r7, sp, #0
 8018eae:	6078      	str	r0, [r7, #4]
 8018eb0:	6039      	str	r1, [r7, #0]
  /* Disable ECC feature */
  if(Bank == FSMC_NAND_BANK2)
 8018eb2:	683b      	ldr	r3, [r7, #0]
 8018eb4:	2b10      	cmp	r3, #16
 8018eb6:	d106      	bne.n	8018ec6 <FSMC_NAND_ECC_Disable+0x1e>
  {
    Device->PCR2 &= ~FSMC_PCR2_ECCEN;
 8018eb8:	687b      	ldr	r3, [r7, #4]
 8018eba:	681b      	ldr	r3, [r3, #0]
 8018ebc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	601a      	str	r2, [r3, #0]
 8018ec4:	e005      	b.n	8018ed2 <FSMC_NAND_ECC_Disable+0x2a>
  }
  else
  {
    Device->PCR3 &= ~FSMC_PCR3_ECCEN;
 8018ec6:	687b      	ldr	r3, [r7, #4]
 8018ec8:	6a1b      	ldr	r3, [r3, #32]
 8018eca:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	621a      	str	r2, [r3, #32]
  } 

  return HAL_OK;  
 8018ed2:	2300      	movs	r3, #0
}
 8018ed4:	4618      	mov	r0, r3
 8018ed6:	370c      	adds	r7, #12
 8018ed8:	46bd      	mov	sp, r7
 8018eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ede:	4770      	bx	lr

08018ee0 <FSMC_NAND_GetECC>:
  * @param  Bank NAND bank number
  * @param  Timeout Timeout wait value  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_GetECC(FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)
{
 8018ee0:	b580      	push	{r7, lr}
 8018ee2:	b086      	sub	sp, #24
 8018ee4:	af00      	add	r7, sp, #0
 8018ee6:	60f8      	str	r0, [r7, #12]
 8018ee8:	60b9      	str	r1, [r7, #8]
 8018eea:	607a      	str	r2, [r7, #4]
 8018eec:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0U;
 8018eee:	2300      	movs	r3, #0
 8018ef0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */ 
  assert_param(IS_FSMC_NAND_DEVICE(Device)); 
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8018ef2:	f7ee f825 	bl	8006f40 <HAL_GetTick>
 8018ef6:	6178      	str	r0, [r7, #20]

  /* Wait until FIFO is empty */
  while(__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == RESET)
 8018ef8:	e010      	b.n	8018f1c <FSMC_NAND_GetECC+0x3c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8018efa:	683b      	ldr	r3, [r7, #0]
 8018efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018f00:	d00c      	beq.n	8018f1c <FSMC_NAND_GetECC+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8018f02:	683b      	ldr	r3, [r7, #0]
 8018f04:	2b00      	cmp	r3, #0
 8018f06:	d007      	beq.n	8018f18 <FSMC_NAND_GetECC+0x38>
 8018f08:	f7ee f81a 	bl	8006f40 <HAL_GetTick>
 8018f0c:	4602      	mov	r2, r0
 8018f0e:	697b      	ldr	r3, [r7, #20]
 8018f10:	1ad3      	subs	r3, r2, r3
 8018f12:	683a      	ldr	r2, [r7, #0]
 8018f14:	429a      	cmp	r2, r3
 8018f16:	d201      	bcs.n	8018f1c <FSMC_NAND_GetECC+0x3c>
      {
        return HAL_TIMEOUT;
 8018f18:	2303      	movs	r3, #3
 8018f1a:	e024      	b.n	8018f66 <FSMC_NAND_GetECC+0x86>
  while(__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == RESET)
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	2b10      	cmp	r3, #16
 8018f20:	d109      	bne.n	8018f36 <FSMC_NAND_GetECC+0x56>
 8018f22:	68fb      	ldr	r3, [r7, #12]
 8018f24:	685b      	ldr	r3, [r3, #4]
 8018f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018f2a:	2b40      	cmp	r3, #64	; 0x40
 8018f2c:	bf14      	ite	ne
 8018f2e:	2301      	movne	r3, #1
 8018f30:	2300      	moveq	r3, #0
 8018f32:	b2db      	uxtb	r3, r3
 8018f34:	e008      	b.n	8018f48 <FSMC_NAND_GetECC+0x68>
 8018f36:	68fb      	ldr	r3, [r7, #12]
 8018f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018f3e:	2b40      	cmp	r3, #64	; 0x40
 8018f40:	bf14      	ite	ne
 8018f42:	2301      	movne	r3, #1
 8018f44:	2300      	moveq	r3, #0
 8018f46:	b2db      	uxtb	r3, r3
 8018f48:	2b00      	cmp	r3, #0
 8018f4a:	d1d6      	bne.n	8018efa <FSMC_NAND_GetECC+0x1a>
      }
    }   
  }
     
  if(Bank == FSMC_NAND_BANK2)
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	2b10      	cmp	r3, #16
 8018f50:	d104      	bne.n	8018f5c <FSMC_NAND_GetECC+0x7c>
  {    
    /* Get the ECCR2 register value */
    *ECCval = (uint32_t)Device->ECCR2;
 8018f52:	68fb      	ldr	r3, [r7, #12]
 8018f54:	695a      	ldr	r2, [r3, #20]
 8018f56:	68bb      	ldr	r3, [r7, #8]
 8018f58:	601a      	str	r2, [r3, #0]
 8018f5a:	e003      	b.n	8018f64 <FSMC_NAND_GetECC+0x84>
  }
  else
  {    
    /* Get the ECCR3 register value */
    *ECCval = (uint32_t)Device->ECCR3;
 8018f5c:	68fb      	ldr	r3, [r7, #12]
 8018f5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8018f60:	68bb      	ldr	r3, [r7, #8]
 8018f62:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;  
 8018f64:	2300      	movs	r3, #0
}
 8018f66:	4618      	mov	r0, r3
 8018f68:	3718      	adds	r7, #24
 8018f6a:	46bd      	mov	sp, r7
 8018f6c:	bd80      	pop	{r7, pc}

08018f6e <FSMC_PCCARD_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Init Pointer to PCCARD Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, FSMC_PCCARD_InitTypeDef *Init)
{
 8018f6e:	b480      	push	{r7}
 8018f70:	b085      	sub	sp, #20
 8018f72:	af00      	add	r7, sp, #0
 8018f74:	6078      	str	r0, [r7, #4]
 8018f76:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8018f78:	2300      	movs	r3, #0
 8018f7a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_FEATURE(Init->Waitfeature));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));     
  
  /* Get PCCARD control register value */
  tmpr = Device->PCR4;
 8018f7c:	687b      	ldr	r3, [r7, #4]
 8018f7e:	681b      	ldr	r3, [r3, #0]
 8018f80:	60fb      	str	r3, [r7, #12]
  
  /* Clear TAR, TCLR, PWAITEN and PWID bits */
  tmpr &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
 8018f82:	68fb      	ldr	r3, [r7, #12]
 8018f84:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8018f88:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8018f8c:	60fb      	str	r3, [r7, #12]
                       FSMC_PCR4_PWID | FSMC_PCR4_PTYP));
  
  /* Set FSMC_PCCARD device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature               |\
 8018f8e:	683b      	ldr	r3, [r7, #0]
 8018f90:	681a      	ldr	r2, [r3, #0]
                     FSMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
                     (Init->TCLRSetupTime << 9U)     |\
 8018f92:	683b      	ldr	r3, [r7, #0]
 8018f94:	685b      	ldr	r3, [r3, #4]
 8018f96:	025b      	lsls	r3, r3, #9
                     FSMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
 8018f98:	431a      	orrs	r2, r3
                     (Init->TARSetupTime << 13U));
 8018f9a:	683b      	ldr	r3, [r7, #0]
 8018f9c:	689b      	ldr	r3, [r3, #8]
 8018f9e:	035b      	lsls	r3, r3, #13
  tmpr |= (uint32_t)(Init->Waitfeature               |\
 8018fa0:	431a      	orrs	r2, r3
 8018fa2:	68fb      	ldr	r3, [r7, #12]
 8018fa4:	4313      	orrs	r3, r2
 8018fa6:	f043 0310 	orr.w	r3, r3, #16
 8018faa:	60fb      	str	r3, [r7, #12]
  
  Device->PCR4 = tmpr;
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	68fa      	ldr	r2, [r7, #12]
 8018fb0:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8018fb2:	2300      	movs	r3, #0
}
 8018fb4:	4618      	mov	r0, r3
 8018fb6:	3714      	adds	r7, #20
 8018fb8:	46bd      	mov	sp, r7
 8018fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fbe:	4770      	bx	lr

08018fc0 <FSMC_PCCARD_CommonSpace_Timing_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Timing Pointer to PCCARD timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)
{
 8018fc0:	b480      	push	{r7}
 8018fc2:	b085      	sub	sp, #20
 8018fc4:	af00      	add	r7, sp, #0
 8018fc6:	6078      	str	r0, [r7, #4]
 8018fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8018fca:	2300      	movs	r3, #0
 8018fcc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get PCCARD common space timing register value */
  tmpr = Device->PMEM4;
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	689b      	ldr	r3, [r3, #8]
 8018fd2:	60fb      	str	r3, [r7, #12]
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
 8018fd4:	2300      	movs	r3, #0
 8018fd6:	60fb      	str	r3, [r7, #12]
                       FSMC_PMEM4_MEMHIZ4));
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)((Timing->SetupTime                 |\
 8018fd8:	683b      	ldr	r3, [r7, #0]
 8018fda:	681a      	ldr	r2, [r3, #0]
                    ((Timing->WaitSetupTime) << 8U)     |\
 8018fdc:	683b      	ldr	r3, [r7, #0]
 8018fde:	685b      	ldr	r3, [r3, #4]
 8018fe0:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)((Timing->SetupTime                 |\
 8018fe2:	431a      	orrs	r2, r3
                    (Timing->HoldSetupTime) << 16U)     |\
 8018fe4:	683b      	ldr	r3, [r7, #0]
 8018fe6:	689b      	ldr	r3, [r3, #8]
 8018fe8:	041b      	lsls	r3, r3, #16
                    ((Timing->WaitSetupTime) << 8U)     |\
 8018fea:	431a      	orrs	r2, r3
                    ((Timing->HiZSetupTime) << 24U));
 8018fec:	683b      	ldr	r3, [r7, #0]
 8018fee:	68db      	ldr	r3, [r3, #12]
 8018ff0:	061b      	lsls	r3, r3, #24
                    (Timing->HoldSetupTime) << 16U)     |\
 8018ff2:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)((Timing->SetupTime                 |\
 8018ff4:	68fa      	ldr	r2, [r7, #12]
 8018ff6:	4313      	orrs	r3, r2
 8018ff8:	60fb      	str	r3, [r7, #12]
  
  Device->PMEM4 = tmpr;
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	68fa      	ldr	r2, [r7, #12]
 8018ffe:	609a      	str	r2, [r3, #8]
  
  return HAL_OK;  
 8019000:	2300      	movs	r3, #0
}
 8019002:	4618      	mov	r0, r3
 8019004:	3714      	adds	r7, #20
 8019006:	46bd      	mov	sp, r7
 8019008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801900c:	4770      	bx	lr

0801900e <FSMC_PCCARD_AttributeSpace_Timing_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Timing Pointer to PCCARD timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)
{
 801900e:	b480      	push	{r7}
 8019010:	b085      	sub	sp, #20
 8019012:	af00      	add	r7, sp, #0
 8019014:	6078      	str	r0, [r7, #4]
 8019016:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8019018:	2300      	movs	r3, #0
 801901a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get PCCARD timing parameters */
  tmpr = Device->PATT4;
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	68db      	ldr	r3, [r3, #12]
 8019020:	60fb      	str	r3, [r7, #12]

  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
 8019022:	2300      	movs	r3, #0
 8019024:	60fb      	str	r3, [r7, #12]
                       FSMC_PATT4_ATTHIZ4));
  
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
 8019026:	683b      	ldr	r3, [r7, #0]
 8019028:	681a      	ldr	r2, [r3, #0]
                   ((Timing->WaitSetupTime) << 8U)     |\
 801902a:	683b      	ldr	r3, [r7, #0]
 801902c:	685b      	ldr	r3, [r3, #4]
 801902e:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
 8019030:	431a      	orrs	r2, r3
                   ((Timing->HoldSetupTime) << 16U)    |\
 8019032:	683b      	ldr	r3, [r7, #0]
 8019034:	689b      	ldr	r3, [r3, #8]
 8019036:	041b      	lsls	r3, r3, #16
                   ((Timing->WaitSetupTime) << 8U)     |\
 8019038:	431a      	orrs	r2, r3
                   ((Timing->HiZSetupTime) << 24U));
 801903a:	683b      	ldr	r3, [r7, #0]
 801903c:	68db      	ldr	r3, [r3, #12]
 801903e:	061b      	lsls	r3, r3, #24
                   ((Timing->HoldSetupTime) << 16U)    |\
 8019040:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
 8019042:	68fa      	ldr	r2, [r7, #12]
 8019044:	4313      	orrs	r3, r2
 8019046:	60fb      	str	r3, [r7, #12]
  Device->PATT4 = tmpr; 
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	68fa      	ldr	r2, [r7, #12]
 801904c:	60da      	str	r2, [r3, #12]
                                        
  return HAL_OK;
 801904e:	2300      	movs	r3, #0
}
 8019050:	4618      	mov	r0, r3
 8019052:	3714      	adds	r7, #20
 8019054:	46bd      	mov	sp, r7
 8019056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801905a:	4770      	bx	lr

0801905c <FSMC_PCCARD_IOSpace_Timing_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Timing Pointer to PCCARD timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)
{
 801905c:	b480      	push	{r7}
 801905e:	b085      	sub	sp, #20
 8019060:	af00      	add	r7, sp, #0
 8019062:	6078      	str	r0, [r7, #4]
 8019064:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8019066:	2300      	movs	r3, #0
 8019068:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get FSMC_PCCARD device timing parameters */
  tmpr = Device->PIO4;
 801906a:	687b      	ldr	r3, [r7, #4]
 801906c:	691b      	ldr	r3, [r3, #16]
 801906e:	60fb      	str	r3, [r7, #12]

  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmpr &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
 8019070:	2300      	movs	r3, #0
 8019072:	60fb      	str	r3, [r7, #12]
                       FSMC_PIO4_IOHIZ4));
  
  /* Set FSMC_PCCARD device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
 8019074:	683b      	ldr	r3, [r7, #0]
 8019076:	681a      	ldr	r2, [r3, #0]
                     ((Timing->WaitSetupTime) << 8U)     |\
 8019078:	683b      	ldr	r3, [r7, #0]
 801907a:	685b      	ldr	r3, [r3, #4]
 801907c:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
 801907e:	431a      	orrs	r2, r3
                     ((Timing->HoldSetupTime) << 16U)    |\
 8019080:	683b      	ldr	r3, [r7, #0]
 8019082:	689b      	ldr	r3, [r3, #8]
 8019084:	041b      	lsls	r3, r3, #16
                     ((Timing->WaitSetupTime) << 8U)     |\
 8019086:	431a      	orrs	r2, r3
                     ((Timing->HiZSetupTime) << 24U));   
 8019088:	683b      	ldr	r3, [r7, #0]
 801908a:	68db      	ldr	r3, [r3, #12]
 801908c:	061b      	lsls	r3, r3, #24
                     ((Timing->HoldSetupTime) << 16U)    |\
 801908e:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
 8019090:	68fa      	ldr	r2, [r7, #12]
 8019092:	4313      	orrs	r3, r2
 8019094:	60fb      	str	r3, [r7, #12]
  
  Device->PIO4 = tmpr;
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	68fa      	ldr	r2, [r7, #12]
 801909a:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;
 801909c:	2300      	movs	r3, #0
}
 801909e:	4618      	mov	r0, r3
 80190a0:	3714      	adds	r7, #20
 80190a2:	46bd      	mov	sp, r7
 80190a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190a8:	4770      	bx	lr

080190aa <FSMC_PCCARD_DeInit>:
  * @brief  DeInitializes the FSMC_PCCARD device 
  * @param  Device Pointer to PCCARD device instance
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device)
{
 80190aa:	b480      	push	{r7}
 80190ac:	b083      	sub	sp, #12
 80190ae:	af00      	add	r7, sp, #0
 80190b0:	6078      	str	r0, [r7, #4]
  /* Disable the FSMC_PCCARD device */
  __FSMC_PCCARD_DISABLE(Device);
 80190b2:	687b      	ldr	r3, [r7, #4]
 80190b4:	681b      	ldr	r3, [r3, #0]
 80190b6:	f023 0204 	bic.w	r2, r3, #4
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	601a      	str	r2, [r3, #0]
  
  /* De-initialize the FSMC_PCCARD device */
  Device->PCR4    = 0x00000018U; 
 80190be:	687b      	ldr	r3, [r7, #4]
 80190c0:	2218      	movs	r2, #24
 80190c2:	601a      	str	r2, [r3, #0]
  Device->SR4     = 0x00000000U;	
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	2200      	movs	r2, #0
 80190c8:	605a      	str	r2, [r3, #4]
  Device->PMEM4   = 0xFCFCFCFCU;
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80190d0:	609a      	str	r2, [r3, #8]
  Device->PATT4   = 0xFCFCFCFCU;
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80190d8:	60da      	str	r2, [r3, #12]
  Device->PIO4    = 0xFCFCFCFCU;
 80190da:	687b      	ldr	r3, [r7, #4]
 80190dc:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80190e0:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;
 80190e2:	2300      	movs	r3, #0
}
 80190e4:	4618      	mov	r0, r3
 80190e6:	370c      	adds	r7, #12
 80190e8:	46bd      	mov	sp, r7
 80190ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190ee:	4770      	bx	lr

080190f0 <strlen>:
 80190f0:	4603      	mov	r3, r0
 80190f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80190f6:	2a00      	cmp	r2, #0
 80190f8:	d1fb      	bne.n	80190f2 <strlen+0x2>
 80190fa:	1a18      	subs	r0, r3, r0
 80190fc:	3801      	subs	r0, #1
 80190fe:	4770      	bx	lr

08019100 <memchr>:
 8019100:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8019104:	2a10      	cmp	r2, #16
 8019106:	db2b      	blt.n	8019160 <memchr+0x60>
 8019108:	f010 0f07 	tst.w	r0, #7
 801910c:	d008      	beq.n	8019120 <memchr+0x20>
 801910e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019112:	3a01      	subs	r2, #1
 8019114:	428b      	cmp	r3, r1
 8019116:	d02d      	beq.n	8019174 <memchr+0x74>
 8019118:	f010 0f07 	tst.w	r0, #7
 801911c:	b342      	cbz	r2, 8019170 <memchr+0x70>
 801911e:	d1f6      	bne.n	801910e <memchr+0xe>
 8019120:	b4f0      	push	{r4, r5, r6, r7}
 8019122:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8019126:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801912a:	f022 0407 	bic.w	r4, r2, #7
 801912e:	f07f 0700 	mvns.w	r7, #0
 8019132:	2300      	movs	r3, #0
 8019134:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8019138:	3c08      	subs	r4, #8
 801913a:	ea85 0501 	eor.w	r5, r5, r1
 801913e:	ea86 0601 	eor.w	r6, r6, r1
 8019142:	fa85 f547 	uadd8	r5, r5, r7
 8019146:	faa3 f587 	sel	r5, r3, r7
 801914a:	fa86 f647 	uadd8	r6, r6, r7
 801914e:	faa5 f687 	sel	r6, r5, r7
 8019152:	b98e      	cbnz	r6, 8019178 <memchr+0x78>
 8019154:	d1ee      	bne.n	8019134 <memchr+0x34>
 8019156:	bcf0      	pop	{r4, r5, r6, r7}
 8019158:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 801915c:	f002 0207 	and.w	r2, r2, #7
 8019160:	b132      	cbz	r2, 8019170 <memchr+0x70>
 8019162:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019166:	3a01      	subs	r2, #1
 8019168:	ea83 0301 	eor.w	r3, r3, r1
 801916c:	b113      	cbz	r3, 8019174 <memchr+0x74>
 801916e:	d1f8      	bne.n	8019162 <memchr+0x62>
 8019170:	2000      	movs	r0, #0
 8019172:	4770      	bx	lr
 8019174:	3801      	subs	r0, #1
 8019176:	4770      	bx	lr
 8019178:	2d00      	cmp	r5, #0
 801917a:	bf06      	itte	eq
 801917c:	4635      	moveq	r5, r6
 801917e:	3803      	subeq	r0, #3
 8019180:	3807      	subne	r0, #7
 8019182:	f015 0f01 	tst.w	r5, #1
 8019186:	d107      	bne.n	8019198 <memchr+0x98>
 8019188:	3001      	adds	r0, #1
 801918a:	f415 7f80 	tst.w	r5, #256	; 0x100
 801918e:	bf02      	ittt	eq
 8019190:	3001      	addeq	r0, #1
 8019192:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8019196:	3001      	addeq	r0, #1
 8019198:	bcf0      	pop	{r4, r5, r6, r7}
 801919a:	3801      	subs	r0, #1
 801919c:	4770      	bx	lr
 801919e:	bf00      	nop

080191a0 <__aeabi_drsub>:
 80191a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80191a4:	e002      	b.n	80191ac <__adddf3>
 80191a6:	bf00      	nop

080191a8 <__aeabi_dsub>:
 80191a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080191ac <__adddf3>:
 80191ac:	b530      	push	{r4, r5, lr}
 80191ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80191b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80191b6:	ea94 0f05 	teq	r4, r5
 80191ba:	bf08      	it	eq
 80191bc:	ea90 0f02 	teqeq	r0, r2
 80191c0:	bf1f      	itttt	ne
 80191c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80191c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80191ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80191ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80191d2:	f000 80e2 	beq.w	801939a <__adddf3+0x1ee>
 80191d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80191da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80191de:	bfb8      	it	lt
 80191e0:	426d      	neglt	r5, r5
 80191e2:	dd0c      	ble.n	80191fe <__adddf3+0x52>
 80191e4:	442c      	add	r4, r5
 80191e6:	ea80 0202 	eor.w	r2, r0, r2
 80191ea:	ea81 0303 	eor.w	r3, r1, r3
 80191ee:	ea82 0000 	eor.w	r0, r2, r0
 80191f2:	ea83 0101 	eor.w	r1, r3, r1
 80191f6:	ea80 0202 	eor.w	r2, r0, r2
 80191fa:	ea81 0303 	eor.w	r3, r1, r3
 80191fe:	2d36      	cmp	r5, #54	; 0x36
 8019200:	bf88      	it	hi
 8019202:	bd30      	pophi	{r4, r5, pc}
 8019204:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8019208:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801920c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8019210:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8019214:	d002      	beq.n	801921c <__adddf3+0x70>
 8019216:	4240      	negs	r0, r0
 8019218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801921c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8019220:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8019224:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8019228:	d002      	beq.n	8019230 <__adddf3+0x84>
 801922a:	4252      	negs	r2, r2
 801922c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8019230:	ea94 0f05 	teq	r4, r5
 8019234:	f000 80a7 	beq.w	8019386 <__adddf3+0x1da>
 8019238:	f1a4 0401 	sub.w	r4, r4, #1
 801923c:	f1d5 0e20 	rsbs	lr, r5, #32
 8019240:	db0d      	blt.n	801925e <__adddf3+0xb2>
 8019242:	fa02 fc0e 	lsl.w	ip, r2, lr
 8019246:	fa22 f205 	lsr.w	r2, r2, r5
 801924a:	1880      	adds	r0, r0, r2
 801924c:	f141 0100 	adc.w	r1, r1, #0
 8019250:	fa03 f20e 	lsl.w	r2, r3, lr
 8019254:	1880      	adds	r0, r0, r2
 8019256:	fa43 f305 	asr.w	r3, r3, r5
 801925a:	4159      	adcs	r1, r3
 801925c:	e00e      	b.n	801927c <__adddf3+0xd0>
 801925e:	f1a5 0520 	sub.w	r5, r5, #32
 8019262:	f10e 0e20 	add.w	lr, lr, #32
 8019266:	2a01      	cmp	r2, #1
 8019268:	fa03 fc0e 	lsl.w	ip, r3, lr
 801926c:	bf28      	it	cs
 801926e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8019272:	fa43 f305 	asr.w	r3, r3, r5
 8019276:	18c0      	adds	r0, r0, r3
 8019278:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 801927c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8019280:	d507      	bpl.n	8019292 <__adddf3+0xe6>
 8019282:	f04f 0e00 	mov.w	lr, #0
 8019286:	f1dc 0c00 	rsbs	ip, ip, #0
 801928a:	eb7e 0000 	sbcs.w	r0, lr, r0
 801928e:	eb6e 0101 	sbc.w	r1, lr, r1
 8019292:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8019296:	d31b      	bcc.n	80192d0 <__adddf3+0x124>
 8019298:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 801929c:	d30c      	bcc.n	80192b8 <__adddf3+0x10c>
 801929e:	0849      	lsrs	r1, r1, #1
 80192a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80192a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80192a8:	f104 0401 	add.w	r4, r4, #1
 80192ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80192b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80192b4:	f080 809a 	bcs.w	80193ec <__adddf3+0x240>
 80192b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80192bc:	bf08      	it	eq
 80192be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80192c2:	f150 0000 	adcs.w	r0, r0, #0
 80192c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80192ca:	ea41 0105 	orr.w	r1, r1, r5
 80192ce:	bd30      	pop	{r4, r5, pc}
 80192d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80192d4:	4140      	adcs	r0, r0
 80192d6:	eb41 0101 	adc.w	r1, r1, r1
 80192da:	3c01      	subs	r4, #1
 80192dc:	bf28      	it	cs
 80192de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80192e2:	d2e9      	bcs.n	80192b8 <__adddf3+0x10c>
 80192e4:	f091 0f00 	teq	r1, #0
 80192e8:	bf04      	itt	eq
 80192ea:	4601      	moveq	r1, r0
 80192ec:	2000      	moveq	r0, #0
 80192ee:	fab1 f381 	clz	r3, r1
 80192f2:	bf08      	it	eq
 80192f4:	3320      	addeq	r3, #32
 80192f6:	f1a3 030b 	sub.w	r3, r3, #11
 80192fa:	f1b3 0220 	subs.w	r2, r3, #32
 80192fe:	da0c      	bge.n	801931a <__adddf3+0x16e>
 8019300:	320c      	adds	r2, #12
 8019302:	dd08      	ble.n	8019316 <__adddf3+0x16a>
 8019304:	f102 0c14 	add.w	ip, r2, #20
 8019308:	f1c2 020c 	rsb	r2, r2, #12
 801930c:	fa01 f00c 	lsl.w	r0, r1, ip
 8019310:	fa21 f102 	lsr.w	r1, r1, r2
 8019314:	e00c      	b.n	8019330 <__adddf3+0x184>
 8019316:	f102 0214 	add.w	r2, r2, #20
 801931a:	bfd8      	it	le
 801931c:	f1c2 0c20 	rsble	ip, r2, #32
 8019320:	fa01 f102 	lsl.w	r1, r1, r2
 8019324:	fa20 fc0c 	lsr.w	ip, r0, ip
 8019328:	bfdc      	itt	le
 801932a:	ea41 010c 	orrle.w	r1, r1, ip
 801932e:	4090      	lslle	r0, r2
 8019330:	1ae4      	subs	r4, r4, r3
 8019332:	bfa2      	ittt	ge
 8019334:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8019338:	4329      	orrge	r1, r5
 801933a:	bd30      	popge	{r4, r5, pc}
 801933c:	ea6f 0404 	mvn.w	r4, r4
 8019340:	3c1f      	subs	r4, #31
 8019342:	da1c      	bge.n	801937e <__adddf3+0x1d2>
 8019344:	340c      	adds	r4, #12
 8019346:	dc0e      	bgt.n	8019366 <__adddf3+0x1ba>
 8019348:	f104 0414 	add.w	r4, r4, #20
 801934c:	f1c4 0220 	rsb	r2, r4, #32
 8019350:	fa20 f004 	lsr.w	r0, r0, r4
 8019354:	fa01 f302 	lsl.w	r3, r1, r2
 8019358:	ea40 0003 	orr.w	r0, r0, r3
 801935c:	fa21 f304 	lsr.w	r3, r1, r4
 8019360:	ea45 0103 	orr.w	r1, r5, r3
 8019364:	bd30      	pop	{r4, r5, pc}
 8019366:	f1c4 040c 	rsb	r4, r4, #12
 801936a:	f1c4 0220 	rsb	r2, r4, #32
 801936e:	fa20 f002 	lsr.w	r0, r0, r2
 8019372:	fa01 f304 	lsl.w	r3, r1, r4
 8019376:	ea40 0003 	orr.w	r0, r0, r3
 801937a:	4629      	mov	r1, r5
 801937c:	bd30      	pop	{r4, r5, pc}
 801937e:	fa21 f004 	lsr.w	r0, r1, r4
 8019382:	4629      	mov	r1, r5
 8019384:	bd30      	pop	{r4, r5, pc}
 8019386:	f094 0f00 	teq	r4, #0
 801938a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 801938e:	bf06      	itte	eq
 8019390:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8019394:	3401      	addeq	r4, #1
 8019396:	3d01      	subne	r5, #1
 8019398:	e74e      	b.n	8019238 <__adddf3+0x8c>
 801939a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801939e:	bf18      	it	ne
 80193a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80193a4:	d029      	beq.n	80193fa <__adddf3+0x24e>
 80193a6:	ea94 0f05 	teq	r4, r5
 80193aa:	bf08      	it	eq
 80193ac:	ea90 0f02 	teqeq	r0, r2
 80193b0:	d005      	beq.n	80193be <__adddf3+0x212>
 80193b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80193b6:	bf04      	itt	eq
 80193b8:	4619      	moveq	r1, r3
 80193ba:	4610      	moveq	r0, r2
 80193bc:	bd30      	pop	{r4, r5, pc}
 80193be:	ea91 0f03 	teq	r1, r3
 80193c2:	bf1e      	ittt	ne
 80193c4:	2100      	movne	r1, #0
 80193c6:	2000      	movne	r0, #0
 80193c8:	bd30      	popne	{r4, r5, pc}
 80193ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80193ce:	d105      	bne.n	80193dc <__adddf3+0x230>
 80193d0:	0040      	lsls	r0, r0, #1
 80193d2:	4149      	adcs	r1, r1
 80193d4:	bf28      	it	cs
 80193d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80193da:	bd30      	pop	{r4, r5, pc}
 80193dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80193e0:	bf3c      	itt	cc
 80193e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80193e6:	bd30      	popcc	{r4, r5, pc}
 80193e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80193ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80193f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80193f4:	f04f 0000 	mov.w	r0, #0
 80193f8:	bd30      	pop	{r4, r5, pc}
 80193fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80193fe:	bf1a      	itte	ne
 8019400:	4619      	movne	r1, r3
 8019402:	4610      	movne	r0, r2
 8019404:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8019408:	bf1c      	itt	ne
 801940a:	460b      	movne	r3, r1
 801940c:	4602      	movne	r2, r0
 801940e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8019412:	bf06      	itte	eq
 8019414:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8019418:	ea91 0f03 	teqeq	r1, r3
 801941c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8019420:	bd30      	pop	{r4, r5, pc}
 8019422:	bf00      	nop

08019424 <__aeabi_ui2d>:
 8019424:	f090 0f00 	teq	r0, #0
 8019428:	bf04      	itt	eq
 801942a:	2100      	moveq	r1, #0
 801942c:	4770      	bxeq	lr
 801942e:	b530      	push	{r4, r5, lr}
 8019430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8019434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8019438:	f04f 0500 	mov.w	r5, #0
 801943c:	f04f 0100 	mov.w	r1, #0
 8019440:	e750      	b.n	80192e4 <__adddf3+0x138>
 8019442:	bf00      	nop

08019444 <__aeabi_i2d>:
 8019444:	f090 0f00 	teq	r0, #0
 8019448:	bf04      	itt	eq
 801944a:	2100      	moveq	r1, #0
 801944c:	4770      	bxeq	lr
 801944e:	b530      	push	{r4, r5, lr}
 8019450:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8019454:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8019458:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 801945c:	bf48      	it	mi
 801945e:	4240      	negmi	r0, r0
 8019460:	f04f 0100 	mov.w	r1, #0
 8019464:	e73e      	b.n	80192e4 <__adddf3+0x138>
 8019466:	bf00      	nop

08019468 <__aeabi_f2d>:
 8019468:	0042      	lsls	r2, r0, #1
 801946a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 801946e:	ea4f 0131 	mov.w	r1, r1, rrx
 8019472:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8019476:	bf1f      	itttt	ne
 8019478:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 801947c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8019480:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8019484:	4770      	bxne	lr
 8019486:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 801948a:	bf08      	it	eq
 801948c:	4770      	bxeq	lr
 801948e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8019492:	bf04      	itt	eq
 8019494:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8019498:	4770      	bxeq	lr
 801949a:	b530      	push	{r4, r5, lr}
 801949c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80194a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80194a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80194a8:	e71c      	b.n	80192e4 <__adddf3+0x138>
 80194aa:	bf00      	nop

080194ac <__aeabi_ul2d>:
 80194ac:	ea50 0201 	orrs.w	r2, r0, r1
 80194b0:	bf08      	it	eq
 80194b2:	4770      	bxeq	lr
 80194b4:	b530      	push	{r4, r5, lr}
 80194b6:	f04f 0500 	mov.w	r5, #0
 80194ba:	e00a      	b.n	80194d2 <__aeabi_l2d+0x16>

080194bc <__aeabi_l2d>:
 80194bc:	ea50 0201 	orrs.w	r2, r0, r1
 80194c0:	bf08      	it	eq
 80194c2:	4770      	bxeq	lr
 80194c4:	b530      	push	{r4, r5, lr}
 80194c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80194ca:	d502      	bpl.n	80194d2 <__aeabi_l2d+0x16>
 80194cc:	4240      	negs	r0, r0
 80194ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80194d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80194d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80194da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80194de:	f43f aed8 	beq.w	8019292 <__adddf3+0xe6>
 80194e2:	f04f 0203 	mov.w	r2, #3
 80194e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80194ea:	bf18      	it	ne
 80194ec:	3203      	addne	r2, #3
 80194ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80194f2:	bf18      	it	ne
 80194f4:	3203      	addne	r2, #3
 80194f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80194fa:	f1c2 0320 	rsb	r3, r2, #32
 80194fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8019502:	fa20 f002 	lsr.w	r0, r0, r2
 8019506:	fa01 fe03 	lsl.w	lr, r1, r3
 801950a:	ea40 000e 	orr.w	r0, r0, lr
 801950e:	fa21 f102 	lsr.w	r1, r1, r2
 8019512:	4414      	add	r4, r2
 8019514:	e6bd      	b.n	8019292 <__adddf3+0xe6>
 8019516:	bf00      	nop

08019518 <__aeabi_dmul>:
 8019518:	b570      	push	{r4, r5, r6, lr}
 801951a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 801951e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8019522:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8019526:	bf1d      	ittte	ne
 8019528:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 801952c:	ea94 0f0c 	teqne	r4, ip
 8019530:	ea95 0f0c 	teqne	r5, ip
 8019534:	f000 f8de 	bleq	80196f4 <__aeabi_dmul+0x1dc>
 8019538:	442c      	add	r4, r5
 801953a:	ea81 0603 	eor.w	r6, r1, r3
 801953e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8019542:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8019546:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 801954a:	bf18      	it	ne
 801954c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8019550:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8019554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019558:	d038      	beq.n	80195cc <__aeabi_dmul+0xb4>
 801955a:	fba0 ce02 	umull	ip, lr, r0, r2
 801955e:	f04f 0500 	mov.w	r5, #0
 8019562:	fbe1 e502 	umlal	lr, r5, r1, r2
 8019566:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 801956a:	fbe0 e503 	umlal	lr, r5, r0, r3
 801956e:	f04f 0600 	mov.w	r6, #0
 8019572:	fbe1 5603 	umlal	r5, r6, r1, r3
 8019576:	f09c 0f00 	teq	ip, #0
 801957a:	bf18      	it	ne
 801957c:	f04e 0e01 	orrne.w	lr, lr, #1
 8019580:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8019584:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8019588:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 801958c:	d204      	bcs.n	8019598 <__aeabi_dmul+0x80>
 801958e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8019592:	416d      	adcs	r5, r5
 8019594:	eb46 0606 	adc.w	r6, r6, r6
 8019598:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 801959c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80195a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80195a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80195a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80195ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80195b0:	bf88      	it	hi
 80195b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80195b6:	d81e      	bhi.n	80195f6 <__aeabi_dmul+0xde>
 80195b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80195bc:	bf08      	it	eq
 80195be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80195c2:	f150 0000 	adcs.w	r0, r0, #0
 80195c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80195ca:	bd70      	pop	{r4, r5, r6, pc}
 80195cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80195d0:	ea46 0101 	orr.w	r1, r6, r1
 80195d4:	ea40 0002 	orr.w	r0, r0, r2
 80195d8:	ea81 0103 	eor.w	r1, r1, r3
 80195dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80195e0:	bfc2      	ittt	gt
 80195e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80195e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80195ea:	bd70      	popgt	{r4, r5, r6, pc}
 80195ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80195f0:	f04f 0e00 	mov.w	lr, #0
 80195f4:	3c01      	subs	r4, #1
 80195f6:	f300 80ab 	bgt.w	8019750 <__aeabi_dmul+0x238>
 80195fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80195fe:	bfde      	ittt	le
 8019600:	2000      	movle	r0, #0
 8019602:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8019606:	bd70      	pople	{r4, r5, r6, pc}
 8019608:	f1c4 0400 	rsb	r4, r4, #0
 801960c:	3c20      	subs	r4, #32
 801960e:	da35      	bge.n	801967c <__aeabi_dmul+0x164>
 8019610:	340c      	adds	r4, #12
 8019612:	dc1b      	bgt.n	801964c <__aeabi_dmul+0x134>
 8019614:	f104 0414 	add.w	r4, r4, #20
 8019618:	f1c4 0520 	rsb	r5, r4, #32
 801961c:	fa00 f305 	lsl.w	r3, r0, r5
 8019620:	fa20 f004 	lsr.w	r0, r0, r4
 8019624:	fa01 f205 	lsl.w	r2, r1, r5
 8019628:	ea40 0002 	orr.w	r0, r0, r2
 801962c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8019630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8019634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8019638:	fa21 f604 	lsr.w	r6, r1, r4
 801963c:	eb42 0106 	adc.w	r1, r2, r6
 8019640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8019644:	bf08      	it	eq
 8019646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801964a:	bd70      	pop	{r4, r5, r6, pc}
 801964c:	f1c4 040c 	rsb	r4, r4, #12
 8019650:	f1c4 0520 	rsb	r5, r4, #32
 8019654:	fa00 f304 	lsl.w	r3, r0, r4
 8019658:	fa20 f005 	lsr.w	r0, r0, r5
 801965c:	fa01 f204 	lsl.w	r2, r1, r4
 8019660:	ea40 0002 	orr.w	r0, r0, r2
 8019664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8019668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 801966c:	f141 0100 	adc.w	r1, r1, #0
 8019670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8019674:	bf08      	it	eq
 8019676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801967a:	bd70      	pop	{r4, r5, r6, pc}
 801967c:	f1c4 0520 	rsb	r5, r4, #32
 8019680:	fa00 f205 	lsl.w	r2, r0, r5
 8019684:	ea4e 0e02 	orr.w	lr, lr, r2
 8019688:	fa20 f304 	lsr.w	r3, r0, r4
 801968c:	fa01 f205 	lsl.w	r2, r1, r5
 8019690:	ea43 0302 	orr.w	r3, r3, r2
 8019694:	fa21 f004 	lsr.w	r0, r1, r4
 8019698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 801969c:	fa21 f204 	lsr.w	r2, r1, r4
 80196a0:	ea20 0002 	bic.w	r0, r0, r2
 80196a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80196a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80196ac:	bf08      	it	eq
 80196ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80196b2:	bd70      	pop	{r4, r5, r6, pc}
 80196b4:	f094 0f00 	teq	r4, #0
 80196b8:	d10f      	bne.n	80196da <__aeabi_dmul+0x1c2>
 80196ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80196be:	0040      	lsls	r0, r0, #1
 80196c0:	eb41 0101 	adc.w	r1, r1, r1
 80196c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80196c8:	bf08      	it	eq
 80196ca:	3c01      	subeq	r4, #1
 80196cc:	d0f7      	beq.n	80196be <__aeabi_dmul+0x1a6>
 80196ce:	ea41 0106 	orr.w	r1, r1, r6
 80196d2:	f095 0f00 	teq	r5, #0
 80196d6:	bf18      	it	ne
 80196d8:	4770      	bxne	lr
 80196da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80196de:	0052      	lsls	r2, r2, #1
 80196e0:	eb43 0303 	adc.w	r3, r3, r3
 80196e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80196e8:	bf08      	it	eq
 80196ea:	3d01      	subeq	r5, #1
 80196ec:	d0f7      	beq.n	80196de <__aeabi_dmul+0x1c6>
 80196ee:	ea43 0306 	orr.w	r3, r3, r6
 80196f2:	4770      	bx	lr
 80196f4:	ea94 0f0c 	teq	r4, ip
 80196f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80196fc:	bf18      	it	ne
 80196fe:	ea95 0f0c 	teqne	r5, ip
 8019702:	d00c      	beq.n	801971e <__aeabi_dmul+0x206>
 8019704:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8019708:	bf18      	it	ne
 801970a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801970e:	d1d1      	bne.n	80196b4 <__aeabi_dmul+0x19c>
 8019710:	ea81 0103 	eor.w	r1, r1, r3
 8019714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8019718:	f04f 0000 	mov.w	r0, #0
 801971c:	bd70      	pop	{r4, r5, r6, pc}
 801971e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8019722:	bf06      	itte	eq
 8019724:	4610      	moveq	r0, r2
 8019726:	4619      	moveq	r1, r3
 8019728:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801972c:	d019      	beq.n	8019762 <__aeabi_dmul+0x24a>
 801972e:	ea94 0f0c 	teq	r4, ip
 8019732:	d102      	bne.n	801973a <__aeabi_dmul+0x222>
 8019734:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8019738:	d113      	bne.n	8019762 <__aeabi_dmul+0x24a>
 801973a:	ea95 0f0c 	teq	r5, ip
 801973e:	d105      	bne.n	801974c <__aeabi_dmul+0x234>
 8019740:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8019744:	bf1c      	itt	ne
 8019746:	4610      	movne	r0, r2
 8019748:	4619      	movne	r1, r3
 801974a:	d10a      	bne.n	8019762 <__aeabi_dmul+0x24a>
 801974c:	ea81 0103 	eor.w	r1, r1, r3
 8019750:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8019754:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8019758:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801975c:	f04f 0000 	mov.w	r0, #0
 8019760:	bd70      	pop	{r4, r5, r6, pc}
 8019762:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8019766:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 801976a:	bd70      	pop	{r4, r5, r6, pc}

0801976c <__aeabi_ddiv>:
 801976c:	b570      	push	{r4, r5, r6, lr}
 801976e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8019772:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8019776:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 801977a:	bf1d      	ittte	ne
 801977c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8019780:	ea94 0f0c 	teqne	r4, ip
 8019784:	ea95 0f0c 	teqne	r5, ip
 8019788:	f000 f8a7 	bleq	80198da <__aeabi_ddiv+0x16e>
 801978c:	eba4 0405 	sub.w	r4, r4, r5
 8019790:	ea81 0e03 	eor.w	lr, r1, r3
 8019794:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8019798:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801979c:	f000 8088 	beq.w	80198b0 <__aeabi_ddiv+0x144>
 80197a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80197a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80197a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80197ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80197b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80197b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80197b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80197bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80197c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80197c4:	429d      	cmp	r5, r3
 80197c6:	bf08      	it	eq
 80197c8:	4296      	cmpeq	r6, r2
 80197ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80197ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80197d2:	d202      	bcs.n	80197da <__aeabi_ddiv+0x6e>
 80197d4:	085b      	lsrs	r3, r3, #1
 80197d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80197da:	1ab6      	subs	r6, r6, r2
 80197dc:	eb65 0503 	sbc.w	r5, r5, r3
 80197e0:	085b      	lsrs	r3, r3, #1
 80197e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80197e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80197ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80197ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80197f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80197f6:	bf22      	ittt	cs
 80197f8:	1ab6      	subcs	r6, r6, r2
 80197fa:	4675      	movcs	r5, lr
 80197fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8019800:	085b      	lsrs	r3, r3, #1
 8019802:	ea4f 0232 	mov.w	r2, r2, rrx
 8019806:	ebb6 0e02 	subs.w	lr, r6, r2
 801980a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801980e:	bf22      	ittt	cs
 8019810:	1ab6      	subcs	r6, r6, r2
 8019812:	4675      	movcs	r5, lr
 8019814:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8019818:	085b      	lsrs	r3, r3, #1
 801981a:	ea4f 0232 	mov.w	r2, r2, rrx
 801981e:	ebb6 0e02 	subs.w	lr, r6, r2
 8019822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8019826:	bf22      	ittt	cs
 8019828:	1ab6      	subcs	r6, r6, r2
 801982a:	4675      	movcs	r5, lr
 801982c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8019830:	085b      	lsrs	r3, r3, #1
 8019832:	ea4f 0232 	mov.w	r2, r2, rrx
 8019836:	ebb6 0e02 	subs.w	lr, r6, r2
 801983a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801983e:	bf22      	ittt	cs
 8019840:	1ab6      	subcs	r6, r6, r2
 8019842:	4675      	movcs	r5, lr
 8019844:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8019848:	ea55 0e06 	orrs.w	lr, r5, r6
 801984c:	d018      	beq.n	8019880 <__aeabi_ddiv+0x114>
 801984e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8019852:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8019856:	ea4f 1606 	mov.w	r6, r6, lsl #4
 801985a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801985e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8019862:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8019866:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 801986a:	d1c0      	bne.n	80197ee <__aeabi_ddiv+0x82>
 801986c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8019870:	d10b      	bne.n	801988a <__aeabi_ddiv+0x11e>
 8019872:	ea41 0100 	orr.w	r1, r1, r0
 8019876:	f04f 0000 	mov.w	r0, #0
 801987a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 801987e:	e7b6      	b.n	80197ee <__aeabi_ddiv+0x82>
 8019880:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8019884:	bf04      	itt	eq
 8019886:	4301      	orreq	r1, r0
 8019888:	2000      	moveq	r0, #0
 801988a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 801988e:	bf88      	it	hi
 8019890:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8019894:	f63f aeaf 	bhi.w	80195f6 <__aeabi_dmul+0xde>
 8019898:	ebb5 0c03 	subs.w	ip, r5, r3
 801989c:	bf04      	itt	eq
 801989e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80198a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80198a6:	f150 0000 	adcs.w	r0, r0, #0
 80198aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80198ae:	bd70      	pop	{r4, r5, r6, pc}
 80198b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80198b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80198b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80198bc:	bfc2      	ittt	gt
 80198be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80198c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80198c6:	bd70      	popgt	{r4, r5, r6, pc}
 80198c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80198cc:	f04f 0e00 	mov.w	lr, #0
 80198d0:	3c01      	subs	r4, #1
 80198d2:	e690      	b.n	80195f6 <__aeabi_dmul+0xde>
 80198d4:	ea45 0e06 	orr.w	lr, r5, r6
 80198d8:	e68d      	b.n	80195f6 <__aeabi_dmul+0xde>
 80198da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80198de:	ea94 0f0c 	teq	r4, ip
 80198e2:	bf08      	it	eq
 80198e4:	ea95 0f0c 	teqeq	r5, ip
 80198e8:	f43f af3b 	beq.w	8019762 <__aeabi_dmul+0x24a>
 80198ec:	ea94 0f0c 	teq	r4, ip
 80198f0:	d10a      	bne.n	8019908 <__aeabi_ddiv+0x19c>
 80198f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80198f6:	f47f af34 	bne.w	8019762 <__aeabi_dmul+0x24a>
 80198fa:	ea95 0f0c 	teq	r5, ip
 80198fe:	f47f af25 	bne.w	801974c <__aeabi_dmul+0x234>
 8019902:	4610      	mov	r0, r2
 8019904:	4619      	mov	r1, r3
 8019906:	e72c      	b.n	8019762 <__aeabi_dmul+0x24a>
 8019908:	ea95 0f0c 	teq	r5, ip
 801990c:	d106      	bne.n	801991c <__aeabi_ddiv+0x1b0>
 801990e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8019912:	f43f aefd 	beq.w	8019710 <__aeabi_dmul+0x1f8>
 8019916:	4610      	mov	r0, r2
 8019918:	4619      	mov	r1, r3
 801991a:	e722      	b.n	8019762 <__aeabi_dmul+0x24a>
 801991c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8019920:	bf18      	it	ne
 8019922:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8019926:	f47f aec5 	bne.w	80196b4 <__aeabi_dmul+0x19c>
 801992a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 801992e:	f47f af0d 	bne.w	801974c <__aeabi_dmul+0x234>
 8019932:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8019936:	f47f aeeb 	bne.w	8019710 <__aeabi_dmul+0x1f8>
 801993a:	e712      	b.n	8019762 <__aeabi_dmul+0x24a>

0801993c <__gedf2>:
 801993c:	f04f 3cff 	mov.w	ip, #4294967295
 8019940:	e006      	b.n	8019950 <__cmpdf2+0x4>
 8019942:	bf00      	nop

08019944 <__ledf2>:
 8019944:	f04f 0c01 	mov.w	ip, #1
 8019948:	e002      	b.n	8019950 <__cmpdf2+0x4>
 801994a:	bf00      	nop

0801994c <__cmpdf2>:
 801994c:	f04f 0c01 	mov.w	ip, #1
 8019950:	f84d cd04 	str.w	ip, [sp, #-4]!
 8019954:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8019958:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 801995c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8019960:	bf18      	it	ne
 8019962:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8019966:	d01b      	beq.n	80199a0 <__cmpdf2+0x54>
 8019968:	b001      	add	sp, #4
 801996a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 801996e:	bf0c      	ite	eq
 8019970:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8019974:	ea91 0f03 	teqne	r1, r3
 8019978:	bf02      	ittt	eq
 801997a:	ea90 0f02 	teqeq	r0, r2
 801997e:	2000      	moveq	r0, #0
 8019980:	4770      	bxeq	lr
 8019982:	f110 0f00 	cmn.w	r0, #0
 8019986:	ea91 0f03 	teq	r1, r3
 801998a:	bf58      	it	pl
 801998c:	4299      	cmppl	r1, r3
 801998e:	bf08      	it	eq
 8019990:	4290      	cmpeq	r0, r2
 8019992:	bf2c      	ite	cs
 8019994:	17d8      	asrcs	r0, r3, #31
 8019996:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 801999a:	f040 0001 	orr.w	r0, r0, #1
 801999e:	4770      	bx	lr
 80199a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80199a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80199a8:	d102      	bne.n	80199b0 <__cmpdf2+0x64>
 80199aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80199ae:	d107      	bne.n	80199c0 <__cmpdf2+0x74>
 80199b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80199b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80199b8:	d1d6      	bne.n	8019968 <__cmpdf2+0x1c>
 80199ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80199be:	d0d3      	beq.n	8019968 <__cmpdf2+0x1c>
 80199c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80199c4:	4770      	bx	lr
 80199c6:	bf00      	nop

080199c8 <__aeabi_cdrcmple>:
 80199c8:	4684      	mov	ip, r0
 80199ca:	4610      	mov	r0, r2
 80199cc:	4662      	mov	r2, ip
 80199ce:	468c      	mov	ip, r1
 80199d0:	4619      	mov	r1, r3
 80199d2:	4663      	mov	r3, ip
 80199d4:	e000      	b.n	80199d8 <__aeabi_cdcmpeq>
 80199d6:	bf00      	nop

080199d8 <__aeabi_cdcmpeq>:
 80199d8:	b501      	push	{r0, lr}
 80199da:	f7ff ffb7 	bl	801994c <__cmpdf2>
 80199de:	2800      	cmp	r0, #0
 80199e0:	bf48      	it	mi
 80199e2:	f110 0f00 	cmnmi.w	r0, #0
 80199e6:	bd01      	pop	{r0, pc}

080199e8 <__aeabi_dcmpeq>:
 80199e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80199ec:	f7ff fff4 	bl	80199d8 <__aeabi_cdcmpeq>
 80199f0:	bf0c      	ite	eq
 80199f2:	2001      	moveq	r0, #1
 80199f4:	2000      	movne	r0, #0
 80199f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80199fa:	bf00      	nop

080199fc <__aeabi_dcmplt>:
 80199fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8019a00:	f7ff ffea 	bl	80199d8 <__aeabi_cdcmpeq>
 8019a04:	bf34      	ite	cc
 8019a06:	2001      	movcc	r0, #1
 8019a08:	2000      	movcs	r0, #0
 8019a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8019a0e:	bf00      	nop

08019a10 <__aeabi_dcmple>:
 8019a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8019a14:	f7ff ffe0 	bl	80199d8 <__aeabi_cdcmpeq>
 8019a18:	bf94      	ite	ls
 8019a1a:	2001      	movls	r0, #1
 8019a1c:	2000      	movhi	r0, #0
 8019a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8019a22:	bf00      	nop

08019a24 <__aeabi_dcmpge>:
 8019a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8019a28:	f7ff ffce 	bl	80199c8 <__aeabi_cdrcmple>
 8019a2c:	bf94      	ite	ls
 8019a2e:	2001      	movls	r0, #1
 8019a30:	2000      	movhi	r0, #0
 8019a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8019a36:	bf00      	nop

08019a38 <__aeabi_dcmpgt>:
 8019a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8019a3c:	f7ff ffc4 	bl	80199c8 <__aeabi_cdrcmple>
 8019a40:	bf34      	ite	cc
 8019a42:	2001      	movcc	r0, #1
 8019a44:	2000      	movcs	r0, #0
 8019a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8019a4a:	bf00      	nop

08019a4c <__aeabi_dcmpun>:
 8019a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8019a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8019a54:	d102      	bne.n	8019a5c <__aeabi_dcmpun+0x10>
 8019a56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8019a5a:	d10a      	bne.n	8019a72 <__aeabi_dcmpun+0x26>
 8019a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8019a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8019a64:	d102      	bne.n	8019a6c <__aeabi_dcmpun+0x20>
 8019a66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8019a6a:	d102      	bne.n	8019a72 <__aeabi_dcmpun+0x26>
 8019a6c:	f04f 0000 	mov.w	r0, #0
 8019a70:	4770      	bx	lr
 8019a72:	f04f 0001 	mov.w	r0, #1
 8019a76:	4770      	bx	lr

08019a78 <__aeabi_d2iz>:
 8019a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8019a7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8019a80:	d215      	bcs.n	8019aae <__aeabi_d2iz+0x36>
 8019a82:	d511      	bpl.n	8019aa8 <__aeabi_d2iz+0x30>
 8019a84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8019a88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8019a8c:	d912      	bls.n	8019ab4 <__aeabi_d2iz+0x3c>
 8019a8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8019a92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8019a96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8019a9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8019a9e:	fa23 f002 	lsr.w	r0, r3, r2
 8019aa2:	bf18      	it	ne
 8019aa4:	4240      	negne	r0, r0
 8019aa6:	4770      	bx	lr
 8019aa8:	f04f 0000 	mov.w	r0, #0
 8019aac:	4770      	bx	lr
 8019aae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8019ab2:	d105      	bne.n	8019ac0 <__aeabi_d2iz+0x48>
 8019ab4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8019ab8:	bf08      	it	eq
 8019aba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8019abe:	4770      	bx	lr
 8019ac0:	f04f 0000 	mov.w	r0, #0
 8019ac4:	4770      	bx	lr
 8019ac6:	bf00      	nop

08019ac8 <__aeabi_d2uiz>:
 8019ac8:	004a      	lsls	r2, r1, #1
 8019aca:	d211      	bcs.n	8019af0 <__aeabi_d2uiz+0x28>
 8019acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8019ad0:	d211      	bcs.n	8019af6 <__aeabi_d2uiz+0x2e>
 8019ad2:	d50d      	bpl.n	8019af0 <__aeabi_d2uiz+0x28>
 8019ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8019ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8019adc:	d40e      	bmi.n	8019afc <__aeabi_d2uiz+0x34>
 8019ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8019ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8019ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8019aea:	fa23 f002 	lsr.w	r0, r3, r2
 8019aee:	4770      	bx	lr
 8019af0:	f04f 0000 	mov.w	r0, #0
 8019af4:	4770      	bx	lr
 8019af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8019afa:	d102      	bne.n	8019b02 <__aeabi_d2uiz+0x3a>
 8019afc:	f04f 30ff 	mov.w	r0, #4294967295
 8019b00:	4770      	bx	lr
 8019b02:	f04f 0000 	mov.w	r0, #0
 8019b06:	4770      	bx	lr

08019b08 <__aeabi_d2f>:
 8019b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8019b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8019b10:	bf24      	itt	cs
 8019b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8019b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8019b1a:	d90d      	bls.n	8019b38 <__aeabi_d2f+0x30>
 8019b1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8019b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8019b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8019b28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8019b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8019b30:	bf08      	it	eq
 8019b32:	f020 0001 	biceq.w	r0, r0, #1
 8019b36:	4770      	bx	lr
 8019b38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8019b3c:	d121      	bne.n	8019b82 <__aeabi_d2f+0x7a>
 8019b3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8019b42:	bfbc      	itt	lt
 8019b44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8019b48:	4770      	bxlt	lr
 8019b4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8019b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8019b52:	f1c2 0218 	rsb	r2, r2, #24
 8019b56:	f1c2 0c20 	rsb	ip, r2, #32
 8019b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8019b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8019b62:	bf18      	it	ne
 8019b64:	f040 0001 	orrne.w	r0, r0, #1
 8019b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8019b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8019b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8019b74:	ea40 000c 	orr.w	r0, r0, ip
 8019b78:	fa23 f302 	lsr.w	r3, r3, r2
 8019b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8019b80:	e7cc      	b.n	8019b1c <__aeabi_d2f+0x14>
 8019b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8019b86:	d107      	bne.n	8019b98 <__aeabi_d2f+0x90>
 8019b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8019b8c:	bf1e      	ittt	ne
 8019b8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8019b92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8019b96:	4770      	bxne	lr
 8019b98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8019b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8019ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8019ba4:	4770      	bx	lr
 8019ba6:	bf00      	nop

08019ba8 <__aeabi_d2lz>:
 8019ba8:	b538      	push	{r3, r4, r5, lr}
 8019baa:	2200      	movs	r2, #0
 8019bac:	2300      	movs	r3, #0
 8019bae:	4604      	mov	r4, r0
 8019bb0:	460d      	mov	r5, r1
 8019bb2:	f7ff ff23 	bl	80199fc <__aeabi_dcmplt>
 8019bb6:	b928      	cbnz	r0, 8019bc4 <__aeabi_d2lz+0x1c>
 8019bb8:	4620      	mov	r0, r4
 8019bba:	4629      	mov	r1, r5
 8019bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019bc0:	f000 b80a 	b.w	8019bd8 <__aeabi_d2ulz>
 8019bc4:	4620      	mov	r0, r4
 8019bc6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8019bca:	f000 f805 	bl	8019bd8 <__aeabi_d2ulz>
 8019bce:	4240      	negs	r0, r0
 8019bd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8019bd4:	bd38      	pop	{r3, r4, r5, pc}
 8019bd6:	bf00      	nop

08019bd8 <__aeabi_d2ulz>:
 8019bd8:	b5d0      	push	{r4, r6, r7, lr}
 8019bda:	4b0c      	ldr	r3, [pc, #48]	; (8019c0c <__aeabi_d2ulz+0x34>)
 8019bdc:	2200      	movs	r2, #0
 8019bde:	4606      	mov	r6, r0
 8019be0:	460f      	mov	r7, r1
 8019be2:	f7ff fc99 	bl	8019518 <__aeabi_dmul>
 8019be6:	f7ff ff6f 	bl	8019ac8 <__aeabi_d2uiz>
 8019bea:	4604      	mov	r4, r0
 8019bec:	f7ff fc1a 	bl	8019424 <__aeabi_ui2d>
 8019bf0:	4b07      	ldr	r3, [pc, #28]	; (8019c10 <__aeabi_d2ulz+0x38>)
 8019bf2:	2200      	movs	r2, #0
 8019bf4:	f7ff fc90 	bl	8019518 <__aeabi_dmul>
 8019bf8:	4602      	mov	r2, r0
 8019bfa:	460b      	mov	r3, r1
 8019bfc:	4630      	mov	r0, r6
 8019bfe:	4639      	mov	r1, r7
 8019c00:	f7ff fad2 	bl	80191a8 <__aeabi_dsub>
 8019c04:	f7ff ff60 	bl	8019ac8 <__aeabi_d2uiz>
 8019c08:	4621      	mov	r1, r4
 8019c0a:	bdd0      	pop	{r4, r6, r7, pc}
 8019c0c:	3df00000 	.word	0x3df00000
 8019c10:	41f00000 	.word	0x41f00000

08019c14 <__aeabi_uldivmod>:
 8019c14:	b953      	cbnz	r3, 8019c2c <__aeabi_uldivmod+0x18>
 8019c16:	b94a      	cbnz	r2, 8019c2c <__aeabi_uldivmod+0x18>
 8019c18:	2900      	cmp	r1, #0
 8019c1a:	bf08      	it	eq
 8019c1c:	2800      	cmpeq	r0, #0
 8019c1e:	bf1c      	itt	ne
 8019c20:	f04f 31ff 	movne.w	r1, #4294967295
 8019c24:	f04f 30ff 	movne.w	r0, #4294967295
 8019c28:	f000 b974 	b.w	8019f14 <__aeabi_idiv0>
 8019c2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8019c30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8019c34:	f000 f806 	bl	8019c44 <__udivmoddi4>
 8019c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8019c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019c40:	b004      	add	sp, #16
 8019c42:	4770      	bx	lr

08019c44 <__udivmoddi4>:
 8019c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019c48:	9d08      	ldr	r5, [sp, #32]
 8019c4a:	4604      	mov	r4, r0
 8019c4c:	468e      	mov	lr, r1
 8019c4e:	2b00      	cmp	r3, #0
 8019c50:	d14d      	bne.n	8019cee <__udivmoddi4+0xaa>
 8019c52:	428a      	cmp	r2, r1
 8019c54:	4694      	mov	ip, r2
 8019c56:	d969      	bls.n	8019d2c <__udivmoddi4+0xe8>
 8019c58:	fab2 f282 	clz	r2, r2
 8019c5c:	b152      	cbz	r2, 8019c74 <__udivmoddi4+0x30>
 8019c5e:	fa01 f302 	lsl.w	r3, r1, r2
 8019c62:	f1c2 0120 	rsb	r1, r2, #32
 8019c66:	fa20 f101 	lsr.w	r1, r0, r1
 8019c6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8019c6e:	ea41 0e03 	orr.w	lr, r1, r3
 8019c72:	4094      	lsls	r4, r2
 8019c74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8019c78:	0c21      	lsrs	r1, r4, #16
 8019c7a:	fbbe f6f8 	udiv	r6, lr, r8
 8019c7e:	fa1f f78c 	uxth.w	r7, ip
 8019c82:	fb08 e316 	mls	r3, r8, r6, lr
 8019c86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8019c8a:	fb06 f107 	mul.w	r1, r6, r7
 8019c8e:	4299      	cmp	r1, r3
 8019c90:	d90a      	bls.n	8019ca8 <__udivmoddi4+0x64>
 8019c92:	eb1c 0303 	adds.w	r3, ip, r3
 8019c96:	f106 30ff 	add.w	r0, r6, #4294967295
 8019c9a:	f080 811f 	bcs.w	8019edc <__udivmoddi4+0x298>
 8019c9e:	4299      	cmp	r1, r3
 8019ca0:	f240 811c 	bls.w	8019edc <__udivmoddi4+0x298>
 8019ca4:	3e02      	subs	r6, #2
 8019ca6:	4463      	add	r3, ip
 8019ca8:	1a5b      	subs	r3, r3, r1
 8019caa:	b2a4      	uxth	r4, r4
 8019cac:	fbb3 f0f8 	udiv	r0, r3, r8
 8019cb0:	fb08 3310 	mls	r3, r8, r0, r3
 8019cb4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8019cb8:	fb00 f707 	mul.w	r7, r0, r7
 8019cbc:	42a7      	cmp	r7, r4
 8019cbe:	d90a      	bls.n	8019cd6 <__udivmoddi4+0x92>
 8019cc0:	eb1c 0404 	adds.w	r4, ip, r4
 8019cc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8019cc8:	f080 810a 	bcs.w	8019ee0 <__udivmoddi4+0x29c>
 8019ccc:	42a7      	cmp	r7, r4
 8019cce:	f240 8107 	bls.w	8019ee0 <__udivmoddi4+0x29c>
 8019cd2:	4464      	add	r4, ip
 8019cd4:	3802      	subs	r0, #2
 8019cd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8019cda:	1be4      	subs	r4, r4, r7
 8019cdc:	2600      	movs	r6, #0
 8019cde:	b11d      	cbz	r5, 8019ce8 <__udivmoddi4+0xa4>
 8019ce0:	40d4      	lsrs	r4, r2
 8019ce2:	2300      	movs	r3, #0
 8019ce4:	e9c5 4300 	strd	r4, r3, [r5]
 8019ce8:	4631      	mov	r1, r6
 8019cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019cee:	428b      	cmp	r3, r1
 8019cf0:	d909      	bls.n	8019d06 <__udivmoddi4+0xc2>
 8019cf2:	2d00      	cmp	r5, #0
 8019cf4:	f000 80ef 	beq.w	8019ed6 <__udivmoddi4+0x292>
 8019cf8:	2600      	movs	r6, #0
 8019cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8019cfe:	4630      	mov	r0, r6
 8019d00:	4631      	mov	r1, r6
 8019d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d06:	fab3 f683 	clz	r6, r3
 8019d0a:	2e00      	cmp	r6, #0
 8019d0c:	d14a      	bne.n	8019da4 <__udivmoddi4+0x160>
 8019d0e:	428b      	cmp	r3, r1
 8019d10:	d302      	bcc.n	8019d18 <__udivmoddi4+0xd4>
 8019d12:	4282      	cmp	r2, r0
 8019d14:	f200 80f9 	bhi.w	8019f0a <__udivmoddi4+0x2c6>
 8019d18:	1a84      	subs	r4, r0, r2
 8019d1a:	eb61 0303 	sbc.w	r3, r1, r3
 8019d1e:	2001      	movs	r0, #1
 8019d20:	469e      	mov	lr, r3
 8019d22:	2d00      	cmp	r5, #0
 8019d24:	d0e0      	beq.n	8019ce8 <__udivmoddi4+0xa4>
 8019d26:	e9c5 4e00 	strd	r4, lr, [r5]
 8019d2a:	e7dd      	b.n	8019ce8 <__udivmoddi4+0xa4>
 8019d2c:	b902      	cbnz	r2, 8019d30 <__udivmoddi4+0xec>
 8019d2e:	deff      	udf	#255	; 0xff
 8019d30:	fab2 f282 	clz	r2, r2
 8019d34:	2a00      	cmp	r2, #0
 8019d36:	f040 8092 	bne.w	8019e5e <__udivmoddi4+0x21a>
 8019d3a:	eba1 010c 	sub.w	r1, r1, ip
 8019d3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8019d42:	fa1f fe8c 	uxth.w	lr, ip
 8019d46:	2601      	movs	r6, #1
 8019d48:	0c20      	lsrs	r0, r4, #16
 8019d4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8019d4e:	fb07 1113 	mls	r1, r7, r3, r1
 8019d52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8019d56:	fb0e f003 	mul.w	r0, lr, r3
 8019d5a:	4288      	cmp	r0, r1
 8019d5c:	d908      	bls.n	8019d70 <__udivmoddi4+0x12c>
 8019d5e:	eb1c 0101 	adds.w	r1, ip, r1
 8019d62:	f103 38ff 	add.w	r8, r3, #4294967295
 8019d66:	d202      	bcs.n	8019d6e <__udivmoddi4+0x12a>
 8019d68:	4288      	cmp	r0, r1
 8019d6a:	f200 80cb 	bhi.w	8019f04 <__udivmoddi4+0x2c0>
 8019d6e:	4643      	mov	r3, r8
 8019d70:	1a09      	subs	r1, r1, r0
 8019d72:	b2a4      	uxth	r4, r4
 8019d74:	fbb1 f0f7 	udiv	r0, r1, r7
 8019d78:	fb07 1110 	mls	r1, r7, r0, r1
 8019d7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8019d80:	fb0e fe00 	mul.w	lr, lr, r0
 8019d84:	45a6      	cmp	lr, r4
 8019d86:	d908      	bls.n	8019d9a <__udivmoddi4+0x156>
 8019d88:	eb1c 0404 	adds.w	r4, ip, r4
 8019d8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8019d90:	d202      	bcs.n	8019d98 <__udivmoddi4+0x154>
 8019d92:	45a6      	cmp	lr, r4
 8019d94:	f200 80bb 	bhi.w	8019f0e <__udivmoddi4+0x2ca>
 8019d98:	4608      	mov	r0, r1
 8019d9a:	eba4 040e 	sub.w	r4, r4, lr
 8019d9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8019da2:	e79c      	b.n	8019cde <__udivmoddi4+0x9a>
 8019da4:	f1c6 0720 	rsb	r7, r6, #32
 8019da8:	40b3      	lsls	r3, r6
 8019daa:	fa22 fc07 	lsr.w	ip, r2, r7
 8019dae:	ea4c 0c03 	orr.w	ip, ip, r3
 8019db2:	fa20 f407 	lsr.w	r4, r0, r7
 8019db6:	fa01 f306 	lsl.w	r3, r1, r6
 8019dba:	431c      	orrs	r4, r3
 8019dbc:	40f9      	lsrs	r1, r7
 8019dbe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8019dc2:	fa00 f306 	lsl.w	r3, r0, r6
 8019dc6:	fbb1 f8f9 	udiv	r8, r1, r9
 8019dca:	0c20      	lsrs	r0, r4, #16
 8019dcc:	fa1f fe8c 	uxth.w	lr, ip
 8019dd0:	fb09 1118 	mls	r1, r9, r8, r1
 8019dd4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8019dd8:	fb08 f00e 	mul.w	r0, r8, lr
 8019ddc:	4288      	cmp	r0, r1
 8019dde:	fa02 f206 	lsl.w	r2, r2, r6
 8019de2:	d90b      	bls.n	8019dfc <__udivmoddi4+0x1b8>
 8019de4:	eb1c 0101 	adds.w	r1, ip, r1
 8019de8:	f108 3aff 	add.w	sl, r8, #4294967295
 8019dec:	f080 8088 	bcs.w	8019f00 <__udivmoddi4+0x2bc>
 8019df0:	4288      	cmp	r0, r1
 8019df2:	f240 8085 	bls.w	8019f00 <__udivmoddi4+0x2bc>
 8019df6:	f1a8 0802 	sub.w	r8, r8, #2
 8019dfa:	4461      	add	r1, ip
 8019dfc:	1a09      	subs	r1, r1, r0
 8019dfe:	b2a4      	uxth	r4, r4
 8019e00:	fbb1 f0f9 	udiv	r0, r1, r9
 8019e04:	fb09 1110 	mls	r1, r9, r0, r1
 8019e08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8019e0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8019e10:	458e      	cmp	lr, r1
 8019e12:	d908      	bls.n	8019e26 <__udivmoddi4+0x1e2>
 8019e14:	eb1c 0101 	adds.w	r1, ip, r1
 8019e18:	f100 34ff 	add.w	r4, r0, #4294967295
 8019e1c:	d26c      	bcs.n	8019ef8 <__udivmoddi4+0x2b4>
 8019e1e:	458e      	cmp	lr, r1
 8019e20:	d96a      	bls.n	8019ef8 <__udivmoddi4+0x2b4>
 8019e22:	3802      	subs	r0, #2
 8019e24:	4461      	add	r1, ip
 8019e26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8019e2a:	fba0 9402 	umull	r9, r4, r0, r2
 8019e2e:	eba1 010e 	sub.w	r1, r1, lr
 8019e32:	42a1      	cmp	r1, r4
 8019e34:	46c8      	mov	r8, r9
 8019e36:	46a6      	mov	lr, r4
 8019e38:	d356      	bcc.n	8019ee8 <__udivmoddi4+0x2a4>
 8019e3a:	d053      	beq.n	8019ee4 <__udivmoddi4+0x2a0>
 8019e3c:	b15d      	cbz	r5, 8019e56 <__udivmoddi4+0x212>
 8019e3e:	ebb3 0208 	subs.w	r2, r3, r8
 8019e42:	eb61 010e 	sbc.w	r1, r1, lr
 8019e46:	fa01 f707 	lsl.w	r7, r1, r7
 8019e4a:	fa22 f306 	lsr.w	r3, r2, r6
 8019e4e:	40f1      	lsrs	r1, r6
 8019e50:	431f      	orrs	r7, r3
 8019e52:	e9c5 7100 	strd	r7, r1, [r5]
 8019e56:	2600      	movs	r6, #0
 8019e58:	4631      	mov	r1, r6
 8019e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e5e:	f1c2 0320 	rsb	r3, r2, #32
 8019e62:	40d8      	lsrs	r0, r3
 8019e64:	fa0c fc02 	lsl.w	ip, ip, r2
 8019e68:	fa21 f303 	lsr.w	r3, r1, r3
 8019e6c:	4091      	lsls	r1, r2
 8019e6e:	4301      	orrs	r1, r0
 8019e70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8019e74:	fa1f fe8c 	uxth.w	lr, ip
 8019e78:	fbb3 f0f7 	udiv	r0, r3, r7
 8019e7c:	fb07 3610 	mls	r6, r7, r0, r3
 8019e80:	0c0b      	lsrs	r3, r1, #16
 8019e82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8019e86:	fb00 f60e 	mul.w	r6, r0, lr
 8019e8a:	429e      	cmp	r6, r3
 8019e8c:	fa04 f402 	lsl.w	r4, r4, r2
 8019e90:	d908      	bls.n	8019ea4 <__udivmoddi4+0x260>
 8019e92:	eb1c 0303 	adds.w	r3, ip, r3
 8019e96:	f100 38ff 	add.w	r8, r0, #4294967295
 8019e9a:	d22f      	bcs.n	8019efc <__udivmoddi4+0x2b8>
 8019e9c:	429e      	cmp	r6, r3
 8019e9e:	d92d      	bls.n	8019efc <__udivmoddi4+0x2b8>
 8019ea0:	3802      	subs	r0, #2
 8019ea2:	4463      	add	r3, ip
 8019ea4:	1b9b      	subs	r3, r3, r6
 8019ea6:	b289      	uxth	r1, r1
 8019ea8:	fbb3 f6f7 	udiv	r6, r3, r7
 8019eac:	fb07 3316 	mls	r3, r7, r6, r3
 8019eb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8019eb4:	fb06 f30e 	mul.w	r3, r6, lr
 8019eb8:	428b      	cmp	r3, r1
 8019eba:	d908      	bls.n	8019ece <__udivmoddi4+0x28a>
 8019ebc:	eb1c 0101 	adds.w	r1, ip, r1
 8019ec0:	f106 38ff 	add.w	r8, r6, #4294967295
 8019ec4:	d216      	bcs.n	8019ef4 <__udivmoddi4+0x2b0>
 8019ec6:	428b      	cmp	r3, r1
 8019ec8:	d914      	bls.n	8019ef4 <__udivmoddi4+0x2b0>
 8019eca:	3e02      	subs	r6, #2
 8019ecc:	4461      	add	r1, ip
 8019ece:	1ac9      	subs	r1, r1, r3
 8019ed0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8019ed4:	e738      	b.n	8019d48 <__udivmoddi4+0x104>
 8019ed6:	462e      	mov	r6, r5
 8019ed8:	4628      	mov	r0, r5
 8019eda:	e705      	b.n	8019ce8 <__udivmoddi4+0xa4>
 8019edc:	4606      	mov	r6, r0
 8019ede:	e6e3      	b.n	8019ca8 <__udivmoddi4+0x64>
 8019ee0:	4618      	mov	r0, r3
 8019ee2:	e6f8      	b.n	8019cd6 <__udivmoddi4+0x92>
 8019ee4:	454b      	cmp	r3, r9
 8019ee6:	d2a9      	bcs.n	8019e3c <__udivmoddi4+0x1f8>
 8019ee8:	ebb9 0802 	subs.w	r8, r9, r2
 8019eec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8019ef0:	3801      	subs	r0, #1
 8019ef2:	e7a3      	b.n	8019e3c <__udivmoddi4+0x1f8>
 8019ef4:	4646      	mov	r6, r8
 8019ef6:	e7ea      	b.n	8019ece <__udivmoddi4+0x28a>
 8019ef8:	4620      	mov	r0, r4
 8019efa:	e794      	b.n	8019e26 <__udivmoddi4+0x1e2>
 8019efc:	4640      	mov	r0, r8
 8019efe:	e7d1      	b.n	8019ea4 <__udivmoddi4+0x260>
 8019f00:	46d0      	mov	r8, sl
 8019f02:	e77b      	b.n	8019dfc <__udivmoddi4+0x1b8>
 8019f04:	3b02      	subs	r3, #2
 8019f06:	4461      	add	r1, ip
 8019f08:	e732      	b.n	8019d70 <__udivmoddi4+0x12c>
 8019f0a:	4630      	mov	r0, r6
 8019f0c:	e709      	b.n	8019d22 <__udivmoddi4+0xde>
 8019f0e:	4464      	add	r4, ip
 8019f10:	3802      	subs	r0, #2
 8019f12:	e742      	b.n	8019d9a <__udivmoddi4+0x156>

08019f14 <__aeabi_idiv0>:
 8019f14:	4770      	bx	lr
 8019f16:	bf00      	nop

08019f18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8019f18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8019f50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8019f1c:	480d      	ldr	r0, [pc, #52]	; (8019f54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8019f1e:	490e      	ldr	r1, [pc, #56]	; (8019f58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8019f20:	4a0e      	ldr	r2, [pc, #56]	; (8019f5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8019f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8019f24:	e002      	b.n	8019f2c <LoopCopyDataInit>

08019f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8019f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8019f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8019f2a:	3304      	adds	r3, #4

08019f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8019f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8019f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8019f30:	d3f9      	bcc.n	8019f26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8019f32:	4a0b      	ldr	r2, [pc, #44]	; (8019f60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8019f34:	4c0b      	ldr	r4, [pc, #44]	; (8019f64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8019f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8019f38:	e001      	b.n	8019f3e <LoopFillZerobss>

08019f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8019f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8019f3c:	3204      	adds	r2, #4

08019f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8019f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8019f40:	d3fb      	bcc.n	8019f3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8019f42:	f7eb ffeb 	bl	8005f1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8019f46:	f000 f81b 	bl	8019f80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8019f4a:	f7e7 fd05 	bl	8001958 <main>
  bx  lr    
 8019f4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8019f50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8019f54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8019f58:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8019f5c:	08052db8 	.word	0x08052db8
  ldr r2, =_sbss
 8019f60:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8019f64:	20000a0c 	.word	0x20000a0c

08019f68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8019f68:	e7fe      	b.n	8019f68 <ADC_IRQHandler>

08019f6a <atoi>:
 8019f6a:	220a      	movs	r2, #10
 8019f6c:	2100      	movs	r1, #0
 8019f6e:	f001 bd7f 	b.w	801ba70 <strtol>
	...

08019f74 <__errno>:
 8019f74:	4b01      	ldr	r3, [pc, #4]	; (8019f7c <__errno+0x8>)
 8019f76:	6818      	ldr	r0, [r3, #0]
 8019f78:	4770      	bx	lr
 8019f7a:	bf00      	nop
 8019f7c:	20000064 	.word	0x20000064

08019f80 <__libc_init_array>:
 8019f80:	b570      	push	{r4, r5, r6, lr}
 8019f82:	4d0d      	ldr	r5, [pc, #52]	; (8019fb8 <__libc_init_array+0x38>)
 8019f84:	4c0d      	ldr	r4, [pc, #52]	; (8019fbc <__libc_init_array+0x3c>)
 8019f86:	1b64      	subs	r4, r4, r5
 8019f88:	10a4      	asrs	r4, r4, #2
 8019f8a:	2600      	movs	r6, #0
 8019f8c:	42a6      	cmp	r6, r4
 8019f8e:	d109      	bne.n	8019fa4 <__libc_init_array+0x24>
 8019f90:	4d0b      	ldr	r5, [pc, #44]	; (8019fc0 <__libc_init_array+0x40>)
 8019f92:	4c0c      	ldr	r4, [pc, #48]	; (8019fc4 <__libc_init_array+0x44>)
 8019f94:	f005 fc56 	bl	801f844 <_init>
 8019f98:	1b64      	subs	r4, r4, r5
 8019f9a:	10a4      	asrs	r4, r4, #2
 8019f9c:	2600      	movs	r6, #0
 8019f9e:	42a6      	cmp	r6, r4
 8019fa0:	d105      	bne.n	8019fae <__libc_init_array+0x2e>
 8019fa2:	bd70      	pop	{r4, r5, r6, pc}
 8019fa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8019fa8:	4798      	blx	r3
 8019faa:	3601      	adds	r6, #1
 8019fac:	e7ee      	b.n	8019f8c <__libc_init_array+0xc>
 8019fae:	f855 3b04 	ldr.w	r3, [r5], #4
 8019fb2:	4798      	blx	r3
 8019fb4:	3601      	adds	r6, #1
 8019fb6:	e7f2      	b.n	8019f9e <__libc_init_array+0x1e>
 8019fb8:	08052db0 	.word	0x08052db0
 8019fbc:	08052db0 	.word	0x08052db0
 8019fc0:	08052db0 	.word	0x08052db0
 8019fc4:	08052db4 	.word	0x08052db4

08019fc8 <memset>:
 8019fc8:	4402      	add	r2, r0
 8019fca:	4603      	mov	r3, r0
 8019fcc:	4293      	cmp	r3, r2
 8019fce:	d100      	bne.n	8019fd2 <memset+0xa>
 8019fd0:	4770      	bx	lr
 8019fd2:	f803 1b01 	strb.w	r1, [r3], #1
 8019fd6:	e7f9      	b.n	8019fcc <memset+0x4>

08019fd8 <__cvt>:
 8019fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019fdc:	ec55 4b10 	vmov	r4, r5, d0
 8019fe0:	2d00      	cmp	r5, #0
 8019fe2:	460e      	mov	r6, r1
 8019fe4:	4619      	mov	r1, r3
 8019fe6:	462b      	mov	r3, r5
 8019fe8:	bfbb      	ittet	lt
 8019fea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8019fee:	461d      	movlt	r5, r3
 8019ff0:	2300      	movge	r3, #0
 8019ff2:	232d      	movlt	r3, #45	; 0x2d
 8019ff4:	700b      	strb	r3, [r1, #0]
 8019ff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019ff8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8019ffc:	4691      	mov	r9, r2
 8019ffe:	f023 0820 	bic.w	r8, r3, #32
 801a002:	bfbc      	itt	lt
 801a004:	4622      	movlt	r2, r4
 801a006:	4614      	movlt	r4, r2
 801a008:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801a00c:	d005      	beq.n	801a01a <__cvt+0x42>
 801a00e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801a012:	d100      	bne.n	801a016 <__cvt+0x3e>
 801a014:	3601      	adds	r6, #1
 801a016:	2102      	movs	r1, #2
 801a018:	e000      	b.n	801a01c <__cvt+0x44>
 801a01a:	2103      	movs	r1, #3
 801a01c:	ab03      	add	r3, sp, #12
 801a01e:	9301      	str	r3, [sp, #4]
 801a020:	ab02      	add	r3, sp, #8
 801a022:	9300      	str	r3, [sp, #0]
 801a024:	ec45 4b10 	vmov	d0, r4, r5
 801a028:	4653      	mov	r3, sl
 801a02a:	4632      	mov	r2, r6
 801a02c:	f001 fdb8 	bl	801bba0 <_dtoa_r>
 801a030:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801a034:	4607      	mov	r7, r0
 801a036:	d102      	bne.n	801a03e <__cvt+0x66>
 801a038:	f019 0f01 	tst.w	r9, #1
 801a03c:	d022      	beq.n	801a084 <__cvt+0xac>
 801a03e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801a042:	eb07 0906 	add.w	r9, r7, r6
 801a046:	d110      	bne.n	801a06a <__cvt+0x92>
 801a048:	783b      	ldrb	r3, [r7, #0]
 801a04a:	2b30      	cmp	r3, #48	; 0x30
 801a04c:	d10a      	bne.n	801a064 <__cvt+0x8c>
 801a04e:	2200      	movs	r2, #0
 801a050:	2300      	movs	r3, #0
 801a052:	4620      	mov	r0, r4
 801a054:	4629      	mov	r1, r5
 801a056:	f7ff fcc7 	bl	80199e8 <__aeabi_dcmpeq>
 801a05a:	b918      	cbnz	r0, 801a064 <__cvt+0x8c>
 801a05c:	f1c6 0601 	rsb	r6, r6, #1
 801a060:	f8ca 6000 	str.w	r6, [sl]
 801a064:	f8da 3000 	ldr.w	r3, [sl]
 801a068:	4499      	add	r9, r3
 801a06a:	2200      	movs	r2, #0
 801a06c:	2300      	movs	r3, #0
 801a06e:	4620      	mov	r0, r4
 801a070:	4629      	mov	r1, r5
 801a072:	f7ff fcb9 	bl	80199e8 <__aeabi_dcmpeq>
 801a076:	b108      	cbz	r0, 801a07c <__cvt+0xa4>
 801a078:	f8cd 900c 	str.w	r9, [sp, #12]
 801a07c:	2230      	movs	r2, #48	; 0x30
 801a07e:	9b03      	ldr	r3, [sp, #12]
 801a080:	454b      	cmp	r3, r9
 801a082:	d307      	bcc.n	801a094 <__cvt+0xbc>
 801a084:	9b03      	ldr	r3, [sp, #12]
 801a086:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a088:	1bdb      	subs	r3, r3, r7
 801a08a:	4638      	mov	r0, r7
 801a08c:	6013      	str	r3, [r2, #0]
 801a08e:	b004      	add	sp, #16
 801a090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a094:	1c59      	adds	r1, r3, #1
 801a096:	9103      	str	r1, [sp, #12]
 801a098:	701a      	strb	r2, [r3, #0]
 801a09a:	e7f0      	b.n	801a07e <__cvt+0xa6>

0801a09c <__exponent>:
 801a09c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a09e:	4603      	mov	r3, r0
 801a0a0:	2900      	cmp	r1, #0
 801a0a2:	bfb8      	it	lt
 801a0a4:	4249      	neglt	r1, r1
 801a0a6:	f803 2b02 	strb.w	r2, [r3], #2
 801a0aa:	bfb4      	ite	lt
 801a0ac:	222d      	movlt	r2, #45	; 0x2d
 801a0ae:	222b      	movge	r2, #43	; 0x2b
 801a0b0:	2909      	cmp	r1, #9
 801a0b2:	7042      	strb	r2, [r0, #1]
 801a0b4:	dd2a      	ble.n	801a10c <__exponent+0x70>
 801a0b6:	f10d 0407 	add.w	r4, sp, #7
 801a0ba:	46a4      	mov	ip, r4
 801a0bc:	270a      	movs	r7, #10
 801a0be:	46a6      	mov	lr, r4
 801a0c0:	460a      	mov	r2, r1
 801a0c2:	fb91 f6f7 	sdiv	r6, r1, r7
 801a0c6:	fb07 1516 	mls	r5, r7, r6, r1
 801a0ca:	3530      	adds	r5, #48	; 0x30
 801a0cc:	2a63      	cmp	r2, #99	; 0x63
 801a0ce:	f104 34ff 	add.w	r4, r4, #4294967295
 801a0d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801a0d6:	4631      	mov	r1, r6
 801a0d8:	dcf1      	bgt.n	801a0be <__exponent+0x22>
 801a0da:	3130      	adds	r1, #48	; 0x30
 801a0dc:	f1ae 0502 	sub.w	r5, lr, #2
 801a0e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 801a0e4:	1c44      	adds	r4, r0, #1
 801a0e6:	4629      	mov	r1, r5
 801a0e8:	4561      	cmp	r1, ip
 801a0ea:	d30a      	bcc.n	801a102 <__exponent+0x66>
 801a0ec:	f10d 0209 	add.w	r2, sp, #9
 801a0f0:	eba2 020e 	sub.w	r2, r2, lr
 801a0f4:	4565      	cmp	r5, ip
 801a0f6:	bf88      	it	hi
 801a0f8:	2200      	movhi	r2, #0
 801a0fa:	4413      	add	r3, r2
 801a0fc:	1a18      	subs	r0, r3, r0
 801a0fe:	b003      	add	sp, #12
 801a100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a102:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a106:	f804 2f01 	strb.w	r2, [r4, #1]!
 801a10a:	e7ed      	b.n	801a0e8 <__exponent+0x4c>
 801a10c:	2330      	movs	r3, #48	; 0x30
 801a10e:	3130      	adds	r1, #48	; 0x30
 801a110:	7083      	strb	r3, [r0, #2]
 801a112:	70c1      	strb	r1, [r0, #3]
 801a114:	1d03      	adds	r3, r0, #4
 801a116:	e7f1      	b.n	801a0fc <__exponent+0x60>

0801a118 <_printf_float>:
 801a118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a11c:	ed2d 8b02 	vpush	{d8}
 801a120:	b08d      	sub	sp, #52	; 0x34
 801a122:	460c      	mov	r4, r1
 801a124:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801a128:	4616      	mov	r6, r2
 801a12a:	461f      	mov	r7, r3
 801a12c:	4605      	mov	r5, r0
 801a12e:	f002 fe95 	bl	801ce5c <_localeconv_r>
 801a132:	f8d0 a000 	ldr.w	sl, [r0]
 801a136:	4650      	mov	r0, sl
 801a138:	f7fe ffda 	bl	80190f0 <strlen>
 801a13c:	2300      	movs	r3, #0
 801a13e:	930a      	str	r3, [sp, #40]	; 0x28
 801a140:	6823      	ldr	r3, [r4, #0]
 801a142:	9305      	str	r3, [sp, #20]
 801a144:	f8d8 3000 	ldr.w	r3, [r8]
 801a148:	f894 b018 	ldrb.w	fp, [r4, #24]
 801a14c:	3307      	adds	r3, #7
 801a14e:	f023 0307 	bic.w	r3, r3, #7
 801a152:	f103 0208 	add.w	r2, r3, #8
 801a156:	f8c8 2000 	str.w	r2, [r8]
 801a15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a15e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801a162:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801a166:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801a16a:	9307      	str	r3, [sp, #28]
 801a16c:	f8cd 8018 	str.w	r8, [sp, #24]
 801a170:	ee08 0a10 	vmov	s16, r0
 801a174:	4b9f      	ldr	r3, [pc, #636]	; (801a3f4 <_printf_float+0x2dc>)
 801a176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a17a:	f04f 32ff 	mov.w	r2, #4294967295
 801a17e:	f7ff fc65 	bl	8019a4c <__aeabi_dcmpun>
 801a182:	bb88      	cbnz	r0, 801a1e8 <_printf_float+0xd0>
 801a184:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a188:	4b9a      	ldr	r3, [pc, #616]	; (801a3f4 <_printf_float+0x2dc>)
 801a18a:	f04f 32ff 	mov.w	r2, #4294967295
 801a18e:	f7ff fc3f 	bl	8019a10 <__aeabi_dcmple>
 801a192:	bb48      	cbnz	r0, 801a1e8 <_printf_float+0xd0>
 801a194:	2200      	movs	r2, #0
 801a196:	2300      	movs	r3, #0
 801a198:	4640      	mov	r0, r8
 801a19a:	4649      	mov	r1, r9
 801a19c:	f7ff fc2e 	bl	80199fc <__aeabi_dcmplt>
 801a1a0:	b110      	cbz	r0, 801a1a8 <_printf_float+0x90>
 801a1a2:	232d      	movs	r3, #45	; 0x2d
 801a1a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a1a8:	4b93      	ldr	r3, [pc, #588]	; (801a3f8 <_printf_float+0x2e0>)
 801a1aa:	4894      	ldr	r0, [pc, #592]	; (801a3fc <_printf_float+0x2e4>)
 801a1ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801a1b0:	bf94      	ite	ls
 801a1b2:	4698      	movls	r8, r3
 801a1b4:	4680      	movhi	r8, r0
 801a1b6:	2303      	movs	r3, #3
 801a1b8:	6123      	str	r3, [r4, #16]
 801a1ba:	9b05      	ldr	r3, [sp, #20]
 801a1bc:	f023 0204 	bic.w	r2, r3, #4
 801a1c0:	6022      	str	r2, [r4, #0]
 801a1c2:	f04f 0900 	mov.w	r9, #0
 801a1c6:	9700      	str	r7, [sp, #0]
 801a1c8:	4633      	mov	r3, r6
 801a1ca:	aa0b      	add	r2, sp, #44	; 0x2c
 801a1cc:	4621      	mov	r1, r4
 801a1ce:	4628      	mov	r0, r5
 801a1d0:	f000 f9d8 	bl	801a584 <_printf_common>
 801a1d4:	3001      	adds	r0, #1
 801a1d6:	f040 8090 	bne.w	801a2fa <_printf_float+0x1e2>
 801a1da:	f04f 30ff 	mov.w	r0, #4294967295
 801a1de:	b00d      	add	sp, #52	; 0x34
 801a1e0:	ecbd 8b02 	vpop	{d8}
 801a1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a1e8:	4642      	mov	r2, r8
 801a1ea:	464b      	mov	r3, r9
 801a1ec:	4640      	mov	r0, r8
 801a1ee:	4649      	mov	r1, r9
 801a1f0:	f7ff fc2c 	bl	8019a4c <__aeabi_dcmpun>
 801a1f4:	b140      	cbz	r0, 801a208 <_printf_float+0xf0>
 801a1f6:	464b      	mov	r3, r9
 801a1f8:	2b00      	cmp	r3, #0
 801a1fa:	bfbc      	itt	lt
 801a1fc:	232d      	movlt	r3, #45	; 0x2d
 801a1fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801a202:	487f      	ldr	r0, [pc, #508]	; (801a400 <_printf_float+0x2e8>)
 801a204:	4b7f      	ldr	r3, [pc, #508]	; (801a404 <_printf_float+0x2ec>)
 801a206:	e7d1      	b.n	801a1ac <_printf_float+0x94>
 801a208:	6863      	ldr	r3, [r4, #4]
 801a20a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801a20e:	9206      	str	r2, [sp, #24]
 801a210:	1c5a      	adds	r2, r3, #1
 801a212:	d13f      	bne.n	801a294 <_printf_float+0x17c>
 801a214:	2306      	movs	r3, #6
 801a216:	6063      	str	r3, [r4, #4]
 801a218:	9b05      	ldr	r3, [sp, #20]
 801a21a:	6861      	ldr	r1, [r4, #4]
 801a21c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801a220:	2300      	movs	r3, #0
 801a222:	9303      	str	r3, [sp, #12]
 801a224:	ab0a      	add	r3, sp, #40	; 0x28
 801a226:	e9cd b301 	strd	fp, r3, [sp, #4]
 801a22a:	ab09      	add	r3, sp, #36	; 0x24
 801a22c:	ec49 8b10 	vmov	d0, r8, r9
 801a230:	9300      	str	r3, [sp, #0]
 801a232:	6022      	str	r2, [r4, #0]
 801a234:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a238:	4628      	mov	r0, r5
 801a23a:	f7ff fecd 	bl	8019fd8 <__cvt>
 801a23e:	9b06      	ldr	r3, [sp, #24]
 801a240:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a242:	2b47      	cmp	r3, #71	; 0x47
 801a244:	4680      	mov	r8, r0
 801a246:	d108      	bne.n	801a25a <_printf_float+0x142>
 801a248:	1cc8      	adds	r0, r1, #3
 801a24a:	db02      	blt.n	801a252 <_printf_float+0x13a>
 801a24c:	6863      	ldr	r3, [r4, #4]
 801a24e:	4299      	cmp	r1, r3
 801a250:	dd41      	ble.n	801a2d6 <_printf_float+0x1be>
 801a252:	f1ab 0b02 	sub.w	fp, fp, #2
 801a256:	fa5f fb8b 	uxtb.w	fp, fp
 801a25a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801a25e:	d820      	bhi.n	801a2a2 <_printf_float+0x18a>
 801a260:	3901      	subs	r1, #1
 801a262:	465a      	mov	r2, fp
 801a264:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a268:	9109      	str	r1, [sp, #36]	; 0x24
 801a26a:	f7ff ff17 	bl	801a09c <__exponent>
 801a26e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a270:	1813      	adds	r3, r2, r0
 801a272:	2a01      	cmp	r2, #1
 801a274:	4681      	mov	r9, r0
 801a276:	6123      	str	r3, [r4, #16]
 801a278:	dc02      	bgt.n	801a280 <_printf_float+0x168>
 801a27a:	6822      	ldr	r2, [r4, #0]
 801a27c:	07d2      	lsls	r2, r2, #31
 801a27e:	d501      	bpl.n	801a284 <_printf_float+0x16c>
 801a280:	3301      	adds	r3, #1
 801a282:	6123      	str	r3, [r4, #16]
 801a284:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a288:	2b00      	cmp	r3, #0
 801a28a:	d09c      	beq.n	801a1c6 <_printf_float+0xae>
 801a28c:	232d      	movs	r3, #45	; 0x2d
 801a28e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a292:	e798      	b.n	801a1c6 <_printf_float+0xae>
 801a294:	9a06      	ldr	r2, [sp, #24]
 801a296:	2a47      	cmp	r2, #71	; 0x47
 801a298:	d1be      	bne.n	801a218 <_printf_float+0x100>
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d1bc      	bne.n	801a218 <_printf_float+0x100>
 801a29e:	2301      	movs	r3, #1
 801a2a0:	e7b9      	b.n	801a216 <_printf_float+0xfe>
 801a2a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801a2a6:	d118      	bne.n	801a2da <_printf_float+0x1c2>
 801a2a8:	2900      	cmp	r1, #0
 801a2aa:	6863      	ldr	r3, [r4, #4]
 801a2ac:	dd0b      	ble.n	801a2c6 <_printf_float+0x1ae>
 801a2ae:	6121      	str	r1, [r4, #16]
 801a2b0:	b913      	cbnz	r3, 801a2b8 <_printf_float+0x1a0>
 801a2b2:	6822      	ldr	r2, [r4, #0]
 801a2b4:	07d0      	lsls	r0, r2, #31
 801a2b6:	d502      	bpl.n	801a2be <_printf_float+0x1a6>
 801a2b8:	3301      	adds	r3, #1
 801a2ba:	440b      	add	r3, r1
 801a2bc:	6123      	str	r3, [r4, #16]
 801a2be:	65a1      	str	r1, [r4, #88]	; 0x58
 801a2c0:	f04f 0900 	mov.w	r9, #0
 801a2c4:	e7de      	b.n	801a284 <_printf_float+0x16c>
 801a2c6:	b913      	cbnz	r3, 801a2ce <_printf_float+0x1b6>
 801a2c8:	6822      	ldr	r2, [r4, #0]
 801a2ca:	07d2      	lsls	r2, r2, #31
 801a2cc:	d501      	bpl.n	801a2d2 <_printf_float+0x1ba>
 801a2ce:	3302      	adds	r3, #2
 801a2d0:	e7f4      	b.n	801a2bc <_printf_float+0x1a4>
 801a2d2:	2301      	movs	r3, #1
 801a2d4:	e7f2      	b.n	801a2bc <_printf_float+0x1a4>
 801a2d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801a2da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a2dc:	4299      	cmp	r1, r3
 801a2de:	db05      	blt.n	801a2ec <_printf_float+0x1d4>
 801a2e0:	6823      	ldr	r3, [r4, #0]
 801a2e2:	6121      	str	r1, [r4, #16]
 801a2e4:	07d8      	lsls	r0, r3, #31
 801a2e6:	d5ea      	bpl.n	801a2be <_printf_float+0x1a6>
 801a2e8:	1c4b      	adds	r3, r1, #1
 801a2ea:	e7e7      	b.n	801a2bc <_printf_float+0x1a4>
 801a2ec:	2900      	cmp	r1, #0
 801a2ee:	bfd4      	ite	le
 801a2f0:	f1c1 0202 	rsble	r2, r1, #2
 801a2f4:	2201      	movgt	r2, #1
 801a2f6:	4413      	add	r3, r2
 801a2f8:	e7e0      	b.n	801a2bc <_printf_float+0x1a4>
 801a2fa:	6823      	ldr	r3, [r4, #0]
 801a2fc:	055a      	lsls	r2, r3, #21
 801a2fe:	d407      	bmi.n	801a310 <_printf_float+0x1f8>
 801a300:	6923      	ldr	r3, [r4, #16]
 801a302:	4642      	mov	r2, r8
 801a304:	4631      	mov	r1, r6
 801a306:	4628      	mov	r0, r5
 801a308:	47b8      	blx	r7
 801a30a:	3001      	adds	r0, #1
 801a30c:	d12c      	bne.n	801a368 <_printf_float+0x250>
 801a30e:	e764      	b.n	801a1da <_printf_float+0xc2>
 801a310:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801a314:	f240 80e0 	bls.w	801a4d8 <_printf_float+0x3c0>
 801a318:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a31c:	2200      	movs	r2, #0
 801a31e:	2300      	movs	r3, #0
 801a320:	f7ff fb62 	bl	80199e8 <__aeabi_dcmpeq>
 801a324:	2800      	cmp	r0, #0
 801a326:	d034      	beq.n	801a392 <_printf_float+0x27a>
 801a328:	4a37      	ldr	r2, [pc, #220]	; (801a408 <_printf_float+0x2f0>)
 801a32a:	2301      	movs	r3, #1
 801a32c:	4631      	mov	r1, r6
 801a32e:	4628      	mov	r0, r5
 801a330:	47b8      	blx	r7
 801a332:	3001      	adds	r0, #1
 801a334:	f43f af51 	beq.w	801a1da <_printf_float+0xc2>
 801a338:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a33c:	429a      	cmp	r2, r3
 801a33e:	db02      	blt.n	801a346 <_printf_float+0x22e>
 801a340:	6823      	ldr	r3, [r4, #0]
 801a342:	07d8      	lsls	r0, r3, #31
 801a344:	d510      	bpl.n	801a368 <_printf_float+0x250>
 801a346:	ee18 3a10 	vmov	r3, s16
 801a34a:	4652      	mov	r2, sl
 801a34c:	4631      	mov	r1, r6
 801a34e:	4628      	mov	r0, r5
 801a350:	47b8      	blx	r7
 801a352:	3001      	adds	r0, #1
 801a354:	f43f af41 	beq.w	801a1da <_printf_float+0xc2>
 801a358:	f04f 0800 	mov.w	r8, #0
 801a35c:	f104 091a 	add.w	r9, r4, #26
 801a360:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a362:	3b01      	subs	r3, #1
 801a364:	4543      	cmp	r3, r8
 801a366:	dc09      	bgt.n	801a37c <_printf_float+0x264>
 801a368:	6823      	ldr	r3, [r4, #0]
 801a36a:	079b      	lsls	r3, r3, #30
 801a36c:	f100 8105 	bmi.w	801a57a <_printf_float+0x462>
 801a370:	68e0      	ldr	r0, [r4, #12]
 801a372:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a374:	4298      	cmp	r0, r3
 801a376:	bfb8      	it	lt
 801a378:	4618      	movlt	r0, r3
 801a37a:	e730      	b.n	801a1de <_printf_float+0xc6>
 801a37c:	2301      	movs	r3, #1
 801a37e:	464a      	mov	r2, r9
 801a380:	4631      	mov	r1, r6
 801a382:	4628      	mov	r0, r5
 801a384:	47b8      	blx	r7
 801a386:	3001      	adds	r0, #1
 801a388:	f43f af27 	beq.w	801a1da <_printf_float+0xc2>
 801a38c:	f108 0801 	add.w	r8, r8, #1
 801a390:	e7e6      	b.n	801a360 <_printf_float+0x248>
 801a392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a394:	2b00      	cmp	r3, #0
 801a396:	dc39      	bgt.n	801a40c <_printf_float+0x2f4>
 801a398:	4a1b      	ldr	r2, [pc, #108]	; (801a408 <_printf_float+0x2f0>)
 801a39a:	2301      	movs	r3, #1
 801a39c:	4631      	mov	r1, r6
 801a39e:	4628      	mov	r0, r5
 801a3a0:	47b8      	blx	r7
 801a3a2:	3001      	adds	r0, #1
 801a3a4:	f43f af19 	beq.w	801a1da <_printf_float+0xc2>
 801a3a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a3ac:	4313      	orrs	r3, r2
 801a3ae:	d102      	bne.n	801a3b6 <_printf_float+0x29e>
 801a3b0:	6823      	ldr	r3, [r4, #0]
 801a3b2:	07d9      	lsls	r1, r3, #31
 801a3b4:	d5d8      	bpl.n	801a368 <_printf_float+0x250>
 801a3b6:	ee18 3a10 	vmov	r3, s16
 801a3ba:	4652      	mov	r2, sl
 801a3bc:	4631      	mov	r1, r6
 801a3be:	4628      	mov	r0, r5
 801a3c0:	47b8      	blx	r7
 801a3c2:	3001      	adds	r0, #1
 801a3c4:	f43f af09 	beq.w	801a1da <_printf_float+0xc2>
 801a3c8:	f04f 0900 	mov.w	r9, #0
 801a3cc:	f104 0a1a 	add.w	sl, r4, #26
 801a3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a3d2:	425b      	negs	r3, r3
 801a3d4:	454b      	cmp	r3, r9
 801a3d6:	dc01      	bgt.n	801a3dc <_printf_float+0x2c4>
 801a3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a3da:	e792      	b.n	801a302 <_printf_float+0x1ea>
 801a3dc:	2301      	movs	r3, #1
 801a3de:	4652      	mov	r2, sl
 801a3e0:	4631      	mov	r1, r6
 801a3e2:	4628      	mov	r0, r5
 801a3e4:	47b8      	blx	r7
 801a3e6:	3001      	adds	r0, #1
 801a3e8:	f43f aef7 	beq.w	801a1da <_printf_float+0xc2>
 801a3ec:	f109 0901 	add.w	r9, r9, #1
 801a3f0:	e7ee      	b.n	801a3d0 <_printf_float+0x2b8>
 801a3f2:	bf00      	nop
 801a3f4:	7fefffff 	.word	0x7fefffff
 801a3f8:	080528d4 	.word	0x080528d4
 801a3fc:	080528d8 	.word	0x080528d8
 801a400:	080528e0 	.word	0x080528e0
 801a404:	080528dc 	.word	0x080528dc
 801a408:	080528e4 	.word	0x080528e4
 801a40c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a40e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a410:	429a      	cmp	r2, r3
 801a412:	bfa8      	it	ge
 801a414:	461a      	movge	r2, r3
 801a416:	2a00      	cmp	r2, #0
 801a418:	4691      	mov	r9, r2
 801a41a:	dc37      	bgt.n	801a48c <_printf_float+0x374>
 801a41c:	f04f 0b00 	mov.w	fp, #0
 801a420:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a424:	f104 021a 	add.w	r2, r4, #26
 801a428:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a42a:	9305      	str	r3, [sp, #20]
 801a42c:	eba3 0309 	sub.w	r3, r3, r9
 801a430:	455b      	cmp	r3, fp
 801a432:	dc33      	bgt.n	801a49c <_printf_float+0x384>
 801a434:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a438:	429a      	cmp	r2, r3
 801a43a:	db3b      	blt.n	801a4b4 <_printf_float+0x39c>
 801a43c:	6823      	ldr	r3, [r4, #0]
 801a43e:	07da      	lsls	r2, r3, #31
 801a440:	d438      	bmi.n	801a4b4 <_printf_float+0x39c>
 801a442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a444:	9a05      	ldr	r2, [sp, #20]
 801a446:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a448:	1a9a      	subs	r2, r3, r2
 801a44a:	eba3 0901 	sub.w	r9, r3, r1
 801a44e:	4591      	cmp	r9, r2
 801a450:	bfa8      	it	ge
 801a452:	4691      	movge	r9, r2
 801a454:	f1b9 0f00 	cmp.w	r9, #0
 801a458:	dc35      	bgt.n	801a4c6 <_printf_float+0x3ae>
 801a45a:	f04f 0800 	mov.w	r8, #0
 801a45e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a462:	f104 0a1a 	add.w	sl, r4, #26
 801a466:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a46a:	1a9b      	subs	r3, r3, r2
 801a46c:	eba3 0309 	sub.w	r3, r3, r9
 801a470:	4543      	cmp	r3, r8
 801a472:	f77f af79 	ble.w	801a368 <_printf_float+0x250>
 801a476:	2301      	movs	r3, #1
 801a478:	4652      	mov	r2, sl
 801a47a:	4631      	mov	r1, r6
 801a47c:	4628      	mov	r0, r5
 801a47e:	47b8      	blx	r7
 801a480:	3001      	adds	r0, #1
 801a482:	f43f aeaa 	beq.w	801a1da <_printf_float+0xc2>
 801a486:	f108 0801 	add.w	r8, r8, #1
 801a48a:	e7ec      	b.n	801a466 <_printf_float+0x34e>
 801a48c:	4613      	mov	r3, r2
 801a48e:	4631      	mov	r1, r6
 801a490:	4642      	mov	r2, r8
 801a492:	4628      	mov	r0, r5
 801a494:	47b8      	blx	r7
 801a496:	3001      	adds	r0, #1
 801a498:	d1c0      	bne.n	801a41c <_printf_float+0x304>
 801a49a:	e69e      	b.n	801a1da <_printf_float+0xc2>
 801a49c:	2301      	movs	r3, #1
 801a49e:	4631      	mov	r1, r6
 801a4a0:	4628      	mov	r0, r5
 801a4a2:	9205      	str	r2, [sp, #20]
 801a4a4:	47b8      	blx	r7
 801a4a6:	3001      	adds	r0, #1
 801a4a8:	f43f ae97 	beq.w	801a1da <_printf_float+0xc2>
 801a4ac:	9a05      	ldr	r2, [sp, #20]
 801a4ae:	f10b 0b01 	add.w	fp, fp, #1
 801a4b2:	e7b9      	b.n	801a428 <_printf_float+0x310>
 801a4b4:	ee18 3a10 	vmov	r3, s16
 801a4b8:	4652      	mov	r2, sl
 801a4ba:	4631      	mov	r1, r6
 801a4bc:	4628      	mov	r0, r5
 801a4be:	47b8      	blx	r7
 801a4c0:	3001      	adds	r0, #1
 801a4c2:	d1be      	bne.n	801a442 <_printf_float+0x32a>
 801a4c4:	e689      	b.n	801a1da <_printf_float+0xc2>
 801a4c6:	9a05      	ldr	r2, [sp, #20]
 801a4c8:	464b      	mov	r3, r9
 801a4ca:	4442      	add	r2, r8
 801a4cc:	4631      	mov	r1, r6
 801a4ce:	4628      	mov	r0, r5
 801a4d0:	47b8      	blx	r7
 801a4d2:	3001      	adds	r0, #1
 801a4d4:	d1c1      	bne.n	801a45a <_printf_float+0x342>
 801a4d6:	e680      	b.n	801a1da <_printf_float+0xc2>
 801a4d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a4da:	2a01      	cmp	r2, #1
 801a4dc:	dc01      	bgt.n	801a4e2 <_printf_float+0x3ca>
 801a4de:	07db      	lsls	r3, r3, #31
 801a4e0:	d538      	bpl.n	801a554 <_printf_float+0x43c>
 801a4e2:	2301      	movs	r3, #1
 801a4e4:	4642      	mov	r2, r8
 801a4e6:	4631      	mov	r1, r6
 801a4e8:	4628      	mov	r0, r5
 801a4ea:	47b8      	blx	r7
 801a4ec:	3001      	adds	r0, #1
 801a4ee:	f43f ae74 	beq.w	801a1da <_printf_float+0xc2>
 801a4f2:	ee18 3a10 	vmov	r3, s16
 801a4f6:	4652      	mov	r2, sl
 801a4f8:	4631      	mov	r1, r6
 801a4fa:	4628      	mov	r0, r5
 801a4fc:	47b8      	blx	r7
 801a4fe:	3001      	adds	r0, #1
 801a500:	f43f ae6b 	beq.w	801a1da <_printf_float+0xc2>
 801a504:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a508:	2200      	movs	r2, #0
 801a50a:	2300      	movs	r3, #0
 801a50c:	f7ff fa6c 	bl	80199e8 <__aeabi_dcmpeq>
 801a510:	b9d8      	cbnz	r0, 801a54a <_printf_float+0x432>
 801a512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a514:	f108 0201 	add.w	r2, r8, #1
 801a518:	3b01      	subs	r3, #1
 801a51a:	4631      	mov	r1, r6
 801a51c:	4628      	mov	r0, r5
 801a51e:	47b8      	blx	r7
 801a520:	3001      	adds	r0, #1
 801a522:	d10e      	bne.n	801a542 <_printf_float+0x42a>
 801a524:	e659      	b.n	801a1da <_printf_float+0xc2>
 801a526:	2301      	movs	r3, #1
 801a528:	4652      	mov	r2, sl
 801a52a:	4631      	mov	r1, r6
 801a52c:	4628      	mov	r0, r5
 801a52e:	47b8      	blx	r7
 801a530:	3001      	adds	r0, #1
 801a532:	f43f ae52 	beq.w	801a1da <_printf_float+0xc2>
 801a536:	f108 0801 	add.w	r8, r8, #1
 801a53a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a53c:	3b01      	subs	r3, #1
 801a53e:	4543      	cmp	r3, r8
 801a540:	dcf1      	bgt.n	801a526 <_printf_float+0x40e>
 801a542:	464b      	mov	r3, r9
 801a544:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a548:	e6dc      	b.n	801a304 <_printf_float+0x1ec>
 801a54a:	f04f 0800 	mov.w	r8, #0
 801a54e:	f104 0a1a 	add.w	sl, r4, #26
 801a552:	e7f2      	b.n	801a53a <_printf_float+0x422>
 801a554:	2301      	movs	r3, #1
 801a556:	4642      	mov	r2, r8
 801a558:	e7df      	b.n	801a51a <_printf_float+0x402>
 801a55a:	2301      	movs	r3, #1
 801a55c:	464a      	mov	r2, r9
 801a55e:	4631      	mov	r1, r6
 801a560:	4628      	mov	r0, r5
 801a562:	47b8      	blx	r7
 801a564:	3001      	adds	r0, #1
 801a566:	f43f ae38 	beq.w	801a1da <_printf_float+0xc2>
 801a56a:	f108 0801 	add.w	r8, r8, #1
 801a56e:	68e3      	ldr	r3, [r4, #12]
 801a570:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801a572:	1a5b      	subs	r3, r3, r1
 801a574:	4543      	cmp	r3, r8
 801a576:	dcf0      	bgt.n	801a55a <_printf_float+0x442>
 801a578:	e6fa      	b.n	801a370 <_printf_float+0x258>
 801a57a:	f04f 0800 	mov.w	r8, #0
 801a57e:	f104 0919 	add.w	r9, r4, #25
 801a582:	e7f4      	b.n	801a56e <_printf_float+0x456>

0801a584 <_printf_common>:
 801a584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a588:	4616      	mov	r6, r2
 801a58a:	4699      	mov	r9, r3
 801a58c:	688a      	ldr	r2, [r1, #8]
 801a58e:	690b      	ldr	r3, [r1, #16]
 801a590:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a594:	4293      	cmp	r3, r2
 801a596:	bfb8      	it	lt
 801a598:	4613      	movlt	r3, r2
 801a59a:	6033      	str	r3, [r6, #0]
 801a59c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a5a0:	4607      	mov	r7, r0
 801a5a2:	460c      	mov	r4, r1
 801a5a4:	b10a      	cbz	r2, 801a5aa <_printf_common+0x26>
 801a5a6:	3301      	adds	r3, #1
 801a5a8:	6033      	str	r3, [r6, #0]
 801a5aa:	6823      	ldr	r3, [r4, #0]
 801a5ac:	0699      	lsls	r1, r3, #26
 801a5ae:	bf42      	ittt	mi
 801a5b0:	6833      	ldrmi	r3, [r6, #0]
 801a5b2:	3302      	addmi	r3, #2
 801a5b4:	6033      	strmi	r3, [r6, #0]
 801a5b6:	6825      	ldr	r5, [r4, #0]
 801a5b8:	f015 0506 	ands.w	r5, r5, #6
 801a5bc:	d106      	bne.n	801a5cc <_printf_common+0x48>
 801a5be:	f104 0a19 	add.w	sl, r4, #25
 801a5c2:	68e3      	ldr	r3, [r4, #12]
 801a5c4:	6832      	ldr	r2, [r6, #0]
 801a5c6:	1a9b      	subs	r3, r3, r2
 801a5c8:	42ab      	cmp	r3, r5
 801a5ca:	dc26      	bgt.n	801a61a <_printf_common+0x96>
 801a5cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801a5d0:	1e13      	subs	r3, r2, #0
 801a5d2:	6822      	ldr	r2, [r4, #0]
 801a5d4:	bf18      	it	ne
 801a5d6:	2301      	movne	r3, #1
 801a5d8:	0692      	lsls	r2, r2, #26
 801a5da:	d42b      	bmi.n	801a634 <_printf_common+0xb0>
 801a5dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a5e0:	4649      	mov	r1, r9
 801a5e2:	4638      	mov	r0, r7
 801a5e4:	47c0      	blx	r8
 801a5e6:	3001      	adds	r0, #1
 801a5e8:	d01e      	beq.n	801a628 <_printf_common+0xa4>
 801a5ea:	6823      	ldr	r3, [r4, #0]
 801a5ec:	68e5      	ldr	r5, [r4, #12]
 801a5ee:	6832      	ldr	r2, [r6, #0]
 801a5f0:	f003 0306 	and.w	r3, r3, #6
 801a5f4:	2b04      	cmp	r3, #4
 801a5f6:	bf08      	it	eq
 801a5f8:	1aad      	subeq	r5, r5, r2
 801a5fa:	68a3      	ldr	r3, [r4, #8]
 801a5fc:	6922      	ldr	r2, [r4, #16]
 801a5fe:	bf0c      	ite	eq
 801a600:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a604:	2500      	movne	r5, #0
 801a606:	4293      	cmp	r3, r2
 801a608:	bfc4      	itt	gt
 801a60a:	1a9b      	subgt	r3, r3, r2
 801a60c:	18ed      	addgt	r5, r5, r3
 801a60e:	2600      	movs	r6, #0
 801a610:	341a      	adds	r4, #26
 801a612:	42b5      	cmp	r5, r6
 801a614:	d11a      	bne.n	801a64c <_printf_common+0xc8>
 801a616:	2000      	movs	r0, #0
 801a618:	e008      	b.n	801a62c <_printf_common+0xa8>
 801a61a:	2301      	movs	r3, #1
 801a61c:	4652      	mov	r2, sl
 801a61e:	4649      	mov	r1, r9
 801a620:	4638      	mov	r0, r7
 801a622:	47c0      	blx	r8
 801a624:	3001      	adds	r0, #1
 801a626:	d103      	bne.n	801a630 <_printf_common+0xac>
 801a628:	f04f 30ff 	mov.w	r0, #4294967295
 801a62c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a630:	3501      	adds	r5, #1
 801a632:	e7c6      	b.n	801a5c2 <_printf_common+0x3e>
 801a634:	18e1      	adds	r1, r4, r3
 801a636:	1c5a      	adds	r2, r3, #1
 801a638:	2030      	movs	r0, #48	; 0x30
 801a63a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a63e:	4422      	add	r2, r4
 801a640:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a644:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a648:	3302      	adds	r3, #2
 801a64a:	e7c7      	b.n	801a5dc <_printf_common+0x58>
 801a64c:	2301      	movs	r3, #1
 801a64e:	4622      	mov	r2, r4
 801a650:	4649      	mov	r1, r9
 801a652:	4638      	mov	r0, r7
 801a654:	47c0      	blx	r8
 801a656:	3001      	adds	r0, #1
 801a658:	d0e6      	beq.n	801a628 <_printf_common+0xa4>
 801a65a:	3601      	adds	r6, #1
 801a65c:	e7d9      	b.n	801a612 <_printf_common+0x8e>
	...

0801a660 <_printf_i>:
 801a660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a664:	7e0f      	ldrb	r7, [r1, #24]
 801a666:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801a668:	2f78      	cmp	r7, #120	; 0x78
 801a66a:	4691      	mov	r9, r2
 801a66c:	4680      	mov	r8, r0
 801a66e:	460c      	mov	r4, r1
 801a670:	469a      	mov	sl, r3
 801a672:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801a676:	d807      	bhi.n	801a688 <_printf_i+0x28>
 801a678:	2f62      	cmp	r7, #98	; 0x62
 801a67a:	d80a      	bhi.n	801a692 <_printf_i+0x32>
 801a67c:	2f00      	cmp	r7, #0
 801a67e:	f000 80d8 	beq.w	801a832 <_printf_i+0x1d2>
 801a682:	2f58      	cmp	r7, #88	; 0x58
 801a684:	f000 80a3 	beq.w	801a7ce <_printf_i+0x16e>
 801a688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a68c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801a690:	e03a      	b.n	801a708 <_printf_i+0xa8>
 801a692:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801a696:	2b15      	cmp	r3, #21
 801a698:	d8f6      	bhi.n	801a688 <_printf_i+0x28>
 801a69a:	a101      	add	r1, pc, #4	; (adr r1, 801a6a0 <_printf_i+0x40>)
 801a69c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a6a0:	0801a6f9 	.word	0x0801a6f9
 801a6a4:	0801a70d 	.word	0x0801a70d
 801a6a8:	0801a689 	.word	0x0801a689
 801a6ac:	0801a689 	.word	0x0801a689
 801a6b0:	0801a689 	.word	0x0801a689
 801a6b4:	0801a689 	.word	0x0801a689
 801a6b8:	0801a70d 	.word	0x0801a70d
 801a6bc:	0801a689 	.word	0x0801a689
 801a6c0:	0801a689 	.word	0x0801a689
 801a6c4:	0801a689 	.word	0x0801a689
 801a6c8:	0801a689 	.word	0x0801a689
 801a6cc:	0801a819 	.word	0x0801a819
 801a6d0:	0801a73d 	.word	0x0801a73d
 801a6d4:	0801a7fb 	.word	0x0801a7fb
 801a6d8:	0801a689 	.word	0x0801a689
 801a6dc:	0801a689 	.word	0x0801a689
 801a6e0:	0801a83b 	.word	0x0801a83b
 801a6e4:	0801a689 	.word	0x0801a689
 801a6e8:	0801a73d 	.word	0x0801a73d
 801a6ec:	0801a689 	.word	0x0801a689
 801a6f0:	0801a689 	.word	0x0801a689
 801a6f4:	0801a803 	.word	0x0801a803
 801a6f8:	682b      	ldr	r3, [r5, #0]
 801a6fa:	1d1a      	adds	r2, r3, #4
 801a6fc:	681b      	ldr	r3, [r3, #0]
 801a6fe:	602a      	str	r2, [r5, #0]
 801a700:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a704:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a708:	2301      	movs	r3, #1
 801a70a:	e0a3      	b.n	801a854 <_printf_i+0x1f4>
 801a70c:	6820      	ldr	r0, [r4, #0]
 801a70e:	6829      	ldr	r1, [r5, #0]
 801a710:	0606      	lsls	r6, r0, #24
 801a712:	f101 0304 	add.w	r3, r1, #4
 801a716:	d50a      	bpl.n	801a72e <_printf_i+0xce>
 801a718:	680e      	ldr	r6, [r1, #0]
 801a71a:	602b      	str	r3, [r5, #0]
 801a71c:	2e00      	cmp	r6, #0
 801a71e:	da03      	bge.n	801a728 <_printf_i+0xc8>
 801a720:	232d      	movs	r3, #45	; 0x2d
 801a722:	4276      	negs	r6, r6
 801a724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a728:	485e      	ldr	r0, [pc, #376]	; (801a8a4 <_printf_i+0x244>)
 801a72a:	230a      	movs	r3, #10
 801a72c:	e019      	b.n	801a762 <_printf_i+0x102>
 801a72e:	680e      	ldr	r6, [r1, #0]
 801a730:	602b      	str	r3, [r5, #0]
 801a732:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a736:	bf18      	it	ne
 801a738:	b236      	sxthne	r6, r6
 801a73a:	e7ef      	b.n	801a71c <_printf_i+0xbc>
 801a73c:	682b      	ldr	r3, [r5, #0]
 801a73e:	6820      	ldr	r0, [r4, #0]
 801a740:	1d19      	adds	r1, r3, #4
 801a742:	6029      	str	r1, [r5, #0]
 801a744:	0601      	lsls	r1, r0, #24
 801a746:	d501      	bpl.n	801a74c <_printf_i+0xec>
 801a748:	681e      	ldr	r6, [r3, #0]
 801a74a:	e002      	b.n	801a752 <_printf_i+0xf2>
 801a74c:	0646      	lsls	r6, r0, #25
 801a74e:	d5fb      	bpl.n	801a748 <_printf_i+0xe8>
 801a750:	881e      	ldrh	r6, [r3, #0]
 801a752:	4854      	ldr	r0, [pc, #336]	; (801a8a4 <_printf_i+0x244>)
 801a754:	2f6f      	cmp	r7, #111	; 0x6f
 801a756:	bf0c      	ite	eq
 801a758:	2308      	moveq	r3, #8
 801a75a:	230a      	movne	r3, #10
 801a75c:	2100      	movs	r1, #0
 801a75e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a762:	6865      	ldr	r5, [r4, #4]
 801a764:	60a5      	str	r5, [r4, #8]
 801a766:	2d00      	cmp	r5, #0
 801a768:	bfa2      	ittt	ge
 801a76a:	6821      	ldrge	r1, [r4, #0]
 801a76c:	f021 0104 	bicge.w	r1, r1, #4
 801a770:	6021      	strge	r1, [r4, #0]
 801a772:	b90e      	cbnz	r6, 801a778 <_printf_i+0x118>
 801a774:	2d00      	cmp	r5, #0
 801a776:	d04d      	beq.n	801a814 <_printf_i+0x1b4>
 801a778:	4615      	mov	r5, r2
 801a77a:	fbb6 f1f3 	udiv	r1, r6, r3
 801a77e:	fb03 6711 	mls	r7, r3, r1, r6
 801a782:	5dc7      	ldrb	r7, [r0, r7]
 801a784:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801a788:	4637      	mov	r7, r6
 801a78a:	42bb      	cmp	r3, r7
 801a78c:	460e      	mov	r6, r1
 801a78e:	d9f4      	bls.n	801a77a <_printf_i+0x11a>
 801a790:	2b08      	cmp	r3, #8
 801a792:	d10b      	bne.n	801a7ac <_printf_i+0x14c>
 801a794:	6823      	ldr	r3, [r4, #0]
 801a796:	07de      	lsls	r6, r3, #31
 801a798:	d508      	bpl.n	801a7ac <_printf_i+0x14c>
 801a79a:	6923      	ldr	r3, [r4, #16]
 801a79c:	6861      	ldr	r1, [r4, #4]
 801a79e:	4299      	cmp	r1, r3
 801a7a0:	bfde      	ittt	le
 801a7a2:	2330      	movle	r3, #48	; 0x30
 801a7a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 801a7a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 801a7ac:	1b52      	subs	r2, r2, r5
 801a7ae:	6122      	str	r2, [r4, #16]
 801a7b0:	f8cd a000 	str.w	sl, [sp]
 801a7b4:	464b      	mov	r3, r9
 801a7b6:	aa03      	add	r2, sp, #12
 801a7b8:	4621      	mov	r1, r4
 801a7ba:	4640      	mov	r0, r8
 801a7bc:	f7ff fee2 	bl	801a584 <_printf_common>
 801a7c0:	3001      	adds	r0, #1
 801a7c2:	d14c      	bne.n	801a85e <_printf_i+0x1fe>
 801a7c4:	f04f 30ff 	mov.w	r0, #4294967295
 801a7c8:	b004      	add	sp, #16
 801a7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a7ce:	4835      	ldr	r0, [pc, #212]	; (801a8a4 <_printf_i+0x244>)
 801a7d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801a7d4:	6829      	ldr	r1, [r5, #0]
 801a7d6:	6823      	ldr	r3, [r4, #0]
 801a7d8:	f851 6b04 	ldr.w	r6, [r1], #4
 801a7dc:	6029      	str	r1, [r5, #0]
 801a7de:	061d      	lsls	r5, r3, #24
 801a7e0:	d514      	bpl.n	801a80c <_printf_i+0x1ac>
 801a7e2:	07df      	lsls	r7, r3, #31
 801a7e4:	bf44      	itt	mi
 801a7e6:	f043 0320 	orrmi.w	r3, r3, #32
 801a7ea:	6023      	strmi	r3, [r4, #0]
 801a7ec:	b91e      	cbnz	r6, 801a7f6 <_printf_i+0x196>
 801a7ee:	6823      	ldr	r3, [r4, #0]
 801a7f0:	f023 0320 	bic.w	r3, r3, #32
 801a7f4:	6023      	str	r3, [r4, #0]
 801a7f6:	2310      	movs	r3, #16
 801a7f8:	e7b0      	b.n	801a75c <_printf_i+0xfc>
 801a7fa:	6823      	ldr	r3, [r4, #0]
 801a7fc:	f043 0320 	orr.w	r3, r3, #32
 801a800:	6023      	str	r3, [r4, #0]
 801a802:	2378      	movs	r3, #120	; 0x78
 801a804:	4828      	ldr	r0, [pc, #160]	; (801a8a8 <_printf_i+0x248>)
 801a806:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a80a:	e7e3      	b.n	801a7d4 <_printf_i+0x174>
 801a80c:	0659      	lsls	r1, r3, #25
 801a80e:	bf48      	it	mi
 801a810:	b2b6      	uxthmi	r6, r6
 801a812:	e7e6      	b.n	801a7e2 <_printf_i+0x182>
 801a814:	4615      	mov	r5, r2
 801a816:	e7bb      	b.n	801a790 <_printf_i+0x130>
 801a818:	682b      	ldr	r3, [r5, #0]
 801a81a:	6826      	ldr	r6, [r4, #0]
 801a81c:	6961      	ldr	r1, [r4, #20]
 801a81e:	1d18      	adds	r0, r3, #4
 801a820:	6028      	str	r0, [r5, #0]
 801a822:	0635      	lsls	r5, r6, #24
 801a824:	681b      	ldr	r3, [r3, #0]
 801a826:	d501      	bpl.n	801a82c <_printf_i+0x1cc>
 801a828:	6019      	str	r1, [r3, #0]
 801a82a:	e002      	b.n	801a832 <_printf_i+0x1d2>
 801a82c:	0670      	lsls	r0, r6, #25
 801a82e:	d5fb      	bpl.n	801a828 <_printf_i+0x1c8>
 801a830:	8019      	strh	r1, [r3, #0]
 801a832:	2300      	movs	r3, #0
 801a834:	6123      	str	r3, [r4, #16]
 801a836:	4615      	mov	r5, r2
 801a838:	e7ba      	b.n	801a7b0 <_printf_i+0x150>
 801a83a:	682b      	ldr	r3, [r5, #0]
 801a83c:	1d1a      	adds	r2, r3, #4
 801a83e:	602a      	str	r2, [r5, #0]
 801a840:	681d      	ldr	r5, [r3, #0]
 801a842:	6862      	ldr	r2, [r4, #4]
 801a844:	2100      	movs	r1, #0
 801a846:	4628      	mov	r0, r5
 801a848:	f7fe fc5a 	bl	8019100 <memchr>
 801a84c:	b108      	cbz	r0, 801a852 <_printf_i+0x1f2>
 801a84e:	1b40      	subs	r0, r0, r5
 801a850:	6060      	str	r0, [r4, #4]
 801a852:	6863      	ldr	r3, [r4, #4]
 801a854:	6123      	str	r3, [r4, #16]
 801a856:	2300      	movs	r3, #0
 801a858:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a85c:	e7a8      	b.n	801a7b0 <_printf_i+0x150>
 801a85e:	6923      	ldr	r3, [r4, #16]
 801a860:	462a      	mov	r2, r5
 801a862:	4649      	mov	r1, r9
 801a864:	4640      	mov	r0, r8
 801a866:	47d0      	blx	sl
 801a868:	3001      	adds	r0, #1
 801a86a:	d0ab      	beq.n	801a7c4 <_printf_i+0x164>
 801a86c:	6823      	ldr	r3, [r4, #0]
 801a86e:	079b      	lsls	r3, r3, #30
 801a870:	d413      	bmi.n	801a89a <_printf_i+0x23a>
 801a872:	68e0      	ldr	r0, [r4, #12]
 801a874:	9b03      	ldr	r3, [sp, #12]
 801a876:	4298      	cmp	r0, r3
 801a878:	bfb8      	it	lt
 801a87a:	4618      	movlt	r0, r3
 801a87c:	e7a4      	b.n	801a7c8 <_printf_i+0x168>
 801a87e:	2301      	movs	r3, #1
 801a880:	4632      	mov	r2, r6
 801a882:	4649      	mov	r1, r9
 801a884:	4640      	mov	r0, r8
 801a886:	47d0      	blx	sl
 801a888:	3001      	adds	r0, #1
 801a88a:	d09b      	beq.n	801a7c4 <_printf_i+0x164>
 801a88c:	3501      	adds	r5, #1
 801a88e:	68e3      	ldr	r3, [r4, #12]
 801a890:	9903      	ldr	r1, [sp, #12]
 801a892:	1a5b      	subs	r3, r3, r1
 801a894:	42ab      	cmp	r3, r5
 801a896:	dcf2      	bgt.n	801a87e <_printf_i+0x21e>
 801a898:	e7eb      	b.n	801a872 <_printf_i+0x212>
 801a89a:	2500      	movs	r5, #0
 801a89c:	f104 0619 	add.w	r6, r4, #25
 801a8a0:	e7f5      	b.n	801a88e <_printf_i+0x22e>
 801a8a2:	bf00      	nop
 801a8a4:	080528e6 	.word	0x080528e6
 801a8a8:	080528f7 	.word	0x080528f7

0801a8ac <_scanf_float>:
 801a8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8b0:	b087      	sub	sp, #28
 801a8b2:	4617      	mov	r7, r2
 801a8b4:	9303      	str	r3, [sp, #12]
 801a8b6:	688b      	ldr	r3, [r1, #8]
 801a8b8:	1e5a      	subs	r2, r3, #1
 801a8ba:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801a8be:	bf83      	ittte	hi
 801a8c0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801a8c4:	195b      	addhi	r3, r3, r5
 801a8c6:	9302      	strhi	r3, [sp, #8]
 801a8c8:	2300      	movls	r3, #0
 801a8ca:	bf86      	itte	hi
 801a8cc:	f240 135d 	movwhi	r3, #349	; 0x15d
 801a8d0:	608b      	strhi	r3, [r1, #8]
 801a8d2:	9302      	strls	r3, [sp, #8]
 801a8d4:	680b      	ldr	r3, [r1, #0]
 801a8d6:	468b      	mov	fp, r1
 801a8d8:	2500      	movs	r5, #0
 801a8da:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801a8de:	f84b 3b1c 	str.w	r3, [fp], #28
 801a8e2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801a8e6:	4680      	mov	r8, r0
 801a8e8:	460c      	mov	r4, r1
 801a8ea:	465e      	mov	r6, fp
 801a8ec:	46aa      	mov	sl, r5
 801a8ee:	46a9      	mov	r9, r5
 801a8f0:	9501      	str	r5, [sp, #4]
 801a8f2:	68a2      	ldr	r2, [r4, #8]
 801a8f4:	b152      	cbz	r2, 801a90c <_scanf_float+0x60>
 801a8f6:	683b      	ldr	r3, [r7, #0]
 801a8f8:	781b      	ldrb	r3, [r3, #0]
 801a8fa:	2b4e      	cmp	r3, #78	; 0x4e
 801a8fc:	d864      	bhi.n	801a9c8 <_scanf_float+0x11c>
 801a8fe:	2b40      	cmp	r3, #64	; 0x40
 801a900:	d83c      	bhi.n	801a97c <_scanf_float+0xd0>
 801a902:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801a906:	b2c8      	uxtb	r0, r1
 801a908:	280e      	cmp	r0, #14
 801a90a:	d93a      	bls.n	801a982 <_scanf_float+0xd6>
 801a90c:	f1b9 0f00 	cmp.w	r9, #0
 801a910:	d003      	beq.n	801a91a <_scanf_float+0x6e>
 801a912:	6823      	ldr	r3, [r4, #0]
 801a914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801a918:	6023      	str	r3, [r4, #0]
 801a91a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a91e:	f1ba 0f01 	cmp.w	sl, #1
 801a922:	f200 8113 	bhi.w	801ab4c <_scanf_float+0x2a0>
 801a926:	455e      	cmp	r6, fp
 801a928:	f200 8105 	bhi.w	801ab36 <_scanf_float+0x28a>
 801a92c:	2501      	movs	r5, #1
 801a92e:	4628      	mov	r0, r5
 801a930:	b007      	add	sp, #28
 801a932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a936:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801a93a:	2a0d      	cmp	r2, #13
 801a93c:	d8e6      	bhi.n	801a90c <_scanf_float+0x60>
 801a93e:	a101      	add	r1, pc, #4	; (adr r1, 801a944 <_scanf_float+0x98>)
 801a940:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801a944:	0801aa83 	.word	0x0801aa83
 801a948:	0801a90d 	.word	0x0801a90d
 801a94c:	0801a90d 	.word	0x0801a90d
 801a950:	0801a90d 	.word	0x0801a90d
 801a954:	0801aae3 	.word	0x0801aae3
 801a958:	0801aabb 	.word	0x0801aabb
 801a95c:	0801a90d 	.word	0x0801a90d
 801a960:	0801a90d 	.word	0x0801a90d
 801a964:	0801aa91 	.word	0x0801aa91
 801a968:	0801a90d 	.word	0x0801a90d
 801a96c:	0801a90d 	.word	0x0801a90d
 801a970:	0801a90d 	.word	0x0801a90d
 801a974:	0801a90d 	.word	0x0801a90d
 801a978:	0801aa49 	.word	0x0801aa49
 801a97c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801a980:	e7db      	b.n	801a93a <_scanf_float+0x8e>
 801a982:	290e      	cmp	r1, #14
 801a984:	d8c2      	bhi.n	801a90c <_scanf_float+0x60>
 801a986:	a001      	add	r0, pc, #4	; (adr r0, 801a98c <_scanf_float+0xe0>)
 801a988:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801a98c:	0801aa3b 	.word	0x0801aa3b
 801a990:	0801a90d 	.word	0x0801a90d
 801a994:	0801aa3b 	.word	0x0801aa3b
 801a998:	0801aacf 	.word	0x0801aacf
 801a99c:	0801a90d 	.word	0x0801a90d
 801a9a0:	0801a9e9 	.word	0x0801a9e9
 801a9a4:	0801aa25 	.word	0x0801aa25
 801a9a8:	0801aa25 	.word	0x0801aa25
 801a9ac:	0801aa25 	.word	0x0801aa25
 801a9b0:	0801aa25 	.word	0x0801aa25
 801a9b4:	0801aa25 	.word	0x0801aa25
 801a9b8:	0801aa25 	.word	0x0801aa25
 801a9bc:	0801aa25 	.word	0x0801aa25
 801a9c0:	0801aa25 	.word	0x0801aa25
 801a9c4:	0801aa25 	.word	0x0801aa25
 801a9c8:	2b6e      	cmp	r3, #110	; 0x6e
 801a9ca:	d809      	bhi.n	801a9e0 <_scanf_float+0x134>
 801a9cc:	2b60      	cmp	r3, #96	; 0x60
 801a9ce:	d8b2      	bhi.n	801a936 <_scanf_float+0x8a>
 801a9d0:	2b54      	cmp	r3, #84	; 0x54
 801a9d2:	d077      	beq.n	801aac4 <_scanf_float+0x218>
 801a9d4:	2b59      	cmp	r3, #89	; 0x59
 801a9d6:	d199      	bne.n	801a90c <_scanf_float+0x60>
 801a9d8:	2d07      	cmp	r5, #7
 801a9da:	d197      	bne.n	801a90c <_scanf_float+0x60>
 801a9dc:	2508      	movs	r5, #8
 801a9de:	e029      	b.n	801aa34 <_scanf_float+0x188>
 801a9e0:	2b74      	cmp	r3, #116	; 0x74
 801a9e2:	d06f      	beq.n	801aac4 <_scanf_float+0x218>
 801a9e4:	2b79      	cmp	r3, #121	; 0x79
 801a9e6:	e7f6      	b.n	801a9d6 <_scanf_float+0x12a>
 801a9e8:	6821      	ldr	r1, [r4, #0]
 801a9ea:	05c8      	lsls	r0, r1, #23
 801a9ec:	d51a      	bpl.n	801aa24 <_scanf_float+0x178>
 801a9ee:	9b02      	ldr	r3, [sp, #8]
 801a9f0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801a9f4:	6021      	str	r1, [r4, #0]
 801a9f6:	f109 0901 	add.w	r9, r9, #1
 801a9fa:	b11b      	cbz	r3, 801aa04 <_scanf_float+0x158>
 801a9fc:	3b01      	subs	r3, #1
 801a9fe:	3201      	adds	r2, #1
 801aa00:	9302      	str	r3, [sp, #8]
 801aa02:	60a2      	str	r2, [r4, #8]
 801aa04:	68a3      	ldr	r3, [r4, #8]
 801aa06:	3b01      	subs	r3, #1
 801aa08:	60a3      	str	r3, [r4, #8]
 801aa0a:	6923      	ldr	r3, [r4, #16]
 801aa0c:	3301      	adds	r3, #1
 801aa0e:	6123      	str	r3, [r4, #16]
 801aa10:	687b      	ldr	r3, [r7, #4]
 801aa12:	3b01      	subs	r3, #1
 801aa14:	2b00      	cmp	r3, #0
 801aa16:	607b      	str	r3, [r7, #4]
 801aa18:	f340 8084 	ble.w	801ab24 <_scanf_float+0x278>
 801aa1c:	683b      	ldr	r3, [r7, #0]
 801aa1e:	3301      	adds	r3, #1
 801aa20:	603b      	str	r3, [r7, #0]
 801aa22:	e766      	b.n	801a8f2 <_scanf_float+0x46>
 801aa24:	eb1a 0f05 	cmn.w	sl, r5
 801aa28:	f47f af70 	bne.w	801a90c <_scanf_float+0x60>
 801aa2c:	6822      	ldr	r2, [r4, #0]
 801aa2e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801aa32:	6022      	str	r2, [r4, #0]
 801aa34:	f806 3b01 	strb.w	r3, [r6], #1
 801aa38:	e7e4      	b.n	801aa04 <_scanf_float+0x158>
 801aa3a:	6822      	ldr	r2, [r4, #0]
 801aa3c:	0610      	lsls	r0, r2, #24
 801aa3e:	f57f af65 	bpl.w	801a90c <_scanf_float+0x60>
 801aa42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801aa46:	e7f4      	b.n	801aa32 <_scanf_float+0x186>
 801aa48:	f1ba 0f00 	cmp.w	sl, #0
 801aa4c:	d10e      	bne.n	801aa6c <_scanf_float+0x1c0>
 801aa4e:	f1b9 0f00 	cmp.w	r9, #0
 801aa52:	d10e      	bne.n	801aa72 <_scanf_float+0x1c6>
 801aa54:	6822      	ldr	r2, [r4, #0]
 801aa56:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801aa5a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801aa5e:	d108      	bne.n	801aa72 <_scanf_float+0x1c6>
 801aa60:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801aa64:	6022      	str	r2, [r4, #0]
 801aa66:	f04f 0a01 	mov.w	sl, #1
 801aa6a:	e7e3      	b.n	801aa34 <_scanf_float+0x188>
 801aa6c:	f1ba 0f02 	cmp.w	sl, #2
 801aa70:	d055      	beq.n	801ab1e <_scanf_float+0x272>
 801aa72:	2d01      	cmp	r5, #1
 801aa74:	d002      	beq.n	801aa7c <_scanf_float+0x1d0>
 801aa76:	2d04      	cmp	r5, #4
 801aa78:	f47f af48 	bne.w	801a90c <_scanf_float+0x60>
 801aa7c:	3501      	adds	r5, #1
 801aa7e:	b2ed      	uxtb	r5, r5
 801aa80:	e7d8      	b.n	801aa34 <_scanf_float+0x188>
 801aa82:	f1ba 0f01 	cmp.w	sl, #1
 801aa86:	f47f af41 	bne.w	801a90c <_scanf_float+0x60>
 801aa8a:	f04f 0a02 	mov.w	sl, #2
 801aa8e:	e7d1      	b.n	801aa34 <_scanf_float+0x188>
 801aa90:	b97d      	cbnz	r5, 801aab2 <_scanf_float+0x206>
 801aa92:	f1b9 0f00 	cmp.w	r9, #0
 801aa96:	f47f af3c 	bne.w	801a912 <_scanf_float+0x66>
 801aa9a:	6822      	ldr	r2, [r4, #0]
 801aa9c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801aaa0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801aaa4:	f47f af39 	bne.w	801a91a <_scanf_float+0x6e>
 801aaa8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801aaac:	6022      	str	r2, [r4, #0]
 801aaae:	2501      	movs	r5, #1
 801aab0:	e7c0      	b.n	801aa34 <_scanf_float+0x188>
 801aab2:	2d03      	cmp	r5, #3
 801aab4:	d0e2      	beq.n	801aa7c <_scanf_float+0x1d0>
 801aab6:	2d05      	cmp	r5, #5
 801aab8:	e7de      	b.n	801aa78 <_scanf_float+0x1cc>
 801aaba:	2d02      	cmp	r5, #2
 801aabc:	f47f af26 	bne.w	801a90c <_scanf_float+0x60>
 801aac0:	2503      	movs	r5, #3
 801aac2:	e7b7      	b.n	801aa34 <_scanf_float+0x188>
 801aac4:	2d06      	cmp	r5, #6
 801aac6:	f47f af21 	bne.w	801a90c <_scanf_float+0x60>
 801aaca:	2507      	movs	r5, #7
 801aacc:	e7b2      	b.n	801aa34 <_scanf_float+0x188>
 801aace:	6822      	ldr	r2, [r4, #0]
 801aad0:	0591      	lsls	r1, r2, #22
 801aad2:	f57f af1b 	bpl.w	801a90c <_scanf_float+0x60>
 801aad6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801aada:	6022      	str	r2, [r4, #0]
 801aadc:	f8cd 9004 	str.w	r9, [sp, #4]
 801aae0:	e7a8      	b.n	801aa34 <_scanf_float+0x188>
 801aae2:	6822      	ldr	r2, [r4, #0]
 801aae4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801aae8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801aaec:	d006      	beq.n	801aafc <_scanf_float+0x250>
 801aaee:	0550      	lsls	r0, r2, #21
 801aaf0:	f57f af0c 	bpl.w	801a90c <_scanf_float+0x60>
 801aaf4:	f1b9 0f00 	cmp.w	r9, #0
 801aaf8:	f43f af0f 	beq.w	801a91a <_scanf_float+0x6e>
 801aafc:	0591      	lsls	r1, r2, #22
 801aafe:	bf58      	it	pl
 801ab00:	9901      	ldrpl	r1, [sp, #4]
 801ab02:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801ab06:	bf58      	it	pl
 801ab08:	eba9 0101 	subpl.w	r1, r9, r1
 801ab0c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801ab10:	bf58      	it	pl
 801ab12:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801ab16:	6022      	str	r2, [r4, #0]
 801ab18:	f04f 0900 	mov.w	r9, #0
 801ab1c:	e78a      	b.n	801aa34 <_scanf_float+0x188>
 801ab1e:	f04f 0a03 	mov.w	sl, #3
 801ab22:	e787      	b.n	801aa34 <_scanf_float+0x188>
 801ab24:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801ab28:	4639      	mov	r1, r7
 801ab2a:	4640      	mov	r0, r8
 801ab2c:	4798      	blx	r3
 801ab2e:	2800      	cmp	r0, #0
 801ab30:	f43f aedf 	beq.w	801a8f2 <_scanf_float+0x46>
 801ab34:	e6ea      	b.n	801a90c <_scanf_float+0x60>
 801ab36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ab3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ab3e:	463a      	mov	r2, r7
 801ab40:	4640      	mov	r0, r8
 801ab42:	4798      	blx	r3
 801ab44:	6923      	ldr	r3, [r4, #16]
 801ab46:	3b01      	subs	r3, #1
 801ab48:	6123      	str	r3, [r4, #16]
 801ab4a:	e6ec      	b.n	801a926 <_scanf_float+0x7a>
 801ab4c:	1e6b      	subs	r3, r5, #1
 801ab4e:	2b06      	cmp	r3, #6
 801ab50:	d825      	bhi.n	801ab9e <_scanf_float+0x2f2>
 801ab52:	2d02      	cmp	r5, #2
 801ab54:	d836      	bhi.n	801abc4 <_scanf_float+0x318>
 801ab56:	455e      	cmp	r6, fp
 801ab58:	f67f aee8 	bls.w	801a92c <_scanf_float+0x80>
 801ab5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ab60:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ab64:	463a      	mov	r2, r7
 801ab66:	4640      	mov	r0, r8
 801ab68:	4798      	blx	r3
 801ab6a:	6923      	ldr	r3, [r4, #16]
 801ab6c:	3b01      	subs	r3, #1
 801ab6e:	6123      	str	r3, [r4, #16]
 801ab70:	e7f1      	b.n	801ab56 <_scanf_float+0x2aa>
 801ab72:	9802      	ldr	r0, [sp, #8]
 801ab74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ab78:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801ab7c:	9002      	str	r0, [sp, #8]
 801ab7e:	463a      	mov	r2, r7
 801ab80:	4640      	mov	r0, r8
 801ab82:	4798      	blx	r3
 801ab84:	6923      	ldr	r3, [r4, #16]
 801ab86:	3b01      	subs	r3, #1
 801ab88:	6123      	str	r3, [r4, #16]
 801ab8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ab8e:	fa5f fa8a 	uxtb.w	sl, sl
 801ab92:	f1ba 0f02 	cmp.w	sl, #2
 801ab96:	d1ec      	bne.n	801ab72 <_scanf_float+0x2c6>
 801ab98:	3d03      	subs	r5, #3
 801ab9a:	b2ed      	uxtb	r5, r5
 801ab9c:	1b76      	subs	r6, r6, r5
 801ab9e:	6823      	ldr	r3, [r4, #0]
 801aba0:	05da      	lsls	r2, r3, #23
 801aba2:	d52f      	bpl.n	801ac04 <_scanf_float+0x358>
 801aba4:	055b      	lsls	r3, r3, #21
 801aba6:	d510      	bpl.n	801abca <_scanf_float+0x31e>
 801aba8:	455e      	cmp	r6, fp
 801abaa:	f67f aebf 	bls.w	801a92c <_scanf_float+0x80>
 801abae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801abb2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801abb6:	463a      	mov	r2, r7
 801abb8:	4640      	mov	r0, r8
 801abba:	4798      	blx	r3
 801abbc:	6923      	ldr	r3, [r4, #16]
 801abbe:	3b01      	subs	r3, #1
 801abc0:	6123      	str	r3, [r4, #16]
 801abc2:	e7f1      	b.n	801aba8 <_scanf_float+0x2fc>
 801abc4:	46aa      	mov	sl, r5
 801abc6:	9602      	str	r6, [sp, #8]
 801abc8:	e7df      	b.n	801ab8a <_scanf_float+0x2de>
 801abca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801abce:	6923      	ldr	r3, [r4, #16]
 801abd0:	2965      	cmp	r1, #101	; 0x65
 801abd2:	f103 33ff 	add.w	r3, r3, #4294967295
 801abd6:	f106 35ff 	add.w	r5, r6, #4294967295
 801abda:	6123      	str	r3, [r4, #16]
 801abdc:	d00c      	beq.n	801abf8 <_scanf_float+0x34c>
 801abde:	2945      	cmp	r1, #69	; 0x45
 801abe0:	d00a      	beq.n	801abf8 <_scanf_float+0x34c>
 801abe2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801abe6:	463a      	mov	r2, r7
 801abe8:	4640      	mov	r0, r8
 801abea:	4798      	blx	r3
 801abec:	6923      	ldr	r3, [r4, #16]
 801abee:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801abf2:	3b01      	subs	r3, #1
 801abf4:	1eb5      	subs	r5, r6, #2
 801abf6:	6123      	str	r3, [r4, #16]
 801abf8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801abfc:	463a      	mov	r2, r7
 801abfe:	4640      	mov	r0, r8
 801ac00:	4798      	blx	r3
 801ac02:	462e      	mov	r6, r5
 801ac04:	6825      	ldr	r5, [r4, #0]
 801ac06:	f015 0510 	ands.w	r5, r5, #16
 801ac0a:	d159      	bne.n	801acc0 <_scanf_float+0x414>
 801ac0c:	7035      	strb	r5, [r6, #0]
 801ac0e:	6823      	ldr	r3, [r4, #0]
 801ac10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801ac14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801ac18:	d11b      	bne.n	801ac52 <_scanf_float+0x3a6>
 801ac1a:	9b01      	ldr	r3, [sp, #4]
 801ac1c:	454b      	cmp	r3, r9
 801ac1e:	eba3 0209 	sub.w	r2, r3, r9
 801ac22:	d123      	bne.n	801ac6c <_scanf_float+0x3c0>
 801ac24:	2200      	movs	r2, #0
 801ac26:	4659      	mov	r1, fp
 801ac28:	4640      	mov	r0, r8
 801ac2a:	f000 fe97 	bl	801b95c <_strtod_r>
 801ac2e:	6822      	ldr	r2, [r4, #0]
 801ac30:	9b03      	ldr	r3, [sp, #12]
 801ac32:	f012 0f02 	tst.w	r2, #2
 801ac36:	ec57 6b10 	vmov	r6, r7, d0
 801ac3a:	681b      	ldr	r3, [r3, #0]
 801ac3c:	d021      	beq.n	801ac82 <_scanf_float+0x3d6>
 801ac3e:	9903      	ldr	r1, [sp, #12]
 801ac40:	1d1a      	adds	r2, r3, #4
 801ac42:	600a      	str	r2, [r1, #0]
 801ac44:	681b      	ldr	r3, [r3, #0]
 801ac46:	e9c3 6700 	strd	r6, r7, [r3]
 801ac4a:	68e3      	ldr	r3, [r4, #12]
 801ac4c:	3301      	adds	r3, #1
 801ac4e:	60e3      	str	r3, [r4, #12]
 801ac50:	e66d      	b.n	801a92e <_scanf_float+0x82>
 801ac52:	9b04      	ldr	r3, [sp, #16]
 801ac54:	2b00      	cmp	r3, #0
 801ac56:	d0e5      	beq.n	801ac24 <_scanf_float+0x378>
 801ac58:	9905      	ldr	r1, [sp, #20]
 801ac5a:	230a      	movs	r3, #10
 801ac5c:	462a      	mov	r2, r5
 801ac5e:	3101      	adds	r1, #1
 801ac60:	4640      	mov	r0, r8
 801ac62:	f000 ff03 	bl	801ba6c <_strtol_r>
 801ac66:	9b04      	ldr	r3, [sp, #16]
 801ac68:	9e05      	ldr	r6, [sp, #20]
 801ac6a:	1ac2      	subs	r2, r0, r3
 801ac6c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801ac70:	429e      	cmp	r6, r3
 801ac72:	bf28      	it	cs
 801ac74:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801ac78:	4912      	ldr	r1, [pc, #72]	; (801acc4 <_scanf_float+0x418>)
 801ac7a:	4630      	mov	r0, r6
 801ac7c:	f000 f82c 	bl	801acd8 <siprintf>
 801ac80:	e7d0      	b.n	801ac24 <_scanf_float+0x378>
 801ac82:	9903      	ldr	r1, [sp, #12]
 801ac84:	f012 0f04 	tst.w	r2, #4
 801ac88:	f103 0204 	add.w	r2, r3, #4
 801ac8c:	600a      	str	r2, [r1, #0]
 801ac8e:	d1d9      	bne.n	801ac44 <_scanf_float+0x398>
 801ac90:	f8d3 8000 	ldr.w	r8, [r3]
 801ac94:	ee10 2a10 	vmov	r2, s0
 801ac98:	ee10 0a10 	vmov	r0, s0
 801ac9c:	463b      	mov	r3, r7
 801ac9e:	4639      	mov	r1, r7
 801aca0:	f7fe fed4 	bl	8019a4c <__aeabi_dcmpun>
 801aca4:	b128      	cbz	r0, 801acb2 <_scanf_float+0x406>
 801aca6:	4808      	ldr	r0, [pc, #32]	; (801acc8 <_scanf_float+0x41c>)
 801aca8:	f000 f810 	bl	801accc <nanf>
 801acac:	ed88 0a00 	vstr	s0, [r8]
 801acb0:	e7cb      	b.n	801ac4a <_scanf_float+0x39e>
 801acb2:	4630      	mov	r0, r6
 801acb4:	4639      	mov	r1, r7
 801acb6:	f7fe ff27 	bl	8019b08 <__aeabi_d2f>
 801acba:	f8c8 0000 	str.w	r0, [r8]
 801acbe:	e7c4      	b.n	801ac4a <_scanf_float+0x39e>
 801acc0:	2500      	movs	r5, #0
 801acc2:	e634      	b.n	801a92e <_scanf_float+0x82>
 801acc4:	08052908 	.word	0x08052908
 801acc8:	08052d10 	.word	0x08052d10

0801accc <nanf>:
 801accc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801acd4 <nanf+0x8>
 801acd0:	4770      	bx	lr
 801acd2:	bf00      	nop
 801acd4:	7fc00000 	.word	0x7fc00000

0801acd8 <siprintf>:
 801acd8:	b40e      	push	{r1, r2, r3}
 801acda:	b500      	push	{lr}
 801acdc:	b09c      	sub	sp, #112	; 0x70
 801acde:	ab1d      	add	r3, sp, #116	; 0x74
 801ace0:	9002      	str	r0, [sp, #8]
 801ace2:	9006      	str	r0, [sp, #24]
 801ace4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801ace8:	4809      	ldr	r0, [pc, #36]	; (801ad10 <siprintf+0x38>)
 801acea:	9107      	str	r1, [sp, #28]
 801acec:	9104      	str	r1, [sp, #16]
 801acee:	4909      	ldr	r1, [pc, #36]	; (801ad14 <siprintf+0x3c>)
 801acf0:	f853 2b04 	ldr.w	r2, [r3], #4
 801acf4:	9105      	str	r1, [sp, #20]
 801acf6:	6800      	ldr	r0, [r0, #0]
 801acf8:	9301      	str	r3, [sp, #4]
 801acfa:	a902      	add	r1, sp, #8
 801acfc:	f002 feee 	bl	801dadc <_svfiprintf_r>
 801ad00:	9b02      	ldr	r3, [sp, #8]
 801ad02:	2200      	movs	r2, #0
 801ad04:	701a      	strb	r2, [r3, #0]
 801ad06:	b01c      	add	sp, #112	; 0x70
 801ad08:	f85d eb04 	ldr.w	lr, [sp], #4
 801ad0c:	b003      	add	sp, #12
 801ad0e:	4770      	bx	lr
 801ad10:	20000064 	.word	0x20000064
 801ad14:	ffff0208 	.word	0xffff0208

0801ad18 <sulp>:
 801ad18:	b570      	push	{r4, r5, r6, lr}
 801ad1a:	4604      	mov	r4, r0
 801ad1c:	460d      	mov	r5, r1
 801ad1e:	ec45 4b10 	vmov	d0, r4, r5
 801ad22:	4616      	mov	r6, r2
 801ad24:	f002 fc38 	bl	801d598 <__ulp>
 801ad28:	ec51 0b10 	vmov	r0, r1, d0
 801ad2c:	b17e      	cbz	r6, 801ad4e <sulp+0x36>
 801ad2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801ad32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801ad36:	2b00      	cmp	r3, #0
 801ad38:	dd09      	ble.n	801ad4e <sulp+0x36>
 801ad3a:	051b      	lsls	r3, r3, #20
 801ad3c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801ad40:	2400      	movs	r4, #0
 801ad42:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801ad46:	4622      	mov	r2, r4
 801ad48:	462b      	mov	r3, r5
 801ad4a:	f7fe fbe5 	bl	8019518 <__aeabi_dmul>
 801ad4e:	bd70      	pop	{r4, r5, r6, pc}

0801ad50 <_strtod_l>:
 801ad50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad54:	ed2d 8b02 	vpush	{d8}
 801ad58:	b09d      	sub	sp, #116	; 0x74
 801ad5a:	461f      	mov	r7, r3
 801ad5c:	2300      	movs	r3, #0
 801ad5e:	9318      	str	r3, [sp, #96]	; 0x60
 801ad60:	4ba2      	ldr	r3, [pc, #648]	; (801afec <_strtod_l+0x29c>)
 801ad62:	9213      	str	r2, [sp, #76]	; 0x4c
 801ad64:	681b      	ldr	r3, [r3, #0]
 801ad66:	9305      	str	r3, [sp, #20]
 801ad68:	4604      	mov	r4, r0
 801ad6a:	4618      	mov	r0, r3
 801ad6c:	4688      	mov	r8, r1
 801ad6e:	f7fe f9bf 	bl	80190f0 <strlen>
 801ad72:	f04f 0a00 	mov.w	sl, #0
 801ad76:	4605      	mov	r5, r0
 801ad78:	f04f 0b00 	mov.w	fp, #0
 801ad7c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801ad80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ad82:	781a      	ldrb	r2, [r3, #0]
 801ad84:	2a2b      	cmp	r2, #43	; 0x2b
 801ad86:	d04e      	beq.n	801ae26 <_strtod_l+0xd6>
 801ad88:	d83b      	bhi.n	801ae02 <_strtod_l+0xb2>
 801ad8a:	2a0d      	cmp	r2, #13
 801ad8c:	d834      	bhi.n	801adf8 <_strtod_l+0xa8>
 801ad8e:	2a08      	cmp	r2, #8
 801ad90:	d834      	bhi.n	801adfc <_strtod_l+0xac>
 801ad92:	2a00      	cmp	r2, #0
 801ad94:	d03e      	beq.n	801ae14 <_strtod_l+0xc4>
 801ad96:	2300      	movs	r3, #0
 801ad98:	930a      	str	r3, [sp, #40]	; 0x28
 801ad9a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801ad9c:	7833      	ldrb	r3, [r6, #0]
 801ad9e:	2b30      	cmp	r3, #48	; 0x30
 801ada0:	f040 80b0 	bne.w	801af04 <_strtod_l+0x1b4>
 801ada4:	7873      	ldrb	r3, [r6, #1]
 801ada6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801adaa:	2b58      	cmp	r3, #88	; 0x58
 801adac:	d168      	bne.n	801ae80 <_strtod_l+0x130>
 801adae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801adb0:	9301      	str	r3, [sp, #4]
 801adb2:	ab18      	add	r3, sp, #96	; 0x60
 801adb4:	9702      	str	r7, [sp, #8]
 801adb6:	9300      	str	r3, [sp, #0]
 801adb8:	4a8d      	ldr	r2, [pc, #564]	; (801aff0 <_strtod_l+0x2a0>)
 801adba:	ab19      	add	r3, sp, #100	; 0x64
 801adbc:	a917      	add	r1, sp, #92	; 0x5c
 801adbe:	4620      	mov	r0, r4
 801adc0:	f001 fd44 	bl	801c84c <__gethex>
 801adc4:	f010 0707 	ands.w	r7, r0, #7
 801adc8:	4605      	mov	r5, r0
 801adca:	d005      	beq.n	801add8 <_strtod_l+0x88>
 801adcc:	2f06      	cmp	r7, #6
 801adce:	d12c      	bne.n	801ae2a <_strtod_l+0xda>
 801add0:	3601      	adds	r6, #1
 801add2:	2300      	movs	r3, #0
 801add4:	9617      	str	r6, [sp, #92]	; 0x5c
 801add6:	930a      	str	r3, [sp, #40]	; 0x28
 801add8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801adda:	2b00      	cmp	r3, #0
 801addc:	f040 8590 	bne.w	801b900 <_strtod_l+0xbb0>
 801ade0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ade2:	b1eb      	cbz	r3, 801ae20 <_strtod_l+0xd0>
 801ade4:	4652      	mov	r2, sl
 801ade6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801adea:	ec43 2b10 	vmov	d0, r2, r3
 801adee:	b01d      	add	sp, #116	; 0x74
 801adf0:	ecbd 8b02 	vpop	{d8}
 801adf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801adf8:	2a20      	cmp	r2, #32
 801adfa:	d1cc      	bne.n	801ad96 <_strtod_l+0x46>
 801adfc:	3301      	adds	r3, #1
 801adfe:	9317      	str	r3, [sp, #92]	; 0x5c
 801ae00:	e7be      	b.n	801ad80 <_strtod_l+0x30>
 801ae02:	2a2d      	cmp	r2, #45	; 0x2d
 801ae04:	d1c7      	bne.n	801ad96 <_strtod_l+0x46>
 801ae06:	2201      	movs	r2, #1
 801ae08:	920a      	str	r2, [sp, #40]	; 0x28
 801ae0a:	1c5a      	adds	r2, r3, #1
 801ae0c:	9217      	str	r2, [sp, #92]	; 0x5c
 801ae0e:	785b      	ldrb	r3, [r3, #1]
 801ae10:	2b00      	cmp	r3, #0
 801ae12:	d1c2      	bne.n	801ad9a <_strtod_l+0x4a>
 801ae14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801ae16:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801ae1a:	2b00      	cmp	r3, #0
 801ae1c:	f040 856e 	bne.w	801b8fc <_strtod_l+0xbac>
 801ae20:	4652      	mov	r2, sl
 801ae22:	465b      	mov	r3, fp
 801ae24:	e7e1      	b.n	801adea <_strtod_l+0x9a>
 801ae26:	2200      	movs	r2, #0
 801ae28:	e7ee      	b.n	801ae08 <_strtod_l+0xb8>
 801ae2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801ae2c:	b13a      	cbz	r2, 801ae3e <_strtod_l+0xee>
 801ae2e:	2135      	movs	r1, #53	; 0x35
 801ae30:	a81a      	add	r0, sp, #104	; 0x68
 801ae32:	f002 fcbc 	bl	801d7ae <__copybits>
 801ae36:	9918      	ldr	r1, [sp, #96]	; 0x60
 801ae38:	4620      	mov	r0, r4
 801ae3a:	f002 f87b 	bl	801cf34 <_Bfree>
 801ae3e:	3f01      	subs	r7, #1
 801ae40:	2f04      	cmp	r7, #4
 801ae42:	d806      	bhi.n	801ae52 <_strtod_l+0x102>
 801ae44:	e8df f007 	tbb	[pc, r7]
 801ae48:	1714030a 	.word	0x1714030a
 801ae4c:	0a          	.byte	0x0a
 801ae4d:	00          	.byte	0x00
 801ae4e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801ae52:	0728      	lsls	r0, r5, #28
 801ae54:	d5c0      	bpl.n	801add8 <_strtod_l+0x88>
 801ae56:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801ae5a:	e7bd      	b.n	801add8 <_strtod_l+0x88>
 801ae5c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 801ae60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801ae62:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801ae66:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801ae6a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801ae6e:	e7f0      	b.n	801ae52 <_strtod_l+0x102>
 801ae70:	f8df b180 	ldr.w	fp, [pc, #384]	; 801aff4 <_strtod_l+0x2a4>
 801ae74:	e7ed      	b.n	801ae52 <_strtod_l+0x102>
 801ae76:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801ae7a:	f04f 3aff 	mov.w	sl, #4294967295
 801ae7e:	e7e8      	b.n	801ae52 <_strtod_l+0x102>
 801ae80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ae82:	1c5a      	adds	r2, r3, #1
 801ae84:	9217      	str	r2, [sp, #92]	; 0x5c
 801ae86:	785b      	ldrb	r3, [r3, #1]
 801ae88:	2b30      	cmp	r3, #48	; 0x30
 801ae8a:	d0f9      	beq.n	801ae80 <_strtod_l+0x130>
 801ae8c:	2b00      	cmp	r3, #0
 801ae8e:	d0a3      	beq.n	801add8 <_strtod_l+0x88>
 801ae90:	2301      	movs	r3, #1
 801ae92:	f04f 0900 	mov.w	r9, #0
 801ae96:	9304      	str	r3, [sp, #16]
 801ae98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ae9a:	9308      	str	r3, [sp, #32]
 801ae9c:	f8cd 901c 	str.w	r9, [sp, #28]
 801aea0:	464f      	mov	r7, r9
 801aea2:	220a      	movs	r2, #10
 801aea4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801aea6:	7806      	ldrb	r6, [r0, #0]
 801aea8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801aeac:	b2d9      	uxtb	r1, r3
 801aeae:	2909      	cmp	r1, #9
 801aeb0:	d92a      	bls.n	801af08 <_strtod_l+0x1b8>
 801aeb2:	9905      	ldr	r1, [sp, #20]
 801aeb4:	462a      	mov	r2, r5
 801aeb6:	f002 ff2b 	bl	801dd10 <strncmp>
 801aeba:	b398      	cbz	r0, 801af24 <_strtod_l+0x1d4>
 801aebc:	2000      	movs	r0, #0
 801aebe:	4632      	mov	r2, r6
 801aec0:	463d      	mov	r5, r7
 801aec2:	9005      	str	r0, [sp, #20]
 801aec4:	4603      	mov	r3, r0
 801aec6:	2a65      	cmp	r2, #101	; 0x65
 801aec8:	d001      	beq.n	801aece <_strtod_l+0x17e>
 801aeca:	2a45      	cmp	r2, #69	; 0x45
 801aecc:	d118      	bne.n	801af00 <_strtod_l+0x1b0>
 801aece:	b91d      	cbnz	r5, 801aed8 <_strtod_l+0x188>
 801aed0:	9a04      	ldr	r2, [sp, #16]
 801aed2:	4302      	orrs	r2, r0
 801aed4:	d09e      	beq.n	801ae14 <_strtod_l+0xc4>
 801aed6:	2500      	movs	r5, #0
 801aed8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 801aedc:	f108 0201 	add.w	r2, r8, #1
 801aee0:	9217      	str	r2, [sp, #92]	; 0x5c
 801aee2:	f898 2001 	ldrb.w	r2, [r8, #1]
 801aee6:	2a2b      	cmp	r2, #43	; 0x2b
 801aee8:	d075      	beq.n	801afd6 <_strtod_l+0x286>
 801aeea:	2a2d      	cmp	r2, #45	; 0x2d
 801aeec:	d07b      	beq.n	801afe6 <_strtod_l+0x296>
 801aeee:	f04f 0c00 	mov.w	ip, #0
 801aef2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801aef6:	2909      	cmp	r1, #9
 801aef8:	f240 8082 	bls.w	801b000 <_strtod_l+0x2b0>
 801aefc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801af00:	2600      	movs	r6, #0
 801af02:	e09d      	b.n	801b040 <_strtod_l+0x2f0>
 801af04:	2300      	movs	r3, #0
 801af06:	e7c4      	b.n	801ae92 <_strtod_l+0x142>
 801af08:	2f08      	cmp	r7, #8
 801af0a:	bfd8      	it	le
 801af0c:	9907      	ldrle	r1, [sp, #28]
 801af0e:	f100 0001 	add.w	r0, r0, #1
 801af12:	bfda      	itte	le
 801af14:	fb02 3301 	mlale	r3, r2, r1, r3
 801af18:	9307      	strle	r3, [sp, #28]
 801af1a:	fb02 3909 	mlagt	r9, r2, r9, r3
 801af1e:	3701      	adds	r7, #1
 801af20:	9017      	str	r0, [sp, #92]	; 0x5c
 801af22:	e7bf      	b.n	801aea4 <_strtod_l+0x154>
 801af24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801af26:	195a      	adds	r2, r3, r5
 801af28:	9217      	str	r2, [sp, #92]	; 0x5c
 801af2a:	5d5a      	ldrb	r2, [r3, r5]
 801af2c:	2f00      	cmp	r7, #0
 801af2e:	d037      	beq.n	801afa0 <_strtod_l+0x250>
 801af30:	9005      	str	r0, [sp, #20]
 801af32:	463d      	mov	r5, r7
 801af34:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801af38:	2b09      	cmp	r3, #9
 801af3a:	d912      	bls.n	801af62 <_strtod_l+0x212>
 801af3c:	2301      	movs	r3, #1
 801af3e:	e7c2      	b.n	801aec6 <_strtod_l+0x176>
 801af40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801af42:	1c5a      	adds	r2, r3, #1
 801af44:	9217      	str	r2, [sp, #92]	; 0x5c
 801af46:	785a      	ldrb	r2, [r3, #1]
 801af48:	3001      	adds	r0, #1
 801af4a:	2a30      	cmp	r2, #48	; 0x30
 801af4c:	d0f8      	beq.n	801af40 <_strtod_l+0x1f0>
 801af4e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801af52:	2b08      	cmp	r3, #8
 801af54:	f200 84d9 	bhi.w	801b90a <_strtod_l+0xbba>
 801af58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801af5a:	9005      	str	r0, [sp, #20]
 801af5c:	2000      	movs	r0, #0
 801af5e:	9308      	str	r3, [sp, #32]
 801af60:	4605      	mov	r5, r0
 801af62:	3a30      	subs	r2, #48	; 0x30
 801af64:	f100 0301 	add.w	r3, r0, #1
 801af68:	d014      	beq.n	801af94 <_strtod_l+0x244>
 801af6a:	9905      	ldr	r1, [sp, #20]
 801af6c:	4419      	add	r1, r3
 801af6e:	9105      	str	r1, [sp, #20]
 801af70:	462b      	mov	r3, r5
 801af72:	eb00 0e05 	add.w	lr, r0, r5
 801af76:	210a      	movs	r1, #10
 801af78:	4573      	cmp	r3, lr
 801af7a:	d113      	bne.n	801afa4 <_strtod_l+0x254>
 801af7c:	182b      	adds	r3, r5, r0
 801af7e:	2b08      	cmp	r3, #8
 801af80:	f105 0501 	add.w	r5, r5, #1
 801af84:	4405      	add	r5, r0
 801af86:	dc1c      	bgt.n	801afc2 <_strtod_l+0x272>
 801af88:	9907      	ldr	r1, [sp, #28]
 801af8a:	230a      	movs	r3, #10
 801af8c:	fb03 2301 	mla	r3, r3, r1, r2
 801af90:	9307      	str	r3, [sp, #28]
 801af92:	2300      	movs	r3, #0
 801af94:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801af96:	1c51      	adds	r1, r2, #1
 801af98:	9117      	str	r1, [sp, #92]	; 0x5c
 801af9a:	7852      	ldrb	r2, [r2, #1]
 801af9c:	4618      	mov	r0, r3
 801af9e:	e7c9      	b.n	801af34 <_strtod_l+0x1e4>
 801afa0:	4638      	mov	r0, r7
 801afa2:	e7d2      	b.n	801af4a <_strtod_l+0x1fa>
 801afa4:	2b08      	cmp	r3, #8
 801afa6:	dc04      	bgt.n	801afb2 <_strtod_l+0x262>
 801afa8:	9e07      	ldr	r6, [sp, #28]
 801afaa:	434e      	muls	r6, r1
 801afac:	9607      	str	r6, [sp, #28]
 801afae:	3301      	adds	r3, #1
 801afb0:	e7e2      	b.n	801af78 <_strtod_l+0x228>
 801afb2:	f103 0c01 	add.w	ip, r3, #1
 801afb6:	f1bc 0f10 	cmp.w	ip, #16
 801afba:	bfd8      	it	le
 801afbc:	fb01 f909 	mulle.w	r9, r1, r9
 801afc0:	e7f5      	b.n	801afae <_strtod_l+0x25e>
 801afc2:	2d10      	cmp	r5, #16
 801afc4:	bfdc      	itt	le
 801afc6:	230a      	movle	r3, #10
 801afc8:	fb03 2909 	mlale	r9, r3, r9, r2
 801afcc:	e7e1      	b.n	801af92 <_strtod_l+0x242>
 801afce:	2300      	movs	r3, #0
 801afd0:	9305      	str	r3, [sp, #20]
 801afd2:	2301      	movs	r3, #1
 801afd4:	e77c      	b.n	801aed0 <_strtod_l+0x180>
 801afd6:	f04f 0c00 	mov.w	ip, #0
 801afda:	f108 0202 	add.w	r2, r8, #2
 801afde:	9217      	str	r2, [sp, #92]	; 0x5c
 801afe0:	f898 2002 	ldrb.w	r2, [r8, #2]
 801afe4:	e785      	b.n	801aef2 <_strtod_l+0x1a2>
 801afe6:	f04f 0c01 	mov.w	ip, #1
 801afea:	e7f6      	b.n	801afda <_strtod_l+0x28a>
 801afec:	08052b58 	.word	0x08052b58
 801aff0:	08052910 	.word	0x08052910
 801aff4:	7ff00000 	.word	0x7ff00000
 801aff8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801affa:	1c51      	adds	r1, r2, #1
 801affc:	9117      	str	r1, [sp, #92]	; 0x5c
 801affe:	7852      	ldrb	r2, [r2, #1]
 801b000:	2a30      	cmp	r2, #48	; 0x30
 801b002:	d0f9      	beq.n	801aff8 <_strtod_l+0x2a8>
 801b004:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 801b008:	2908      	cmp	r1, #8
 801b00a:	f63f af79 	bhi.w	801af00 <_strtod_l+0x1b0>
 801b00e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801b012:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b014:	9206      	str	r2, [sp, #24]
 801b016:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b018:	1c51      	adds	r1, r2, #1
 801b01a:	9117      	str	r1, [sp, #92]	; 0x5c
 801b01c:	7852      	ldrb	r2, [r2, #1]
 801b01e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 801b022:	2e09      	cmp	r6, #9
 801b024:	d937      	bls.n	801b096 <_strtod_l+0x346>
 801b026:	9e06      	ldr	r6, [sp, #24]
 801b028:	1b89      	subs	r1, r1, r6
 801b02a:	2908      	cmp	r1, #8
 801b02c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801b030:	dc02      	bgt.n	801b038 <_strtod_l+0x2e8>
 801b032:	4576      	cmp	r6, lr
 801b034:	bfa8      	it	ge
 801b036:	4676      	movge	r6, lr
 801b038:	f1bc 0f00 	cmp.w	ip, #0
 801b03c:	d000      	beq.n	801b040 <_strtod_l+0x2f0>
 801b03e:	4276      	negs	r6, r6
 801b040:	2d00      	cmp	r5, #0
 801b042:	d14d      	bne.n	801b0e0 <_strtod_l+0x390>
 801b044:	9904      	ldr	r1, [sp, #16]
 801b046:	4301      	orrs	r1, r0
 801b048:	f47f aec6 	bne.w	801add8 <_strtod_l+0x88>
 801b04c:	2b00      	cmp	r3, #0
 801b04e:	f47f aee1 	bne.w	801ae14 <_strtod_l+0xc4>
 801b052:	2a69      	cmp	r2, #105	; 0x69
 801b054:	d027      	beq.n	801b0a6 <_strtod_l+0x356>
 801b056:	dc24      	bgt.n	801b0a2 <_strtod_l+0x352>
 801b058:	2a49      	cmp	r2, #73	; 0x49
 801b05a:	d024      	beq.n	801b0a6 <_strtod_l+0x356>
 801b05c:	2a4e      	cmp	r2, #78	; 0x4e
 801b05e:	f47f aed9 	bne.w	801ae14 <_strtod_l+0xc4>
 801b062:	499f      	ldr	r1, [pc, #636]	; (801b2e0 <_strtod_l+0x590>)
 801b064:	a817      	add	r0, sp, #92	; 0x5c
 801b066:	f001 fe49 	bl	801ccfc <__match>
 801b06a:	2800      	cmp	r0, #0
 801b06c:	f43f aed2 	beq.w	801ae14 <_strtod_l+0xc4>
 801b070:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b072:	781b      	ldrb	r3, [r3, #0]
 801b074:	2b28      	cmp	r3, #40	; 0x28
 801b076:	d12d      	bne.n	801b0d4 <_strtod_l+0x384>
 801b078:	499a      	ldr	r1, [pc, #616]	; (801b2e4 <_strtod_l+0x594>)
 801b07a:	aa1a      	add	r2, sp, #104	; 0x68
 801b07c:	a817      	add	r0, sp, #92	; 0x5c
 801b07e:	f001 fe51 	bl	801cd24 <__hexnan>
 801b082:	2805      	cmp	r0, #5
 801b084:	d126      	bne.n	801b0d4 <_strtod_l+0x384>
 801b086:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b088:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801b08c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801b090:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801b094:	e6a0      	b.n	801add8 <_strtod_l+0x88>
 801b096:	210a      	movs	r1, #10
 801b098:	fb01 2e0e 	mla	lr, r1, lr, r2
 801b09c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801b0a0:	e7b9      	b.n	801b016 <_strtod_l+0x2c6>
 801b0a2:	2a6e      	cmp	r2, #110	; 0x6e
 801b0a4:	e7db      	b.n	801b05e <_strtod_l+0x30e>
 801b0a6:	4990      	ldr	r1, [pc, #576]	; (801b2e8 <_strtod_l+0x598>)
 801b0a8:	a817      	add	r0, sp, #92	; 0x5c
 801b0aa:	f001 fe27 	bl	801ccfc <__match>
 801b0ae:	2800      	cmp	r0, #0
 801b0b0:	f43f aeb0 	beq.w	801ae14 <_strtod_l+0xc4>
 801b0b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b0b6:	498d      	ldr	r1, [pc, #564]	; (801b2ec <_strtod_l+0x59c>)
 801b0b8:	3b01      	subs	r3, #1
 801b0ba:	a817      	add	r0, sp, #92	; 0x5c
 801b0bc:	9317      	str	r3, [sp, #92]	; 0x5c
 801b0be:	f001 fe1d 	bl	801ccfc <__match>
 801b0c2:	b910      	cbnz	r0, 801b0ca <_strtod_l+0x37a>
 801b0c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b0c6:	3301      	adds	r3, #1
 801b0c8:	9317      	str	r3, [sp, #92]	; 0x5c
 801b0ca:	f8df b230 	ldr.w	fp, [pc, #560]	; 801b2fc <_strtod_l+0x5ac>
 801b0ce:	f04f 0a00 	mov.w	sl, #0
 801b0d2:	e681      	b.n	801add8 <_strtod_l+0x88>
 801b0d4:	4886      	ldr	r0, [pc, #536]	; (801b2f0 <_strtod_l+0x5a0>)
 801b0d6:	f002 fe03 	bl	801dce0 <nan>
 801b0da:	ec5b ab10 	vmov	sl, fp, d0
 801b0de:	e67b      	b.n	801add8 <_strtod_l+0x88>
 801b0e0:	9b05      	ldr	r3, [sp, #20]
 801b0e2:	9807      	ldr	r0, [sp, #28]
 801b0e4:	1af3      	subs	r3, r6, r3
 801b0e6:	2f00      	cmp	r7, #0
 801b0e8:	bf08      	it	eq
 801b0ea:	462f      	moveq	r7, r5
 801b0ec:	2d10      	cmp	r5, #16
 801b0ee:	9306      	str	r3, [sp, #24]
 801b0f0:	46a8      	mov	r8, r5
 801b0f2:	bfa8      	it	ge
 801b0f4:	f04f 0810 	movge.w	r8, #16
 801b0f8:	f7fe f994 	bl	8019424 <__aeabi_ui2d>
 801b0fc:	2d09      	cmp	r5, #9
 801b0fe:	4682      	mov	sl, r0
 801b100:	468b      	mov	fp, r1
 801b102:	dd13      	ble.n	801b12c <_strtod_l+0x3dc>
 801b104:	4b7b      	ldr	r3, [pc, #492]	; (801b2f4 <_strtod_l+0x5a4>)
 801b106:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b10a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801b10e:	f7fe fa03 	bl	8019518 <__aeabi_dmul>
 801b112:	4682      	mov	sl, r0
 801b114:	4648      	mov	r0, r9
 801b116:	468b      	mov	fp, r1
 801b118:	f7fe f984 	bl	8019424 <__aeabi_ui2d>
 801b11c:	4602      	mov	r2, r0
 801b11e:	460b      	mov	r3, r1
 801b120:	4650      	mov	r0, sl
 801b122:	4659      	mov	r1, fp
 801b124:	f7fe f842 	bl	80191ac <__adddf3>
 801b128:	4682      	mov	sl, r0
 801b12a:	468b      	mov	fp, r1
 801b12c:	2d0f      	cmp	r5, #15
 801b12e:	dc38      	bgt.n	801b1a2 <_strtod_l+0x452>
 801b130:	9b06      	ldr	r3, [sp, #24]
 801b132:	2b00      	cmp	r3, #0
 801b134:	f43f ae50 	beq.w	801add8 <_strtod_l+0x88>
 801b138:	dd24      	ble.n	801b184 <_strtod_l+0x434>
 801b13a:	2b16      	cmp	r3, #22
 801b13c:	dc0b      	bgt.n	801b156 <_strtod_l+0x406>
 801b13e:	496d      	ldr	r1, [pc, #436]	; (801b2f4 <_strtod_l+0x5a4>)
 801b140:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801b144:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b148:	4652      	mov	r2, sl
 801b14a:	465b      	mov	r3, fp
 801b14c:	f7fe f9e4 	bl	8019518 <__aeabi_dmul>
 801b150:	4682      	mov	sl, r0
 801b152:	468b      	mov	fp, r1
 801b154:	e640      	b.n	801add8 <_strtod_l+0x88>
 801b156:	9a06      	ldr	r2, [sp, #24]
 801b158:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801b15c:	4293      	cmp	r3, r2
 801b15e:	db20      	blt.n	801b1a2 <_strtod_l+0x452>
 801b160:	4c64      	ldr	r4, [pc, #400]	; (801b2f4 <_strtod_l+0x5a4>)
 801b162:	f1c5 050f 	rsb	r5, r5, #15
 801b166:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801b16a:	4652      	mov	r2, sl
 801b16c:	465b      	mov	r3, fp
 801b16e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b172:	f7fe f9d1 	bl	8019518 <__aeabi_dmul>
 801b176:	9b06      	ldr	r3, [sp, #24]
 801b178:	1b5d      	subs	r5, r3, r5
 801b17a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801b17e:	e9d4 2300 	ldrd	r2, r3, [r4]
 801b182:	e7e3      	b.n	801b14c <_strtod_l+0x3fc>
 801b184:	9b06      	ldr	r3, [sp, #24]
 801b186:	3316      	adds	r3, #22
 801b188:	db0b      	blt.n	801b1a2 <_strtod_l+0x452>
 801b18a:	9b05      	ldr	r3, [sp, #20]
 801b18c:	1b9e      	subs	r6, r3, r6
 801b18e:	4b59      	ldr	r3, [pc, #356]	; (801b2f4 <_strtod_l+0x5a4>)
 801b190:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 801b194:	e9d6 2300 	ldrd	r2, r3, [r6]
 801b198:	4650      	mov	r0, sl
 801b19a:	4659      	mov	r1, fp
 801b19c:	f7fe fae6 	bl	801976c <__aeabi_ddiv>
 801b1a0:	e7d6      	b.n	801b150 <_strtod_l+0x400>
 801b1a2:	9b06      	ldr	r3, [sp, #24]
 801b1a4:	eba5 0808 	sub.w	r8, r5, r8
 801b1a8:	4498      	add	r8, r3
 801b1aa:	f1b8 0f00 	cmp.w	r8, #0
 801b1ae:	dd74      	ble.n	801b29a <_strtod_l+0x54a>
 801b1b0:	f018 030f 	ands.w	r3, r8, #15
 801b1b4:	d00a      	beq.n	801b1cc <_strtod_l+0x47c>
 801b1b6:	494f      	ldr	r1, [pc, #316]	; (801b2f4 <_strtod_l+0x5a4>)
 801b1b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801b1bc:	4652      	mov	r2, sl
 801b1be:	465b      	mov	r3, fp
 801b1c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b1c4:	f7fe f9a8 	bl	8019518 <__aeabi_dmul>
 801b1c8:	4682      	mov	sl, r0
 801b1ca:	468b      	mov	fp, r1
 801b1cc:	f038 080f 	bics.w	r8, r8, #15
 801b1d0:	d04f      	beq.n	801b272 <_strtod_l+0x522>
 801b1d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801b1d6:	dd22      	ble.n	801b21e <_strtod_l+0x4ce>
 801b1d8:	2500      	movs	r5, #0
 801b1da:	462e      	mov	r6, r5
 801b1dc:	9507      	str	r5, [sp, #28]
 801b1de:	9505      	str	r5, [sp, #20]
 801b1e0:	2322      	movs	r3, #34	; 0x22
 801b1e2:	f8df b118 	ldr.w	fp, [pc, #280]	; 801b2fc <_strtod_l+0x5ac>
 801b1e6:	6023      	str	r3, [r4, #0]
 801b1e8:	f04f 0a00 	mov.w	sl, #0
 801b1ec:	9b07      	ldr	r3, [sp, #28]
 801b1ee:	2b00      	cmp	r3, #0
 801b1f0:	f43f adf2 	beq.w	801add8 <_strtod_l+0x88>
 801b1f4:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b1f6:	4620      	mov	r0, r4
 801b1f8:	f001 fe9c 	bl	801cf34 <_Bfree>
 801b1fc:	9905      	ldr	r1, [sp, #20]
 801b1fe:	4620      	mov	r0, r4
 801b200:	f001 fe98 	bl	801cf34 <_Bfree>
 801b204:	4631      	mov	r1, r6
 801b206:	4620      	mov	r0, r4
 801b208:	f001 fe94 	bl	801cf34 <_Bfree>
 801b20c:	9907      	ldr	r1, [sp, #28]
 801b20e:	4620      	mov	r0, r4
 801b210:	f001 fe90 	bl	801cf34 <_Bfree>
 801b214:	4629      	mov	r1, r5
 801b216:	4620      	mov	r0, r4
 801b218:	f001 fe8c 	bl	801cf34 <_Bfree>
 801b21c:	e5dc      	b.n	801add8 <_strtod_l+0x88>
 801b21e:	4b36      	ldr	r3, [pc, #216]	; (801b2f8 <_strtod_l+0x5a8>)
 801b220:	9304      	str	r3, [sp, #16]
 801b222:	2300      	movs	r3, #0
 801b224:	ea4f 1828 	mov.w	r8, r8, asr #4
 801b228:	4650      	mov	r0, sl
 801b22a:	4659      	mov	r1, fp
 801b22c:	4699      	mov	r9, r3
 801b22e:	f1b8 0f01 	cmp.w	r8, #1
 801b232:	dc21      	bgt.n	801b278 <_strtod_l+0x528>
 801b234:	b10b      	cbz	r3, 801b23a <_strtod_l+0x4ea>
 801b236:	4682      	mov	sl, r0
 801b238:	468b      	mov	fp, r1
 801b23a:	4b2f      	ldr	r3, [pc, #188]	; (801b2f8 <_strtod_l+0x5a8>)
 801b23c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801b240:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801b244:	4652      	mov	r2, sl
 801b246:	465b      	mov	r3, fp
 801b248:	e9d9 0100 	ldrd	r0, r1, [r9]
 801b24c:	f7fe f964 	bl	8019518 <__aeabi_dmul>
 801b250:	4b2a      	ldr	r3, [pc, #168]	; (801b2fc <_strtod_l+0x5ac>)
 801b252:	460a      	mov	r2, r1
 801b254:	400b      	ands	r3, r1
 801b256:	492a      	ldr	r1, [pc, #168]	; (801b300 <_strtod_l+0x5b0>)
 801b258:	428b      	cmp	r3, r1
 801b25a:	4682      	mov	sl, r0
 801b25c:	d8bc      	bhi.n	801b1d8 <_strtod_l+0x488>
 801b25e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801b262:	428b      	cmp	r3, r1
 801b264:	bf86      	itte	hi
 801b266:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 801b304 <_strtod_l+0x5b4>
 801b26a:	f04f 3aff 	movhi.w	sl, #4294967295
 801b26e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801b272:	2300      	movs	r3, #0
 801b274:	9304      	str	r3, [sp, #16]
 801b276:	e084      	b.n	801b382 <_strtod_l+0x632>
 801b278:	f018 0f01 	tst.w	r8, #1
 801b27c:	d005      	beq.n	801b28a <_strtod_l+0x53a>
 801b27e:	9b04      	ldr	r3, [sp, #16]
 801b280:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b284:	f7fe f948 	bl	8019518 <__aeabi_dmul>
 801b288:	2301      	movs	r3, #1
 801b28a:	9a04      	ldr	r2, [sp, #16]
 801b28c:	3208      	adds	r2, #8
 801b28e:	f109 0901 	add.w	r9, r9, #1
 801b292:	ea4f 0868 	mov.w	r8, r8, asr #1
 801b296:	9204      	str	r2, [sp, #16]
 801b298:	e7c9      	b.n	801b22e <_strtod_l+0x4de>
 801b29a:	d0ea      	beq.n	801b272 <_strtod_l+0x522>
 801b29c:	f1c8 0800 	rsb	r8, r8, #0
 801b2a0:	f018 020f 	ands.w	r2, r8, #15
 801b2a4:	d00a      	beq.n	801b2bc <_strtod_l+0x56c>
 801b2a6:	4b13      	ldr	r3, [pc, #76]	; (801b2f4 <_strtod_l+0x5a4>)
 801b2a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801b2ac:	4650      	mov	r0, sl
 801b2ae:	4659      	mov	r1, fp
 801b2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2b4:	f7fe fa5a 	bl	801976c <__aeabi_ddiv>
 801b2b8:	4682      	mov	sl, r0
 801b2ba:	468b      	mov	fp, r1
 801b2bc:	ea5f 1828 	movs.w	r8, r8, asr #4
 801b2c0:	d0d7      	beq.n	801b272 <_strtod_l+0x522>
 801b2c2:	f1b8 0f1f 	cmp.w	r8, #31
 801b2c6:	dd1f      	ble.n	801b308 <_strtod_l+0x5b8>
 801b2c8:	2500      	movs	r5, #0
 801b2ca:	462e      	mov	r6, r5
 801b2cc:	9507      	str	r5, [sp, #28]
 801b2ce:	9505      	str	r5, [sp, #20]
 801b2d0:	2322      	movs	r3, #34	; 0x22
 801b2d2:	f04f 0a00 	mov.w	sl, #0
 801b2d6:	f04f 0b00 	mov.w	fp, #0
 801b2da:	6023      	str	r3, [r4, #0]
 801b2dc:	e786      	b.n	801b1ec <_strtod_l+0x49c>
 801b2de:	bf00      	nop
 801b2e0:	080528e1 	.word	0x080528e1
 801b2e4:	08052924 	.word	0x08052924
 801b2e8:	080528d9 	.word	0x080528d9
 801b2ec:	08052a64 	.word	0x08052a64
 801b2f0:	08052d10 	.word	0x08052d10
 801b2f4:	08052bf0 	.word	0x08052bf0
 801b2f8:	08052bc8 	.word	0x08052bc8
 801b2fc:	7ff00000 	.word	0x7ff00000
 801b300:	7ca00000 	.word	0x7ca00000
 801b304:	7fefffff 	.word	0x7fefffff
 801b308:	f018 0310 	ands.w	r3, r8, #16
 801b30c:	bf18      	it	ne
 801b30e:	236a      	movne	r3, #106	; 0x6a
 801b310:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 801b6c0 <_strtod_l+0x970>
 801b314:	9304      	str	r3, [sp, #16]
 801b316:	4650      	mov	r0, sl
 801b318:	4659      	mov	r1, fp
 801b31a:	2300      	movs	r3, #0
 801b31c:	f018 0f01 	tst.w	r8, #1
 801b320:	d004      	beq.n	801b32c <_strtod_l+0x5dc>
 801b322:	e9d9 2300 	ldrd	r2, r3, [r9]
 801b326:	f7fe f8f7 	bl	8019518 <__aeabi_dmul>
 801b32a:	2301      	movs	r3, #1
 801b32c:	ea5f 0868 	movs.w	r8, r8, asr #1
 801b330:	f109 0908 	add.w	r9, r9, #8
 801b334:	d1f2      	bne.n	801b31c <_strtod_l+0x5cc>
 801b336:	b10b      	cbz	r3, 801b33c <_strtod_l+0x5ec>
 801b338:	4682      	mov	sl, r0
 801b33a:	468b      	mov	fp, r1
 801b33c:	9b04      	ldr	r3, [sp, #16]
 801b33e:	b1c3      	cbz	r3, 801b372 <_strtod_l+0x622>
 801b340:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801b344:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801b348:	2b00      	cmp	r3, #0
 801b34a:	4659      	mov	r1, fp
 801b34c:	dd11      	ble.n	801b372 <_strtod_l+0x622>
 801b34e:	2b1f      	cmp	r3, #31
 801b350:	f340 8124 	ble.w	801b59c <_strtod_l+0x84c>
 801b354:	2b34      	cmp	r3, #52	; 0x34
 801b356:	bfde      	ittt	le
 801b358:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801b35c:	f04f 33ff 	movle.w	r3, #4294967295
 801b360:	fa03 f202 	lslle.w	r2, r3, r2
 801b364:	f04f 0a00 	mov.w	sl, #0
 801b368:	bfcc      	ite	gt
 801b36a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801b36e:	ea02 0b01 	andle.w	fp, r2, r1
 801b372:	2200      	movs	r2, #0
 801b374:	2300      	movs	r3, #0
 801b376:	4650      	mov	r0, sl
 801b378:	4659      	mov	r1, fp
 801b37a:	f7fe fb35 	bl	80199e8 <__aeabi_dcmpeq>
 801b37e:	2800      	cmp	r0, #0
 801b380:	d1a2      	bne.n	801b2c8 <_strtod_l+0x578>
 801b382:	9b07      	ldr	r3, [sp, #28]
 801b384:	9300      	str	r3, [sp, #0]
 801b386:	9908      	ldr	r1, [sp, #32]
 801b388:	462b      	mov	r3, r5
 801b38a:	463a      	mov	r2, r7
 801b38c:	4620      	mov	r0, r4
 801b38e:	f001 fe39 	bl	801d004 <__s2b>
 801b392:	9007      	str	r0, [sp, #28]
 801b394:	2800      	cmp	r0, #0
 801b396:	f43f af1f 	beq.w	801b1d8 <_strtod_l+0x488>
 801b39a:	9b05      	ldr	r3, [sp, #20]
 801b39c:	1b9e      	subs	r6, r3, r6
 801b39e:	9b06      	ldr	r3, [sp, #24]
 801b3a0:	2b00      	cmp	r3, #0
 801b3a2:	bfb4      	ite	lt
 801b3a4:	4633      	movlt	r3, r6
 801b3a6:	2300      	movge	r3, #0
 801b3a8:	930c      	str	r3, [sp, #48]	; 0x30
 801b3aa:	9b06      	ldr	r3, [sp, #24]
 801b3ac:	2500      	movs	r5, #0
 801b3ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801b3b2:	9312      	str	r3, [sp, #72]	; 0x48
 801b3b4:	462e      	mov	r6, r5
 801b3b6:	9b07      	ldr	r3, [sp, #28]
 801b3b8:	4620      	mov	r0, r4
 801b3ba:	6859      	ldr	r1, [r3, #4]
 801b3bc:	f001 fd7a 	bl	801ceb4 <_Balloc>
 801b3c0:	9005      	str	r0, [sp, #20]
 801b3c2:	2800      	cmp	r0, #0
 801b3c4:	f43f af0c 	beq.w	801b1e0 <_strtod_l+0x490>
 801b3c8:	9b07      	ldr	r3, [sp, #28]
 801b3ca:	691a      	ldr	r2, [r3, #16]
 801b3cc:	3202      	adds	r2, #2
 801b3ce:	f103 010c 	add.w	r1, r3, #12
 801b3d2:	0092      	lsls	r2, r2, #2
 801b3d4:	300c      	adds	r0, #12
 801b3d6:	f001 fd5f 	bl	801ce98 <memcpy>
 801b3da:	ec4b ab10 	vmov	d0, sl, fp
 801b3de:	aa1a      	add	r2, sp, #104	; 0x68
 801b3e0:	a919      	add	r1, sp, #100	; 0x64
 801b3e2:	4620      	mov	r0, r4
 801b3e4:	f002 f954 	bl	801d690 <__d2b>
 801b3e8:	ec4b ab18 	vmov	d8, sl, fp
 801b3ec:	9018      	str	r0, [sp, #96]	; 0x60
 801b3ee:	2800      	cmp	r0, #0
 801b3f0:	f43f aef6 	beq.w	801b1e0 <_strtod_l+0x490>
 801b3f4:	2101      	movs	r1, #1
 801b3f6:	4620      	mov	r0, r4
 801b3f8:	f001 fe9e 	bl	801d138 <__i2b>
 801b3fc:	4606      	mov	r6, r0
 801b3fe:	2800      	cmp	r0, #0
 801b400:	f43f aeee 	beq.w	801b1e0 <_strtod_l+0x490>
 801b404:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801b406:	9904      	ldr	r1, [sp, #16]
 801b408:	2b00      	cmp	r3, #0
 801b40a:	bfab      	itete	ge
 801b40c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 801b40e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 801b410:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801b412:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 801b416:	bfac      	ite	ge
 801b418:	eb03 0902 	addge.w	r9, r3, r2
 801b41c:	1ad7      	sublt	r7, r2, r3
 801b41e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801b420:	eba3 0801 	sub.w	r8, r3, r1
 801b424:	4490      	add	r8, r2
 801b426:	4ba1      	ldr	r3, [pc, #644]	; (801b6ac <_strtod_l+0x95c>)
 801b428:	f108 38ff 	add.w	r8, r8, #4294967295
 801b42c:	4598      	cmp	r8, r3
 801b42e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801b432:	f280 80c7 	bge.w	801b5c4 <_strtod_l+0x874>
 801b436:	eba3 0308 	sub.w	r3, r3, r8
 801b43a:	2b1f      	cmp	r3, #31
 801b43c:	eba2 0203 	sub.w	r2, r2, r3
 801b440:	f04f 0101 	mov.w	r1, #1
 801b444:	f300 80b1 	bgt.w	801b5aa <_strtod_l+0x85a>
 801b448:	fa01 f303 	lsl.w	r3, r1, r3
 801b44c:	930d      	str	r3, [sp, #52]	; 0x34
 801b44e:	2300      	movs	r3, #0
 801b450:	9308      	str	r3, [sp, #32]
 801b452:	eb09 0802 	add.w	r8, r9, r2
 801b456:	9b04      	ldr	r3, [sp, #16]
 801b458:	45c1      	cmp	r9, r8
 801b45a:	4417      	add	r7, r2
 801b45c:	441f      	add	r7, r3
 801b45e:	464b      	mov	r3, r9
 801b460:	bfa8      	it	ge
 801b462:	4643      	movge	r3, r8
 801b464:	42bb      	cmp	r3, r7
 801b466:	bfa8      	it	ge
 801b468:	463b      	movge	r3, r7
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	bfc2      	ittt	gt
 801b46e:	eba8 0803 	subgt.w	r8, r8, r3
 801b472:	1aff      	subgt	r7, r7, r3
 801b474:	eba9 0903 	subgt.w	r9, r9, r3
 801b478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b47a:	2b00      	cmp	r3, #0
 801b47c:	dd17      	ble.n	801b4ae <_strtod_l+0x75e>
 801b47e:	4631      	mov	r1, r6
 801b480:	461a      	mov	r2, r3
 801b482:	4620      	mov	r0, r4
 801b484:	f001 ff18 	bl	801d2b8 <__pow5mult>
 801b488:	4606      	mov	r6, r0
 801b48a:	2800      	cmp	r0, #0
 801b48c:	f43f aea8 	beq.w	801b1e0 <_strtod_l+0x490>
 801b490:	4601      	mov	r1, r0
 801b492:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801b494:	4620      	mov	r0, r4
 801b496:	f001 fe65 	bl	801d164 <__multiply>
 801b49a:	900b      	str	r0, [sp, #44]	; 0x2c
 801b49c:	2800      	cmp	r0, #0
 801b49e:	f43f ae9f 	beq.w	801b1e0 <_strtod_l+0x490>
 801b4a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b4a4:	4620      	mov	r0, r4
 801b4a6:	f001 fd45 	bl	801cf34 <_Bfree>
 801b4aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b4ac:	9318      	str	r3, [sp, #96]	; 0x60
 801b4ae:	f1b8 0f00 	cmp.w	r8, #0
 801b4b2:	f300 808c 	bgt.w	801b5ce <_strtod_l+0x87e>
 801b4b6:	9b06      	ldr	r3, [sp, #24]
 801b4b8:	2b00      	cmp	r3, #0
 801b4ba:	dd08      	ble.n	801b4ce <_strtod_l+0x77e>
 801b4bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801b4be:	9905      	ldr	r1, [sp, #20]
 801b4c0:	4620      	mov	r0, r4
 801b4c2:	f001 fef9 	bl	801d2b8 <__pow5mult>
 801b4c6:	9005      	str	r0, [sp, #20]
 801b4c8:	2800      	cmp	r0, #0
 801b4ca:	f43f ae89 	beq.w	801b1e0 <_strtod_l+0x490>
 801b4ce:	2f00      	cmp	r7, #0
 801b4d0:	dd08      	ble.n	801b4e4 <_strtod_l+0x794>
 801b4d2:	9905      	ldr	r1, [sp, #20]
 801b4d4:	463a      	mov	r2, r7
 801b4d6:	4620      	mov	r0, r4
 801b4d8:	f001 ff48 	bl	801d36c <__lshift>
 801b4dc:	9005      	str	r0, [sp, #20]
 801b4de:	2800      	cmp	r0, #0
 801b4e0:	f43f ae7e 	beq.w	801b1e0 <_strtod_l+0x490>
 801b4e4:	f1b9 0f00 	cmp.w	r9, #0
 801b4e8:	dd08      	ble.n	801b4fc <_strtod_l+0x7ac>
 801b4ea:	4631      	mov	r1, r6
 801b4ec:	464a      	mov	r2, r9
 801b4ee:	4620      	mov	r0, r4
 801b4f0:	f001 ff3c 	bl	801d36c <__lshift>
 801b4f4:	4606      	mov	r6, r0
 801b4f6:	2800      	cmp	r0, #0
 801b4f8:	f43f ae72 	beq.w	801b1e0 <_strtod_l+0x490>
 801b4fc:	9a05      	ldr	r2, [sp, #20]
 801b4fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b500:	4620      	mov	r0, r4
 801b502:	f001 ffbf 	bl	801d484 <__mdiff>
 801b506:	4605      	mov	r5, r0
 801b508:	2800      	cmp	r0, #0
 801b50a:	f43f ae69 	beq.w	801b1e0 <_strtod_l+0x490>
 801b50e:	68c3      	ldr	r3, [r0, #12]
 801b510:	930b      	str	r3, [sp, #44]	; 0x2c
 801b512:	2300      	movs	r3, #0
 801b514:	60c3      	str	r3, [r0, #12]
 801b516:	4631      	mov	r1, r6
 801b518:	f001 ff98 	bl	801d44c <__mcmp>
 801b51c:	2800      	cmp	r0, #0
 801b51e:	da60      	bge.n	801b5e2 <_strtod_l+0x892>
 801b520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b522:	ea53 030a 	orrs.w	r3, r3, sl
 801b526:	f040 8082 	bne.w	801b62e <_strtod_l+0x8de>
 801b52a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b52e:	2b00      	cmp	r3, #0
 801b530:	d17d      	bne.n	801b62e <_strtod_l+0x8de>
 801b532:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b536:	0d1b      	lsrs	r3, r3, #20
 801b538:	051b      	lsls	r3, r3, #20
 801b53a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801b53e:	d976      	bls.n	801b62e <_strtod_l+0x8de>
 801b540:	696b      	ldr	r3, [r5, #20]
 801b542:	b913      	cbnz	r3, 801b54a <_strtod_l+0x7fa>
 801b544:	692b      	ldr	r3, [r5, #16]
 801b546:	2b01      	cmp	r3, #1
 801b548:	dd71      	ble.n	801b62e <_strtod_l+0x8de>
 801b54a:	4629      	mov	r1, r5
 801b54c:	2201      	movs	r2, #1
 801b54e:	4620      	mov	r0, r4
 801b550:	f001 ff0c 	bl	801d36c <__lshift>
 801b554:	4631      	mov	r1, r6
 801b556:	4605      	mov	r5, r0
 801b558:	f001 ff78 	bl	801d44c <__mcmp>
 801b55c:	2800      	cmp	r0, #0
 801b55e:	dd66      	ble.n	801b62e <_strtod_l+0x8de>
 801b560:	9904      	ldr	r1, [sp, #16]
 801b562:	4a53      	ldr	r2, [pc, #332]	; (801b6b0 <_strtod_l+0x960>)
 801b564:	465b      	mov	r3, fp
 801b566:	2900      	cmp	r1, #0
 801b568:	f000 8081 	beq.w	801b66e <_strtod_l+0x91e>
 801b56c:	ea02 010b 	and.w	r1, r2, fp
 801b570:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801b574:	dc7b      	bgt.n	801b66e <_strtod_l+0x91e>
 801b576:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801b57a:	f77f aea9 	ble.w	801b2d0 <_strtod_l+0x580>
 801b57e:	4b4d      	ldr	r3, [pc, #308]	; (801b6b4 <_strtod_l+0x964>)
 801b580:	4650      	mov	r0, sl
 801b582:	4659      	mov	r1, fp
 801b584:	2200      	movs	r2, #0
 801b586:	f7fd ffc7 	bl	8019518 <__aeabi_dmul>
 801b58a:	460b      	mov	r3, r1
 801b58c:	4303      	orrs	r3, r0
 801b58e:	bf08      	it	eq
 801b590:	2322      	moveq	r3, #34	; 0x22
 801b592:	4682      	mov	sl, r0
 801b594:	468b      	mov	fp, r1
 801b596:	bf08      	it	eq
 801b598:	6023      	streq	r3, [r4, #0]
 801b59a:	e62b      	b.n	801b1f4 <_strtod_l+0x4a4>
 801b59c:	f04f 32ff 	mov.w	r2, #4294967295
 801b5a0:	fa02 f303 	lsl.w	r3, r2, r3
 801b5a4:	ea03 0a0a 	and.w	sl, r3, sl
 801b5a8:	e6e3      	b.n	801b372 <_strtod_l+0x622>
 801b5aa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801b5ae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801b5b2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801b5b6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801b5ba:	fa01 f308 	lsl.w	r3, r1, r8
 801b5be:	9308      	str	r3, [sp, #32]
 801b5c0:	910d      	str	r1, [sp, #52]	; 0x34
 801b5c2:	e746      	b.n	801b452 <_strtod_l+0x702>
 801b5c4:	2300      	movs	r3, #0
 801b5c6:	9308      	str	r3, [sp, #32]
 801b5c8:	2301      	movs	r3, #1
 801b5ca:	930d      	str	r3, [sp, #52]	; 0x34
 801b5cc:	e741      	b.n	801b452 <_strtod_l+0x702>
 801b5ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b5d0:	4642      	mov	r2, r8
 801b5d2:	4620      	mov	r0, r4
 801b5d4:	f001 feca 	bl	801d36c <__lshift>
 801b5d8:	9018      	str	r0, [sp, #96]	; 0x60
 801b5da:	2800      	cmp	r0, #0
 801b5dc:	f47f af6b 	bne.w	801b4b6 <_strtod_l+0x766>
 801b5e0:	e5fe      	b.n	801b1e0 <_strtod_l+0x490>
 801b5e2:	465f      	mov	r7, fp
 801b5e4:	d16e      	bne.n	801b6c4 <_strtod_l+0x974>
 801b5e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b5e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b5ec:	b342      	cbz	r2, 801b640 <_strtod_l+0x8f0>
 801b5ee:	4a32      	ldr	r2, [pc, #200]	; (801b6b8 <_strtod_l+0x968>)
 801b5f0:	4293      	cmp	r3, r2
 801b5f2:	d128      	bne.n	801b646 <_strtod_l+0x8f6>
 801b5f4:	9b04      	ldr	r3, [sp, #16]
 801b5f6:	4651      	mov	r1, sl
 801b5f8:	b1eb      	cbz	r3, 801b636 <_strtod_l+0x8e6>
 801b5fa:	4b2d      	ldr	r3, [pc, #180]	; (801b6b0 <_strtod_l+0x960>)
 801b5fc:	403b      	ands	r3, r7
 801b5fe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b602:	f04f 32ff 	mov.w	r2, #4294967295
 801b606:	d819      	bhi.n	801b63c <_strtod_l+0x8ec>
 801b608:	0d1b      	lsrs	r3, r3, #20
 801b60a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b60e:	fa02 f303 	lsl.w	r3, r2, r3
 801b612:	4299      	cmp	r1, r3
 801b614:	d117      	bne.n	801b646 <_strtod_l+0x8f6>
 801b616:	4b29      	ldr	r3, [pc, #164]	; (801b6bc <_strtod_l+0x96c>)
 801b618:	429f      	cmp	r7, r3
 801b61a:	d102      	bne.n	801b622 <_strtod_l+0x8d2>
 801b61c:	3101      	adds	r1, #1
 801b61e:	f43f addf 	beq.w	801b1e0 <_strtod_l+0x490>
 801b622:	4b23      	ldr	r3, [pc, #140]	; (801b6b0 <_strtod_l+0x960>)
 801b624:	403b      	ands	r3, r7
 801b626:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801b62a:	f04f 0a00 	mov.w	sl, #0
 801b62e:	9b04      	ldr	r3, [sp, #16]
 801b630:	2b00      	cmp	r3, #0
 801b632:	d1a4      	bne.n	801b57e <_strtod_l+0x82e>
 801b634:	e5de      	b.n	801b1f4 <_strtod_l+0x4a4>
 801b636:	f04f 33ff 	mov.w	r3, #4294967295
 801b63a:	e7ea      	b.n	801b612 <_strtod_l+0x8c2>
 801b63c:	4613      	mov	r3, r2
 801b63e:	e7e8      	b.n	801b612 <_strtod_l+0x8c2>
 801b640:	ea53 030a 	orrs.w	r3, r3, sl
 801b644:	d08c      	beq.n	801b560 <_strtod_l+0x810>
 801b646:	9b08      	ldr	r3, [sp, #32]
 801b648:	b1db      	cbz	r3, 801b682 <_strtod_l+0x932>
 801b64a:	423b      	tst	r3, r7
 801b64c:	d0ef      	beq.n	801b62e <_strtod_l+0x8de>
 801b64e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b650:	9a04      	ldr	r2, [sp, #16]
 801b652:	4650      	mov	r0, sl
 801b654:	4659      	mov	r1, fp
 801b656:	b1c3      	cbz	r3, 801b68a <_strtod_l+0x93a>
 801b658:	f7ff fb5e 	bl	801ad18 <sulp>
 801b65c:	4602      	mov	r2, r0
 801b65e:	460b      	mov	r3, r1
 801b660:	ec51 0b18 	vmov	r0, r1, d8
 801b664:	f7fd fda2 	bl	80191ac <__adddf3>
 801b668:	4682      	mov	sl, r0
 801b66a:	468b      	mov	fp, r1
 801b66c:	e7df      	b.n	801b62e <_strtod_l+0x8de>
 801b66e:	4013      	ands	r3, r2
 801b670:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801b674:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801b678:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801b67c:	f04f 3aff 	mov.w	sl, #4294967295
 801b680:	e7d5      	b.n	801b62e <_strtod_l+0x8de>
 801b682:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b684:	ea13 0f0a 	tst.w	r3, sl
 801b688:	e7e0      	b.n	801b64c <_strtod_l+0x8fc>
 801b68a:	f7ff fb45 	bl	801ad18 <sulp>
 801b68e:	4602      	mov	r2, r0
 801b690:	460b      	mov	r3, r1
 801b692:	ec51 0b18 	vmov	r0, r1, d8
 801b696:	f7fd fd87 	bl	80191a8 <__aeabi_dsub>
 801b69a:	2200      	movs	r2, #0
 801b69c:	2300      	movs	r3, #0
 801b69e:	4682      	mov	sl, r0
 801b6a0:	468b      	mov	fp, r1
 801b6a2:	f7fe f9a1 	bl	80199e8 <__aeabi_dcmpeq>
 801b6a6:	2800      	cmp	r0, #0
 801b6a8:	d0c1      	beq.n	801b62e <_strtod_l+0x8de>
 801b6aa:	e611      	b.n	801b2d0 <_strtod_l+0x580>
 801b6ac:	fffffc02 	.word	0xfffffc02
 801b6b0:	7ff00000 	.word	0x7ff00000
 801b6b4:	39500000 	.word	0x39500000
 801b6b8:	000fffff 	.word	0x000fffff
 801b6bc:	7fefffff 	.word	0x7fefffff
 801b6c0:	08052938 	.word	0x08052938
 801b6c4:	4631      	mov	r1, r6
 801b6c6:	4628      	mov	r0, r5
 801b6c8:	f002 f83e 	bl	801d748 <__ratio>
 801b6cc:	ec59 8b10 	vmov	r8, r9, d0
 801b6d0:	ee10 0a10 	vmov	r0, s0
 801b6d4:	2200      	movs	r2, #0
 801b6d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801b6da:	4649      	mov	r1, r9
 801b6dc:	f7fe f998 	bl	8019a10 <__aeabi_dcmple>
 801b6e0:	2800      	cmp	r0, #0
 801b6e2:	d07a      	beq.n	801b7da <_strtod_l+0xa8a>
 801b6e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b6e6:	2b00      	cmp	r3, #0
 801b6e8:	d04a      	beq.n	801b780 <_strtod_l+0xa30>
 801b6ea:	4b95      	ldr	r3, [pc, #596]	; (801b940 <_strtod_l+0xbf0>)
 801b6ec:	2200      	movs	r2, #0
 801b6ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801b6f2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801b940 <_strtod_l+0xbf0>
 801b6f6:	f04f 0800 	mov.w	r8, #0
 801b6fa:	4b92      	ldr	r3, [pc, #584]	; (801b944 <_strtod_l+0xbf4>)
 801b6fc:	403b      	ands	r3, r7
 801b6fe:	930d      	str	r3, [sp, #52]	; 0x34
 801b700:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b702:	4b91      	ldr	r3, [pc, #580]	; (801b948 <_strtod_l+0xbf8>)
 801b704:	429a      	cmp	r2, r3
 801b706:	f040 80b0 	bne.w	801b86a <_strtod_l+0xb1a>
 801b70a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b70e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801b712:	ec4b ab10 	vmov	d0, sl, fp
 801b716:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801b71a:	f001 ff3d 	bl	801d598 <__ulp>
 801b71e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b722:	ec53 2b10 	vmov	r2, r3, d0
 801b726:	f7fd fef7 	bl	8019518 <__aeabi_dmul>
 801b72a:	4652      	mov	r2, sl
 801b72c:	465b      	mov	r3, fp
 801b72e:	f7fd fd3d 	bl	80191ac <__adddf3>
 801b732:	460b      	mov	r3, r1
 801b734:	4983      	ldr	r1, [pc, #524]	; (801b944 <_strtod_l+0xbf4>)
 801b736:	4a85      	ldr	r2, [pc, #532]	; (801b94c <_strtod_l+0xbfc>)
 801b738:	4019      	ands	r1, r3
 801b73a:	4291      	cmp	r1, r2
 801b73c:	4682      	mov	sl, r0
 801b73e:	d960      	bls.n	801b802 <_strtod_l+0xab2>
 801b740:	ee18 3a90 	vmov	r3, s17
 801b744:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801b748:	4293      	cmp	r3, r2
 801b74a:	d104      	bne.n	801b756 <_strtod_l+0xa06>
 801b74c:	ee18 3a10 	vmov	r3, s16
 801b750:	3301      	adds	r3, #1
 801b752:	f43f ad45 	beq.w	801b1e0 <_strtod_l+0x490>
 801b756:	f8df b200 	ldr.w	fp, [pc, #512]	; 801b958 <_strtod_l+0xc08>
 801b75a:	f04f 3aff 	mov.w	sl, #4294967295
 801b75e:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b760:	4620      	mov	r0, r4
 801b762:	f001 fbe7 	bl	801cf34 <_Bfree>
 801b766:	9905      	ldr	r1, [sp, #20]
 801b768:	4620      	mov	r0, r4
 801b76a:	f001 fbe3 	bl	801cf34 <_Bfree>
 801b76e:	4631      	mov	r1, r6
 801b770:	4620      	mov	r0, r4
 801b772:	f001 fbdf 	bl	801cf34 <_Bfree>
 801b776:	4629      	mov	r1, r5
 801b778:	4620      	mov	r0, r4
 801b77a:	f001 fbdb 	bl	801cf34 <_Bfree>
 801b77e:	e61a      	b.n	801b3b6 <_strtod_l+0x666>
 801b780:	f1ba 0f00 	cmp.w	sl, #0
 801b784:	d11b      	bne.n	801b7be <_strtod_l+0xa6e>
 801b786:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b78a:	b9f3      	cbnz	r3, 801b7ca <_strtod_l+0xa7a>
 801b78c:	4b6c      	ldr	r3, [pc, #432]	; (801b940 <_strtod_l+0xbf0>)
 801b78e:	2200      	movs	r2, #0
 801b790:	4640      	mov	r0, r8
 801b792:	4649      	mov	r1, r9
 801b794:	f7fe f932 	bl	80199fc <__aeabi_dcmplt>
 801b798:	b9d0      	cbnz	r0, 801b7d0 <_strtod_l+0xa80>
 801b79a:	4640      	mov	r0, r8
 801b79c:	4649      	mov	r1, r9
 801b79e:	4b6c      	ldr	r3, [pc, #432]	; (801b950 <_strtod_l+0xc00>)
 801b7a0:	2200      	movs	r2, #0
 801b7a2:	f7fd feb9 	bl	8019518 <__aeabi_dmul>
 801b7a6:	4680      	mov	r8, r0
 801b7a8:	4689      	mov	r9, r1
 801b7aa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801b7ae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801b7b2:	9315      	str	r3, [sp, #84]	; 0x54
 801b7b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801b7b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801b7bc:	e79d      	b.n	801b6fa <_strtod_l+0x9aa>
 801b7be:	f1ba 0f01 	cmp.w	sl, #1
 801b7c2:	d102      	bne.n	801b7ca <_strtod_l+0xa7a>
 801b7c4:	2f00      	cmp	r7, #0
 801b7c6:	f43f ad83 	beq.w	801b2d0 <_strtod_l+0x580>
 801b7ca:	4b62      	ldr	r3, [pc, #392]	; (801b954 <_strtod_l+0xc04>)
 801b7cc:	2200      	movs	r2, #0
 801b7ce:	e78e      	b.n	801b6ee <_strtod_l+0x99e>
 801b7d0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 801b950 <_strtod_l+0xc00>
 801b7d4:	f04f 0800 	mov.w	r8, #0
 801b7d8:	e7e7      	b.n	801b7aa <_strtod_l+0xa5a>
 801b7da:	4b5d      	ldr	r3, [pc, #372]	; (801b950 <_strtod_l+0xc00>)
 801b7dc:	4640      	mov	r0, r8
 801b7de:	4649      	mov	r1, r9
 801b7e0:	2200      	movs	r2, #0
 801b7e2:	f7fd fe99 	bl	8019518 <__aeabi_dmul>
 801b7e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b7e8:	4680      	mov	r8, r0
 801b7ea:	4689      	mov	r9, r1
 801b7ec:	b933      	cbnz	r3, 801b7fc <_strtod_l+0xaac>
 801b7ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b7f2:	900e      	str	r0, [sp, #56]	; 0x38
 801b7f4:	930f      	str	r3, [sp, #60]	; 0x3c
 801b7f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801b7fa:	e7dd      	b.n	801b7b8 <_strtod_l+0xa68>
 801b7fc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 801b800:	e7f9      	b.n	801b7f6 <_strtod_l+0xaa6>
 801b802:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801b806:	9b04      	ldr	r3, [sp, #16]
 801b808:	2b00      	cmp	r3, #0
 801b80a:	d1a8      	bne.n	801b75e <_strtod_l+0xa0e>
 801b80c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b810:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b812:	0d1b      	lsrs	r3, r3, #20
 801b814:	051b      	lsls	r3, r3, #20
 801b816:	429a      	cmp	r2, r3
 801b818:	d1a1      	bne.n	801b75e <_strtod_l+0xa0e>
 801b81a:	4640      	mov	r0, r8
 801b81c:	4649      	mov	r1, r9
 801b81e:	f7fe f9c3 	bl	8019ba8 <__aeabi_d2lz>
 801b822:	f7fd fe4b 	bl	80194bc <__aeabi_l2d>
 801b826:	4602      	mov	r2, r0
 801b828:	460b      	mov	r3, r1
 801b82a:	4640      	mov	r0, r8
 801b82c:	4649      	mov	r1, r9
 801b82e:	f7fd fcbb 	bl	80191a8 <__aeabi_dsub>
 801b832:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b834:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b838:	ea43 030a 	orr.w	r3, r3, sl
 801b83c:	4313      	orrs	r3, r2
 801b83e:	4680      	mov	r8, r0
 801b840:	4689      	mov	r9, r1
 801b842:	d055      	beq.n	801b8f0 <_strtod_l+0xba0>
 801b844:	a336      	add	r3, pc, #216	; (adr r3, 801b920 <_strtod_l+0xbd0>)
 801b846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b84a:	f7fe f8d7 	bl	80199fc <__aeabi_dcmplt>
 801b84e:	2800      	cmp	r0, #0
 801b850:	f47f acd0 	bne.w	801b1f4 <_strtod_l+0x4a4>
 801b854:	a334      	add	r3, pc, #208	; (adr r3, 801b928 <_strtod_l+0xbd8>)
 801b856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b85a:	4640      	mov	r0, r8
 801b85c:	4649      	mov	r1, r9
 801b85e:	f7fe f8eb 	bl	8019a38 <__aeabi_dcmpgt>
 801b862:	2800      	cmp	r0, #0
 801b864:	f43f af7b 	beq.w	801b75e <_strtod_l+0xa0e>
 801b868:	e4c4      	b.n	801b1f4 <_strtod_l+0x4a4>
 801b86a:	9b04      	ldr	r3, [sp, #16]
 801b86c:	b333      	cbz	r3, 801b8bc <_strtod_l+0xb6c>
 801b86e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b870:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b874:	d822      	bhi.n	801b8bc <_strtod_l+0xb6c>
 801b876:	a32e      	add	r3, pc, #184	; (adr r3, 801b930 <_strtod_l+0xbe0>)
 801b878:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b87c:	4640      	mov	r0, r8
 801b87e:	4649      	mov	r1, r9
 801b880:	f7fe f8c6 	bl	8019a10 <__aeabi_dcmple>
 801b884:	b1a0      	cbz	r0, 801b8b0 <_strtod_l+0xb60>
 801b886:	4649      	mov	r1, r9
 801b888:	4640      	mov	r0, r8
 801b88a:	f7fe f91d 	bl	8019ac8 <__aeabi_d2uiz>
 801b88e:	2801      	cmp	r0, #1
 801b890:	bf38      	it	cc
 801b892:	2001      	movcc	r0, #1
 801b894:	f7fd fdc6 	bl	8019424 <__aeabi_ui2d>
 801b898:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b89a:	4680      	mov	r8, r0
 801b89c:	4689      	mov	r9, r1
 801b89e:	bb23      	cbnz	r3, 801b8ea <_strtod_l+0xb9a>
 801b8a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b8a4:	9010      	str	r0, [sp, #64]	; 0x40
 801b8a6:	9311      	str	r3, [sp, #68]	; 0x44
 801b8a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801b8ac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801b8b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b8b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b8b4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801b8b8:	1a9b      	subs	r3, r3, r2
 801b8ba:	9309      	str	r3, [sp, #36]	; 0x24
 801b8bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b8c0:	eeb0 0a48 	vmov.f32	s0, s16
 801b8c4:	eef0 0a68 	vmov.f32	s1, s17
 801b8c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801b8cc:	f001 fe64 	bl	801d598 <__ulp>
 801b8d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b8d4:	ec53 2b10 	vmov	r2, r3, d0
 801b8d8:	f7fd fe1e 	bl	8019518 <__aeabi_dmul>
 801b8dc:	ec53 2b18 	vmov	r2, r3, d8
 801b8e0:	f7fd fc64 	bl	80191ac <__adddf3>
 801b8e4:	4682      	mov	sl, r0
 801b8e6:	468b      	mov	fp, r1
 801b8e8:	e78d      	b.n	801b806 <_strtod_l+0xab6>
 801b8ea:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 801b8ee:	e7db      	b.n	801b8a8 <_strtod_l+0xb58>
 801b8f0:	a311      	add	r3, pc, #68	; (adr r3, 801b938 <_strtod_l+0xbe8>)
 801b8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8f6:	f7fe f881 	bl	80199fc <__aeabi_dcmplt>
 801b8fa:	e7b2      	b.n	801b862 <_strtod_l+0xb12>
 801b8fc:	2300      	movs	r3, #0
 801b8fe:	930a      	str	r3, [sp, #40]	; 0x28
 801b900:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801b902:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b904:	6013      	str	r3, [r2, #0]
 801b906:	f7ff ba6b 	b.w	801ade0 <_strtod_l+0x90>
 801b90a:	2a65      	cmp	r2, #101	; 0x65
 801b90c:	f43f ab5f 	beq.w	801afce <_strtod_l+0x27e>
 801b910:	2a45      	cmp	r2, #69	; 0x45
 801b912:	f43f ab5c 	beq.w	801afce <_strtod_l+0x27e>
 801b916:	2301      	movs	r3, #1
 801b918:	f7ff bb94 	b.w	801b044 <_strtod_l+0x2f4>
 801b91c:	f3af 8000 	nop.w
 801b920:	94a03595 	.word	0x94a03595
 801b924:	3fdfffff 	.word	0x3fdfffff
 801b928:	35afe535 	.word	0x35afe535
 801b92c:	3fe00000 	.word	0x3fe00000
 801b930:	ffc00000 	.word	0xffc00000
 801b934:	41dfffff 	.word	0x41dfffff
 801b938:	94a03595 	.word	0x94a03595
 801b93c:	3fcfffff 	.word	0x3fcfffff
 801b940:	3ff00000 	.word	0x3ff00000
 801b944:	7ff00000 	.word	0x7ff00000
 801b948:	7fe00000 	.word	0x7fe00000
 801b94c:	7c9fffff 	.word	0x7c9fffff
 801b950:	3fe00000 	.word	0x3fe00000
 801b954:	bff00000 	.word	0xbff00000
 801b958:	7fefffff 	.word	0x7fefffff

0801b95c <_strtod_r>:
 801b95c:	4b01      	ldr	r3, [pc, #4]	; (801b964 <_strtod_r+0x8>)
 801b95e:	f7ff b9f7 	b.w	801ad50 <_strtod_l>
 801b962:	bf00      	nop
 801b964:	200000cc 	.word	0x200000cc

0801b968 <_strtol_l.constprop.0>:
 801b968:	2b01      	cmp	r3, #1
 801b96a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b96e:	d001      	beq.n	801b974 <_strtol_l.constprop.0+0xc>
 801b970:	2b24      	cmp	r3, #36	; 0x24
 801b972:	d906      	bls.n	801b982 <_strtol_l.constprop.0+0x1a>
 801b974:	f7fe fafe 	bl	8019f74 <__errno>
 801b978:	2316      	movs	r3, #22
 801b97a:	6003      	str	r3, [r0, #0]
 801b97c:	2000      	movs	r0, #0
 801b97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b982:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801ba68 <_strtol_l.constprop.0+0x100>
 801b986:	460d      	mov	r5, r1
 801b988:	462e      	mov	r6, r5
 801b98a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b98e:	f814 700c 	ldrb.w	r7, [r4, ip]
 801b992:	f017 0708 	ands.w	r7, r7, #8
 801b996:	d1f7      	bne.n	801b988 <_strtol_l.constprop.0+0x20>
 801b998:	2c2d      	cmp	r4, #45	; 0x2d
 801b99a:	d132      	bne.n	801ba02 <_strtol_l.constprop.0+0x9a>
 801b99c:	782c      	ldrb	r4, [r5, #0]
 801b99e:	2701      	movs	r7, #1
 801b9a0:	1cb5      	adds	r5, r6, #2
 801b9a2:	2b00      	cmp	r3, #0
 801b9a4:	d05b      	beq.n	801ba5e <_strtol_l.constprop.0+0xf6>
 801b9a6:	2b10      	cmp	r3, #16
 801b9a8:	d109      	bne.n	801b9be <_strtol_l.constprop.0+0x56>
 801b9aa:	2c30      	cmp	r4, #48	; 0x30
 801b9ac:	d107      	bne.n	801b9be <_strtol_l.constprop.0+0x56>
 801b9ae:	782c      	ldrb	r4, [r5, #0]
 801b9b0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801b9b4:	2c58      	cmp	r4, #88	; 0x58
 801b9b6:	d14d      	bne.n	801ba54 <_strtol_l.constprop.0+0xec>
 801b9b8:	786c      	ldrb	r4, [r5, #1]
 801b9ba:	2310      	movs	r3, #16
 801b9bc:	3502      	adds	r5, #2
 801b9be:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801b9c2:	f108 38ff 	add.w	r8, r8, #4294967295
 801b9c6:	f04f 0c00 	mov.w	ip, #0
 801b9ca:	fbb8 f9f3 	udiv	r9, r8, r3
 801b9ce:	4666      	mov	r6, ip
 801b9d0:	fb03 8a19 	mls	sl, r3, r9, r8
 801b9d4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 801b9d8:	f1be 0f09 	cmp.w	lr, #9
 801b9dc:	d816      	bhi.n	801ba0c <_strtol_l.constprop.0+0xa4>
 801b9de:	4674      	mov	r4, lr
 801b9e0:	42a3      	cmp	r3, r4
 801b9e2:	dd24      	ble.n	801ba2e <_strtol_l.constprop.0+0xc6>
 801b9e4:	f1bc 0f00 	cmp.w	ip, #0
 801b9e8:	db1e      	blt.n	801ba28 <_strtol_l.constprop.0+0xc0>
 801b9ea:	45b1      	cmp	r9, r6
 801b9ec:	d31c      	bcc.n	801ba28 <_strtol_l.constprop.0+0xc0>
 801b9ee:	d101      	bne.n	801b9f4 <_strtol_l.constprop.0+0x8c>
 801b9f0:	45a2      	cmp	sl, r4
 801b9f2:	db19      	blt.n	801ba28 <_strtol_l.constprop.0+0xc0>
 801b9f4:	fb06 4603 	mla	r6, r6, r3, r4
 801b9f8:	f04f 0c01 	mov.w	ip, #1
 801b9fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 801ba00:	e7e8      	b.n	801b9d4 <_strtol_l.constprop.0+0x6c>
 801ba02:	2c2b      	cmp	r4, #43	; 0x2b
 801ba04:	bf04      	itt	eq
 801ba06:	782c      	ldrbeq	r4, [r5, #0]
 801ba08:	1cb5      	addeq	r5, r6, #2
 801ba0a:	e7ca      	b.n	801b9a2 <_strtol_l.constprop.0+0x3a>
 801ba0c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801ba10:	f1be 0f19 	cmp.w	lr, #25
 801ba14:	d801      	bhi.n	801ba1a <_strtol_l.constprop.0+0xb2>
 801ba16:	3c37      	subs	r4, #55	; 0x37
 801ba18:	e7e2      	b.n	801b9e0 <_strtol_l.constprop.0+0x78>
 801ba1a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801ba1e:	f1be 0f19 	cmp.w	lr, #25
 801ba22:	d804      	bhi.n	801ba2e <_strtol_l.constprop.0+0xc6>
 801ba24:	3c57      	subs	r4, #87	; 0x57
 801ba26:	e7db      	b.n	801b9e0 <_strtol_l.constprop.0+0x78>
 801ba28:	f04f 3cff 	mov.w	ip, #4294967295
 801ba2c:	e7e6      	b.n	801b9fc <_strtol_l.constprop.0+0x94>
 801ba2e:	f1bc 0f00 	cmp.w	ip, #0
 801ba32:	da05      	bge.n	801ba40 <_strtol_l.constprop.0+0xd8>
 801ba34:	2322      	movs	r3, #34	; 0x22
 801ba36:	6003      	str	r3, [r0, #0]
 801ba38:	4646      	mov	r6, r8
 801ba3a:	b942      	cbnz	r2, 801ba4e <_strtol_l.constprop.0+0xe6>
 801ba3c:	4630      	mov	r0, r6
 801ba3e:	e79e      	b.n	801b97e <_strtol_l.constprop.0+0x16>
 801ba40:	b107      	cbz	r7, 801ba44 <_strtol_l.constprop.0+0xdc>
 801ba42:	4276      	negs	r6, r6
 801ba44:	2a00      	cmp	r2, #0
 801ba46:	d0f9      	beq.n	801ba3c <_strtol_l.constprop.0+0xd4>
 801ba48:	f1bc 0f00 	cmp.w	ip, #0
 801ba4c:	d000      	beq.n	801ba50 <_strtol_l.constprop.0+0xe8>
 801ba4e:	1e69      	subs	r1, r5, #1
 801ba50:	6011      	str	r1, [r2, #0]
 801ba52:	e7f3      	b.n	801ba3c <_strtol_l.constprop.0+0xd4>
 801ba54:	2430      	movs	r4, #48	; 0x30
 801ba56:	2b00      	cmp	r3, #0
 801ba58:	d1b1      	bne.n	801b9be <_strtol_l.constprop.0+0x56>
 801ba5a:	2308      	movs	r3, #8
 801ba5c:	e7af      	b.n	801b9be <_strtol_l.constprop.0+0x56>
 801ba5e:	2c30      	cmp	r4, #48	; 0x30
 801ba60:	d0a5      	beq.n	801b9ae <_strtol_l.constprop.0+0x46>
 801ba62:	230a      	movs	r3, #10
 801ba64:	e7ab      	b.n	801b9be <_strtol_l.constprop.0+0x56>
 801ba66:	bf00      	nop
 801ba68:	08052961 	.word	0x08052961

0801ba6c <_strtol_r>:
 801ba6c:	f7ff bf7c 	b.w	801b968 <_strtol_l.constprop.0>

0801ba70 <strtol>:
 801ba70:	4613      	mov	r3, r2
 801ba72:	460a      	mov	r2, r1
 801ba74:	4601      	mov	r1, r0
 801ba76:	4802      	ldr	r0, [pc, #8]	; (801ba80 <strtol+0x10>)
 801ba78:	6800      	ldr	r0, [r0, #0]
 801ba7a:	f7ff bf75 	b.w	801b968 <_strtol_l.constprop.0>
 801ba7e:	bf00      	nop
 801ba80:	20000064 	.word	0x20000064

0801ba84 <quorem>:
 801ba84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba88:	6903      	ldr	r3, [r0, #16]
 801ba8a:	690c      	ldr	r4, [r1, #16]
 801ba8c:	42a3      	cmp	r3, r4
 801ba8e:	4607      	mov	r7, r0
 801ba90:	f2c0 8081 	blt.w	801bb96 <quorem+0x112>
 801ba94:	3c01      	subs	r4, #1
 801ba96:	f101 0814 	add.w	r8, r1, #20
 801ba9a:	f100 0514 	add.w	r5, r0, #20
 801ba9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801baa2:	9301      	str	r3, [sp, #4]
 801baa4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801baa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801baac:	3301      	adds	r3, #1
 801baae:	429a      	cmp	r2, r3
 801bab0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801bab4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801bab8:	fbb2 f6f3 	udiv	r6, r2, r3
 801babc:	d331      	bcc.n	801bb22 <quorem+0x9e>
 801babe:	f04f 0e00 	mov.w	lr, #0
 801bac2:	4640      	mov	r0, r8
 801bac4:	46ac      	mov	ip, r5
 801bac6:	46f2      	mov	sl, lr
 801bac8:	f850 2b04 	ldr.w	r2, [r0], #4
 801bacc:	b293      	uxth	r3, r2
 801bace:	fb06 e303 	mla	r3, r6, r3, lr
 801bad2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801bad6:	b29b      	uxth	r3, r3
 801bad8:	ebaa 0303 	sub.w	r3, sl, r3
 801badc:	f8dc a000 	ldr.w	sl, [ip]
 801bae0:	0c12      	lsrs	r2, r2, #16
 801bae2:	fa13 f38a 	uxtah	r3, r3, sl
 801bae6:	fb06 e202 	mla	r2, r6, r2, lr
 801baea:	9300      	str	r3, [sp, #0]
 801baec:	9b00      	ldr	r3, [sp, #0]
 801baee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801baf2:	b292      	uxth	r2, r2
 801baf4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801baf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bafc:	f8bd 3000 	ldrh.w	r3, [sp]
 801bb00:	4581      	cmp	r9, r0
 801bb02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bb06:	f84c 3b04 	str.w	r3, [ip], #4
 801bb0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801bb0e:	d2db      	bcs.n	801bac8 <quorem+0x44>
 801bb10:	f855 300b 	ldr.w	r3, [r5, fp]
 801bb14:	b92b      	cbnz	r3, 801bb22 <quorem+0x9e>
 801bb16:	9b01      	ldr	r3, [sp, #4]
 801bb18:	3b04      	subs	r3, #4
 801bb1a:	429d      	cmp	r5, r3
 801bb1c:	461a      	mov	r2, r3
 801bb1e:	d32e      	bcc.n	801bb7e <quorem+0xfa>
 801bb20:	613c      	str	r4, [r7, #16]
 801bb22:	4638      	mov	r0, r7
 801bb24:	f001 fc92 	bl	801d44c <__mcmp>
 801bb28:	2800      	cmp	r0, #0
 801bb2a:	db24      	blt.n	801bb76 <quorem+0xf2>
 801bb2c:	3601      	adds	r6, #1
 801bb2e:	4628      	mov	r0, r5
 801bb30:	f04f 0c00 	mov.w	ip, #0
 801bb34:	f858 2b04 	ldr.w	r2, [r8], #4
 801bb38:	f8d0 e000 	ldr.w	lr, [r0]
 801bb3c:	b293      	uxth	r3, r2
 801bb3e:	ebac 0303 	sub.w	r3, ip, r3
 801bb42:	0c12      	lsrs	r2, r2, #16
 801bb44:	fa13 f38e 	uxtah	r3, r3, lr
 801bb48:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801bb4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bb50:	b29b      	uxth	r3, r3
 801bb52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bb56:	45c1      	cmp	r9, r8
 801bb58:	f840 3b04 	str.w	r3, [r0], #4
 801bb5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801bb60:	d2e8      	bcs.n	801bb34 <quorem+0xb0>
 801bb62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801bb66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801bb6a:	b922      	cbnz	r2, 801bb76 <quorem+0xf2>
 801bb6c:	3b04      	subs	r3, #4
 801bb6e:	429d      	cmp	r5, r3
 801bb70:	461a      	mov	r2, r3
 801bb72:	d30a      	bcc.n	801bb8a <quorem+0x106>
 801bb74:	613c      	str	r4, [r7, #16]
 801bb76:	4630      	mov	r0, r6
 801bb78:	b003      	add	sp, #12
 801bb7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb7e:	6812      	ldr	r2, [r2, #0]
 801bb80:	3b04      	subs	r3, #4
 801bb82:	2a00      	cmp	r2, #0
 801bb84:	d1cc      	bne.n	801bb20 <quorem+0x9c>
 801bb86:	3c01      	subs	r4, #1
 801bb88:	e7c7      	b.n	801bb1a <quorem+0x96>
 801bb8a:	6812      	ldr	r2, [r2, #0]
 801bb8c:	3b04      	subs	r3, #4
 801bb8e:	2a00      	cmp	r2, #0
 801bb90:	d1f0      	bne.n	801bb74 <quorem+0xf0>
 801bb92:	3c01      	subs	r4, #1
 801bb94:	e7eb      	b.n	801bb6e <quorem+0xea>
 801bb96:	2000      	movs	r0, #0
 801bb98:	e7ee      	b.n	801bb78 <quorem+0xf4>
 801bb9a:	0000      	movs	r0, r0
 801bb9c:	0000      	movs	r0, r0
	...

0801bba0 <_dtoa_r>:
 801bba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bba4:	ed2d 8b04 	vpush	{d8-d9}
 801bba8:	ec57 6b10 	vmov	r6, r7, d0
 801bbac:	b093      	sub	sp, #76	; 0x4c
 801bbae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801bbb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801bbb4:	9106      	str	r1, [sp, #24]
 801bbb6:	ee10 aa10 	vmov	sl, s0
 801bbba:	4604      	mov	r4, r0
 801bbbc:	9209      	str	r2, [sp, #36]	; 0x24
 801bbbe:	930c      	str	r3, [sp, #48]	; 0x30
 801bbc0:	46bb      	mov	fp, r7
 801bbc2:	b975      	cbnz	r5, 801bbe2 <_dtoa_r+0x42>
 801bbc4:	2010      	movs	r0, #16
 801bbc6:	f001 f94d 	bl	801ce64 <malloc>
 801bbca:	4602      	mov	r2, r0
 801bbcc:	6260      	str	r0, [r4, #36]	; 0x24
 801bbce:	b920      	cbnz	r0, 801bbda <_dtoa_r+0x3a>
 801bbd0:	4ba7      	ldr	r3, [pc, #668]	; (801be70 <_dtoa_r+0x2d0>)
 801bbd2:	21ea      	movs	r1, #234	; 0xea
 801bbd4:	48a7      	ldr	r0, [pc, #668]	; (801be74 <_dtoa_r+0x2d4>)
 801bbd6:	f002 f8bd 	bl	801dd54 <__assert_func>
 801bbda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801bbde:	6005      	str	r5, [r0, #0]
 801bbe0:	60c5      	str	r5, [r0, #12]
 801bbe2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bbe4:	6819      	ldr	r1, [r3, #0]
 801bbe6:	b151      	cbz	r1, 801bbfe <_dtoa_r+0x5e>
 801bbe8:	685a      	ldr	r2, [r3, #4]
 801bbea:	604a      	str	r2, [r1, #4]
 801bbec:	2301      	movs	r3, #1
 801bbee:	4093      	lsls	r3, r2
 801bbf0:	608b      	str	r3, [r1, #8]
 801bbf2:	4620      	mov	r0, r4
 801bbf4:	f001 f99e 	bl	801cf34 <_Bfree>
 801bbf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bbfa:	2200      	movs	r2, #0
 801bbfc:	601a      	str	r2, [r3, #0]
 801bbfe:	1e3b      	subs	r3, r7, #0
 801bc00:	bfaa      	itet	ge
 801bc02:	2300      	movge	r3, #0
 801bc04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 801bc08:	f8c8 3000 	strge.w	r3, [r8]
 801bc0c:	4b9a      	ldr	r3, [pc, #616]	; (801be78 <_dtoa_r+0x2d8>)
 801bc0e:	bfbc      	itt	lt
 801bc10:	2201      	movlt	r2, #1
 801bc12:	f8c8 2000 	strlt.w	r2, [r8]
 801bc16:	ea33 030b 	bics.w	r3, r3, fp
 801bc1a:	d11b      	bne.n	801bc54 <_dtoa_r+0xb4>
 801bc1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801bc1e:	f242 730f 	movw	r3, #9999	; 0x270f
 801bc22:	6013      	str	r3, [r2, #0]
 801bc24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801bc28:	4333      	orrs	r3, r6
 801bc2a:	f000 8592 	beq.w	801c752 <_dtoa_r+0xbb2>
 801bc2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801bc30:	b963      	cbnz	r3, 801bc4c <_dtoa_r+0xac>
 801bc32:	4b92      	ldr	r3, [pc, #584]	; (801be7c <_dtoa_r+0x2dc>)
 801bc34:	e022      	b.n	801bc7c <_dtoa_r+0xdc>
 801bc36:	4b92      	ldr	r3, [pc, #584]	; (801be80 <_dtoa_r+0x2e0>)
 801bc38:	9301      	str	r3, [sp, #4]
 801bc3a:	3308      	adds	r3, #8
 801bc3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801bc3e:	6013      	str	r3, [r2, #0]
 801bc40:	9801      	ldr	r0, [sp, #4]
 801bc42:	b013      	add	sp, #76	; 0x4c
 801bc44:	ecbd 8b04 	vpop	{d8-d9}
 801bc48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc4c:	4b8b      	ldr	r3, [pc, #556]	; (801be7c <_dtoa_r+0x2dc>)
 801bc4e:	9301      	str	r3, [sp, #4]
 801bc50:	3303      	adds	r3, #3
 801bc52:	e7f3      	b.n	801bc3c <_dtoa_r+0x9c>
 801bc54:	2200      	movs	r2, #0
 801bc56:	2300      	movs	r3, #0
 801bc58:	4650      	mov	r0, sl
 801bc5a:	4659      	mov	r1, fp
 801bc5c:	f7fd fec4 	bl	80199e8 <__aeabi_dcmpeq>
 801bc60:	ec4b ab19 	vmov	d9, sl, fp
 801bc64:	4680      	mov	r8, r0
 801bc66:	b158      	cbz	r0, 801bc80 <_dtoa_r+0xe0>
 801bc68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801bc6a:	2301      	movs	r3, #1
 801bc6c:	6013      	str	r3, [r2, #0]
 801bc6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801bc70:	2b00      	cmp	r3, #0
 801bc72:	f000 856b 	beq.w	801c74c <_dtoa_r+0xbac>
 801bc76:	4883      	ldr	r0, [pc, #524]	; (801be84 <_dtoa_r+0x2e4>)
 801bc78:	6018      	str	r0, [r3, #0]
 801bc7a:	1e43      	subs	r3, r0, #1
 801bc7c:	9301      	str	r3, [sp, #4]
 801bc7e:	e7df      	b.n	801bc40 <_dtoa_r+0xa0>
 801bc80:	ec4b ab10 	vmov	d0, sl, fp
 801bc84:	aa10      	add	r2, sp, #64	; 0x40
 801bc86:	a911      	add	r1, sp, #68	; 0x44
 801bc88:	4620      	mov	r0, r4
 801bc8a:	f001 fd01 	bl	801d690 <__d2b>
 801bc8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801bc92:	ee08 0a10 	vmov	s16, r0
 801bc96:	2d00      	cmp	r5, #0
 801bc98:	f000 8084 	beq.w	801bda4 <_dtoa_r+0x204>
 801bc9c:	ee19 3a90 	vmov	r3, s19
 801bca0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801bca4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801bca8:	4656      	mov	r6, sl
 801bcaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801bcae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801bcb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801bcb6:	4b74      	ldr	r3, [pc, #464]	; (801be88 <_dtoa_r+0x2e8>)
 801bcb8:	2200      	movs	r2, #0
 801bcba:	4630      	mov	r0, r6
 801bcbc:	4639      	mov	r1, r7
 801bcbe:	f7fd fa73 	bl	80191a8 <__aeabi_dsub>
 801bcc2:	a365      	add	r3, pc, #404	; (adr r3, 801be58 <_dtoa_r+0x2b8>)
 801bcc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bcc8:	f7fd fc26 	bl	8019518 <__aeabi_dmul>
 801bccc:	a364      	add	r3, pc, #400	; (adr r3, 801be60 <_dtoa_r+0x2c0>)
 801bcce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bcd2:	f7fd fa6b 	bl	80191ac <__adddf3>
 801bcd6:	4606      	mov	r6, r0
 801bcd8:	4628      	mov	r0, r5
 801bcda:	460f      	mov	r7, r1
 801bcdc:	f7fd fbb2 	bl	8019444 <__aeabi_i2d>
 801bce0:	a361      	add	r3, pc, #388	; (adr r3, 801be68 <_dtoa_r+0x2c8>)
 801bce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bce6:	f7fd fc17 	bl	8019518 <__aeabi_dmul>
 801bcea:	4602      	mov	r2, r0
 801bcec:	460b      	mov	r3, r1
 801bcee:	4630      	mov	r0, r6
 801bcf0:	4639      	mov	r1, r7
 801bcf2:	f7fd fa5b 	bl	80191ac <__adddf3>
 801bcf6:	4606      	mov	r6, r0
 801bcf8:	460f      	mov	r7, r1
 801bcfa:	f7fd febd 	bl	8019a78 <__aeabi_d2iz>
 801bcfe:	2200      	movs	r2, #0
 801bd00:	9000      	str	r0, [sp, #0]
 801bd02:	2300      	movs	r3, #0
 801bd04:	4630      	mov	r0, r6
 801bd06:	4639      	mov	r1, r7
 801bd08:	f7fd fe78 	bl	80199fc <__aeabi_dcmplt>
 801bd0c:	b150      	cbz	r0, 801bd24 <_dtoa_r+0x184>
 801bd0e:	9800      	ldr	r0, [sp, #0]
 801bd10:	f7fd fb98 	bl	8019444 <__aeabi_i2d>
 801bd14:	4632      	mov	r2, r6
 801bd16:	463b      	mov	r3, r7
 801bd18:	f7fd fe66 	bl	80199e8 <__aeabi_dcmpeq>
 801bd1c:	b910      	cbnz	r0, 801bd24 <_dtoa_r+0x184>
 801bd1e:	9b00      	ldr	r3, [sp, #0]
 801bd20:	3b01      	subs	r3, #1
 801bd22:	9300      	str	r3, [sp, #0]
 801bd24:	9b00      	ldr	r3, [sp, #0]
 801bd26:	2b16      	cmp	r3, #22
 801bd28:	d85a      	bhi.n	801bde0 <_dtoa_r+0x240>
 801bd2a:	9a00      	ldr	r2, [sp, #0]
 801bd2c:	4b57      	ldr	r3, [pc, #348]	; (801be8c <_dtoa_r+0x2ec>)
 801bd2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801bd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bd36:	ec51 0b19 	vmov	r0, r1, d9
 801bd3a:	f7fd fe5f 	bl	80199fc <__aeabi_dcmplt>
 801bd3e:	2800      	cmp	r0, #0
 801bd40:	d050      	beq.n	801bde4 <_dtoa_r+0x244>
 801bd42:	9b00      	ldr	r3, [sp, #0]
 801bd44:	3b01      	subs	r3, #1
 801bd46:	9300      	str	r3, [sp, #0]
 801bd48:	2300      	movs	r3, #0
 801bd4a:	930b      	str	r3, [sp, #44]	; 0x2c
 801bd4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801bd4e:	1b5d      	subs	r5, r3, r5
 801bd50:	1e6b      	subs	r3, r5, #1
 801bd52:	9305      	str	r3, [sp, #20]
 801bd54:	bf45      	ittet	mi
 801bd56:	f1c5 0301 	rsbmi	r3, r5, #1
 801bd5a:	9304      	strmi	r3, [sp, #16]
 801bd5c:	2300      	movpl	r3, #0
 801bd5e:	2300      	movmi	r3, #0
 801bd60:	bf4c      	ite	mi
 801bd62:	9305      	strmi	r3, [sp, #20]
 801bd64:	9304      	strpl	r3, [sp, #16]
 801bd66:	9b00      	ldr	r3, [sp, #0]
 801bd68:	2b00      	cmp	r3, #0
 801bd6a:	db3d      	blt.n	801bde8 <_dtoa_r+0x248>
 801bd6c:	9b05      	ldr	r3, [sp, #20]
 801bd6e:	9a00      	ldr	r2, [sp, #0]
 801bd70:	920a      	str	r2, [sp, #40]	; 0x28
 801bd72:	4413      	add	r3, r2
 801bd74:	9305      	str	r3, [sp, #20]
 801bd76:	2300      	movs	r3, #0
 801bd78:	9307      	str	r3, [sp, #28]
 801bd7a:	9b06      	ldr	r3, [sp, #24]
 801bd7c:	2b09      	cmp	r3, #9
 801bd7e:	f200 8089 	bhi.w	801be94 <_dtoa_r+0x2f4>
 801bd82:	2b05      	cmp	r3, #5
 801bd84:	bfc4      	itt	gt
 801bd86:	3b04      	subgt	r3, #4
 801bd88:	9306      	strgt	r3, [sp, #24]
 801bd8a:	9b06      	ldr	r3, [sp, #24]
 801bd8c:	f1a3 0302 	sub.w	r3, r3, #2
 801bd90:	bfcc      	ite	gt
 801bd92:	2500      	movgt	r5, #0
 801bd94:	2501      	movle	r5, #1
 801bd96:	2b03      	cmp	r3, #3
 801bd98:	f200 8087 	bhi.w	801beaa <_dtoa_r+0x30a>
 801bd9c:	e8df f003 	tbb	[pc, r3]
 801bda0:	59383a2d 	.word	0x59383a2d
 801bda4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801bda8:	441d      	add	r5, r3
 801bdaa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801bdae:	2b20      	cmp	r3, #32
 801bdb0:	bfc1      	itttt	gt
 801bdb2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801bdb6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801bdba:	fa0b f303 	lslgt.w	r3, fp, r3
 801bdbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 801bdc2:	bfda      	itte	le
 801bdc4:	f1c3 0320 	rsble	r3, r3, #32
 801bdc8:	fa06 f003 	lslle.w	r0, r6, r3
 801bdcc:	4318      	orrgt	r0, r3
 801bdce:	f7fd fb29 	bl	8019424 <__aeabi_ui2d>
 801bdd2:	2301      	movs	r3, #1
 801bdd4:	4606      	mov	r6, r0
 801bdd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801bdda:	3d01      	subs	r5, #1
 801bddc:	930e      	str	r3, [sp, #56]	; 0x38
 801bdde:	e76a      	b.n	801bcb6 <_dtoa_r+0x116>
 801bde0:	2301      	movs	r3, #1
 801bde2:	e7b2      	b.n	801bd4a <_dtoa_r+0x1aa>
 801bde4:	900b      	str	r0, [sp, #44]	; 0x2c
 801bde6:	e7b1      	b.n	801bd4c <_dtoa_r+0x1ac>
 801bde8:	9b04      	ldr	r3, [sp, #16]
 801bdea:	9a00      	ldr	r2, [sp, #0]
 801bdec:	1a9b      	subs	r3, r3, r2
 801bdee:	9304      	str	r3, [sp, #16]
 801bdf0:	4253      	negs	r3, r2
 801bdf2:	9307      	str	r3, [sp, #28]
 801bdf4:	2300      	movs	r3, #0
 801bdf6:	930a      	str	r3, [sp, #40]	; 0x28
 801bdf8:	e7bf      	b.n	801bd7a <_dtoa_r+0x1da>
 801bdfa:	2300      	movs	r3, #0
 801bdfc:	9308      	str	r3, [sp, #32]
 801bdfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801be00:	2b00      	cmp	r3, #0
 801be02:	dc55      	bgt.n	801beb0 <_dtoa_r+0x310>
 801be04:	2301      	movs	r3, #1
 801be06:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801be0a:	461a      	mov	r2, r3
 801be0c:	9209      	str	r2, [sp, #36]	; 0x24
 801be0e:	e00c      	b.n	801be2a <_dtoa_r+0x28a>
 801be10:	2301      	movs	r3, #1
 801be12:	e7f3      	b.n	801bdfc <_dtoa_r+0x25c>
 801be14:	2300      	movs	r3, #0
 801be16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801be18:	9308      	str	r3, [sp, #32]
 801be1a:	9b00      	ldr	r3, [sp, #0]
 801be1c:	4413      	add	r3, r2
 801be1e:	9302      	str	r3, [sp, #8]
 801be20:	3301      	adds	r3, #1
 801be22:	2b01      	cmp	r3, #1
 801be24:	9303      	str	r3, [sp, #12]
 801be26:	bfb8      	it	lt
 801be28:	2301      	movlt	r3, #1
 801be2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801be2c:	2200      	movs	r2, #0
 801be2e:	6042      	str	r2, [r0, #4]
 801be30:	2204      	movs	r2, #4
 801be32:	f102 0614 	add.w	r6, r2, #20
 801be36:	429e      	cmp	r6, r3
 801be38:	6841      	ldr	r1, [r0, #4]
 801be3a:	d93d      	bls.n	801beb8 <_dtoa_r+0x318>
 801be3c:	4620      	mov	r0, r4
 801be3e:	f001 f839 	bl	801ceb4 <_Balloc>
 801be42:	9001      	str	r0, [sp, #4]
 801be44:	2800      	cmp	r0, #0
 801be46:	d13b      	bne.n	801bec0 <_dtoa_r+0x320>
 801be48:	4b11      	ldr	r3, [pc, #68]	; (801be90 <_dtoa_r+0x2f0>)
 801be4a:	4602      	mov	r2, r0
 801be4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801be50:	e6c0      	b.n	801bbd4 <_dtoa_r+0x34>
 801be52:	2301      	movs	r3, #1
 801be54:	e7df      	b.n	801be16 <_dtoa_r+0x276>
 801be56:	bf00      	nop
 801be58:	636f4361 	.word	0x636f4361
 801be5c:	3fd287a7 	.word	0x3fd287a7
 801be60:	8b60c8b3 	.word	0x8b60c8b3
 801be64:	3fc68a28 	.word	0x3fc68a28
 801be68:	509f79fb 	.word	0x509f79fb
 801be6c:	3fd34413 	.word	0x3fd34413
 801be70:	08052a6e 	.word	0x08052a6e
 801be74:	08052a85 	.word	0x08052a85
 801be78:	7ff00000 	.word	0x7ff00000
 801be7c:	08052a6a 	.word	0x08052a6a
 801be80:	08052a61 	.word	0x08052a61
 801be84:	080528e5 	.word	0x080528e5
 801be88:	3ff80000 	.word	0x3ff80000
 801be8c:	08052bf0 	.word	0x08052bf0
 801be90:	08052ae0 	.word	0x08052ae0
 801be94:	2501      	movs	r5, #1
 801be96:	2300      	movs	r3, #0
 801be98:	9306      	str	r3, [sp, #24]
 801be9a:	9508      	str	r5, [sp, #32]
 801be9c:	f04f 33ff 	mov.w	r3, #4294967295
 801bea0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801bea4:	2200      	movs	r2, #0
 801bea6:	2312      	movs	r3, #18
 801bea8:	e7b0      	b.n	801be0c <_dtoa_r+0x26c>
 801beaa:	2301      	movs	r3, #1
 801beac:	9308      	str	r3, [sp, #32]
 801beae:	e7f5      	b.n	801be9c <_dtoa_r+0x2fc>
 801beb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801beb2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801beb6:	e7b8      	b.n	801be2a <_dtoa_r+0x28a>
 801beb8:	3101      	adds	r1, #1
 801beba:	6041      	str	r1, [r0, #4]
 801bebc:	0052      	lsls	r2, r2, #1
 801bebe:	e7b8      	b.n	801be32 <_dtoa_r+0x292>
 801bec0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bec2:	9a01      	ldr	r2, [sp, #4]
 801bec4:	601a      	str	r2, [r3, #0]
 801bec6:	9b03      	ldr	r3, [sp, #12]
 801bec8:	2b0e      	cmp	r3, #14
 801beca:	f200 809d 	bhi.w	801c008 <_dtoa_r+0x468>
 801bece:	2d00      	cmp	r5, #0
 801bed0:	f000 809a 	beq.w	801c008 <_dtoa_r+0x468>
 801bed4:	9b00      	ldr	r3, [sp, #0]
 801bed6:	2b00      	cmp	r3, #0
 801bed8:	dd32      	ble.n	801bf40 <_dtoa_r+0x3a0>
 801beda:	4ab7      	ldr	r2, [pc, #732]	; (801c1b8 <_dtoa_r+0x618>)
 801bedc:	f003 030f 	and.w	r3, r3, #15
 801bee0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801bee4:	e9d3 8900 	ldrd	r8, r9, [r3]
 801bee8:	9b00      	ldr	r3, [sp, #0]
 801beea:	05d8      	lsls	r0, r3, #23
 801beec:	ea4f 1723 	mov.w	r7, r3, asr #4
 801bef0:	d516      	bpl.n	801bf20 <_dtoa_r+0x380>
 801bef2:	4bb2      	ldr	r3, [pc, #712]	; (801c1bc <_dtoa_r+0x61c>)
 801bef4:	ec51 0b19 	vmov	r0, r1, d9
 801bef8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801befc:	f7fd fc36 	bl	801976c <__aeabi_ddiv>
 801bf00:	f007 070f 	and.w	r7, r7, #15
 801bf04:	4682      	mov	sl, r0
 801bf06:	468b      	mov	fp, r1
 801bf08:	2503      	movs	r5, #3
 801bf0a:	4eac      	ldr	r6, [pc, #688]	; (801c1bc <_dtoa_r+0x61c>)
 801bf0c:	b957      	cbnz	r7, 801bf24 <_dtoa_r+0x384>
 801bf0e:	4642      	mov	r2, r8
 801bf10:	464b      	mov	r3, r9
 801bf12:	4650      	mov	r0, sl
 801bf14:	4659      	mov	r1, fp
 801bf16:	f7fd fc29 	bl	801976c <__aeabi_ddiv>
 801bf1a:	4682      	mov	sl, r0
 801bf1c:	468b      	mov	fp, r1
 801bf1e:	e028      	b.n	801bf72 <_dtoa_r+0x3d2>
 801bf20:	2502      	movs	r5, #2
 801bf22:	e7f2      	b.n	801bf0a <_dtoa_r+0x36a>
 801bf24:	07f9      	lsls	r1, r7, #31
 801bf26:	d508      	bpl.n	801bf3a <_dtoa_r+0x39a>
 801bf28:	4640      	mov	r0, r8
 801bf2a:	4649      	mov	r1, r9
 801bf2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 801bf30:	f7fd faf2 	bl	8019518 <__aeabi_dmul>
 801bf34:	3501      	adds	r5, #1
 801bf36:	4680      	mov	r8, r0
 801bf38:	4689      	mov	r9, r1
 801bf3a:	107f      	asrs	r7, r7, #1
 801bf3c:	3608      	adds	r6, #8
 801bf3e:	e7e5      	b.n	801bf0c <_dtoa_r+0x36c>
 801bf40:	f000 809b 	beq.w	801c07a <_dtoa_r+0x4da>
 801bf44:	9b00      	ldr	r3, [sp, #0]
 801bf46:	4f9d      	ldr	r7, [pc, #628]	; (801c1bc <_dtoa_r+0x61c>)
 801bf48:	425e      	negs	r6, r3
 801bf4a:	4b9b      	ldr	r3, [pc, #620]	; (801c1b8 <_dtoa_r+0x618>)
 801bf4c:	f006 020f 	and.w	r2, r6, #15
 801bf50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801bf54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf58:	ec51 0b19 	vmov	r0, r1, d9
 801bf5c:	f7fd fadc 	bl	8019518 <__aeabi_dmul>
 801bf60:	1136      	asrs	r6, r6, #4
 801bf62:	4682      	mov	sl, r0
 801bf64:	468b      	mov	fp, r1
 801bf66:	2300      	movs	r3, #0
 801bf68:	2502      	movs	r5, #2
 801bf6a:	2e00      	cmp	r6, #0
 801bf6c:	d17a      	bne.n	801c064 <_dtoa_r+0x4c4>
 801bf6e:	2b00      	cmp	r3, #0
 801bf70:	d1d3      	bne.n	801bf1a <_dtoa_r+0x37a>
 801bf72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801bf74:	2b00      	cmp	r3, #0
 801bf76:	f000 8082 	beq.w	801c07e <_dtoa_r+0x4de>
 801bf7a:	4b91      	ldr	r3, [pc, #580]	; (801c1c0 <_dtoa_r+0x620>)
 801bf7c:	2200      	movs	r2, #0
 801bf7e:	4650      	mov	r0, sl
 801bf80:	4659      	mov	r1, fp
 801bf82:	f7fd fd3b 	bl	80199fc <__aeabi_dcmplt>
 801bf86:	2800      	cmp	r0, #0
 801bf88:	d079      	beq.n	801c07e <_dtoa_r+0x4de>
 801bf8a:	9b03      	ldr	r3, [sp, #12]
 801bf8c:	2b00      	cmp	r3, #0
 801bf8e:	d076      	beq.n	801c07e <_dtoa_r+0x4de>
 801bf90:	9b02      	ldr	r3, [sp, #8]
 801bf92:	2b00      	cmp	r3, #0
 801bf94:	dd36      	ble.n	801c004 <_dtoa_r+0x464>
 801bf96:	9b00      	ldr	r3, [sp, #0]
 801bf98:	4650      	mov	r0, sl
 801bf9a:	4659      	mov	r1, fp
 801bf9c:	1e5f      	subs	r7, r3, #1
 801bf9e:	2200      	movs	r2, #0
 801bfa0:	4b88      	ldr	r3, [pc, #544]	; (801c1c4 <_dtoa_r+0x624>)
 801bfa2:	f7fd fab9 	bl	8019518 <__aeabi_dmul>
 801bfa6:	9e02      	ldr	r6, [sp, #8]
 801bfa8:	4682      	mov	sl, r0
 801bfaa:	468b      	mov	fp, r1
 801bfac:	3501      	adds	r5, #1
 801bfae:	4628      	mov	r0, r5
 801bfb0:	f7fd fa48 	bl	8019444 <__aeabi_i2d>
 801bfb4:	4652      	mov	r2, sl
 801bfb6:	465b      	mov	r3, fp
 801bfb8:	f7fd faae 	bl	8019518 <__aeabi_dmul>
 801bfbc:	4b82      	ldr	r3, [pc, #520]	; (801c1c8 <_dtoa_r+0x628>)
 801bfbe:	2200      	movs	r2, #0
 801bfc0:	f7fd f8f4 	bl	80191ac <__adddf3>
 801bfc4:	46d0      	mov	r8, sl
 801bfc6:	46d9      	mov	r9, fp
 801bfc8:	4682      	mov	sl, r0
 801bfca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801bfce:	2e00      	cmp	r6, #0
 801bfd0:	d158      	bne.n	801c084 <_dtoa_r+0x4e4>
 801bfd2:	4b7e      	ldr	r3, [pc, #504]	; (801c1cc <_dtoa_r+0x62c>)
 801bfd4:	2200      	movs	r2, #0
 801bfd6:	4640      	mov	r0, r8
 801bfd8:	4649      	mov	r1, r9
 801bfda:	f7fd f8e5 	bl	80191a8 <__aeabi_dsub>
 801bfde:	4652      	mov	r2, sl
 801bfe0:	465b      	mov	r3, fp
 801bfe2:	4680      	mov	r8, r0
 801bfe4:	4689      	mov	r9, r1
 801bfe6:	f7fd fd27 	bl	8019a38 <__aeabi_dcmpgt>
 801bfea:	2800      	cmp	r0, #0
 801bfec:	f040 8295 	bne.w	801c51a <_dtoa_r+0x97a>
 801bff0:	4652      	mov	r2, sl
 801bff2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801bff6:	4640      	mov	r0, r8
 801bff8:	4649      	mov	r1, r9
 801bffa:	f7fd fcff 	bl	80199fc <__aeabi_dcmplt>
 801bffe:	2800      	cmp	r0, #0
 801c000:	f040 8289 	bne.w	801c516 <_dtoa_r+0x976>
 801c004:	ec5b ab19 	vmov	sl, fp, d9
 801c008:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c00a:	2b00      	cmp	r3, #0
 801c00c:	f2c0 8148 	blt.w	801c2a0 <_dtoa_r+0x700>
 801c010:	9a00      	ldr	r2, [sp, #0]
 801c012:	2a0e      	cmp	r2, #14
 801c014:	f300 8144 	bgt.w	801c2a0 <_dtoa_r+0x700>
 801c018:	4b67      	ldr	r3, [pc, #412]	; (801c1b8 <_dtoa_r+0x618>)
 801c01a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c01e:	e9d3 8900 	ldrd	r8, r9, [r3]
 801c022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c024:	2b00      	cmp	r3, #0
 801c026:	f280 80d5 	bge.w	801c1d4 <_dtoa_r+0x634>
 801c02a:	9b03      	ldr	r3, [sp, #12]
 801c02c:	2b00      	cmp	r3, #0
 801c02e:	f300 80d1 	bgt.w	801c1d4 <_dtoa_r+0x634>
 801c032:	f040 826f 	bne.w	801c514 <_dtoa_r+0x974>
 801c036:	4b65      	ldr	r3, [pc, #404]	; (801c1cc <_dtoa_r+0x62c>)
 801c038:	2200      	movs	r2, #0
 801c03a:	4640      	mov	r0, r8
 801c03c:	4649      	mov	r1, r9
 801c03e:	f7fd fa6b 	bl	8019518 <__aeabi_dmul>
 801c042:	4652      	mov	r2, sl
 801c044:	465b      	mov	r3, fp
 801c046:	f7fd fced 	bl	8019a24 <__aeabi_dcmpge>
 801c04a:	9e03      	ldr	r6, [sp, #12]
 801c04c:	4637      	mov	r7, r6
 801c04e:	2800      	cmp	r0, #0
 801c050:	f040 8245 	bne.w	801c4de <_dtoa_r+0x93e>
 801c054:	9d01      	ldr	r5, [sp, #4]
 801c056:	2331      	movs	r3, #49	; 0x31
 801c058:	f805 3b01 	strb.w	r3, [r5], #1
 801c05c:	9b00      	ldr	r3, [sp, #0]
 801c05e:	3301      	adds	r3, #1
 801c060:	9300      	str	r3, [sp, #0]
 801c062:	e240      	b.n	801c4e6 <_dtoa_r+0x946>
 801c064:	07f2      	lsls	r2, r6, #31
 801c066:	d505      	bpl.n	801c074 <_dtoa_r+0x4d4>
 801c068:	e9d7 2300 	ldrd	r2, r3, [r7]
 801c06c:	f7fd fa54 	bl	8019518 <__aeabi_dmul>
 801c070:	3501      	adds	r5, #1
 801c072:	2301      	movs	r3, #1
 801c074:	1076      	asrs	r6, r6, #1
 801c076:	3708      	adds	r7, #8
 801c078:	e777      	b.n	801bf6a <_dtoa_r+0x3ca>
 801c07a:	2502      	movs	r5, #2
 801c07c:	e779      	b.n	801bf72 <_dtoa_r+0x3d2>
 801c07e:	9f00      	ldr	r7, [sp, #0]
 801c080:	9e03      	ldr	r6, [sp, #12]
 801c082:	e794      	b.n	801bfae <_dtoa_r+0x40e>
 801c084:	9901      	ldr	r1, [sp, #4]
 801c086:	4b4c      	ldr	r3, [pc, #304]	; (801c1b8 <_dtoa_r+0x618>)
 801c088:	4431      	add	r1, r6
 801c08a:	910d      	str	r1, [sp, #52]	; 0x34
 801c08c:	9908      	ldr	r1, [sp, #32]
 801c08e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801c092:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c096:	2900      	cmp	r1, #0
 801c098:	d043      	beq.n	801c122 <_dtoa_r+0x582>
 801c09a:	494d      	ldr	r1, [pc, #308]	; (801c1d0 <_dtoa_r+0x630>)
 801c09c:	2000      	movs	r0, #0
 801c09e:	f7fd fb65 	bl	801976c <__aeabi_ddiv>
 801c0a2:	4652      	mov	r2, sl
 801c0a4:	465b      	mov	r3, fp
 801c0a6:	f7fd f87f 	bl	80191a8 <__aeabi_dsub>
 801c0aa:	9d01      	ldr	r5, [sp, #4]
 801c0ac:	4682      	mov	sl, r0
 801c0ae:	468b      	mov	fp, r1
 801c0b0:	4649      	mov	r1, r9
 801c0b2:	4640      	mov	r0, r8
 801c0b4:	f7fd fce0 	bl	8019a78 <__aeabi_d2iz>
 801c0b8:	4606      	mov	r6, r0
 801c0ba:	f7fd f9c3 	bl	8019444 <__aeabi_i2d>
 801c0be:	4602      	mov	r2, r0
 801c0c0:	460b      	mov	r3, r1
 801c0c2:	4640      	mov	r0, r8
 801c0c4:	4649      	mov	r1, r9
 801c0c6:	f7fd f86f 	bl	80191a8 <__aeabi_dsub>
 801c0ca:	3630      	adds	r6, #48	; 0x30
 801c0cc:	f805 6b01 	strb.w	r6, [r5], #1
 801c0d0:	4652      	mov	r2, sl
 801c0d2:	465b      	mov	r3, fp
 801c0d4:	4680      	mov	r8, r0
 801c0d6:	4689      	mov	r9, r1
 801c0d8:	f7fd fc90 	bl	80199fc <__aeabi_dcmplt>
 801c0dc:	2800      	cmp	r0, #0
 801c0de:	d163      	bne.n	801c1a8 <_dtoa_r+0x608>
 801c0e0:	4642      	mov	r2, r8
 801c0e2:	464b      	mov	r3, r9
 801c0e4:	4936      	ldr	r1, [pc, #216]	; (801c1c0 <_dtoa_r+0x620>)
 801c0e6:	2000      	movs	r0, #0
 801c0e8:	f7fd f85e 	bl	80191a8 <__aeabi_dsub>
 801c0ec:	4652      	mov	r2, sl
 801c0ee:	465b      	mov	r3, fp
 801c0f0:	f7fd fc84 	bl	80199fc <__aeabi_dcmplt>
 801c0f4:	2800      	cmp	r0, #0
 801c0f6:	f040 80b5 	bne.w	801c264 <_dtoa_r+0x6c4>
 801c0fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c0fc:	429d      	cmp	r5, r3
 801c0fe:	d081      	beq.n	801c004 <_dtoa_r+0x464>
 801c100:	4b30      	ldr	r3, [pc, #192]	; (801c1c4 <_dtoa_r+0x624>)
 801c102:	2200      	movs	r2, #0
 801c104:	4650      	mov	r0, sl
 801c106:	4659      	mov	r1, fp
 801c108:	f7fd fa06 	bl	8019518 <__aeabi_dmul>
 801c10c:	4b2d      	ldr	r3, [pc, #180]	; (801c1c4 <_dtoa_r+0x624>)
 801c10e:	4682      	mov	sl, r0
 801c110:	468b      	mov	fp, r1
 801c112:	4640      	mov	r0, r8
 801c114:	4649      	mov	r1, r9
 801c116:	2200      	movs	r2, #0
 801c118:	f7fd f9fe 	bl	8019518 <__aeabi_dmul>
 801c11c:	4680      	mov	r8, r0
 801c11e:	4689      	mov	r9, r1
 801c120:	e7c6      	b.n	801c0b0 <_dtoa_r+0x510>
 801c122:	4650      	mov	r0, sl
 801c124:	4659      	mov	r1, fp
 801c126:	f7fd f9f7 	bl	8019518 <__aeabi_dmul>
 801c12a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c12c:	9d01      	ldr	r5, [sp, #4]
 801c12e:	930f      	str	r3, [sp, #60]	; 0x3c
 801c130:	4682      	mov	sl, r0
 801c132:	468b      	mov	fp, r1
 801c134:	4649      	mov	r1, r9
 801c136:	4640      	mov	r0, r8
 801c138:	f7fd fc9e 	bl	8019a78 <__aeabi_d2iz>
 801c13c:	4606      	mov	r6, r0
 801c13e:	f7fd f981 	bl	8019444 <__aeabi_i2d>
 801c142:	3630      	adds	r6, #48	; 0x30
 801c144:	4602      	mov	r2, r0
 801c146:	460b      	mov	r3, r1
 801c148:	4640      	mov	r0, r8
 801c14a:	4649      	mov	r1, r9
 801c14c:	f7fd f82c 	bl	80191a8 <__aeabi_dsub>
 801c150:	f805 6b01 	strb.w	r6, [r5], #1
 801c154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c156:	429d      	cmp	r5, r3
 801c158:	4680      	mov	r8, r0
 801c15a:	4689      	mov	r9, r1
 801c15c:	f04f 0200 	mov.w	r2, #0
 801c160:	d124      	bne.n	801c1ac <_dtoa_r+0x60c>
 801c162:	4b1b      	ldr	r3, [pc, #108]	; (801c1d0 <_dtoa_r+0x630>)
 801c164:	4650      	mov	r0, sl
 801c166:	4659      	mov	r1, fp
 801c168:	f7fd f820 	bl	80191ac <__adddf3>
 801c16c:	4602      	mov	r2, r0
 801c16e:	460b      	mov	r3, r1
 801c170:	4640      	mov	r0, r8
 801c172:	4649      	mov	r1, r9
 801c174:	f7fd fc60 	bl	8019a38 <__aeabi_dcmpgt>
 801c178:	2800      	cmp	r0, #0
 801c17a:	d173      	bne.n	801c264 <_dtoa_r+0x6c4>
 801c17c:	4652      	mov	r2, sl
 801c17e:	465b      	mov	r3, fp
 801c180:	4913      	ldr	r1, [pc, #76]	; (801c1d0 <_dtoa_r+0x630>)
 801c182:	2000      	movs	r0, #0
 801c184:	f7fd f810 	bl	80191a8 <__aeabi_dsub>
 801c188:	4602      	mov	r2, r0
 801c18a:	460b      	mov	r3, r1
 801c18c:	4640      	mov	r0, r8
 801c18e:	4649      	mov	r1, r9
 801c190:	f7fd fc34 	bl	80199fc <__aeabi_dcmplt>
 801c194:	2800      	cmp	r0, #0
 801c196:	f43f af35 	beq.w	801c004 <_dtoa_r+0x464>
 801c19a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801c19c:	1e6b      	subs	r3, r5, #1
 801c19e:	930f      	str	r3, [sp, #60]	; 0x3c
 801c1a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801c1a4:	2b30      	cmp	r3, #48	; 0x30
 801c1a6:	d0f8      	beq.n	801c19a <_dtoa_r+0x5fa>
 801c1a8:	9700      	str	r7, [sp, #0]
 801c1aa:	e049      	b.n	801c240 <_dtoa_r+0x6a0>
 801c1ac:	4b05      	ldr	r3, [pc, #20]	; (801c1c4 <_dtoa_r+0x624>)
 801c1ae:	f7fd f9b3 	bl	8019518 <__aeabi_dmul>
 801c1b2:	4680      	mov	r8, r0
 801c1b4:	4689      	mov	r9, r1
 801c1b6:	e7bd      	b.n	801c134 <_dtoa_r+0x594>
 801c1b8:	08052bf0 	.word	0x08052bf0
 801c1bc:	08052bc8 	.word	0x08052bc8
 801c1c0:	3ff00000 	.word	0x3ff00000
 801c1c4:	40240000 	.word	0x40240000
 801c1c8:	401c0000 	.word	0x401c0000
 801c1cc:	40140000 	.word	0x40140000
 801c1d0:	3fe00000 	.word	0x3fe00000
 801c1d4:	9d01      	ldr	r5, [sp, #4]
 801c1d6:	4656      	mov	r6, sl
 801c1d8:	465f      	mov	r7, fp
 801c1da:	4642      	mov	r2, r8
 801c1dc:	464b      	mov	r3, r9
 801c1de:	4630      	mov	r0, r6
 801c1e0:	4639      	mov	r1, r7
 801c1e2:	f7fd fac3 	bl	801976c <__aeabi_ddiv>
 801c1e6:	f7fd fc47 	bl	8019a78 <__aeabi_d2iz>
 801c1ea:	4682      	mov	sl, r0
 801c1ec:	f7fd f92a 	bl	8019444 <__aeabi_i2d>
 801c1f0:	4642      	mov	r2, r8
 801c1f2:	464b      	mov	r3, r9
 801c1f4:	f7fd f990 	bl	8019518 <__aeabi_dmul>
 801c1f8:	4602      	mov	r2, r0
 801c1fa:	460b      	mov	r3, r1
 801c1fc:	4630      	mov	r0, r6
 801c1fe:	4639      	mov	r1, r7
 801c200:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801c204:	f7fc ffd0 	bl	80191a8 <__aeabi_dsub>
 801c208:	f805 6b01 	strb.w	r6, [r5], #1
 801c20c:	9e01      	ldr	r6, [sp, #4]
 801c20e:	9f03      	ldr	r7, [sp, #12]
 801c210:	1bae      	subs	r6, r5, r6
 801c212:	42b7      	cmp	r7, r6
 801c214:	4602      	mov	r2, r0
 801c216:	460b      	mov	r3, r1
 801c218:	d135      	bne.n	801c286 <_dtoa_r+0x6e6>
 801c21a:	f7fc ffc7 	bl	80191ac <__adddf3>
 801c21e:	4642      	mov	r2, r8
 801c220:	464b      	mov	r3, r9
 801c222:	4606      	mov	r6, r0
 801c224:	460f      	mov	r7, r1
 801c226:	f7fd fc07 	bl	8019a38 <__aeabi_dcmpgt>
 801c22a:	b9d0      	cbnz	r0, 801c262 <_dtoa_r+0x6c2>
 801c22c:	4642      	mov	r2, r8
 801c22e:	464b      	mov	r3, r9
 801c230:	4630      	mov	r0, r6
 801c232:	4639      	mov	r1, r7
 801c234:	f7fd fbd8 	bl	80199e8 <__aeabi_dcmpeq>
 801c238:	b110      	cbz	r0, 801c240 <_dtoa_r+0x6a0>
 801c23a:	f01a 0f01 	tst.w	sl, #1
 801c23e:	d110      	bne.n	801c262 <_dtoa_r+0x6c2>
 801c240:	4620      	mov	r0, r4
 801c242:	ee18 1a10 	vmov	r1, s16
 801c246:	f000 fe75 	bl	801cf34 <_Bfree>
 801c24a:	2300      	movs	r3, #0
 801c24c:	9800      	ldr	r0, [sp, #0]
 801c24e:	702b      	strb	r3, [r5, #0]
 801c250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c252:	3001      	adds	r0, #1
 801c254:	6018      	str	r0, [r3, #0]
 801c256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801c258:	2b00      	cmp	r3, #0
 801c25a:	f43f acf1 	beq.w	801bc40 <_dtoa_r+0xa0>
 801c25e:	601d      	str	r5, [r3, #0]
 801c260:	e4ee      	b.n	801bc40 <_dtoa_r+0xa0>
 801c262:	9f00      	ldr	r7, [sp, #0]
 801c264:	462b      	mov	r3, r5
 801c266:	461d      	mov	r5, r3
 801c268:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c26c:	2a39      	cmp	r2, #57	; 0x39
 801c26e:	d106      	bne.n	801c27e <_dtoa_r+0x6de>
 801c270:	9a01      	ldr	r2, [sp, #4]
 801c272:	429a      	cmp	r2, r3
 801c274:	d1f7      	bne.n	801c266 <_dtoa_r+0x6c6>
 801c276:	9901      	ldr	r1, [sp, #4]
 801c278:	2230      	movs	r2, #48	; 0x30
 801c27a:	3701      	adds	r7, #1
 801c27c:	700a      	strb	r2, [r1, #0]
 801c27e:	781a      	ldrb	r2, [r3, #0]
 801c280:	3201      	adds	r2, #1
 801c282:	701a      	strb	r2, [r3, #0]
 801c284:	e790      	b.n	801c1a8 <_dtoa_r+0x608>
 801c286:	4ba6      	ldr	r3, [pc, #664]	; (801c520 <_dtoa_r+0x980>)
 801c288:	2200      	movs	r2, #0
 801c28a:	f7fd f945 	bl	8019518 <__aeabi_dmul>
 801c28e:	2200      	movs	r2, #0
 801c290:	2300      	movs	r3, #0
 801c292:	4606      	mov	r6, r0
 801c294:	460f      	mov	r7, r1
 801c296:	f7fd fba7 	bl	80199e8 <__aeabi_dcmpeq>
 801c29a:	2800      	cmp	r0, #0
 801c29c:	d09d      	beq.n	801c1da <_dtoa_r+0x63a>
 801c29e:	e7cf      	b.n	801c240 <_dtoa_r+0x6a0>
 801c2a0:	9a08      	ldr	r2, [sp, #32]
 801c2a2:	2a00      	cmp	r2, #0
 801c2a4:	f000 80d7 	beq.w	801c456 <_dtoa_r+0x8b6>
 801c2a8:	9a06      	ldr	r2, [sp, #24]
 801c2aa:	2a01      	cmp	r2, #1
 801c2ac:	f300 80ba 	bgt.w	801c424 <_dtoa_r+0x884>
 801c2b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c2b2:	2a00      	cmp	r2, #0
 801c2b4:	f000 80b2 	beq.w	801c41c <_dtoa_r+0x87c>
 801c2b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801c2bc:	9e07      	ldr	r6, [sp, #28]
 801c2be:	9d04      	ldr	r5, [sp, #16]
 801c2c0:	9a04      	ldr	r2, [sp, #16]
 801c2c2:	441a      	add	r2, r3
 801c2c4:	9204      	str	r2, [sp, #16]
 801c2c6:	9a05      	ldr	r2, [sp, #20]
 801c2c8:	2101      	movs	r1, #1
 801c2ca:	441a      	add	r2, r3
 801c2cc:	4620      	mov	r0, r4
 801c2ce:	9205      	str	r2, [sp, #20]
 801c2d0:	f000 ff32 	bl	801d138 <__i2b>
 801c2d4:	4607      	mov	r7, r0
 801c2d6:	2d00      	cmp	r5, #0
 801c2d8:	dd0c      	ble.n	801c2f4 <_dtoa_r+0x754>
 801c2da:	9b05      	ldr	r3, [sp, #20]
 801c2dc:	2b00      	cmp	r3, #0
 801c2de:	dd09      	ble.n	801c2f4 <_dtoa_r+0x754>
 801c2e0:	42ab      	cmp	r3, r5
 801c2e2:	9a04      	ldr	r2, [sp, #16]
 801c2e4:	bfa8      	it	ge
 801c2e6:	462b      	movge	r3, r5
 801c2e8:	1ad2      	subs	r2, r2, r3
 801c2ea:	9204      	str	r2, [sp, #16]
 801c2ec:	9a05      	ldr	r2, [sp, #20]
 801c2ee:	1aed      	subs	r5, r5, r3
 801c2f0:	1ad3      	subs	r3, r2, r3
 801c2f2:	9305      	str	r3, [sp, #20]
 801c2f4:	9b07      	ldr	r3, [sp, #28]
 801c2f6:	b31b      	cbz	r3, 801c340 <_dtoa_r+0x7a0>
 801c2f8:	9b08      	ldr	r3, [sp, #32]
 801c2fa:	2b00      	cmp	r3, #0
 801c2fc:	f000 80af 	beq.w	801c45e <_dtoa_r+0x8be>
 801c300:	2e00      	cmp	r6, #0
 801c302:	dd13      	ble.n	801c32c <_dtoa_r+0x78c>
 801c304:	4639      	mov	r1, r7
 801c306:	4632      	mov	r2, r6
 801c308:	4620      	mov	r0, r4
 801c30a:	f000 ffd5 	bl	801d2b8 <__pow5mult>
 801c30e:	ee18 2a10 	vmov	r2, s16
 801c312:	4601      	mov	r1, r0
 801c314:	4607      	mov	r7, r0
 801c316:	4620      	mov	r0, r4
 801c318:	f000 ff24 	bl	801d164 <__multiply>
 801c31c:	ee18 1a10 	vmov	r1, s16
 801c320:	4680      	mov	r8, r0
 801c322:	4620      	mov	r0, r4
 801c324:	f000 fe06 	bl	801cf34 <_Bfree>
 801c328:	ee08 8a10 	vmov	s16, r8
 801c32c:	9b07      	ldr	r3, [sp, #28]
 801c32e:	1b9a      	subs	r2, r3, r6
 801c330:	d006      	beq.n	801c340 <_dtoa_r+0x7a0>
 801c332:	ee18 1a10 	vmov	r1, s16
 801c336:	4620      	mov	r0, r4
 801c338:	f000 ffbe 	bl	801d2b8 <__pow5mult>
 801c33c:	ee08 0a10 	vmov	s16, r0
 801c340:	2101      	movs	r1, #1
 801c342:	4620      	mov	r0, r4
 801c344:	f000 fef8 	bl	801d138 <__i2b>
 801c348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c34a:	2b00      	cmp	r3, #0
 801c34c:	4606      	mov	r6, r0
 801c34e:	f340 8088 	ble.w	801c462 <_dtoa_r+0x8c2>
 801c352:	461a      	mov	r2, r3
 801c354:	4601      	mov	r1, r0
 801c356:	4620      	mov	r0, r4
 801c358:	f000 ffae 	bl	801d2b8 <__pow5mult>
 801c35c:	9b06      	ldr	r3, [sp, #24]
 801c35e:	2b01      	cmp	r3, #1
 801c360:	4606      	mov	r6, r0
 801c362:	f340 8081 	ble.w	801c468 <_dtoa_r+0x8c8>
 801c366:	f04f 0800 	mov.w	r8, #0
 801c36a:	6933      	ldr	r3, [r6, #16]
 801c36c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801c370:	6918      	ldr	r0, [r3, #16]
 801c372:	f000 fe91 	bl	801d098 <__hi0bits>
 801c376:	f1c0 0020 	rsb	r0, r0, #32
 801c37a:	9b05      	ldr	r3, [sp, #20]
 801c37c:	4418      	add	r0, r3
 801c37e:	f010 001f 	ands.w	r0, r0, #31
 801c382:	f000 8092 	beq.w	801c4aa <_dtoa_r+0x90a>
 801c386:	f1c0 0320 	rsb	r3, r0, #32
 801c38a:	2b04      	cmp	r3, #4
 801c38c:	f340 808a 	ble.w	801c4a4 <_dtoa_r+0x904>
 801c390:	f1c0 001c 	rsb	r0, r0, #28
 801c394:	9b04      	ldr	r3, [sp, #16]
 801c396:	4403      	add	r3, r0
 801c398:	9304      	str	r3, [sp, #16]
 801c39a:	9b05      	ldr	r3, [sp, #20]
 801c39c:	4403      	add	r3, r0
 801c39e:	4405      	add	r5, r0
 801c3a0:	9305      	str	r3, [sp, #20]
 801c3a2:	9b04      	ldr	r3, [sp, #16]
 801c3a4:	2b00      	cmp	r3, #0
 801c3a6:	dd07      	ble.n	801c3b8 <_dtoa_r+0x818>
 801c3a8:	ee18 1a10 	vmov	r1, s16
 801c3ac:	461a      	mov	r2, r3
 801c3ae:	4620      	mov	r0, r4
 801c3b0:	f000 ffdc 	bl	801d36c <__lshift>
 801c3b4:	ee08 0a10 	vmov	s16, r0
 801c3b8:	9b05      	ldr	r3, [sp, #20]
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	dd05      	ble.n	801c3ca <_dtoa_r+0x82a>
 801c3be:	4631      	mov	r1, r6
 801c3c0:	461a      	mov	r2, r3
 801c3c2:	4620      	mov	r0, r4
 801c3c4:	f000 ffd2 	bl	801d36c <__lshift>
 801c3c8:	4606      	mov	r6, r0
 801c3ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c3cc:	2b00      	cmp	r3, #0
 801c3ce:	d06e      	beq.n	801c4ae <_dtoa_r+0x90e>
 801c3d0:	ee18 0a10 	vmov	r0, s16
 801c3d4:	4631      	mov	r1, r6
 801c3d6:	f001 f839 	bl	801d44c <__mcmp>
 801c3da:	2800      	cmp	r0, #0
 801c3dc:	da67      	bge.n	801c4ae <_dtoa_r+0x90e>
 801c3de:	9b00      	ldr	r3, [sp, #0]
 801c3e0:	3b01      	subs	r3, #1
 801c3e2:	ee18 1a10 	vmov	r1, s16
 801c3e6:	9300      	str	r3, [sp, #0]
 801c3e8:	220a      	movs	r2, #10
 801c3ea:	2300      	movs	r3, #0
 801c3ec:	4620      	mov	r0, r4
 801c3ee:	f000 fdc3 	bl	801cf78 <__multadd>
 801c3f2:	9b08      	ldr	r3, [sp, #32]
 801c3f4:	ee08 0a10 	vmov	s16, r0
 801c3f8:	2b00      	cmp	r3, #0
 801c3fa:	f000 81b1 	beq.w	801c760 <_dtoa_r+0xbc0>
 801c3fe:	2300      	movs	r3, #0
 801c400:	4639      	mov	r1, r7
 801c402:	220a      	movs	r2, #10
 801c404:	4620      	mov	r0, r4
 801c406:	f000 fdb7 	bl	801cf78 <__multadd>
 801c40a:	9b02      	ldr	r3, [sp, #8]
 801c40c:	2b00      	cmp	r3, #0
 801c40e:	4607      	mov	r7, r0
 801c410:	f300 808e 	bgt.w	801c530 <_dtoa_r+0x990>
 801c414:	9b06      	ldr	r3, [sp, #24]
 801c416:	2b02      	cmp	r3, #2
 801c418:	dc51      	bgt.n	801c4be <_dtoa_r+0x91e>
 801c41a:	e089      	b.n	801c530 <_dtoa_r+0x990>
 801c41c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c41e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801c422:	e74b      	b.n	801c2bc <_dtoa_r+0x71c>
 801c424:	9b03      	ldr	r3, [sp, #12]
 801c426:	1e5e      	subs	r6, r3, #1
 801c428:	9b07      	ldr	r3, [sp, #28]
 801c42a:	42b3      	cmp	r3, r6
 801c42c:	bfbf      	itttt	lt
 801c42e:	9b07      	ldrlt	r3, [sp, #28]
 801c430:	9607      	strlt	r6, [sp, #28]
 801c432:	1af2      	sublt	r2, r6, r3
 801c434:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801c436:	bfb6      	itet	lt
 801c438:	189b      	addlt	r3, r3, r2
 801c43a:	1b9e      	subge	r6, r3, r6
 801c43c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801c43e:	9b03      	ldr	r3, [sp, #12]
 801c440:	bfb8      	it	lt
 801c442:	2600      	movlt	r6, #0
 801c444:	2b00      	cmp	r3, #0
 801c446:	bfb7      	itett	lt
 801c448:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801c44c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 801c450:	1a9d      	sublt	r5, r3, r2
 801c452:	2300      	movlt	r3, #0
 801c454:	e734      	b.n	801c2c0 <_dtoa_r+0x720>
 801c456:	9e07      	ldr	r6, [sp, #28]
 801c458:	9d04      	ldr	r5, [sp, #16]
 801c45a:	9f08      	ldr	r7, [sp, #32]
 801c45c:	e73b      	b.n	801c2d6 <_dtoa_r+0x736>
 801c45e:	9a07      	ldr	r2, [sp, #28]
 801c460:	e767      	b.n	801c332 <_dtoa_r+0x792>
 801c462:	9b06      	ldr	r3, [sp, #24]
 801c464:	2b01      	cmp	r3, #1
 801c466:	dc18      	bgt.n	801c49a <_dtoa_r+0x8fa>
 801c468:	f1ba 0f00 	cmp.w	sl, #0
 801c46c:	d115      	bne.n	801c49a <_dtoa_r+0x8fa>
 801c46e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c472:	b993      	cbnz	r3, 801c49a <_dtoa_r+0x8fa>
 801c474:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c478:	0d1b      	lsrs	r3, r3, #20
 801c47a:	051b      	lsls	r3, r3, #20
 801c47c:	b183      	cbz	r3, 801c4a0 <_dtoa_r+0x900>
 801c47e:	9b04      	ldr	r3, [sp, #16]
 801c480:	3301      	adds	r3, #1
 801c482:	9304      	str	r3, [sp, #16]
 801c484:	9b05      	ldr	r3, [sp, #20]
 801c486:	3301      	adds	r3, #1
 801c488:	9305      	str	r3, [sp, #20]
 801c48a:	f04f 0801 	mov.w	r8, #1
 801c48e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c490:	2b00      	cmp	r3, #0
 801c492:	f47f af6a 	bne.w	801c36a <_dtoa_r+0x7ca>
 801c496:	2001      	movs	r0, #1
 801c498:	e76f      	b.n	801c37a <_dtoa_r+0x7da>
 801c49a:	f04f 0800 	mov.w	r8, #0
 801c49e:	e7f6      	b.n	801c48e <_dtoa_r+0x8ee>
 801c4a0:	4698      	mov	r8, r3
 801c4a2:	e7f4      	b.n	801c48e <_dtoa_r+0x8ee>
 801c4a4:	f43f af7d 	beq.w	801c3a2 <_dtoa_r+0x802>
 801c4a8:	4618      	mov	r0, r3
 801c4aa:	301c      	adds	r0, #28
 801c4ac:	e772      	b.n	801c394 <_dtoa_r+0x7f4>
 801c4ae:	9b03      	ldr	r3, [sp, #12]
 801c4b0:	2b00      	cmp	r3, #0
 801c4b2:	dc37      	bgt.n	801c524 <_dtoa_r+0x984>
 801c4b4:	9b06      	ldr	r3, [sp, #24]
 801c4b6:	2b02      	cmp	r3, #2
 801c4b8:	dd34      	ble.n	801c524 <_dtoa_r+0x984>
 801c4ba:	9b03      	ldr	r3, [sp, #12]
 801c4bc:	9302      	str	r3, [sp, #8]
 801c4be:	9b02      	ldr	r3, [sp, #8]
 801c4c0:	b96b      	cbnz	r3, 801c4de <_dtoa_r+0x93e>
 801c4c2:	4631      	mov	r1, r6
 801c4c4:	2205      	movs	r2, #5
 801c4c6:	4620      	mov	r0, r4
 801c4c8:	f000 fd56 	bl	801cf78 <__multadd>
 801c4cc:	4601      	mov	r1, r0
 801c4ce:	4606      	mov	r6, r0
 801c4d0:	ee18 0a10 	vmov	r0, s16
 801c4d4:	f000 ffba 	bl	801d44c <__mcmp>
 801c4d8:	2800      	cmp	r0, #0
 801c4da:	f73f adbb 	bgt.w	801c054 <_dtoa_r+0x4b4>
 801c4de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c4e0:	9d01      	ldr	r5, [sp, #4]
 801c4e2:	43db      	mvns	r3, r3
 801c4e4:	9300      	str	r3, [sp, #0]
 801c4e6:	f04f 0800 	mov.w	r8, #0
 801c4ea:	4631      	mov	r1, r6
 801c4ec:	4620      	mov	r0, r4
 801c4ee:	f000 fd21 	bl	801cf34 <_Bfree>
 801c4f2:	2f00      	cmp	r7, #0
 801c4f4:	f43f aea4 	beq.w	801c240 <_dtoa_r+0x6a0>
 801c4f8:	f1b8 0f00 	cmp.w	r8, #0
 801c4fc:	d005      	beq.n	801c50a <_dtoa_r+0x96a>
 801c4fe:	45b8      	cmp	r8, r7
 801c500:	d003      	beq.n	801c50a <_dtoa_r+0x96a>
 801c502:	4641      	mov	r1, r8
 801c504:	4620      	mov	r0, r4
 801c506:	f000 fd15 	bl	801cf34 <_Bfree>
 801c50a:	4639      	mov	r1, r7
 801c50c:	4620      	mov	r0, r4
 801c50e:	f000 fd11 	bl	801cf34 <_Bfree>
 801c512:	e695      	b.n	801c240 <_dtoa_r+0x6a0>
 801c514:	2600      	movs	r6, #0
 801c516:	4637      	mov	r7, r6
 801c518:	e7e1      	b.n	801c4de <_dtoa_r+0x93e>
 801c51a:	9700      	str	r7, [sp, #0]
 801c51c:	4637      	mov	r7, r6
 801c51e:	e599      	b.n	801c054 <_dtoa_r+0x4b4>
 801c520:	40240000 	.word	0x40240000
 801c524:	9b08      	ldr	r3, [sp, #32]
 801c526:	2b00      	cmp	r3, #0
 801c528:	f000 80ca 	beq.w	801c6c0 <_dtoa_r+0xb20>
 801c52c:	9b03      	ldr	r3, [sp, #12]
 801c52e:	9302      	str	r3, [sp, #8]
 801c530:	2d00      	cmp	r5, #0
 801c532:	dd05      	ble.n	801c540 <_dtoa_r+0x9a0>
 801c534:	4639      	mov	r1, r7
 801c536:	462a      	mov	r2, r5
 801c538:	4620      	mov	r0, r4
 801c53a:	f000 ff17 	bl	801d36c <__lshift>
 801c53e:	4607      	mov	r7, r0
 801c540:	f1b8 0f00 	cmp.w	r8, #0
 801c544:	d05b      	beq.n	801c5fe <_dtoa_r+0xa5e>
 801c546:	6879      	ldr	r1, [r7, #4]
 801c548:	4620      	mov	r0, r4
 801c54a:	f000 fcb3 	bl	801ceb4 <_Balloc>
 801c54e:	4605      	mov	r5, r0
 801c550:	b928      	cbnz	r0, 801c55e <_dtoa_r+0x9be>
 801c552:	4b87      	ldr	r3, [pc, #540]	; (801c770 <_dtoa_r+0xbd0>)
 801c554:	4602      	mov	r2, r0
 801c556:	f240 21ea 	movw	r1, #746	; 0x2ea
 801c55a:	f7ff bb3b 	b.w	801bbd4 <_dtoa_r+0x34>
 801c55e:	693a      	ldr	r2, [r7, #16]
 801c560:	3202      	adds	r2, #2
 801c562:	0092      	lsls	r2, r2, #2
 801c564:	f107 010c 	add.w	r1, r7, #12
 801c568:	300c      	adds	r0, #12
 801c56a:	f000 fc95 	bl	801ce98 <memcpy>
 801c56e:	2201      	movs	r2, #1
 801c570:	4629      	mov	r1, r5
 801c572:	4620      	mov	r0, r4
 801c574:	f000 fefa 	bl	801d36c <__lshift>
 801c578:	9b01      	ldr	r3, [sp, #4]
 801c57a:	f103 0901 	add.w	r9, r3, #1
 801c57e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801c582:	4413      	add	r3, r2
 801c584:	9305      	str	r3, [sp, #20]
 801c586:	f00a 0301 	and.w	r3, sl, #1
 801c58a:	46b8      	mov	r8, r7
 801c58c:	9304      	str	r3, [sp, #16]
 801c58e:	4607      	mov	r7, r0
 801c590:	4631      	mov	r1, r6
 801c592:	ee18 0a10 	vmov	r0, s16
 801c596:	f7ff fa75 	bl	801ba84 <quorem>
 801c59a:	4641      	mov	r1, r8
 801c59c:	9002      	str	r0, [sp, #8]
 801c59e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801c5a2:	ee18 0a10 	vmov	r0, s16
 801c5a6:	f000 ff51 	bl	801d44c <__mcmp>
 801c5aa:	463a      	mov	r2, r7
 801c5ac:	9003      	str	r0, [sp, #12]
 801c5ae:	4631      	mov	r1, r6
 801c5b0:	4620      	mov	r0, r4
 801c5b2:	f000 ff67 	bl	801d484 <__mdiff>
 801c5b6:	68c2      	ldr	r2, [r0, #12]
 801c5b8:	f109 3bff 	add.w	fp, r9, #4294967295
 801c5bc:	4605      	mov	r5, r0
 801c5be:	bb02      	cbnz	r2, 801c602 <_dtoa_r+0xa62>
 801c5c0:	4601      	mov	r1, r0
 801c5c2:	ee18 0a10 	vmov	r0, s16
 801c5c6:	f000 ff41 	bl	801d44c <__mcmp>
 801c5ca:	4602      	mov	r2, r0
 801c5cc:	4629      	mov	r1, r5
 801c5ce:	4620      	mov	r0, r4
 801c5d0:	9207      	str	r2, [sp, #28]
 801c5d2:	f000 fcaf 	bl	801cf34 <_Bfree>
 801c5d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801c5da:	ea43 0102 	orr.w	r1, r3, r2
 801c5de:	9b04      	ldr	r3, [sp, #16]
 801c5e0:	430b      	orrs	r3, r1
 801c5e2:	464d      	mov	r5, r9
 801c5e4:	d10f      	bne.n	801c606 <_dtoa_r+0xa66>
 801c5e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801c5ea:	d02a      	beq.n	801c642 <_dtoa_r+0xaa2>
 801c5ec:	9b03      	ldr	r3, [sp, #12]
 801c5ee:	2b00      	cmp	r3, #0
 801c5f0:	dd02      	ble.n	801c5f8 <_dtoa_r+0xa58>
 801c5f2:	9b02      	ldr	r3, [sp, #8]
 801c5f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801c5f8:	f88b a000 	strb.w	sl, [fp]
 801c5fc:	e775      	b.n	801c4ea <_dtoa_r+0x94a>
 801c5fe:	4638      	mov	r0, r7
 801c600:	e7ba      	b.n	801c578 <_dtoa_r+0x9d8>
 801c602:	2201      	movs	r2, #1
 801c604:	e7e2      	b.n	801c5cc <_dtoa_r+0xa2c>
 801c606:	9b03      	ldr	r3, [sp, #12]
 801c608:	2b00      	cmp	r3, #0
 801c60a:	db04      	blt.n	801c616 <_dtoa_r+0xa76>
 801c60c:	9906      	ldr	r1, [sp, #24]
 801c60e:	430b      	orrs	r3, r1
 801c610:	9904      	ldr	r1, [sp, #16]
 801c612:	430b      	orrs	r3, r1
 801c614:	d122      	bne.n	801c65c <_dtoa_r+0xabc>
 801c616:	2a00      	cmp	r2, #0
 801c618:	ddee      	ble.n	801c5f8 <_dtoa_r+0xa58>
 801c61a:	ee18 1a10 	vmov	r1, s16
 801c61e:	2201      	movs	r2, #1
 801c620:	4620      	mov	r0, r4
 801c622:	f000 fea3 	bl	801d36c <__lshift>
 801c626:	4631      	mov	r1, r6
 801c628:	ee08 0a10 	vmov	s16, r0
 801c62c:	f000 ff0e 	bl	801d44c <__mcmp>
 801c630:	2800      	cmp	r0, #0
 801c632:	dc03      	bgt.n	801c63c <_dtoa_r+0xa9c>
 801c634:	d1e0      	bne.n	801c5f8 <_dtoa_r+0xa58>
 801c636:	f01a 0f01 	tst.w	sl, #1
 801c63a:	d0dd      	beq.n	801c5f8 <_dtoa_r+0xa58>
 801c63c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801c640:	d1d7      	bne.n	801c5f2 <_dtoa_r+0xa52>
 801c642:	2339      	movs	r3, #57	; 0x39
 801c644:	f88b 3000 	strb.w	r3, [fp]
 801c648:	462b      	mov	r3, r5
 801c64a:	461d      	mov	r5, r3
 801c64c:	3b01      	subs	r3, #1
 801c64e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801c652:	2a39      	cmp	r2, #57	; 0x39
 801c654:	d071      	beq.n	801c73a <_dtoa_r+0xb9a>
 801c656:	3201      	adds	r2, #1
 801c658:	701a      	strb	r2, [r3, #0]
 801c65a:	e746      	b.n	801c4ea <_dtoa_r+0x94a>
 801c65c:	2a00      	cmp	r2, #0
 801c65e:	dd07      	ble.n	801c670 <_dtoa_r+0xad0>
 801c660:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801c664:	d0ed      	beq.n	801c642 <_dtoa_r+0xaa2>
 801c666:	f10a 0301 	add.w	r3, sl, #1
 801c66a:	f88b 3000 	strb.w	r3, [fp]
 801c66e:	e73c      	b.n	801c4ea <_dtoa_r+0x94a>
 801c670:	9b05      	ldr	r3, [sp, #20]
 801c672:	f809 ac01 	strb.w	sl, [r9, #-1]
 801c676:	4599      	cmp	r9, r3
 801c678:	d047      	beq.n	801c70a <_dtoa_r+0xb6a>
 801c67a:	ee18 1a10 	vmov	r1, s16
 801c67e:	2300      	movs	r3, #0
 801c680:	220a      	movs	r2, #10
 801c682:	4620      	mov	r0, r4
 801c684:	f000 fc78 	bl	801cf78 <__multadd>
 801c688:	45b8      	cmp	r8, r7
 801c68a:	ee08 0a10 	vmov	s16, r0
 801c68e:	f04f 0300 	mov.w	r3, #0
 801c692:	f04f 020a 	mov.w	r2, #10
 801c696:	4641      	mov	r1, r8
 801c698:	4620      	mov	r0, r4
 801c69a:	d106      	bne.n	801c6aa <_dtoa_r+0xb0a>
 801c69c:	f000 fc6c 	bl	801cf78 <__multadd>
 801c6a0:	4680      	mov	r8, r0
 801c6a2:	4607      	mov	r7, r0
 801c6a4:	f109 0901 	add.w	r9, r9, #1
 801c6a8:	e772      	b.n	801c590 <_dtoa_r+0x9f0>
 801c6aa:	f000 fc65 	bl	801cf78 <__multadd>
 801c6ae:	4639      	mov	r1, r7
 801c6b0:	4680      	mov	r8, r0
 801c6b2:	2300      	movs	r3, #0
 801c6b4:	220a      	movs	r2, #10
 801c6b6:	4620      	mov	r0, r4
 801c6b8:	f000 fc5e 	bl	801cf78 <__multadd>
 801c6bc:	4607      	mov	r7, r0
 801c6be:	e7f1      	b.n	801c6a4 <_dtoa_r+0xb04>
 801c6c0:	9b03      	ldr	r3, [sp, #12]
 801c6c2:	9302      	str	r3, [sp, #8]
 801c6c4:	9d01      	ldr	r5, [sp, #4]
 801c6c6:	ee18 0a10 	vmov	r0, s16
 801c6ca:	4631      	mov	r1, r6
 801c6cc:	f7ff f9da 	bl	801ba84 <quorem>
 801c6d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801c6d4:	9b01      	ldr	r3, [sp, #4]
 801c6d6:	f805 ab01 	strb.w	sl, [r5], #1
 801c6da:	1aea      	subs	r2, r5, r3
 801c6dc:	9b02      	ldr	r3, [sp, #8]
 801c6de:	4293      	cmp	r3, r2
 801c6e0:	dd09      	ble.n	801c6f6 <_dtoa_r+0xb56>
 801c6e2:	ee18 1a10 	vmov	r1, s16
 801c6e6:	2300      	movs	r3, #0
 801c6e8:	220a      	movs	r2, #10
 801c6ea:	4620      	mov	r0, r4
 801c6ec:	f000 fc44 	bl	801cf78 <__multadd>
 801c6f0:	ee08 0a10 	vmov	s16, r0
 801c6f4:	e7e7      	b.n	801c6c6 <_dtoa_r+0xb26>
 801c6f6:	9b02      	ldr	r3, [sp, #8]
 801c6f8:	2b00      	cmp	r3, #0
 801c6fa:	bfc8      	it	gt
 801c6fc:	461d      	movgt	r5, r3
 801c6fe:	9b01      	ldr	r3, [sp, #4]
 801c700:	bfd8      	it	le
 801c702:	2501      	movle	r5, #1
 801c704:	441d      	add	r5, r3
 801c706:	f04f 0800 	mov.w	r8, #0
 801c70a:	ee18 1a10 	vmov	r1, s16
 801c70e:	2201      	movs	r2, #1
 801c710:	4620      	mov	r0, r4
 801c712:	f000 fe2b 	bl	801d36c <__lshift>
 801c716:	4631      	mov	r1, r6
 801c718:	ee08 0a10 	vmov	s16, r0
 801c71c:	f000 fe96 	bl	801d44c <__mcmp>
 801c720:	2800      	cmp	r0, #0
 801c722:	dc91      	bgt.n	801c648 <_dtoa_r+0xaa8>
 801c724:	d102      	bne.n	801c72c <_dtoa_r+0xb8c>
 801c726:	f01a 0f01 	tst.w	sl, #1
 801c72a:	d18d      	bne.n	801c648 <_dtoa_r+0xaa8>
 801c72c:	462b      	mov	r3, r5
 801c72e:	461d      	mov	r5, r3
 801c730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c734:	2a30      	cmp	r2, #48	; 0x30
 801c736:	d0fa      	beq.n	801c72e <_dtoa_r+0xb8e>
 801c738:	e6d7      	b.n	801c4ea <_dtoa_r+0x94a>
 801c73a:	9a01      	ldr	r2, [sp, #4]
 801c73c:	429a      	cmp	r2, r3
 801c73e:	d184      	bne.n	801c64a <_dtoa_r+0xaaa>
 801c740:	9b00      	ldr	r3, [sp, #0]
 801c742:	3301      	adds	r3, #1
 801c744:	9300      	str	r3, [sp, #0]
 801c746:	2331      	movs	r3, #49	; 0x31
 801c748:	7013      	strb	r3, [r2, #0]
 801c74a:	e6ce      	b.n	801c4ea <_dtoa_r+0x94a>
 801c74c:	4b09      	ldr	r3, [pc, #36]	; (801c774 <_dtoa_r+0xbd4>)
 801c74e:	f7ff ba95 	b.w	801bc7c <_dtoa_r+0xdc>
 801c752:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801c754:	2b00      	cmp	r3, #0
 801c756:	f47f aa6e 	bne.w	801bc36 <_dtoa_r+0x96>
 801c75a:	4b07      	ldr	r3, [pc, #28]	; (801c778 <_dtoa_r+0xbd8>)
 801c75c:	f7ff ba8e 	b.w	801bc7c <_dtoa_r+0xdc>
 801c760:	9b02      	ldr	r3, [sp, #8]
 801c762:	2b00      	cmp	r3, #0
 801c764:	dcae      	bgt.n	801c6c4 <_dtoa_r+0xb24>
 801c766:	9b06      	ldr	r3, [sp, #24]
 801c768:	2b02      	cmp	r3, #2
 801c76a:	f73f aea8 	bgt.w	801c4be <_dtoa_r+0x91e>
 801c76e:	e7a9      	b.n	801c6c4 <_dtoa_r+0xb24>
 801c770:	08052ae0 	.word	0x08052ae0
 801c774:	080528e4 	.word	0x080528e4
 801c778:	08052a61 	.word	0x08052a61

0801c77c <rshift>:
 801c77c:	6903      	ldr	r3, [r0, #16]
 801c77e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801c782:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c786:	ea4f 1261 	mov.w	r2, r1, asr #5
 801c78a:	f100 0414 	add.w	r4, r0, #20
 801c78e:	dd45      	ble.n	801c81c <rshift+0xa0>
 801c790:	f011 011f 	ands.w	r1, r1, #31
 801c794:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801c798:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801c79c:	d10c      	bne.n	801c7b8 <rshift+0x3c>
 801c79e:	f100 0710 	add.w	r7, r0, #16
 801c7a2:	4629      	mov	r1, r5
 801c7a4:	42b1      	cmp	r1, r6
 801c7a6:	d334      	bcc.n	801c812 <rshift+0x96>
 801c7a8:	1a9b      	subs	r3, r3, r2
 801c7aa:	009b      	lsls	r3, r3, #2
 801c7ac:	1eea      	subs	r2, r5, #3
 801c7ae:	4296      	cmp	r6, r2
 801c7b0:	bf38      	it	cc
 801c7b2:	2300      	movcc	r3, #0
 801c7b4:	4423      	add	r3, r4
 801c7b6:	e015      	b.n	801c7e4 <rshift+0x68>
 801c7b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801c7bc:	f1c1 0820 	rsb	r8, r1, #32
 801c7c0:	40cf      	lsrs	r7, r1
 801c7c2:	f105 0e04 	add.w	lr, r5, #4
 801c7c6:	46a1      	mov	r9, r4
 801c7c8:	4576      	cmp	r6, lr
 801c7ca:	46f4      	mov	ip, lr
 801c7cc:	d815      	bhi.n	801c7fa <rshift+0x7e>
 801c7ce:	1a9a      	subs	r2, r3, r2
 801c7d0:	0092      	lsls	r2, r2, #2
 801c7d2:	3a04      	subs	r2, #4
 801c7d4:	3501      	adds	r5, #1
 801c7d6:	42ae      	cmp	r6, r5
 801c7d8:	bf38      	it	cc
 801c7da:	2200      	movcc	r2, #0
 801c7dc:	18a3      	adds	r3, r4, r2
 801c7de:	50a7      	str	r7, [r4, r2]
 801c7e0:	b107      	cbz	r7, 801c7e4 <rshift+0x68>
 801c7e2:	3304      	adds	r3, #4
 801c7e4:	1b1a      	subs	r2, r3, r4
 801c7e6:	42a3      	cmp	r3, r4
 801c7e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801c7ec:	bf08      	it	eq
 801c7ee:	2300      	moveq	r3, #0
 801c7f0:	6102      	str	r2, [r0, #16]
 801c7f2:	bf08      	it	eq
 801c7f4:	6143      	streq	r3, [r0, #20]
 801c7f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c7fa:	f8dc c000 	ldr.w	ip, [ip]
 801c7fe:	fa0c fc08 	lsl.w	ip, ip, r8
 801c802:	ea4c 0707 	orr.w	r7, ip, r7
 801c806:	f849 7b04 	str.w	r7, [r9], #4
 801c80a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801c80e:	40cf      	lsrs	r7, r1
 801c810:	e7da      	b.n	801c7c8 <rshift+0x4c>
 801c812:	f851 cb04 	ldr.w	ip, [r1], #4
 801c816:	f847 cf04 	str.w	ip, [r7, #4]!
 801c81a:	e7c3      	b.n	801c7a4 <rshift+0x28>
 801c81c:	4623      	mov	r3, r4
 801c81e:	e7e1      	b.n	801c7e4 <rshift+0x68>

0801c820 <__hexdig_fun>:
 801c820:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801c824:	2b09      	cmp	r3, #9
 801c826:	d802      	bhi.n	801c82e <__hexdig_fun+0xe>
 801c828:	3820      	subs	r0, #32
 801c82a:	b2c0      	uxtb	r0, r0
 801c82c:	4770      	bx	lr
 801c82e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801c832:	2b05      	cmp	r3, #5
 801c834:	d801      	bhi.n	801c83a <__hexdig_fun+0x1a>
 801c836:	3847      	subs	r0, #71	; 0x47
 801c838:	e7f7      	b.n	801c82a <__hexdig_fun+0xa>
 801c83a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801c83e:	2b05      	cmp	r3, #5
 801c840:	d801      	bhi.n	801c846 <__hexdig_fun+0x26>
 801c842:	3827      	subs	r0, #39	; 0x27
 801c844:	e7f1      	b.n	801c82a <__hexdig_fun+0xa>
 801c846:	2000      	movs	r0, #0
 801c848:	4770      	bx	lr
	...

0801c84c <__gethex>:
 801c84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c850:	ed2d 8b02 	vpush	{d8}
 801c854:	b089      	sub	sp, #36	; 0x24
 801c856:	ee08 0a10 	vmov	s16, r0
 801c85a:	9304      	str	r3, [sp, #16]
 801c85c:	4bb4      	ldr	r3, [pc, #720]	; (801cb30 <__gethex+0x2e4>)
 801c85e:	681b      	ldr	r3, [r3, #0]
 801c860:	9301      	str	r3, [sp, #4]
 801c862:	4618      	mov	r0, r3
 801c864:	468b      	mov	fp, r1
 801c866:	4690      	mov	r8, r2
 801c868:	f7fc fc42 	bl	80190f0 <strlen>
 801c86c:	9b01      	ldr	r3, [sp, #4]
 801c86e:	f8db 2000 	ldr.w	r2, [fp]
 801c872:	4403      	add	r3, r0
 801c874:	4682      	mov	sl, r0
 801c876:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801c87a:	9305      	str	r3, [sp, #20]
 801c87c:	1c93      	adds	r3, r2, #2
 801c87e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801c882:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801c886:	32fe      	adds	r2, #254	; 0xfe
 801c888:	18d1      	adds	r1, r2, r3
 801c88a:	461f      	mov	r7, r3
 801c88c:	f813 0b01 	ldrb.w	r0, [r3], #1
 801c890:	9100      	str	r1, [sp, #0]
 801c892:	2830      	cmp	r0, #48	; 0x30
 801c894:	d0f8      	beq.n	801c888 <__gethex+0x3c>
 801c896:	f7ff ffc3 	bl	801c820 <__hexdig_fun>
 801c89a:	4604      	mov	r4, r0
 801c89c:	2800      	cmp	r0, #0
 801c89e:	d13a      	bne.n	801c916 <__gethex+0xca>
 801c8a0:	9901      	ldr	r1, [sp, #4]
 801c8a2:	4652      	mov	r2, sl
 801c8a4:	4638      	mov	r0, r7
 801c8a6:	f001 fa33 	bl	801dd10 <strncmp>
 801c8aa:	4605      	mov	r5, r0
 801c8ac:	2800      	cmp	r0, #0
 801c8ae:	d168      	bne.n	801c982 <__gethex+0x136>
 801c8b0:	f817 000a 	ldrb.w	r0, [r7, sl]
 801c8b4:	eb07 060a 	add.w	r6, r7, sl
 801c8b8:	f7ff ffb2 	bl	801c820 <__hexdig_fun>
 801c8bc:	2800      	cmp	r0, #0
 801c8be:	d062      	beq.n	801c986 <__gethex+0x13a>
 801c8c0:	4633      	mov	r3, r6
 801c8c2:	7818      	ldrb	r0, [r3, #0]
 801c8c4:	2830      	cmp	r0, #48	; 0x30
 801c8c6:	461f      	mov	r7, r3
 801c8c8:	f103 0301 	add.w	r3, r3, #1
 801c8cc:	d0f9      	beq.n	801c8c2 <__gethex+0x76>
 801c8ce:	f7ff ffa7 	bl	801c820 <__hexdig_fun>
 801c8d2:	2301      	movs	r3, #1
 801c8d4:	fab0 f480 	clz	r4, r0
 801c8d8:	0964      	lsrs	r4, r4, #5
 801c8da:	4635      	mov	r5, r6
 801c8dc:	9300      	str	r3, [sp, #0]
 801c8de:	463a      	mov	r2, r7
 801c8e0:	4616      	mov	r6, r2
 801c8e2:	3201      	adds	r2, #1
 801c8e4:	7830      	ldrb	r0, [r6, #0]
 801c8e6:	f7ff ff9b 	bl	801c820 <__hexdig_fun>
 801c8ea:	2800      	cmp	r0, #0
 801c8ec:	d1f8      	bne.n	801c8e0 <__gethex+0x94>
 801c8ee:	9901      	ldr	r1, [sp, #4]
 801c8f0:	4652      	mov	r2, sl
 801c8f2:	4630      	mov	r0, r6
 801c8f4:	f001 fa0c 	bl	801dd10 <strncmp>
 801c8f8:	b980      	cbnz	r0, 801c91c <__gethex+0xd0>
 801c8fa:	b94d      	cbnz	r5, 801c910 <__gethex+0xc4>
 801c8fc:	eb06 050a 	add.w	r5, r6, sl
 801c900:	462a      	mov	r2, r5
 801c902:	4616      	mov	r6, r2
 801c904:	3201      	adds	r2, #1
 801c906:	7830      	ldrb	r0, [r6, #0]
 801c908:	f7ff ff8a 	bl	801c820 <__hexdig_fun>
 801c90c:	2800      	cmp	r0, #0
 801c90e:	d1f8      	bne.n	801c902 <__gethex+0xb6>
 801c910:	1bad      	subs	r5, r5, r6
 801c912:	00ad      	lsls	r5, r5, #2
 801c914:	e004      	b.n	801c920 <__gethex+0xd4>
 801c916:	2400      	movs	r4, #0
 801c918:	4625      	mov	r5, r4
 801c91a:	e7e0      	b.n	801c8de <__gethex+0x92>
 801c91c:	2d00      	cmp	r5, #0
 801c91e:	d1f7      	bne.n	801c910 <__gethex+0xc4>
 801c920:	7833      	ldrb	r3, [r6, #0]
 801c922:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801c926:	2b50      	cmp	r3, #80	; 0x50
 801c928:	d13b      	bne.n	801c9a2 <__gethex+0x156>
 801c92a:	7873      	ldrb	r3, [r6, #1]
 801c92c:	2b2b      	cmp	r3, #43	; 0x2b
 801c92e:	d02c      	beq.n	801c98a <__gethex+0x13e>
 801c930:	2b2d      	cmp	r3, #45	; 0x2d
 801c932:	d02e      	beq.n	801c992 <__gethex+0x146>
 801c934:	1c71      	adds	r1, r6, #1
 801c936:	f04f 0900 	mov.w	r9, #0
 801c93a:	7808      	ldrb	r0, [r1, #0]
 801c93c:	f7ff ff70 	bl	801c820 <__hexdig_fun>
 801c940:	1e43      	subs	r3, r0, #1
 801c942:	b2db      	uxtb	r3, r3
 801c944:	2b18      	cmp	r3, #24
 801c946:	d82c      	bhi.n	801c9a2 <__gethex+0x156>
 801c948:	f1a0 0210 	sub.w	r2, r0, #16
 801c94c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801c950:	f7ff ff66 	bl	801c820 <__hexdig_fun>
 801c954:	1e43      	subs	r3, r0, #1
 801c956:	b2db      	uxtb	r3, r3
 801c958:	2b18      	cmp	r3, #24
 801c95a:	d91d      	bls.n	801c998 <__gethex+0x14c>
 801c95c:	f1b9 0f00 	cmp.w	r9, #0
 801c960:	d000      	beq.n	801c964 <__gethex+0x118>
 801c962:	4252      	negs	r2, r2
 801c964:	4415      	add	r5, r2
 801c966:	f8cb 1000 	str.w	r1, [fp]
 801c96a:	b1e4      	cbz	r4, 801c9a6 <__gethex+0x15a>
 801c96c:	9b00      	ldr	r3, [sp, #0]
 801c96e:	2b00      	cmp	r3, #0
 801c970:	bf14      	ite	ne
 801c972:	2700      	movne	r7, #0
 801c974:	2706      	moveq	r7, #6
 801c976:	4638      	mov	r0, r7
 801c978:	b009      	add	sp, #36	; 0x24
 801c97a:	ecbd 8b02 	vpop	{d8}
 801c97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c982:	463e      	mov	r6, r7
 801c984:	4625      	mov	r5, r4
 801c986:	2401      	movs	r4, #1
 801c988:	e7ca      	b.n	801c920 <__gethex+0xd4>
 801c98a:	f04f 0900 	mov.w	r9, #0
 801c98e:	1cb1      	adds	r1, r6, #2
 801c990:	e7d3      	b.n	801c93a <__gethex+0xee>
 801c992:	f04f 0901 	mov.w	r9, #1
 801c996:	e7fa      	b.n	801c98e <__gethex+0x142>
 801c998:	230a      	movs	r3, #10
 801c99a:	fb03 0202 	mla	r2, r3, r2, r0
 801c99e:	3a10      	subs	r2, #16
 801c9a0:	e7d4      	b.n	801c94c <__gethex+0x100>
 801c9a2:	4631      	mov	r1, r6
 801c9a4:	e7df      	b.n	801c966 <__gethex+0x11a>
 801c9a6:	1bf3      	subs	r3, r6, r7
 801c9a8:	3b01      	subs	r3, #1
 801c9aa:	4621      	mov	r1, r4
 801c9ac:	2b07      	cmp	r3, #7
 801c9ae:	dc0b      	bgt.n	801c9c8 <__gethex+0x17c>
 801c9b0:	ee18 0a10 	vmov	r0, s16
 801c9b4:	f000 fa7e 	bl	801ceb4 <_Balloc>
 801c9b8:	4604      	mov	r4, r0
 801c9ba:	b940      	cbnz	r0, 801c9ce <__gethex+0x182>
 801c9bc:	4b5d      	ldr	r3, [pc, #372]	; (801cb34 <__gethex+0x2e8>)
 801c9be:	4602      	mov	r2, r0
 801c9c0:	21de      	movs	r1, #222	; 0xde
 801c9c2:	485d      	ldr	r0, [pc, #372]	; (801cb38 <__gethex+0x2ec>)
 801c9c4:	f001 f9c6 	bl	801dd54 <__assert_func>
 801c9c8:	3101      	adds	r1, #1
 801c9ca:	105b      	asrs	r3, r3, #1
 801c9cc:	e7ee      	b.n	801c9ac <__gethex+0x160>
 801c9ce:	f100 0914 	add.w	r9, r0, #20
 801c9d2:	f04f 0b00 	mov.w	fp, #0
 801c9d6:	f1ca 0301 	rsb	r3, sl, #1
 801c9da:	f8cd 9008 	str.w	r9, [sp, #8]
 801c9de:	f8cd b000 	str.w	fp, [sp]
 801c9e2:	9306      	str	r3, [sp, #24]
 801c9e4:	42b7      	cmp	r7, r6
 801c9e6:	d340      	bcc.n	801ca6a <__gethex+0x21e>
 801c9e8:	9802      	ldr	r0, [sp, #8]
 801c9ea:	9b00      	ldr	r3, [sp, #0]
 801c9ec:	f840 3b04 	str.w	r3, [r0], #4
 801c9f0:	eba0 0009 	sub.w	r0, r0, r9
 801c9f4:	1080      	asrs	r0, r0, #2
 801c9f6:	0146      	lsls	r6, r0, #5
 801c9f8:	6120      	str	r0, [r4, #16]
 801c9fa:	4618      	mov	r0, r3
 801c9fc:	f000 fb4c 	bl	801d098 <__hi0bits>
 801ca00:	1a30      	subs	r0, r6, r0
 801ca02:	f8d8 6000 	ldr.w	r6, [r8]
 801ca06:	42b0      	cmp	r0, r6
 801ca08:	dd63      	ble.n	801cad2 <__gethex+0x286>
 801ca0a:	1b87      	subs	r7, r0, r6
 801ca0c:	4639      	mov	r1, r7
 801ca0e:	4620      	mov	r0, r4
 801ca10:	f000 fef0 	bl	801d7f4 <__any_on>
 801ca14:	4682      	mov	sl, r0
 801ca16:	b1a8      	cbz	r0, 801ca44 <__gethex+0x1f8>
 801ca18:	1e7b      	subs	r3, r7, #1
 801ca1a:	1159      	asrs	r1, r3, #5
 801ca1c:	f003 021f 	and.w	r2, r3, #31
 801ca20:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801ca24:	f04f 0a01 	mov.w	sl, #1
 801ca28:	fa0a f202 	lsl.w	r2, sl, r2
 801ca2c:	420a      	tst	r2, r1
 801ca2e:	d009      	beq.n	801ca44 <__gethex+0x1f8>
 801ca30:	4553      	cmp	r3, sl
 801ca32:	dd05      	ble.n	801ca40 <__gethex+0x1f4>
 801ca34:	1eb9      	subs	r1, r7, #2
 801ca36:	4620      	mov	r0, r4
 801ca38:	f000 fedc 	bl	801d7f4 <__any_on>
 801ca3c:	2800      	cmp	r0, #0
 801ca3e:	d145      	bne.n	801cacc <__gethex+0x280>
 801ca40:	f04f 0a02 	mov.w	sl, #2
 801ca44:	4639      	mov	r1, r7
 801ca46:	4620      	mov	r0, r4
 801ca48:	f7ff fe98 	bl	801c77c <rshift>
 801ca4c:	443d      	add	r5, r7
 801ca4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ca52:	42ab      	cmp	r3, r5
 801ca54:	da4c      	bge.n	801caf0 <__gethex+0x2a4>
 801ca56:	ee18 0a10 	vmov	r0, s16
 801ca5a:	4621      	mov	r1, r4
 801ca5c:	f000 fa6a 	bl	801cf34 <_Bfree>
 801ca60:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801ca62:	2300      	movs	r3, #0
 801ca64:	6013      	str	r3, [r2, #0]
 801ca66:	27a3      	movs	r7, #163	; 0xa3
 801ca68:	e785      	b.n	801c976 <__gethex+0x12a>
 801ca6a:	1e73      	subs	r3, r6, #1
 801ca6c:	9a05      	ldr	r2, [sp, #20]
 801ca6e:	9303      	str	r3, [sp, #12]
 801ca70:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ca74:	4293      	cmp	r3, r2
 801ca76:	d019      	beq.n	801caac <__gethex+0x260>
 801ca78:	f1bb 0f20 	cmp.w	fp, #32
 801ca7c:	d107      	bne.n	801ca8e <__gethex+0x242>
 801ca7e:	9b02      	ldr	r3, [sp, #8]
 801ca80:	9a00      	ldr	r2, [sp, #0]
 801ca82:	f843 2b04 	str.w	r2, [r3], #4
 801ca86:	9302      	str	r3, [sp, #8]
 801ca88:	2300      	movs	r3, #0
 801ca8a:	9300      	str	r3, [sp, #0]
 801ca8c:	469b      	mov	fp, r3
 801ca8e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801ca92:	f7ff fec5 	bl	801c820 <__hexdig_fun>
 801ca96:	9b00      	ldr	r3, [sp, #0]
 801ca98:	f000 000f 	and.w	r0, r0, #15
 801ca9c:	fa00 f00b 	lsl.w	r0, r0, fp
 801caa0:	4303      	orrs	r3, r0
 801caa2:	9300      	str	r3, [sp, #0]
 801caa4:	f10b 0b04 	add.w	fp, fp, #4
 801caa8:	9b03      	ldr	r3, [sp, #12]
 801caaa:	e00d      	b.n	801cac8 <__gethex+0x27c>
 801caac:	9b03      	ldr	r3, [sp, #12]
 801caae:	9a06      	ldr	r2, [sp, #24]
 801cab0:	4413      	add	r3, r2
 801cab2:	42bb      	cmp	r3, r7
 801cab4:	d3e0      	bcc.n	801ca78 <__gethex+0x22c>
 801cab6:	4618      	mov	r0, r3
 801cab8:	9901      	ldr	r1, [sp, #4]
 801caba:	9307      	str	r3, [sp, #28]
 801cabc:	4652      	mov	r2, sl
 801cabe:	f001 f927 	bl	801dd10 <strncmp>
 801cac2:	9b07      	ldr	r3, [sp, #28]
 801cac4:	2800      	cmp	r0, #0
 801cac6:	d1d7      	bne.n	801ca78 <__gethex+0x22c>
 801cac8:	461e      	mov	r6, r3
 801caca:	e78b      	b.n	801c9e4 <__gethex+0x198>
 801cacc:	f04f 0a03 	mov.w	sl, #3
 801cad0:	e7b8      	b.n	801ca44 <__gethex+0x1f8>
 801cad2:	da0a      	bge.n	801caea <__gethex+0x29e>
 801cad4:	1a37      	subs	r7, r6, r0
 801cad6:	4621      	mov	r1, r4
 801cad8:	ee18 0a10 	vmov	r0, s16
 801cadc:	463a      	mov	r2, r7
 801cade:	f000 fc45 	bl	801d36c <__lshift>
 801cae2:	1bed      	subs	r5, r5, r7
 801cae4:	4604      	mov	r4, r0
 801cae6:	f100 0914 	add.w	r9, r0, #20
 801caea:	f04f 0a00 	mov.w	sl, #0
 801caee:	e7ae      	b.n	801ca4e <__gethex+0x202>
 801caf0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801caf4:	42a8      	cmp	r0, r5
 801caf6:	dd72      	ble.n	801cbde <__gethex+0x392>
 801caf8:	1b45      	subs	r5, r0, r5
 801cafa:	42ae      	cmp	r6, r5
 801cafc:	dc36      	bgt.n	801cb6c <__gethex+0x320>
 801cafe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801cb02:	2b02      	cmp	r3, #2
 801cb04:	d02a      	beq.n	801cb5c <__gethex+0x310>
 801cb06:	2b03      	cmp	r3, #3
 801cb08:	d02c      	beq.n	801cb64 <__gethex+0x318>
 801cb0a:	2b01      	cmp	r3, #1
 801cb0c:	d11c      	bne.n	801cb48 <__gethex+0x2fc>
 801cb0e:	42ae      	cmp	r6, r5
 801cb10:	d11a      	bne.n	801cb48 <__gethex+0x2fc>
 801cb12:	2e01      	cmp	r6, #1
 801cb14:	d112      	bne.n	801cb3c <__gethex+0x2f0>
 801cb16:	9a04      	ldr	r2, [sp, #16]
 801cb18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801cb1c:	6013      	str	r3, [r2, #0]
 801cb1e:	2301      	movs	r3, #1
 801cb20:	6123      	str	r3, [r4, #16]
 801cb22:	f8c9 3000 	str.w	r3, [r9]
 801cb26:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801cb28:	2762      	movs	r7, #98	; 0x62
 801cb2a:	601c      	str	r4, [r3, #0]
 801cb2c:	e723      	b.n	801c976 <__gethex+0x12a>
 801cb2e:	bf00      	nop
 801cb30:	08052b58 	.word	0x08052b58
 801cb34:	08052ae0 	.word	0x08052ae0
 801cb38:	08052af1 	.word	0x08052af1
 801cb3c:	1e71      	subs	r1, r6, #1
 801cb3e:	4620      	mov	r0, r4
 801cb40:	f000 fe58 	bl	801d7f4 <__any_on>
 801cb44:	2800      	cmp	r0, #0
 801cb46:	d1e6      	bne.n	801cb16 <__gethex+0x2ca>
 801cb48:	ee18 0a10 	vmov	r0, s16
 801cb4c:	4621      	mov	r1, r4
 801cb4e:	f000 f9f1 	bl	801cf34 <_Bfree>
 801cb52:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801cb54:	2300      	movs	r3, #0
 801cb56:	6013      	str	r3, [r2, #0]
 801cb58:	2750      	movs	r7, #80	; 0x50
 801cb5a:	e70c      	b.n	801c976 <__gethex+0x12a>
 801cb5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801cb5e:	2b00      	cmp	r3, #0
 801cb60:	d1f2      	bne.n	801cb48 <__gethex+0x2fc>
 801cb62:	e7d8      	b.n	801cb16 <__gethex+0x2ca>
 801cb64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801cb66:	2b00      	cmp	r3, #0
 801cb68:	d1d5      	bne.n	801cb16 <__gethex+0x2ca>
 801cb6a:	e7ed      	b.n	801cb48 <__gethex+0x2fc>
 801cb6c:	1e6f      	subs	r7, r5, #1
 801cb6e:	f1ba 0f00 	cmp.w	sl, #0
 801cb72:	d131      	bne.n	801cbd8 <__gethex+0x38c>
 801cb74:	b127      	cbz	r7, 801cb80 <__gethex+0x334>
 801cb76:	4639      	mov	r1, r7
 801cb78:	4620      	mov	r0, r4
 801cb7a:	f000 fe3b 	bl	801d7f4 <__any_on>
 801cb7e:	4682      	mov	sl, r0
 801cb80:	117b      	asrs	r3, r7, #5
 801cb82:	2101      	movs	r1, #1
 801cb84:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801cb88:	f007 071f 	and.w	r7, r7, #31
 801cb8c:	fa01 f707 	lsl.w	r7, r1, r7
 801cb90:	421f      	tst	r7, r3
 801cb92:	4629      	mov	r1, r5
 801cb94:	4620      	mov	r0, r4
 801cb96:	bf18      	it	ne
 801cb98:	f04a 0a02 	orrne.w	sl, sl, #2
 801cb9c:	1b76      	subs	r6, r6, r5
 801cb9e:	f7ff fded 	bl	801c77c <rshift>
 801cba2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801cba6:	2702      	movs	r7, #2
 801cba8:	f1ba 0f00 	cmp.w	sl, #0
 801cbac:	d048      	beq.n	801cc40 <__gethex+0x3f4>
 801cbae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801cbb2:	2b02      	cmp	r3, #2
 801cbb4:	d015      	beq.n	801cbe2 <__gethex+0x396>
 801cbb6:	2b03      	cmp	r3, #3
 801cbb8:	d017      	beq.n	801cbea <__gethex+0x39e>
 801cbba:	2b01      	cmp	r3, #1
 801cbbc:	d109      	bne.n	801cbd2 <__gethex+0x386>
 801cbbe:	f01a 0f02 	tst.w	sl, #2
 801cbc2:	d006      	beq.n	801cbd2 <__gethex+0x386>
 801cbc4:	f8d9 0000 	ldr.w	r0, [r9]
 801cbc8:	ea4a 0a00 	orr.w	sl, sl, r0
 801cbcc:	f01a 0f01 	tst.w	sl, #1
 801cbd0:	d10e      	bne.n	801cbf0 <__gethex+0x3a4>
 801cbd2:	f047 0710 	orr.w	r7, r7, #16
 801cbd6:	e033      	b.n	801cc40 <__gethex+0x3f4>
 801cbd8:	f04f 0a01 	mov.w	sl, #1
 801cbdc:	e7d0      	b.n	801cb80 <__gethex+0x334>
 801cbde:	2701      	movs	r7, #1
 801cbe0:	e7e2      	b.n	801cba8 <__gethex+0x35c>
 801cbe2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801cbe4:	f1c3 0301 	rsb	r3, r3, #1
 801cbe8:	9315      	str	r3, [sp, #84]	; 0x54
 801cbea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801cbec:	2b00      	cmp	r3, #0
 801cbee:	d0f0      	beq.n	801cbd2 <__gethex+0x386>
 801cbf0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801cbf4:	f104 0314 	add.w	r3, r4, #20
 801cbf8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801cbfc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801cc00:	f04f 0c00 	mov.w	ip, #0
 801cc04:	4618      	mov	r0, r3
 801cc06:	f853 2b04 	ldr.w	r2, [r3], #4
 801cc0a:	f1b2 3fff 	cmp.w	r2, #4294967295
 801cc0e:	d01c      	beq.n	801cc4a <__gethex+0x3fe>
 801cc10:	3201      	adds	r2, #1
 801cc12:	6002      	str	r2, [r0, #0]
 801cc14:	2f02      	cmp	r7, #2
 801cc16:	f104 0314 	add.w	r3, r4, #20
 801cc1a:	d13f      	bne.n	801cc9c <__gethex+0x450>
 801cc1c:	f8d8 2000 	ldr.w	r2, [r8]
 801cc20:	3a01      	subs	r2, #1
 801cc22:	42b2      	cmp	r2, r6
 801cc24:	d10a      	bne.n	801cc3c <__gethex+0x3f0>
 801cc26:	1171      	asrs	r1, r6, #5
 801cc28:	2201      	movs	r2, #1
 801cc2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801cc2e:	f006 061f 	and.w	r6, r6, #31
 801cc32:	fa02 f606 	lsl.w	r6, r2, r6
 801cc36:	421e      	tst	r6, r3
 801cc38:	bf18      	it	ne
 801cc3a:	4617      	movne	r7, r2
 801cc3c:	f047 0720 	orr.w	r7, r7, #32
 801cc40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801cc42:	601c      	str	r4, [r3, #0]
 801cc44:	9b04      	ldr	r3, [sp, #16]
 801cc46:	601d      	str	r5, [r3, #0]
 801cc48:	e695      	b.n	801c976 <__gethex+0x12a>
 801cc4a:	4299      	cmp	r1, r3
 801cc4c:	f843 cc04 	str.w	ip, [r3, #-4]
 801cc50:	d8d8      	bhi.n	801cc04 <__gethex+0x3b8>
 801cc52:	68a3      	ldr	r3, [r4, #8]
 801cc54:	459b      	cmp	fp, r3
 801cc56:	db19      	blt.n	801cc8c <__gethex+0x440>
 801cc58:	6861      	ldr	r1, [r4, #4]
 801cc5a:	ee18 0a10 	vmov	r0, s16
 801cc5e:	3101      	adds	r1, #1
 801cc60:	f000 f928 	bl	801ceb4 <_Balloc>
 801cc64:	4681      	mov	r9, r0
 801cc66:	b918      	cbnz	r0, 801cc70 <__gethex+0x424>
 801cc68:	4b1a      	ldr	r3, [pc, #104]	; (801ccd4 <__gethex+0x488>)
 801cc6a:	4602      	mov	r2, r0
 801cc6c:	2184      	movs	r1, #132	; 0x84
 801cc6e:	e6a8      	b.n	801c9c2 <__gethex+0x176>
 801cc70:	6922      	ldr	r2, [r4, #16]
 801cc72:	3202      	adds	r2, #2
 801cc74:	f104 010c 	add.w	r1, r4, #12
 801cc78:	0092      	lsls	r2, r2, #2
 801cc7a:	300c      	adds	r0, #12
 801cc7c:	f000 f90c 	bl	801ce98 <memcpy>
 801cc80:	4621      	mov	r1, r4
 801cc82:	ee18 0a10 	vmov	r0, s16
 801cc86:	f000 f955 	bl	801cf34 <_Bfree>
 801cc8a:	464c      	mov	r4, r9
 801cc8c:	6923      	ldr	r3, [r4, #16]
 801cc8e:	1c5a      	adds	r2, r3, #1
 801cc90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801cc94:	6122      	str	r2, [r4, #16]
 801cc96:	2201      	movs	r2, #1
 801cc98:	615a      	str	r2, [r3, #20]
 801cc9a:	e7bb      	b.n	801cc14 <__gethex+0x3c8>
 801cc9c:	6922      	ldr	r2, [r4, #16]
 801cc9e:	455a      	cmp	r2, fp
 801cca0:	dd0b      	ble.n	801ccba <__gethex+0x46e>
 801cca2:	2101      	movs	r1, #1
 801cca4:	4620      	mov	r0, r4
 801cca6:	f7ff fd69 	bl	801c77c <rshift>
 801ccaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ccae:	3501      	adds	r5, #1
 801ccb0:	42ab      	cmp	r3, r5
 801ccb2:	f6ff aed0 	blt.w	801ca56 <__gethex+0x20a>
 801ccb6:	2701      	movs	r7, #1
 801ccb8:	e7c0      	b.n	801cc3c <__gethex+0x3f0>
 801ccba:	f016 061f 	ands.w	r6, r6, #31
 801ccbe:	d0fa      	beq.n	801ccb6 <__gethex+0x46a>
 801ccc0:	4453      	add	r3, sl
 801ccc2:	f1c6 0620 	rsb	r6, r6, #32
 801ccc6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801ccca:	f000 f9e5 	bl	801d098 <__hi0bits>
 801ccce:	42b0      	cmp	r0, r6
 801ccd0:	dbe7      	blt.n	801cca2 <__gethex+0x456>
 801ccd2:	e7f0      	b.n	801ccb6 <__gethex+0x46a>
 801ccd4:	08052ae0 	.word	0x08052ae0

0801ccd8 <L_shift>:
 801ccd8:	f1c2 0208 	rsb	r2, r2, #8
 801ccdc:	0092      	lsls	r2, r2, #2
 801ccde:	b570      	push	{r4, r5, r6, lr}
 801cce0:	f1c2 0620 	rsb	r6, r2, #32
 801cce4:	6843      	ldr	r3, [r0, #4]
 801cce6:	6804      	ldr	r4, [r0, #0]
 801cce8:	fa03 f506 	lsl.w	r5, r3, r6
 801ccec:	432c      	orrs	r4, r5
 801ccee:	40d3      	lsrs	r3, r2
 801ccf0:	6004      	str	r4, [r0, #0]
 801ccf2:	f840 3f04 	str.w	r3, [r0, #4]!
 801ccf6:	4288      	cmp	r0, r1
 801ccf8:	d3f4      	bcc.n	801cce4 <L_shift+0xc>
 801ccfa:	bd70      	pop	{r4, r5, r6, pc}

0801ccfc <__match>:
 801ccfc:	b530      	push	{r4, r5, lr}
 801ccfe:	6803      	ldr	r3, [r0, #0]
 801cd00:	3301      	adds	r3, #1
 801cd02:	f811 4b01 	ldrb.w	r4, [r1], #1
 801cd06:	b914      	cbnz	r4, 801cd0e <__match+0x12>
 801cd08:	6003      	str	r3, [r0, #0]
 801cd0a:	2001      	movs	r0, #1
 801cd0c:	bd30      	pop	{r4, r5, pc}
 801cd0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cd12:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801cd16:	2d19      	cmp	r5, #25
 801cd18:	bf98      	it	ls
 801cd1a:	3220      	addls	r2, #32
 801cd1c:	42a2      	cmp	r2, r4
 801cd1e:	d0f0      	beq.n	801cd02 <__match+0x6>
 801cd20:	2000      	movs	r0, #0
 801cd22:	e7f3      	b.n	801cd0c <__match+0x10>

0801cd24 <__hexnan>:
 801cd24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cd28:	680b      	ldr	r3, [r1, #0]
 801cd2a:	115e      	asrs	r6, r3, #5
 801cd2c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801cd30:	f013 031f 	ands.w	r3, r3, #31
 801cd34:	b087      	sub	sp, #28
 801cd36:	bf18      	it	ne
 801cd38:	3604      	addne	r6, #4
 801cd3a:	2500      	movs	r5, #0
 801cd3c:	1f37      	subs	r7, r6, #4
 801cd3e:	4690      	mov	r8, r2
 801cd40:	6802      	ldr	r2, [r0, #0]
 801cd42:	9301      	str	r3, [sp, #4]
 801cd44:	4682      	mov	sl, r0
 801cd46:	f846 5c04 	str.w	r5, [r6, #-4]
 801cd4a:	46b9      	mov	r9, r7
 801cd4c:	463c      	mov	r4, r7
 801cd4e:	9502      	str	r5, [sp, #8]
 801cd50:	46ab      	mov	fp, r5
 801cd52:	7851      	ldrb	r1, [r2, #1]
 801cd54:	1c53      	adds	r3, r2, #1
 801cd56:	9303      	str	r3, [sp, #12]
 801cd58:	b341      	cbz	r1, 801cdac <__hexnan+0x88>
 801cd5a:	4608      	mov	r0, r1
 801cd5c:	9205      	str	r2, [sp, #20]
 801cd5e:	9104      	str	r1, [sp, #16]
 801cd60:	f7ff fd5e 	bl	801c820 <__hexdig_fun>
 801cd64:	2800      	cmp	r0, #0
 801cd66:	d14f      	bne.n	801ce08 <__hexnan+0xe4>
 801cd68:	9904      	ldr	r1, [sp, #16]
 801cd6a:	9a05      	ldr	r2, [sp, #20]
 801cd6c:	2920      	cmp	r1, #32
 801cd6e:	d818      	bhi.n	801cda2 <__hexnan+0x7e>
 801cd70:	9b02      	ldr	r3, [sp, #8]
 801cd72:	459b      	cmp	fp, r3
 801cd74:	dd13      	ble.n	801cd9e <__hexnan+0x7a>
 801cd76:	454c      	cmp	r4, r9
 801cd78:	d206      	bcs.n	801cd88 <__hexnan+0x64>
 801cd7a:	2d07      	cmp	r5, #7
 801cd7c:	dc04      	bgt.n	801cd88 <__hexnan+0x64>
 801cd7e:	462a      	mov	r2, r5
 801cd80:	4649      	mov	r1, r9
 801cd82:	4620      	mov	r0, r4
 801cd84:	f7ff ffa8 	bl	801ccd8 <L_shift>
 801cd88:	4544      	cmp	r4, r8
 801cd8a:	d950      	bls.n	801ce2e <__hexnan+0x10a>
 801cd8c:	2300      	movs	r3, #0
 801cd8e:	f1a4 0904 	sub.w	r9, r4, #4
 801cd92:	f844 3c04 	str.w	r3, [r4, #-4]
 801cd96:	f8cd b008 	str.w	fp, [sp, #8]
 801cd9a:	464c      	mov	r4, r9
 801cd9c:	461d      	mov	r5, r3
 801cd9e:	9a03      	ldr	r2, [sp, #12]
 801cda0:	e7d7      	b.n	801cd52 <__hexnan+0x2e>
 801cda2:	2929      	cmp	r1, #41	; 0x29
 801cda4:	d156      	bne.n	801ce54 <__hexnan+0x130>
 801cda6:	3202      	adds	r2, #2
 801cda8:	f8ca 2000 	str.w	r2, [sl]
 801cdac:	f1bb 0f00 	cmp.w	fp, #0
 801cdb0:	d050      	beq.n	801ce54 <__hexnan+0x130>
 801cdb2:	454c      	cmp	r4, r9
 801cdb4:	d206      	bcs.n	801cdc4 <__hexnan+0xa0>
 801cdb6:	2d07      	cmp	r5, #7
 801cdb8:	dc04      	bgt.n	801cdc4 <__hexnan+0xa0>
 801cdba:	462a      	mov	r2, r5
 801cdbc:	4649      	mov	r1, r9
 801cdbe:	4620      	mov	r0, r4
 801cdc0:	f7ff ff8a 	bl	801ccd8 <L_shift>
 801cdc4:	4544      	cmp	r4, r8
 801cdc6:	d934      	bls.n	801ce32 <__hexnan+0x10e>
 801cdc8:	f1a8 0204 	sub.w	r2, r8, #4
 801cdcc:	4623      	mov	r3, r4
 801cdce:	f853 1b04 	ldr.w	r1, [r3], #4
 801cdd2:	f842 1f04 	str.w	r1, [r2, #4]!
 801cdd6:	429f      	cmp	r7, r3
 801cdd8:	d2f9      	bcs.n	801cdce <__hexnan+0xaa>
 801cdda:	1b3b      	subs	r3, r7, r4
 801cddc:	f023 0303 	bic.w	r3, r3, #3
 801cde0:	3304      	adds	r3, #4
 801cde2:	3401      	adds	r4, #1
 801cde4:	3e03      	subs	r6, #3
 801cde6:	42b4      	cmp	r4, r6
 801cde8:	bf88      	it	hi
 801cdea:	2304      	movhi	r3, #4
 801cdec:	4443      	add	r3, r8
 801cdee:	2200      	movs	r2, #0
 801cdf0:	f843 2b04 	str.w	r2, [r3], #4
 801cdf4:	429f      	cmp	r7, r3
 801cdf6:	d2fb      	bcs.n	801cdf0 <__hexnan+0xcc>
 801cdf8:	683b      	ldr	r3, [r7, #0]
 801cdfa:	b91b      	cbnz	r3, 801ce04 <__hexnan+0xe0>
 801cdfc:	4547      	cmp	r7, r8
 801cdfe:	d127      	bne.n	801ce50 <__hexnan+0x12c>
 801ce00:	2301      	movs	r3, #1
 801ce02:	603b      	str	r3, [r7, #0]
 801ce04:	2005      	movs	r0, #5
 801ce06:	e026      	b.n	801ce56 <__hexnan+0x132>
 801ce08:	3501      	adds	r5, #1
 801ce0a:	2d08      	cmp	r5, #8
 801ce0c:	f10b 0b01 	add.w	fp, fp, #1
 801ce10:	dd06      	ble.n	801ce20 <__hexnan+0xfc>
 801ce12:	4544      	cmp	r4, r8
 801ce14:	d9c3      	bls.n	801cd9e <__hexnan+0x7a>
 801ce16:	2300      	movs	r3, #0
 801ce18:	f844 3c04 	str.w	r3, [r4, #-4]
 801ce1c:	2501      	movs	r5, #1
 801ce1e:	3c04      	subs	r4, #4
 801ce20:	6822      	ldr	r2, [r4, #0]
 801ce22:	f000 000f 	and.w	r0, r0, #15
 801ce26:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801ce2a:	6022      	str	r2, [r4, #0]
 801ce2c:	e7b7      	b.n	801cd9e <__hexnan+0x7a>
 801ce2e:	2508      	movs	r5, #8
 801ce30:	e7b5      	b.n	801cd9e <__hexnan+0x7a>
 801ce32:	9b01      	ldr	r3, [sp, #4]
 801ce34:	2b00      	cmp	r3, #0
 801ce36:	d0df      	beq.n	801cdf8 <__hexnan+0xd4>
 801ce38:	f04f 32ff 	mov.w	r2, #4294967295
 801ce3c:	f1c3 0320 	rsb	r3, r3, #32
 801ce40:	fa22 f303 	lsr.w	r3, r2, r3
 801ce44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801ce48:	401a      	ands	r2, r3
 801ce4a:	f846 2c04 	str.w	r2, [r6, #-4]
 801ce4e:	e7d3      	b.n	801cdf8 <__hexnan+0xd4>
 801ce50:	3f04      	subs	r7, #4
 801ce52:	e7d1      	b.n	801cdf8 <__hexnan+0xd4>
 801ce54:	2004      	movs	r0, #4
 801ce56:	b007      	add	sp, #28
 801ce58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801ce5c <_localeconv_r>:
 801ce5c:	4800      	ldr	r0, [pc, #0]	; (801ce60 <_localeconv_r+0x4>)
 801ce5e:	4770      	bx	lr
 801ce60:	200001bc 	.word	0x200001bc

0801ce64 <malloc>:
 801ce64:	4b02      	ldr	r3, [pc, #8]	; (801ce70 <malloc+0xc>)
 801ce66:	4601      	mov	r1, r0
 801ce68:	6818      	ldr	r0, [r3, #0]
 801ce6a:	f000 bd67 	b.w	801d93c <_malloc_r>
 801ce6e:	bf00      	nop
 801ce70:	20000064 	.word	0x20000064

0801ce74 <__ascii_mbtowc>:
 801ce74:	b082      	sub	sp, #8
 801ce76:	b901      	cbnz	r1, 801ce7a <__ascii_mbtowc+0x6>
 801ce78:	a901      	add	r1, sp, #4
 801ce7a:	b142      	cbz	r2, 801ce8e <__ascii_mbtowc+0x1a>
 801ce7c:	b14b      	cbz	r3, 801ce92 <__ascii_mbtowc+0x1e>
 801ce7e:	7813      	ldrb	r3, [r2, #0]
 801ce80:	600b      	str	r3, [r1, #0]
 801ce82:	7812      	ldrb	r2, [r2, #0]
 801ce84:	1e10      	subs	r0, r2, #0
 801ce86:	bf18      	it	ne
 801ce88:	2001      	movne	r0, #1
 801ce8a:	b002      	add	sp, #8
 801ce8c:	4770      	bx	lr
 801ce8e:	4610      	mov	r0, r2
 801ce90:	e7fb      	b.n	801ce8a <__ascii_mbtowc+0x16>
 801ce92:	f06f 0001 	mvn.w	r0, #1
 801ce96:	e7f8      	b.n	801ce8a <__ascii_mbtowc+0x16>

0801ce98 <memcpy>:
 801ce98:	440a      	add	r2, r1
 801ce9a:	4291      	cmp	r1, r2
 801ce9c:	f100 33ff 	add.w	r3, r0, #4294967295
 801cea0:	d100      	bne.n	801cea4 <memcpy+0xc>
 801cea2:	4770      	bx	lr
 801cea4:	b510      	push	{r4, lr}
 801cea6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ceaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ceae:	4291      	cmp	r1, r2
 801ceb0:	d1f9      	bne.n	801cea6 <memcpy+0xe>
 801ceb2:	bd10      	pop	{r4, pc}

0801ceb4 <_Balloc>:
 801ceb4:	b570      	push	{r4, r5, r6, lr}
 801ceb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801ceb8:	4604      	mov	r4, r0
 801ceba:	460d      	mov	r5, r1
 801cebc:	b976      	cbnz	r6, 801cedc <_Balloc+0x28>
 801cebe:	2010      	movs	r0, #16
 801cec0:	f7ff ffd0 	bl	801ce64 <malloc>
 801cec4:	4602      	mov	r2, r0
 801cec6:	6260      	str	r0, [r4, #36]	; 0x24
 801cec8:	b920      	cbnz	r0, 801ced4 <_Balloc+0x20>
 801ceca:	4b18      	ldr	r3, [pc, #96]	; (801cf2c <_Balloc+0x78>)
 801cecc:	4818      	ldr	r0, [pc, #96]	; (801cf30 <_Balloc+0x7c>)
 801cece:	2166      	movs	r1, #102	; 0x66
 801ced0:	f000 ff40 	bl	801dd54 <__assert_func>
 801ced4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ced8:	6006      	str	r6, [r0, #0]
 801ceda:	60c6      	str	r6, [r0, #12]
 801cedc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801cede:	68f3      	ldr	r3, [r6, #12]
 801cee0:	b183      	cbz	r3, 801cf04 <_Balloc+0x50>
 801cee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801cee4:	68db      	ldr	r3, [r3, #12]
 801cee6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ceea:	b9b8      	cbnz	r0, 801cf1c <_Balloc+0x68>
 801ceec:	2101      	movs	r1, #1
 801ceee:	fa01 f605 	lsl.w	r6, r1, r5
 801cef2:	1d72      	adds	r2, r6, #5
 801cef4:	0092      	lsls	r2, r2, #2
 801cef6:	4620      	mov	r0, r4
 801cef8:	f000 fc9d 	bl	801d836 <_calloc_r>
 801cefc:	b160      	cbz	r0, 801cf18 <_Balloc+0x64>
 801cefe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801cf02:	e00e      	b.n	801cf22 <_Balloc+0x6e>
 801cf04:	2221      	movs	r2, #33	; 0x21
 801cf06:	2104      	movs	r1, #4
 801cf08:	4620      	mov	r0, r4
 801cf0a:	f000 fc94 	bl	801d836 <_calloc_r>
 801cf0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801cf10:	60f0      	str	r0, [r6, #12]
 801cf12:	68db      	ldr	r3, [r3, #12]
 801cf14:	2b00      	cmp	r3, #0
 801cf16:	d1e4      	bne.n	801cee2 <_Balloc+0x2e>
 801cf18:	2000      	movs	r0, #0
 801cf1a:	bd70      	pop	{r4, r5, r6, pc}
 801cf1c:	6802      	ldr	r2, [r0, #0]
 801cf1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801cf22:	2300      	movs	r3, #0
 801cf24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801cf28:	e7f7      	b.n	801cf1a <_Balloc+0x66>
 801cf2a:	bf00      	nop
 801cf2c:	08052a6e 	.word	0x08052a6e
 801cf30:	08052b6c 	.word	0x08052b6c

0801cf34 <_Bfree>:
 801cf34:	b570      	push	{r4, r5, r6, lr}
 801cf36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801cf38:	4605      	mov	r5, r0
 801cf3a:	460c      	mov	r4, r1
 801cf3c:	b976      	cbnz	r6, 801cf5c <_Bfree+0x28>
 801cf3e:	2010      	movs	r0, #16
 801cf40:	f7ff ff90 	bl	801ce64 <malloc>
 801cf44:	4602      	mov	r2, r0
 801cf46:	6268      	str	r0, [r5, #36]	; 0x24
 801cf48:	b920      	cbnz	r0, 801cf54 <_Bfree+0x20>
 801cf4a:	4b09      	ldr	r3, [pc, #36]	; (801cf70 <_Bfree+0x3c>)
 801cf4c:	4809      	ldr	r0, [pc, #36]	; (801cf74 <_Bfree+0x40>)
 801cf4e:	218a      	movs	r1, #138	; 0x8a
 801cf50:	f000 ff00 	bl	801dd54 <__assert_func>
 801cf54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801cf58:	6006      	str	r6, [r0, #0]
 801cf5a:	60c6      	str	r6, [r0, #12]
 801cf5c:	b13c      	cbz	r4, 801cf6e <_Bfree+0x3a>
 801cf5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801cf60:	6862      	ldr	r2, [r4, #4]
 801cf62:	68db      	ldr	r3, [r3, #12]
 801cf64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801cf68:	6021      	str	r1, [r4, #0]
 801cf6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801cf6e:	bd70      	pop	{r4, r5, r6, pc}
 801cf70:	08052a6e 	.word	0x08052a6e
 801cf74:	08052b6c 	.word	0x08052b6c

0801cf78 <__multadd>:
 801cf78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cf7c:	690d      	ldr	r5, [r1, #16]
 801cf7e:	4607      	mov	r7, r0
 801cf80:	460c      	mov	r4, r1
 801cf82:	461e      	mov	r6, r3
 801cf84:	f101 0c14 	add.w	ip, r1, #20
 801cf88:	2000      	movs	r0, #0
 801cf8a:	f8dc 3000 	ldr.w	r3, [ip]
 801cf8e:	b299      	uxth	r1, r3
 801cf90:	fb02 6101 	mla	r1, r2, r1, r6
 801cf94:	0c1e      	lsrs	r6, r3, #16
 801cf96:	0c0b      	lsrs	r3, r1, #16
 801cf98:	fb02 3306 	mla	r3, r2, r6, r3
 801cf9c:	b289      	uxth	r1, r1
 801cf9e:	3001      	adds	r0, #1
 801cfa0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801cfa4:	4285      	cmp	r5, r0
 801cfa6:	f84c 1b04 	str.w	r1, [ip], #4
 801cfaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801cfae:	dcec      	bgt.n	801cf8a <__multadd+0x12>
 801cfb0:	b30e      	cbz	r6, 801cff6 <__multadd+0x7e>
 801cfb2:	68a3      	ldr	r3, [r4, #8]
 801cfb4:	42ab      	cmp	r3, r5
 801cfb6:	dc19      	bgt.n	801cfec <__multadd+0x74>
 801cfb8:	6861      	ldr	r1, [r4, #4]
 801cfba:	4638      	mov	r0, r7
 801cfbc:	3101      	adds	r1, #1
 801cfbe:	f7ff ff79 	bl	801ceb4 <_Balloc>
 801cfc2:	4680      	mov	r8, r0
 801cfc4:	b928      	cbnz	r0, 801cfd2 <__multadd+0x5a>
 801cfc6:	4602      	mov	r2, r0
 801cfc8:	4b0c      	ldr	r3, [pc, #48]	; (801cffc <__multadd+0x84>)
 801cfca:	480d      	ldr	r0, [pc, #52]	; (801d000 <__multadd+0x88>)
 801cfcc:	21b5      	movs	r1, #181	; 0xb5
 801cfce:	f000 fec1 	bl	801dd54 <__assert_func>
 801cfd2:	6922      	ldr	r2, [r4, #16]
 801cfd4:	3202      	adds	r2, #2
 801cfd6:	f104 010c 	add.w	r1, r4, #12
 801cfda:	0092      	lsls	r2, r2, #2
 801cfdc:	300c      	adds	r0, #12
 801cfde:	f7ff ff5b 	bl	801ce98 <memcpy>
 801cfe2:	4621      	mov	r1, r4
 801cfe4:	4638      	mov	r0, r7
 801cfe6:	f7ff ffa5 	bl	801cf34 <_Bfree>
 801cfea:	4644      	mov	r4, r8
 801cfec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801cff0:	3501      	adds	r5, #1
 801cff2:	615e      	str	r6, [r3, #20]
 801cff4:	6125      	str	r5, [r4, #16]
 801cff6:	4620      	mov	r0, r4
 801cff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cffc:	08052ae0 	.word	0x08052ae0
 801d000:	08052b6c 	.word	0x08052b6c

0801d004 <__s2b>:
 801d004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d008:	460c      	mov	r4, r1
 801d00a:	4615      	mov	r5, r2
 801d00c:	461f      	mov	r7, r3
 801d00e:	2209      	movs	r2, #9
 801d010:	3308      	adds	r3, #8
 801d012:	4606      	mov	r6, r0
 801d014:	fb93 f3f2 	sdiv	r3, r3, r2
 801d018:	2100      	movs	r1, #0
 801d01a:	2201      	movs	r2, #1
 801d01c:	429a      	cmp	r2, r3
 801d01e:	db09      	blt.n	801d034 <__s2b+0x30>
 801d020:	4630      	mov	r0, r6
 801d022:	f7ff ff47 	bl	801ceb4 <_Balloc>
 801d026:	b940      	cbnz	r0, 801d03a <__s2b+0x36>
 801d028:	4602      	mov	r2, r0
 801d02a:	4b19      	ldr	r3, [pc, #100]	; (801d090 <__s2b+0x8c>)
 801d02c:	4819      	ldr	r0, [pc, #100]	; (801d094 <__s2b+0x90>)
 801d02e:	21ce      	movs	r1, #206	; 0xce
 801d030:	f000 fe90 	bl	801dd54 <__assert_func>
 801d034:	0052      	lsls	r2, r2, #1
 801d036:	3101      	adds	r1, #1
 801d038:	e7f0      	b.n	801d01c <__s2b+0x18>
 801d03a:	9b08      	ldr	r3, [sp, #32]
 801d03c:	6143      	str	r3, [r0, #20]
 801d03e:	2d09      	cmp	r5, #9
 801d040:	f04f 0301 	mov.w	r3, #1
 801d044:	6103      	str	r3, [r0, #16]
 801d046:	dd16      	ble.n	801d076 <__s2b+0x72>
 801d048:	f104 0909 	add.w	r9, r4, #9
 801d04c:	46c8      	mov	r8, r9
 801d04e:	442c      	add	r4, r5
 801d050:	f818 3b01 	ldrb.w	r3, [r8], #1
 801d054:	4601      	mov	r1, r0
 801d056:	3b30      	subs	r3, #48	; 0x30
 801d058:	220a      	movs	r2, #10
 801d05a:	4630      	mov	r0, r6
 801d05c:	f7ff ff8c 	bl	801cf78 <__multadd>
 801d060:	45a0      	cmp	r8, r4
 801d062:	d1f5      	bne.n	801d050 <__s2b+0x4c>
 801d064:	f1a5 0408 	sub.w	r4, r5, #8
 801d068:	444c      	add	r4, r9
 801d06a:	1b2d      	subs	r5, r5, r4
 801d06c:	1963      	adds	r3, r4, r5
 801d06e:	42bb      	cmp	r3, r7
 801d070:	db04      	blt.n	801d07c <__s2b+0x78>
 801d072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d076:	340a      	adds	r4, #10
 801d078:	2509      	movs	r5, #9
 801d07a:	e7f6      	b.n	801d06a <__s2b+0x66>
 801d07c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801d080:	4601      	mov	r1, r0
 801d082:	3b30      	subs	r3, #48	; 0x30
 801d084:	220a      	movs	r2, #10
 801d086:	4630      	mov	r0, r6
 801d088:	f7ff ff76 	bl	801cf78 <__multadd>
 801d08c:	e7ee      	b.n	801d06c <__s2b+0x68>
 801d08e:	bf00      	nop
 801d090:	08052ae0 	.word	0x08052ae0
 801d094:	08052b6c 	.word	0x08052b6c

0801d098 <__hi0bits>:
 801d098:	0c03      	lsrs	r3, r0, #16
 801d09a:	041b      	lsls	r3, r3, #16
 801d09c:	b9d3      	cbnz	r3, 801d0d4 <__hi0bits+0x3c>
 801d09e:	0400      	lsls	r0, r0, #16
 801d0a0:	2310      	movs	r3, #16
 801d0a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801d0a6:	bf04      	itt	eq
 801d0a8:	0200      	lsleq	r0, r0, #8
 801d0aa:	3308      	addeq	r3, #8
 801d0ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801d0b0:	bf04      	itt	eq
 801d0b2:	0100      	lsleq	r0, r0, #4
 801d0b4:	3304      	addeq	r3, #4
 801d0b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801d0ba:	bf04      	itt	eq
 801d0bc:	0080      	lsleq	r0, r0, #2
 801d0be:	3302      	addeq	r3, #2
 801d0c0:	2800      	cmp	r0, #0
 801d0c2:	db05      	blt.n	801d0d0 <__hi0bits+0x38>
 801d0c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801d0c8:	f103 0301 	add.w	r3, r3, #1
 801d0cc:	bf08      	it	eq
 801d0ce:	2320      	moveq	r3, #32
 801d0d0:	4618      	mov	r0, r3
 801d0d2:	4770      	bx	lr
 801d0d4:	2300      	movs	r3, #0
 801d0d6:	e7e4      	b.n	801d0a2 <__hi0bits+0xa>

0801d0d8 <__lo0bits>:
 801d0d8:	6803      	ldr	r3, [r0, #0]
 801d0da:	f013 0207 	ands.w	r2, r3, #7
 801d0de:	4601      	mov	r1, r0
 801d0e0:	d00b      	beq.n	801d0fa <__lo0bits+0x22>
 801d0e2:	07da      	lsls	r2, r3, #31
 801d0e4:	d423      	bmi.n	801d12e <__lo0bits+0x56>
 801d0e6:	0798      	lsls	r0, r3, #30
 801d0e8:	bf49      	itett	mi
 801d0ea:	085b      	lsrmi	r3, r3, #1
 801d0ec:	089b      	lsrpl	r3, r3, #2
 801d0ee:	2001      	movmi	r0, #1
 801d0f0:	600b      	strmi	r3, [r1, #0]
 801d0f2:	bf5c      	itt	pl
 801d0f4:	600b      	strpl	r3, [r1, #0]
 801d0f6:	2002      	movpl	r0, #2
 801d0f8:	4770      	bx	lr
 801d0fa:	b298      	uxth	r0, r3
 801d0fc:	b9a8      	cbnz	r0, 801d12a <__lo0bits+0x52>
 801d0fe:	0c1b      	lsrs	r3, r3, #16
 801d100:	2010      	movs	r0, #16
 801d102:	b2da      	uxtb	r2, r3
 801d104:	b90a      	cbnz	r2, 801d10a <__lo0bits+0x32>
 801d106:	3008      	adds	r0, #8
 801d108:	0a1b      	lsrs	r3, r3, #8
 801d10a:	071a      	lsls	r2, r3, #28
 801d10c:	bf04      	itt	eq
 801d10e:	091b      	lsreq	r3, r3, #4
 801d110:	3004      	addeq	r0, #4
 801d112:	079a      	lsls	r2, r3, #30
 801d114:	bf04      	itt	eq
 801d116:	089b      	lsreq	r3, r3, #2
 801d118:	3002      	addeq	r0, #2
 801d11a:	07da      	lsls	r2, r3, #31
 801d11c:	d403      	bmi.n	801d126 <__lo0bits+0x4e>
 801d11e:	085b      	lsrs	r3, r3, #1
 801d120:	f100 0001 	add.w	r0, r0, #1
 801d124:	d005      	beq.n	801d132 <__lo0bits+0x5a>
 801d126:	600b      	str	r3, [r1, #0]
 801d128:	4770      	bx	lr
 801d12a:	4610      	mov	r0, r2
 801d12c:	e7e9      	b.n	801d102 <__lo0bits+0x2a>
 801d12e:	2000      	movs	r0, #0
 801d130:	4770      	bx	lr
 801d132:	2020      	movs	r0, #32
 801d134:	4770      	bx	lr
	...

0801d138 <__i2b>:
 801d138:	b510      	push	{r4, lr}
 801d13a:	460c      	mov	r4, r1
 801d13c:	2101      	movs	r1, #1
 801d13e:	f7ff feb9 	bl	801ceb4 <_Balloc>
 801d142:	4602      	mov	r2, r0
 801d144:	b928      	cbnz	r0, 801d152 <__i2b+0x1a>
 801d146:	4b05      	ldr	r3, [pc, #20]	; (801d15c <__i2b+0x24>)
 801d148:	4805      	ldr	r0, [pc, #20]	; (801d160 <__i2b+0x28>)
 801d14a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801d14e:	f000 fe01 	bl	801dd54 <__assert_func>
 801d152:	2301      	movs	r3, #1
 801d154:	6144      	str	r4, [r0, #20]
 801d156:	6103      	str	r3, [r0, #16]
 801d158:	bd10      	pop	{r4, pc}
 801d15a:	bf00      	nop
 801d15c:	08052ae0 	.word	0x08052ae0
 801d160:	08052b6c 	.word	0x08052b6c

0801d164 <__multiply>:
 801d164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d168:	4691      	mov	r9, r2
 801d16a:	690a      	ldr	r2, [r1, #16]
 801d16c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801d170:	429a      	cmp	r2, r3
 801d172:	bfb8      	it	lt
 801d174:	460b      	movlt	r3, r1
 801d176:	460c      	mov	r4, r1
 801d178:	bfbc      	itt	lt
 801d17a:	464c      	movlt	r4, r9
 801d17c:	4699      	movlt	r9, r3
 801d17e:	6927      	ldr	r7, [r4, #16]
 801d180:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801d184:	68a3      	ldr	r3, [r4, #8]
 801d186:	6861      	ldr	r1, [r4, #4]
 801d188:	eb07 060a 	add.w	r6, r7, sl
 801d18c:	42b3      	cmp	r3, r6
 801d18e:	b085      	sub	sp, #20
 801d190:	bfb8      	it	lt
 801d192:	3101      	addlt	r1, #1
 801d194:	f7ff fe8e 	bl	801ceb4 <_Balloc>
 801d198:	b930      	cbnz	r0, 801d1a8 <__multiply+0x44>
 801d19a:	4602      	mov	r2, r0
 801d19c:	4b44      	ldr	r3, [pc, #272]	; (801d2b0 <__multiply+0x14c>)
 801d19e:	4845      	ldr	r0, [pc, #276]	; (801d2b4 <__multiply+0x150>)
 801d1a0:	f240 115d 	movw	r1, #349	; 0x15d
 801d1a4:	f000 fdd6 	bl	801dd54 <__assert_func>
 801d1a8:	f100 0514 	add.w	r5, r0, #20
 801d1ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801d1b0:	462b      	mov	r3, r5
 801d1b2:	2200      	movs	r2, #0
 801d1b4:	4543      	cmp	r3, r8
 801d1b6:	d321      	bcc.n	801d1fc <__multiply+0x98>
 801d1b8:	f104 0314 	add.w	r3, r4, #20
 801d1bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801d1c0:	f109 0314 	add.w	r3, r9, #20
 801d1c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801d1c8:	9202      	str	r2, [sp, #8]
 801d1ca:	1b3a      	subs	r2, r7, r4
 801d1cc:	3a15      	subs	r2, #21
 801d1ce:	f022 0203 	bic.w	r2, r2, #3
 801d1d2:	3204      	adds	r2, #4
 801d1d4:	f104 0115 	add.w	r1, r4, #21
 801d1d8:	428f      	cmp	r7, r1
 801d1da:	bf38      	it	cc
 801d1dc:	2204      	movcc	r2, #4
 801d1de:	9201      	str	r2, [sp, #4]
 801d1e0:	9a02      	ldr	r2, [sp, #8]
 801d1e2:	9303      	str	r3, [sp, #12]
 801d1e4:	429a      	cmp	r2, r3
 801d1e6:	d80c      	bhi.n	801d202 <__multiply+0x9e>
 801d1e8:	2e00      	cmp	r6, #0
 801d1ea:	dd03      	ble.n	801d1f4 <__multiply+0x90>
 801d1ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801d1f0:	2b00      	cmp	r3, #0
 801d1f2:	d05a      	beq.n	801d2aa <__multiply+0x146>
 801d1f4:	6106      	str	r6, [r0, #16]
 801d1f6:	b005      	add	sp, #20
 801d1f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d1fc:	f843 2b04 	str.w	r2, [r3], #4
 801d200:	e7d8      	b.n	801d1b4 <__multiply+0x50>
 801d202:	f8b3 a000 	ldrh.w	sl, [r3]
 801d206:	f1ba 0f00 	cmp.w	sl, #0
 801d20a:	d024      	beq.n	801d256 <__multiply+0xf2>
 801d20c:	f104 0e14 	add.w	lr, r4, #20
 801d210:	46a9      	mov	r9, r5
 801d212:	f04f 0c00 	mov.w	ip, #0
 801d216:	f85e 2b04 	ldr.w	r2, [lr], #4
 801d21a:	f8d9 1000 	ldr.w	r1, [r9]
 801d21e:	fa1f fb82 	uxth.w	fp, r2
 801d222:	b289      	uxth	r1, r1
 801d224:	fb0a 110b 	mla	r1, sl, fp, r1
 801d228:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801d22c:	f8d9 2000 	ldr.w	r2, [r9]
 801d230:	4461      	add	r1, ip
 801d232:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801d236:	fb0a c20b 	mla	r2, sl, fp, ip
 801d23a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801d23e:	b289      	uxth	r1, r1
 801d240:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801d244:	4577      	cmp	r7, lr
 801d246:	f849 1b04 	str.w	r1, [r9], #4
 801d24a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801d24e:	d8e2      	bhi.n	801d216 <__multiply+0xb2>
 801d250:	9a01      	ldr	r2, [sp, #4]
 801d252:	f845 c002 	str.w	ip, [r5, r2]
 801d256:	9a03      	ldr	r2, [sp, #12]
 801d258:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801d25c:	3304      	adds	r3, #4
 801d25e:	f1b9 0f00 	cmp.w	r9, #0
 801d262:	d020      	beq.n	801d2a6 <__multiply+0x142>
 801d264:	6829      	ldr	r1, [r5, #0]
 801d266:	f104 0c14 	add.w	ip, r4, #20
 801d26a:	46ae      	mov	lr, r5
 801d26c:	f04f 0a00 	mov.w	sl, #0
 801d270:	f8bc b000 	ldrh.w	fp, [ip]
 801d274:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801d278:	fb09 220b 	mla	r2, r9, fp, r2
 801d27c:	4492      	add	sl, r2
 801d27e:	b289      	uxth	r1, r1
 801d280:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801d284:	f84e 1b04 	str.w	r1, [lr], #4
 801d288:	f85c 2b04 	ldr.w	r2, [ip], #4
 801d28c:	f8be 1000 	ldrh.w	r1, [lr]
 801d290:	0c12      	lsrs	r2, r2, #16
 801d292:	fb09 1102 	mla	r1, r9, r2, r1
 801d296:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801d29a:	4567      	cmp	r7, ip
 801d29c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801d2a0:	d8e6      	bhi.n	801d270 <__multiply+0x10c>
 801d2a2:	9a01      	ldr	r2, [sp, #4]
 801d2a4:	50a9      	str	r1, [r5, r2]
 801d2a6:	3504      	adds	r5, #4
 801d2a8:	e79a      	b.n	801d1e0 <__multiply+0x7c>
 801d2aa:	3e01      	subs	r6, #1
 801d2ac:	e79c      	b.n	801d1e8 <__multiply+0x84>
 801d2ae:	bf00      	nop
 801d2b0:	08052ae0 	.word	0x08052ae0
 801d2b4:	08052b6c 	.word	0x08052b6c

0801d2b8 <__pow5mult>:
 801d2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d2bc:	4615      	mov	r5, r2
 801d2be:	f012 0203 	ands.w	r2, r2, #3
 801d2c2:	4606      	mov	r6, r0
 801d2c4:	460f      	mov	r7, r1
 801d2c6:	d007      	beq.n	801d2d8 <__pow5mult+0x20>
 801d2c8:	4c25      	ldr	r4, [pc, #148]	; (801d360 <__pow5mult+0xa8>)
 801d2ca:	3a01      	subs	r2, #1
 801d2cc:	2300      	movs	r3, #0
 801d2ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d2d2:	f7ff fe51 	bl	801cf78 <__multadd>
 801d2d6:	4607      	mov	r7, r0
 801d2d8:	10ad      	asrs	r5, r5, #2
 801d2da:	d03d      	beq.n	801d358 <__pow5mult+0xa0>
 801d2dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801d2de:	b97c      	cbnz	r4, 801d300 <__pow5mult+0x48>
 801d2e0:	2010      	movs	r0, #16
 801d2e2:	f7ff fdbf 	bl	801ce64 <malloc>
 801d2e6:	4602      	mov	r2, r0
 801d2e8:	6270      	str	r0, [r6, #36]	; 0x24
 801d2ea:	b928      	cbnz	r0, 801d2f8 <__pow5mult+0x40>
 801d2ec:	4b1d      	ldr	r3, [pc, #116]	; (801d364 <__pow5mult+0xac>)
 801d2ee:	481e      	ldr	r0, [pc, #120]	; (801d368 <__pow5mult+0xb0>)
 801d2f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801d2f4:	f000 fd2e 	bl	801dd54 <__assert_func>
 801d2f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d2fc:	6004      	str	r4, [r0, #0]
 801d2fe:	60c4      	str	r4, [r0, #12]
 801d300:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801d304:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d308:	b94c      	cbnz	r4, 801d31e <__pow5mult+0x66>
 801d30a:	f240 2171 	movw	r1, #625	; 0x271
 801d30e:	4630      	mov	r0, r6
 801d310:	f7ff ff12 	bl	801d138 <__i2b>
 801d314:	2300      	movs	r3, #0
 801d316:	f8c8 0008 	str.w	r0, [r8, #8]
 801d31a:	4604      	mov	r4, r0
 801d31c:	6003      	str	r3, [r0, #0]
 801d31e:	f04f 0900 	mov.w	r9, #0
 801d322:	07eb      	lsls	r3, r5, #31
 801d324:	d50a      	bpl.n	801d33c <__pow5mult+0x84>
 801d326:	4639      	mov	r1, r7
 801d328:	4622      	mov	r2, r4
 801d32a:	4630      	mov	r0, r6
 801d32c:	f7ff ff1a 	bl	801d164 <__multiply>
 801d330:	4639      	mov	r1, r7
 801d332:	4680      	mov	r8, r0
 801d334:	4630      	mov	r0, r6
 801d336:	f7ff fdfd 	bl	801cf34 <_Bfree>
 801d33a:	4647      	mov	r7, r8
 801d33c:	106d      	asrs	r5, r5, #1
 801d33e:	d00b      	beq.n	801d358 <__pow5mult+0xa0>
 801d340:	6820      	ldr	r0, [r4, #0]
 801d342:	b938      	cbnz	r0, 801d354 <__pow5mult+0x9c>
 801d344:	4622      	mov	r2, r4
 801d346:	4621      	mov	r1, r4
 801d348:	4630      	mov	r0, r6
 801d34a:	f7ff ff0b 	bl	801d164 <__multiply>
 801d34e:	6020      	str	r0, [r4, #0]
 801d350:	f8c0 9000 	str.w	r9, [r0]
 801d354:	4604      	mov	r4, r0
 801d356:	e7e4      	b.n	801d322 <__pow5mult+0x6a>
 801d358:	4638      	mov	r0, r7
 801d35a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d35e:	bf00      	nop
 801d360:	08052cb8 	.word	0x08052cb8
 801d364:	08052a6e 	.word	0x08052a6e
 801d368:	08052b6c 	.word	0x08052b6c

0801d36c <__lshift>:
 801d36c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d370:	460c      	mov	r4, r1
 801d372:	6849      	ldr	r1, [r1, #4]
 801d374:	6923      	ldr	r3, [r4, #16]
 801d376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d37a:	68a3      	ldr	r3, [r4, #8]
 801d37c:	4607      	mov	r7, r0
 801d37e:	4691      	mov	r9, r2
 801d380:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d384:	f108 0601 	add.w	r6, r8, #1
 801d388:	42b3      	cmp	r3, r6
 801d38a:	db0b      	blt.n	801d3a4 <__lshift+0x38>
 801d38c:	4638      	mov	r0, r7
 801d38e:	f7ff fd91 	bl	801ceb4 <_Balloc>
 801d392:	4605      	mov	r5, r0
 801d394:	b948      	cbnz	r0, 801d3aa <__lshift+0x3e>
 801d396:	4602      	mov	r2, r0
 801d398:	4b2a      	ldr	r3, [pc, #168]	; (801d444 <__lshift+0xd8>)
 801d39a:	482b      	ldr	r0, [pc, #172]	; (801d448 <__lshift+0xdc>)
 801d39c:	f240 11d9 	movw	r1, #473	; 0x1d9
 801d3a0:	f000 fcd8 	bl	801dd54 <__assert_func>
 801d3a4:	3101      	adds	r1, #1
 801d3a6:	005b      	lsls	r3, r3, #1
 801d3a8:	e7ee      	b.n	801d388 <__lshift+0x1c>
 801d3aa:	2300      	movs	r3, #0
 801d3ac:	f100 0114 	add.w	r1, r0, #20
 801d3b0:	f100 0210 	add.w	r2, r0, #16
 801d3b4:	4618      	mov	r0, r3
 801d3b6:	4553      	cmp	r3, sl
 801d3b8:	db37      	blt.n	801d42a <__lshift+0xbe>
 801d3ba:	6920      	ldr	r0, [r4, #16]
 801d3bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d3c0:	f104 0314 	add.w	r3, r4, #20
 801d3c4:	f019 091f 	ands.w	r9, r9, #31
 801d3c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d3cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801d3d0:	d02f      	beq.n	801d432 <__lshift+0xc6>
 801d3d2:	f1c9 0e20 	rsb	lr, r9, #32
 801d3d6:	468a      	mov	sl, r1
 801d3d8:	f04f 0c00 	mov.w	ip, #0
 801d3dc:	681a      	ldr	r2, [r3, #0]
 801d3de:	fa02 f209 	lsl.w	r2, r2, r9
 801d3e2:	ea42 020c 	orr.w	r2, r2, ip
 801d3e6:	f84a 2b04 	str.w	r2, [sl], #4
 801d3ea:	f853 2b04 	ldr.w	r2, [r3], #4
 801d3ee:	4298      	cmp	r0, r3
 801d3f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 801d3f4:	d8f2      	bhi.n	801d3dc <__lshift+0x70>
 801d3f6:	1b03      	subs	r3, r0, r4
 801d3f8:	3b15      	subs	r3, #21
 801d3fa:	f023 0303 	bic.w	r3, r3, #3
 801d3fe:	3304      	adds	r3, #4
 801d400:	f104 0215 	add.w	r2, r4, #21
 801d404:	4290      	cmp	r0, r2
 801d406:	bf38      	it	cc
 801d408:	2304      	movcc	r3, #4
 801d40a:	f841 c003 	str.w	ip, [r1, r3]
 801d40e:	f1bc 0f00 	cmp.w	ip, #0
 801d412:	d001      	beq.n	801d418 <__lshift+0xac>
 801d414:	f108 0602 	add.w	r6, r8, #2
 801d418:	3e01      	subs	r6, #1
 801d41a:	4638      	mov	r0, r7
 801d41c:	612e      	str	r6, [r5, #16]
 801d41e:	4621      	mov	r1, r4
 801d420:	f7ff fd88 	bl	801cf34 <_Bfree>
 801d424:	4628      	mov	r0, r5
 801d426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d42a:	f842 0f04 	str.w	r0, [r2, #4]!
 801d42e:	3301      	adds	r3, #1
 801d430:	e7c1      	b.n	801d3b6 <__lshift+0x4a>
 801d432:	3904      	subs	r1, #4
 801d434:	f853 2b04 	ldr.w	r2, [r3], #4
 801d438:	f841 2f04 	str.w	r2, [r1, #4]!
 801d43c:	4298      	cmp	r0, r3
 801d43e:	d8f9      	bhi.n	801d434 <__lshift+0xc8>
 801d440:	e7ea      	b.n	801d418 <__lshift+0xac>
 801d442:	bf00      	nop
 801d444:	08052ae0 	.word	0x08052ae0
 801d448:	08052b6c 	.word	0x08052b6c

0801d44c <__mcmp>:
 801d44c:	b530      	push	{r4, r5, lr}
 801d44e:	6902      	ldr	r2, [r0, #16]
 801d450:	690c      	ldr	r4, [r1, #16]
 801d452:	1b12      	subs	r2, r2, r4
 801d454:	d10e      	bne.n	801d474 <__mcmp+0x28>
 801d456:	f100 0314 	add.w	r3, r0, #20
 801d45a:	3114      	adds	r1, #20
 801d45c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801d460:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801d464:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801d468:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801d46c:	42a5      	cmp	r5, r4
 801d46e:	d003      	beq.n	801d478 <__mcmp+0x2c>
 801d470:	d305      	bcc.n	801d47e <__mcmp+0x32>
 801d472:	2201      	movs	r2, #1
 801d474:	4610      	mov	r0, r2
 801d476:	bd30      	pop	{r4, r5, pc}
 801d478:	4283      	cmp	r3, r0
 801d47a:	d3f3      	bcc.n	801d464 <__mcmp+0x18>
 801d47c:	e7fa      	b.n	801d474 <__mcmp+0x28>
 801d47e:	f04f 32ff 	mov.w	r2, #4294967295
 801d482:	e7f7      	b.n	801d474 <__mcmp+0x28>

0801d484 <__mdiff>:
 801d484:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d488:	460c      	mov	r4, r1
 801d48a:	4606      	mov	r6, r0
 801d48c:	4611      	mov	r1, r2
 801d48e:	4620      	mov	r0, r4
 801d490:	4690      	mov	r8, r2
 801d492:	f7ff ffdb 	bl	801d44c <__mcmp>
 801d496:	1e05      	subs	r5, r0, #0
 801d498:	d110      	bne.n	801d4bc <__mdiff+0x38>
 801d49a:	4629      	mov	r1, r5
 801d49c:	4630      	mov	r0, r6
 801d49e:	f7ff fd09 	bl	801ceb4 <_Balloc>
 801d4a2:	b930      	cbnz	r0, 801d4b2 <__mdiff+0x2e>
 801d4a4:	4b3a      	ldr	r3, [pc, #232]	; (801d590 <__mdiff+0x10c>)
 801d4a6:	4602      	mov	r2, r0
 801d4a8:	f240 2132 	movw	r1, #562	; 0x232
 801d4ac:	4839      	ldr	r0, [pc, #228]	; (801d594 <__mdiff+0x110>)
 801d4ae:	f000 fc51 	bl	801dd54 <__assert_func>
 801d4b2:	2301      	movs	r3, #1
 801d4b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d4b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d4bc:	bfa4      	itt	ge
 801d4be:	4643      	movge	r3, r8
 801d4c0:	46a0      	movge	r8, r4
 801d4c2:	4630      	mov	r0, r6
 801d4c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801d4c8:	bfa6      	itte	ge
 801d4ca:	461c      	movge	r4, r3
 801d4cc:	2500      	movge	r5, #0
 801d4ce:	2501      	movlt	r5, #1
 801d4d0:	f7ff fcf0 	bl	801ceb4 <_Balloc>
 801d4d4:	b920      	cbnz	r0, 801d4e0 <__mdiff+0x5c>
 801d4d6:	4b2e      	ldr	r3, [pc, #184]	; (801d590 <__mdiff+0x10c>)
 801d4d8:	4602      	mov	r2, r0
 801d4da:	f44f 7110 	mov.w	r1, #576	; 0x240
 801d4de:	e7e5      	b.n	801d4ac <__mdiff+0x28>
 801d4e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801d4e4:	6926      	ldr	r6, [r4, #16]
 801d4e6:	60c5      	str	r5, [r0, #12]
 801d4e8:	f104 0914 	add.w	r9, r4, #20
 801d4ec:	f108 0514 	add.w	r5, r8, #20
 801d4f0:	f100 0e14 	add.w	lr, r0, #20
 801d4f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801d4f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801d4fc:	f108 0210 	add.w	r2, r8, #16
 801d500:	46f2      	mov	sl, lr
 801d502:	2100      	movs	r1, #0
 801d504:	f859 3b04 	ldr.w	r3, [r9], #4
 801d508:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801d50c:	fa1f f883 	uxth.w	r8, r3
 801d510:	fa11 f18b 	uxtah	r1, r1, fp
 801d514:	0c1b      	lsrs	r3, r3, #16
 801d516:	eba1 0808 	sub.w	r8, r1, r8
 801d51a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801d51e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801d522:	fa1f f888 	uxth.w	r8, r8
 801d526:	1419      	asrs	r1, r3, #16
 801d528:	454e      	cmp	r6, r9
 801d52a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801d52e:	f84a 3b04 	str.w	r3, [sl], #4
 801d532:	d8e7      	bhi.n	801d504 <__mdiff+0x80>
 801d534:	1b33      	subs	r3, r6, r4
 801d536:	3b15      	subs	r3, #21
 801d538:	f023 0303 	bic.w	r3, r3, #3
 801d53c:	3304      	adds	r3, #4
 801d53e:	3415      	adds	r4, #21
 801d540:	42a6      	cmp	r6, r4
 801d542:	bf38      	it	cc
 801d544:	2304      	movcc	r3, #4
 801d546:	441d      	add	r5, r3
 801d548:	4473      	add	r3, lr
 801d54a:	469e      	mov	lr, r3
 801d54c:	462e      	mov	r6, r5
 801d54e:	4566      	cmp	r6, ip
 801d550:	d30e      	bcc.n	801d570 <__mdiff+0xec>
 801d552:	f10c 0203 	add.w	r2, ip, #3
 801d556:	1b52      	subs	r2, r2, r5
 801d558:	f022 0203 	bic.w	r2, r2, #3
 801d55c:	3d03      	subs	r5, #3
 801d55e:	45ac      	cmp	ip, r5
 801d560:	bf38      	it	cc
 801d562:	2200      	movcc	r2, #0
 801d564:	441a      	add	r2, r3
 801d566:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801d56a:	b17b      	cbz	r3, 801d58c <__mdiff+0x108>
 801d56c:	6107      	str	r7, [r0, #16]
 801d56e:	e7a3      	b.n	801d4b8 <__mdiff+0x34>
 801d570:	f856 8b04 	ldr.w	r8, [r6], #4
 801d574:	fa11 f288 	uxtah	r2, r1, r8
 801d578:	1414      	asrs	r4, r2, #16
 801d57a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801d57e:	b292      	uxth	r2, r2
 801d580:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801d584:	f84e 2b04 	str.w	r2, [lr], #4
 801d588:	1421      	asrs	r1, r4, #16
 801d58a:	e7e0      	b.n	801d54e <__mdiff+0xca>
 801d58c:	3f01      	subs	r7, #1
 801d58e:	e7ea      	b.n	801d566 <__mdiff+0xe2>
 801d590:	08052ae0 	.word	0x08052ae0
 801d594:	08052b6c 	.word	0x08052b6c

0801d598 <__ulp>:
 801d598:	b082      	sub	sp, #8
 801d59a:	ed8d 0b00 	vstr	d0, [sp]
 801d59e:	9b01      	ldr	r3, [sp, #4]
 801d5a0:	4912      	ldr	r1, [pc, #72]	; (801d5ec <__ulp+0x54>)
 801d5a2:	4019      	ands	r1, r3
 801d5a4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801d5a8:	2900      	cmp	r1, #0
 801d5aa:	dd05      	ble.n	801d5b8 <__ulp+0x20>
 801d5ac:	2200      	movs	r2, #0
 801d5ae:	460b      	mov	r3, r1
 801d5b0:	ec43 2b10 	vmov	d0, r2, r3
 801d5b4:	b002      	add	sp, #8
 801d5b6:	4770      	bx	lr
 801d5b8:	4249      	negs	r1, r1
 801d5ba:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801d5be:	ea4f 5021 	mov.w	r0, r1, asr #20
 801d5c2:	f04f 0200 	mov.w	r2, #0
 801d5c6:	f04f 0300 	mov.w	r3, #0
 801d5ca:	da04      	bge.n	801d5d6 <__ulp+0x3e>
 801d5cc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801d5d0:	fa41 f300 	asr.w	r3, r1, r0
 801d5d4:	e7ec      	b.n	801d5b0 <__ulp+0x18>
 801d5d6:	f1a0 0114 	sub.w	r1, r0, #20
 801d5da:	291e      	cmp	r1, #30
 801d5dc:	bfda      	itte	le
 801d5de:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801d5e2:	fa20 f101 	lsrle.w	r1, r0, r1
 801d5e6:	2101      	movgt	r1, #1
 801d5e8:	460a      	mov	r2, r1
 801d5ea:	e7e1      	b.n	801d5b0 <__ulp+0x18>
 801d5ec:	7ff00000 	.word	0x7ff00000

0801d5f0 <__b2d>:
 801d5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d5f2:	6905      	ldr	r5, [r0, #16]
 801d5f4:	f100 0714 	add.w	r7, r0, #20
 801d5f8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801d5fc:	1f2e      	subs	r6, r5, #4
 801d5fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801d602:	4620      	mov	r0, r4
 801d604:	f7ff fd48 	bl	801d098 <__hi0bits>
 801d608:	f1c0 0320 	rsb	r3, r0, #32
 801d60c:	280a      	cmp	r0, #10
 801d60e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801d68c <__b2d+0x9c>
 801d612:	600b      	str	r3, [r1, #0]
 801d614:	dc14      	bgt.n	801d640 <__b2d+0x50>
 801d616:	f1c0 0e0b 	rsb	lr, r0, #11
 801d61a:	fa24 f10e 	lsr.w	r1, r4, lr
 801d61e:	42b7      	cmp	r7, r6
 801d620:	ea41 030c 	orr.w	r3, r1, ip
 801d624:	bf34      	ite	cc
 801d626:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801d62a:	2100      	movcs	r1, #0
 801d62c:	3015      	adds	r0, #21
 801d62e:	fa04 f000 	lsl.w	r0, r4, r0
 801d632:	fa21 f10e 	lsr.w	r1, r1, lr
 801d636:	ea40 0201 	orr.w	r2, r0, r1
 801d63a:	ec43 2b10 	vmov	d0, r2, r3
 801d63e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d640:	42b7      	cmp	r7, r6
 801d642:	bf3a      	itte	cc
 801d644:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801d648:	f1a5 0608 	subcc.w	r6, r5, #8
 801d64c:	2100      	movcs	r1, #0
 801d64e:	380b      	subs	r0, #11
 801d650:	d017      	beq.n	801d682 <__b2d+0x92>
 801d652:	f1c0 0c20 	rsb	ip, r0, #32
 801d656:	fa04 f500 	lsl.w	r5, r4, r0
 801d65a:	42be      	cmp	r6, r7
 801d65c:	fa21 f40c 	lsr.w	r4, r1, ip
 801d660:	ea45 0504 	orr.w	r5, r5, r4
 801d664:	bf8c      	ite	hi
 801d666:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801d66a:	2400      	movls	r4, #0
 801d66c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801d670:	fa01 f000 	lsl.w	r0, r1, r0
 801d674:	fa24 f40c 	lsr.w	r4, r4, ip
 801d678:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801d67c:	ea40 0204 	orr.w	r2, r0, r4
 801d680:	e7db      	b.n	801d63a <__b2d+0x4a>
 801d682:	ea44 030c 	orr.w	r3, r4, ip
 801d686:	460a      	mov	r2, r1
 801d688:	e7d7      	b.n	801d63a <__b2d+0x4a>
 801d68a:	bf00      	nop
 801d68c:	3ff00000 	.word	0x3ff00000

0801d690 <__d2b>:
 801d690:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d694:	4689      	mov	r9, r1
 801d696:	2101      	movs	r1, #1
 801d698:	ec57 6b10 	vmov	r6, r7, d0
 801d69c:	4690      	mov	r8, r2
 801d69e:	f7ff fc09 	bl	801ceb4 <_Balloc>
 801d6a2:	4604      	mov	r4, r0
 801d6a4:	b930      	cbnz	r0, 801d6b4 <__d2b+0x24>
 801d6a6:	4602      	mov	r2, r0
 801d6a8:	4b25      	ldr	r3, [pc, #148]	; (801d740 <__d2b+0xb0>)
 801d6aa:	4826      	ldr	r0, [pc, #152]	; (801d744 <__d2b+0xb4>)
 801d6ac:	f240 310a 	movw	r1, #778	; 0x30a
 801d6b0:	f000 fb50 	bl	801dd54 <__assert_func>
 801d6b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801d6b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801d6bc:	bb35      	cbnz	r5, 801d70c <__d2b+0x7c>
 801d6be:	2e00      	cmp	r6, #0
 801d6c0:	9301      	str	r3, [sp, #4]
 801d6c2:	d028      	beq.n	801d716 <__d2b+0x86>
 801d6c4:	4668      	mov	r0, sp
 801d6c6:	9600      	str	r6, [sp, #0]
 801d6c8:	f7ff fd06 	bl	801d0d8 <__lo0bits>
 801d6cc:	9900      	ldr	r1, [sp, #0]
 801d6ce:	b300      	cbz	r0, 801d712 <__d2b+0x82>
 801d6d0:	9a01      	ldr	r2, [sp, #4]
 801d6d2:	f1c0 0320 	rsb	r3, r0, #32
 801d6d6:	fa02 f303 	lsl.w	r3, r2, r3
 801d6da:	430b      	orrs	r3, r1
 801d6dc:	40c2      	lsrs	r2, r0
 801d6de:	6163      	str	r3, [r4, #20]
 801d6e0:	9201      	str	r2, [sp, #4]
 801d6e2:	9b01      	ldr	r3, [sp, #4]
 801d6e4:	61a3      	str	r3, [r4, #24]
 801d6e6:	2b00      	cmp	r3, #0
 801d6e8:	bf14      	ite	ne
 801d6ea:	2202      	movne	r2, #2
 801d6ec:	2201      	moveq	r2, #1
 801d6ee:	6122      	str	r2, [r4, #16]
 801d6f0:	b1d5      	cbz	r5, 801d728 <__d2b+0x98>
 801d6f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801d6f6:	4405      	add	r5, r0
 801d6f8:	f8c9 5000 	str.w	r5, [r9]
 801d6fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801d700:	f8c8 0000 	str.w	r0, [r8]
 801d704:	4620      	mov	r0, r4
 801d706:	b003      	add	sp, #12
 801d708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d70c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801d710:	e7d5      	b.n	801d6be <__d2b+0x2e>
 801d712:	6161      	str	r1, [r4, #20]
 801d714:	e7e5      	b.n	801d6e2 <__d2b+0x52>
 801d716:	a801      	add	r0, sp, #4
 801d718:	f7ff fcde 	bl	801d0d8 <__lo0bits>
 801d71c:	9b01      	ldr	r3, [sp, #4]
 801d71e:	6163      	str	r3, [r4, #20]
 801d720:	2201      	movs	r2, #1
 801d722:	6122      	str	r2, [r4, #16]
 801d724:	3020      	adds	r0, #32
 801d726:	e7e3      	b.n	801d6f0 <__d2b+0x60>
 801d728:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d72c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801d730:	f8c9 0000 	str.w	r0, [r9]
 801d734:	6918      	ldr	r0, [r3, #16]
 801d736:	f7ff fcaf 	bl	801d098 <__hi0bits>
 801d73a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d73e:	e7df      	b.n	801d700 <__d2b+0x70>
 801d740:	08052ae0 	.word	0x08052ae0
 801d744:	08052b6c 	.word	0x08052b6c

0801d748 <__ratio>:
 801d748:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d74c:	4688      	mov	r8, r1
 801d74e:	4669      	mov	r1, sp
 801d750:	4681      	mov	r9, r0
 801d752:	f7ff ff4d 	bl	801d5f0 <__b2d>
 801d756:	a901      	add	r1, sp, #4
 801d758:	4640      	mov	r0, r8
 801d75a:	ec55 4b10 	vmov	r4, r5, d0
 801d75e:	f7ff ff47 	bl	801d5f0 <__b2d>
 801d762:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801d766:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801d76a:	eba3 0c02 	sub.w	ip, r3, r2
 801d76e:	e9dd 3200 	ldrd	r3, r2, [sp]
 801d772:	1a9b      	subs	r3, r3, r2
 801d774:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801d778:	ec51 0b10 	vmov	r0, r1, d0
 801d77c:	2b00      	cmp	r3, #0
 801d77e:	bfd6      	itet	le
 801d780:	460a      	movle	r2, r1
 801d782:	462a      	movgt	r2, r5
 801d784:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801d788:	468b      	mov	fp, r1
 801d78a:	462f      	mov	r7, r5
 801d78c:	bfd4      	ite	le
 801d78e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801d792:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801d796:	4620      	mov	r0, r4
 801d798:	ee10 2a10 	vmov	r2, s0
 801d79c:	465b      	mov	r3, fp
 801d79e:	4639      	mov	r1, r7
 801d7a0:	f7fb ffe4 	bl	801976c <__aeabi_ddiv>
 801d7a4:	ec41 0b10 	vmov	d0, r0, r1
 801d7a8:	b003      	add	sp, #12
 801d7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d7ae <__copybits>:
 801d7ae:	3901      	subs	r1, #1
 801d7b0:	b570      	push	{r4, r5, r6, lr}
 801d7b2:	1149      	asrs	r1, r1, #5
 801d7b4:	6914      	ldr	r4, [r2, #16]
 801d7b6:	3101      	adds	r1, #1
 801d7b8:	f102 0314 	add.w	r3, r2, #20
 801d7bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801d7c0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801d7c4:	1f05      	subs	r5, r0, #4
 801d7c6:	42a3      	cmp	r3, r4
 801d7c8:	d30c      	bcc.n	801d7e4 <__copybits+0x36>
 801d7ca:	1aa3      	subs	r3, r4, r2
 801d7cc:	3b11      	subs	r3, #17
 801d7ce:	f023 0303 	bic.w	r3, r3, #3
 801d7d2:	3211      	adds	r2, #17
 801d7d4:	42a2      	cmp	r2, r4
 801d7d6:	bf88      	it	hi
 801d7d8:	2300      	movhi	r3, #0
 801d7da:	4418      	add	r0, r3
 801d7dc:	2300      	movs	r3, #0
 801d7de:	4288      	cmp	r0, r1
 801d7e0:	d305      	bcc.n	801d7ee <__copybits+0x40>
 801d7e2:	bd70      	pop	{r4, r5, r6, pc}
 801d7e4:	f853 6b04 	ldr.w	r6, [r3], #4
 801d7e8:	f845 6f04 	str.w	r6, [r5, #4]!
 801d7ec:	e7eb      	b.n	801d7c6 <__copybits+0x18>
 801d7ee:	f840 3b04 	str.w	r3, [r0], #4
 801d7f2:	e7f4      	b.n	801d7de <__copybits+0x30>

0801d7f4 <__any_on>:
 801d7f4:	f100 0214 	add.w	r2, r0, #20
 801d7f8:	6900      	ldr	r0, [r0, #16]
 801d7fa:	114b      	asrs	r3, r1, #5
 801d7fc:	4298      	cmp	r0, r3
 801d7fe:	b510      	push	{r4, lr}
 801d800:	db11      	blt.n	801d826 <__any_on+0x32>
 801d802:	dd0a      	ble.n	801d81a <__any_on+0x26>
 801d804:	f011 011f 	ands.w	r1, r1, #31
 801d808:	d007      	beq.n	801d81a <__any_on+0x26>
 801d80a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801d80e:	fa24 f001 	lsr.w	r0, r4, r1
 801d812:	fa00 f101 	lsl.w	r1, r0, r1
 801d816:	428c      	cmp	r4, r1
 801d818:	d10b      	bne.n	801d832 <__any_on+0x3e>
 801d81a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d81e:	4293      	cmp	r3, r2
 801d820:	d803      	bhi.n	801d82a <__any_on+0x36>
 801d822:	2000      	movs	r0, #0
 801d824:	bd10      	pop	{r4, pc}
 801d826:	4603      	mov	r3, r0
 801d828:	e7f7      	b.n	801d81a <__any_on+0x26>
 801d82a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d82e:	2900      	cmp	r1, #0
 801d830:	d0f5      	beq.n	801d81e <__any_on+0x2a>
 801d832:	2001      	movs	r0, #1
 801d834:	e7f6      	b.n	801d824 <__any_on+0x30>

0801d836 <_calloc_r>:
 801d836:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801d838:	fba1 2402 	umull	r2, r4, r1, r2
 801d83c:	b94c      	cbnz	r4, 801d852 <_calloc_r+0x1c>
 801d83e:	4611      	mov	r1, r2
 801d840:	9201      	str	r2, [sp, #4]
 801d842:	f000 f87b 	bl	801d93c <_malloc_r>
 801d846:	9a01      	ldr	r2, [sp, #4]
 801d848:	4605      	mov	r5, r0
 801d84a:	b930      	cbnz	r0, 801d85a <_calloc_r+0x24>
 801d84c:	4628      	mov	r0, r5
 801d84e:	b003      	add	sp, #12
 801d850:	bd30      	pop	{r4, r5, pc}
 801d852:	220c      	movs	r2, #12
 801d854:	6002      	str	r2, [r0, #0]
 801d856:	2500      	movs	r5, #0
 801d858:	e7f8      	b.n	801d84c <_calloc_r+0x16>
 801d85a:	4621      	mov	r1, r4
 801d85c:	f7fc fbb4 	bl	8019fc8 <memset>
 801d860:	e7f4      	b.n	801d84c <_calloc_r+0x16>
	...

0801d864 <_free_r>:
 801d864:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801d866:	2900      	cmp	r1, #0
 801d868:	d044      	beq.n	801d8f4 <_free_r+0x90>
 801d86a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d86e:	9001      	str	r0, [sp, #4]
 801d870:	2b00      	cmp	r3, #0
 801d872:	f1a1 0404 	sub.w	r4, r1, #4
 801d876:	bfb8      	it	lt
 801d878:	18e4      	addlt	r4, r4, r3
 801d87a:	f000 fab5 	bl	801dde8 <__malloc_lock>
 801d87e:	4a1e      	ldr	r2, [pc, #120]	; (801d8f8 <_free_r+0x94>)
 801d880:	9801      	ldr	r0, [sp, #4]
 801d882:	6813      	ldr	r3, [r2, #0]
 801d884:	b933      	cbnz	r3, 801d894 <_free_r+0x30>
 801d886:	6063      	str	r3, [r4, #4]
 801d888:	6014      	str	r4, [r2, #0]
 801d88a:	b003      	add	sp, #12
 801d88c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d890:	f000 bab0 	b.w	801ddf4 <__malloc_unlock>
 801d894:	42a3      	cmp	r3, r4
 801d896:	d908      	bls.n	801d8aa <_free_r+0x46>
 801d898:	6825      	ldr	r5, [r4, #0]
 801d89a:	1961      	adds	r1, r4, r5
 801d89c:	428b      	cmp	r3, r1
 801d89e:	bf01      	itttt	eq
 801d8a0:	6819      	ldreq	r1, [r3, #0]
 801d8a2:	685b      	ldreq	r3, [r3, #4]
 801d8a4:	1949      	addeq	r1, r1, r5
 801d8a6:	6021      	streq	r1, [r4, #0]
 801d8a8:	e7ed      	b.n	801d886 <_free_r+0x22>
 801d8aa:	461a      	mov	r2, r3
 801d8ac:	685b      	ldr	r3, [r3, #4]
 801d8ae:	b10b      	cbz	r3, 801d8b4 <_free_r+0x50>
 801d8b0:	42a3      	cmp	r3, r4
 801d8b2:	d9fa      	bls.n	801d8aa <_free_r+0x46>
 801d8b4:	6811      	ldr	r1, [r2, #0]
 801d8b6:	1855      	adds	r5, r2, r1
 801d8b8:	42a5      	cmp	r5, r4
 801d8ba:	d10b      	bne.n	801d8d4 <_free_r+0x70>
 801d8bc:	6824      	ldr	r4, [r4, #0]
 801d8be:	4421      	add	r1, r4
 801d8c0:	1854      	adds	r4, r2, r1
 801d8c2:	42a3      	cmp	r3, r4
 801d8c4:	6011      	str	r1, [r2, #0]
 801d8c6:	d1e0      	bne.n	801d88a <_free_r+0x26>
 801d8c8:	681c      	ldr	r4, [r3, #0]
 801d8ca:	685b      	ldr	r3, [r3, #4]
 801d8cc:	6053      	str	r3, [r2, #4]
 801d8ce:	4421      	add	r1, r4
 801d8d0:	6011      	str	r1, [r2, #0]
 801d8d2:	e7da      	b.n	801d88a <_free_r+0x26>
 801d8d4:	d902      	bls.n	801d8dc <_free_r+0x78>
 801d8d6:	230c      	movs	r3, #12
 801d8d8:	6003      	str	r3, [r0, #0]
 801d8da:	e7d6      	b.n	801d88a <_free_r+0x26>
 801d8dc:	6825      	ldr	r5, [r4, #0]
 801d8de:	1961      	adds	r1, r4, r5
 801d8e0:	428b      	cmp	r3, r1
 801d8e2:	bf04      	itt	eq
 801d8e4:	6819      	ldreq	r1, [r3, #0]
 801d8e6:	685b      	ldreq	r3, [r3, #4]
 801d8e8:	6063      	str	r3, [r4, #4]
 801d8ea:	bf04      	itt	eq
 801d8ec:	1949      	addeq	r1, r1, r5
 801d8ee:	6021      	streq	r1, [r4, #0]
 801d8f0:	6054      	str	r4, [r2, #4]
 801d8f2:	e7ca      	b.n	801d88a <_free_r+0x26>
 801d8f4:	b003      	add	sp, #12
 801d8f6:	bd30      	pop	{r4, r5, pc}
 801d8f8:	200009fc 	.word	0x200009fc

0801d8fc <sbrk_aligned>:
 801d8fc:	b570      	push	{r4, r5, r6, lr}
 801d8fe:	4e0e      	ldr	r6, [pc, #56]	; (801d938 <sbrk_aligned+0x3c>)
 801d900:	460c      	mov	r4, r1
 801d902:	6831      	ldr	r1, [r6, #0]
 801d904:	4605      	mov	r5, r0
 801d906:	b911      	cbnz	r1, 801d90e <sbrk_aligned+0x12>
 801d908:	f000 f9f2 	bl	801dcf0 <_sbrk_r>
 801d90c:	6030      	str	r0, [r6, #0]
 801d90e:	4621      	mov	r1, r4
 801d910:	4628      	mov	r0, r5
 801d912:	f000 f9ed 	bl	801dcf0 <_sbrk_r>
 801d916:	1c43      	adds	r3, r0, #1
 801d918:	d00a      	beq.n	801d930 <sbrk_aligned+0x34>
 801d91a:	1cc4      	adds	r4, r0, #3
 801d91c:	f024 0403 	bic.w	r4, r4, #3
 801d920:	42a0      	cmp	r0, r4
 801d922:	d007      	beq.n	801d934 <sbrk_aligned+0x38>
 801d924:	1a21      	subs	r1, r4, r0
 801d926:	4628      	mov	r0, r5
 801d928:	f000 f9e2 	bl	801dcf0 <_sbrk_r>
 801d92c:	3001      	adds	r0, #1
 801d92e:	d101      	bne.n	801d934 <sbrk_aligned+0x38>
 801d930:	f04f 34ff 	mov.w	r4, #4294967295
 801d934:	4620      	mov	r0, r4
 801d936:	bd70      	pop	{r4, r5, r6, pc}
 801d938:	20000a00 	.word	0x20000a00

0801d93c <_malloc_r>:
 801d93c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d940:	1ccd      	adds	r5, r1, #3
 801d942:	f025 0503 	bic.w	r5, r5, #3
 801d946:	3508      	adds	r5, #8
 801d948:	2d0c      	cmp	r5, #12
 801d94a:	bf38      	it	cc
 801d94c:	250c      	movcc	r5, #12
 801d94e:	2d00      	cmp	r5, #0
 801d950:	4607      	mov	r7, r0
 801d952:	db01      	blt.n	801d958 <_malloc_r+0x1c>
 801d954:	42a9      	cmp	r1, r5
 801d956:	d905      	bls.n	801d964 <_malloc_r+0x28>
 801d958:	230c      	movs	r3, #12
 801d95a:	603b      	str	r3, [r7, #0]
 801d95c:	2600      	movs	r6, #0
 801d95e:	4630      	mov	r0, r6
 801d960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d964:	4e2e      	ldr	r6, [pc, #184]	; (801da20 <_malloc_r+0xe4>)
 801d966:	f000 fa3f 	bl	801dde8 <__malloc_lock>
 801d96a:	6833      	ldr	r3, [r6, #0]
 801d96c:	461c      	mov	r4, r3
 801d96e:	bb34      	cbnz	r4, 801d9be <_malloc_r+0x82>
 801d970:	4629      	mov	r1, r5
 801d972:	4638      	mov	r0, r7
 801d974:	f7ff ffc2 	bl	801d8fc <sbrk_aligned>
 801d978:	1c43      	adds	r3, r0, #1
 801d97a:	4604      	mov	r4, r0
 801d97c:	d14d      	bne.n	801da1a <_malloc_r+0xde>
 801d97e:	6834      	ldr	r4, [r6, #0]
 801d980:	4626      	mov	r6, r4
 801d982:	2e00      	cmp	r6, #0
 801d984:	d140      	bne.n	801da08 <_malloc_r+0xcc>
 801d986:	6823      	ldr	r3, [r4, #0]
 801d988:	4631      	mov	r1, r6
 801d98a:	4638      	mov	r0, r7
 801d98c:	eb04 0803 	add.w	r8, r4, r3
 801d990:	f000 f9ae 	bl	801dcf0 <_sbrk_r>
 801d994:	4580      	cmp	r8, r0
 801d996:	d13a      	bne.n	801da0e <_malloc_r+0xd2>
 801d998:	6821      	ldr	r1, [r4, #0]
 801d99a:	3503      	adds	r5, #3
 801d99c:	1a6d      	subs	r5, r5, r1
 801d99e:	f025 0503 	bic.w	r5, r5, #3
 801d9a2:	3508      	adds	r5, #8
 801d9a4:	2d0c      	cmp	r5, #12
 801d9a6:	bf38      	it	cc
 801d9a8:	250c      	movcc	r5, #12
 801d9aa:	4629      	mov	r1, r5
 801d9ac:	4638      	mov	r0, r7
 801d9ae:	f7ff ffa5 	bl	801d8fc <sbrk_aligned>
 801d9b2:	3001      	adds	r0, #1
 801d9b4:	d02b      	beq.n	801da0e <_malloc_r+0xd2>
 801d9b6:	6823      	ldr	r3, [r4, #0]
 801d9b8:	442b      	add	r3, r5
 801d9ba:	6023      	str	r3, [r4, #0]
 801d9bc:	e00e      	b.n	801d9dc <_malloc_r+0xa0>
 801d9be:	6822      	ldr	r2, [r4, #0]
 801d9c0:	1b52      	subs	r2, r2, r5
 801d9c2:	d41e      	bmi.n	801da02 <_malloc_r+0xc6>
 801d9c4:	2a0b      	cmp	r2, #11
 801d9c6:	d916      	bls.n	801d9f6 <_malloc_r+0xba>
 801d9c8:	1961      	adds	r1, r4, r5
 801d9ca:	42a3      	cmp	r3, r4
 801d9cc:	6025      	str	r5, [r4, #0]
 801d9ce:	bf18      	it	ne
 801d9d0:	6059      	strne	r1, [r3, #4]
 801d9d2:	6863      	ldr	r3, [r4, #4]
 801d9d4:	bf08      	it	eq
 801d9d6:	6031      	streq	r1, [r6, #0]
 801d9d8:	5162      	str	r2, [r4, r5]
 801d9da:	604b      	str	r3, [r1, #4]
 801d9dc:	4638      	mov	r0, r7
 801d9de:	f104 060b 	add.w	r6, r4, #11
 801d9e2:	f000 fa07 	bl	801ddf4 <__malloc_unlock>
 801d9e6:	f026 0607 	bic.w	r6, r6, #7
 801d9ea:	1d23      	adds	r3, r4, #4
 801d9ec:	1af2      	subs	r2, r6, r3
 801d9ee:	d0b6      	beq.n	801d95e <_malloc_r+0x22>
 801d9f0:	1b9b      	subs	r3, r3, r6
 801d9f2:	50a3      	str	r3, [r4, r2]
 801d9f4:	e7b3      	b.n	801d95e <_malloc_r+0x22>
 801d9f6:	6862      	ldr	r2, [r4, #4]
 801d9f8:	42a3      	cmp	r3, r4
 801d9fa:	bf0c      	ite	eq
 801d9fc:	6032      	streq	r2, [r6, #0]
 801d9fe:	605a      	strne	r2, [r3, #4]
 801da00:	e7ec      	b.n	801d9dc <_malloc_r+0xa0>
 801da02:	4623      	mov	r3, r4
 801da04:	6864      	ldr	r4, [r4, #4]
 801da06:	e7b2      	b.n	801d96e <_malloc_r+0x32>
 801da08:	4634      	mov	r4, r6
 801da0a:	6876      	ldr	r6, [r6, #4]
 801da0c:	e7b9      	b.n	801d982 <_malloc_r+0x46>
 801da0e:	230c      	movs	r3, #12
 801da10:	603b      	str	r3, [r7, #0]
 801da12:	4638      	mov	r0, r7
 801da14:	f000 f9ee 	bl	801ddf4 <__malloc_unlock>
 801da18:	e7a1      	b.n	801d95e <_malloc_r+0x22>
 801da1a:	6025      	str	r5, [r4, #0]
 801da1c:	e7de      	b.n	801d9dc <_malloc_r+0xa0>
 801da1e:	bf00      	nop
 801da20:	200009fc 	.word	0x200009fc

0801da24 <__ssputs_r>:
 801da24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801da28:	688e      	ldr	r6, [r1, #8]
 801da2a:	429e      	cmp	r6, r3
 801da2c:	4682      	mov	sl, r0
 801da2e:	460c      	mov	r4, r1
 801da30:	4690      	mov	r8, r2
 801da32:	461f      	mov	r7, r3
 801da34:	d838      	bhi.n	801daa8 <__ssputs_r+0x84>
 801da36:	898a      	ldrh	r2, [r1, #12]
 801da38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801da3c:	d032      	beq.n	801daa4 <__ssputs_r+0x80>
 801da3e:	6825      	ldr	r5, [r4, #0]
 801da40:	6909      	ldr	r1, [r1, #16]
 801da42:	eba5 0901 	sub.w	r9, r5, r1
 801da46:	6965      	ldr	r5, [r4, #20]
 801da48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801da4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801da50:	3301      	adds	r3, #1
 801da52:	444b      	add	r3, r9
 801da54:	106d      	asrs	r5, r5, #1
 801da56:	429d      	cmp	r5, r3
 801da58:	bf38      	it	cc
 801da5a:	461d      	movcc	r5, r3
 801da5c:	0553      	lsls	r3, r2, #21
 801da5e:	d531      	bpl.n	801dac4 <__ssputs_r+0xa0>
 801da60:	4629      	mov	r1, r5
 801da62:	f7ff ff6b 	bl	801d93c <_malloc_r>
 801da66:	4606      	mov	r6, r0
 801da68:	b950      	cbnz	r0, 801da80 <__ssputs_r+0x5c>
 801da6a:	230c      	movs	r3, #12
 801da6c:	f8ca 3000 	str.w	r3, [sl]
 801da70:	89a3      	ldrh	r3, [r4, #12]
 801da72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801da76:	81a3      	strh	r3, [r4, #12]
 801da78:	f04f 30ff 	mov.w	r0, #4294967295
 801da7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801da80:	6921      	ldr	r1, [r4, #16]
 801da82:	464a      	mov	r2, r9
 801da84:	f7ff fa08 	bl	801ce98 <memcpy>
 801da88:	89a3      	ldrh	r3, [r4, #12]
 801da8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801da8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801da92:	81a3      	strh	r3, [r4, #12]
 801da94:	6126      	str	r6, [r4, #16]
 801da96:	6165      	str	r5, [r4, #20]
 801da98:	444e      	add	r6, r9
 801da9a:	eba5 0509 	sub.w	r5, r5, r9
 801da9e:	6026      	str	r6, [r4, #0]
 801daa0:	60a5      	str	r5, [r4, #8]
 801daa2:	463e      	mov	r6, r7
 801daa4:	42be      	cmp	r6, r7
 801daa6:	d900      	bls.n	801daaa <__ssputs_r+0x86>
 801daa8:	463e      	mov	r6, r7
 801daaa:	6820      	ldr	r0, [r4, #0]
 801daac:	4632      	mov	r2, r6
 801daae:	4641      	mov	r1, r8
 801dab0:	f000 f980 	bl	801ddb4 <memmove>
 801dab4:	68a3      	ldr	r3, [r4, #8]
 801dab6:	1b9b      	subs	r3, r3, r6
 801dab8:	60a3      	str	r3, [r4, #8]
 801daba:	6823      	ldr	r3, [r4, #0]
 801dabc:	4433      	add	r3, r6
 801dabe:	6023      	str	r3, [r4, #0]
 801dac0:	2000      	movs	r0, #0
 801dac2:	e7db      	b.n	801da7c <__ssputs_r+0x58>
 801dac4:	462a      	mov	r2, r5
 801dac6:	f000 f99b 	bl	801de00 <_realloc_r>
 801daca:	4606      	mov	r6, r0
 801dacc:	2800      	cmp	r0, #0
 801dace:	d1e1      	bne.n	801da94 <__ssputs_r+0x70>
 801dad0:	6921      	ldr	r1, [r4, #16]
 801dad2:	4650      	mov	r0, sl
 801dad4:	f7ff fec6 	bl	801d864 <_free_r>
 801dad8:	e7c7      	b.n	801da6a <__ssputs_r+0x46>
	...

0801dadc <_svfiprintf_r>:
 801dadc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dae0:	4698      	mov	r8, r3
 801dae2:	898b      	ldrh	r3, [r1, #12]
 801dae4:	061b      	lsls	r3, r3, #24
 801dae6:	b09d      	sub	sp, #116	; 0x74
 801dae8:	4607      	mov	r7, r0
 801daea:	460d      	mov	r5, r1
 801daec:	4614      	mov	r4, r2
 801daee:	d50e      	bpl.n	801db0e <_svfiprintf_r+0x32>
 801daf0:	690b      	ldr	r3, [r1, #16]
 801daf2:	b963      	cbnz	r3, 801db0e <_svfiprintf_r+0x32>
 801daf4:	2140      	movs	r1, #64	; 0x40
 801daf6:	f7ff ff21 	bl	801d93c <_malloc_r>
 801dafa:	6028      	str	r0, [r5, #0]
 801dafc:	6128      	str	r0, [r5, #16]
 801dafe:	b920      	cbnz	r0, 801db0a <_svfiprintf_r+0x2e>
 801db00:	230c      	movs	r3, #12
 801db02:	603b      	str	r3, [r7, #0]
 801db04:	f04f 30ff 	mov.w	r0, #4294967295
 801db08:	e0d1      	b.n	801dcae <_svfiprintf_r+0x1d2>
 801db0a:	2340      	movs	r3, #64	; 0x40
 801db0c:	616b      	str	r3, [r5, #20]
 801db0e:	2300      	movs	r3, #0
 801db10:	9309      	str	r3, [sp, #36]	; 0x24
 801db12:	2320      	movs	r3, #32
 801db14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801db18:	f8cd 800c 	str.w	r8, [sp, #12]
 801db1c:	2330      	movs	r3, #48	; 0x30
 801db1e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801dcc8 <_svfiprintf_r+0x1ec>
 801db22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801db26:	f04f 0901 	mov.w	r9, #1
 801db2a:	4623      	mov	r3, r4
 801db2c:	469a      	mov	sl, r3
 801db2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801db32:	b10a      	cbz	r2, 801db38 <_svfiprintf_r+0x5c>
 801db34:	2a25      	cmp	r2, #37	; 0x25
 801db36:	d1f9      	bne.n	801db2c <_svfiprintf_r+0x50>
 801db38:	ebba 0b04 	subs.w	fp, sl, r4
 801db3c:	d00b      	beq.n	801db56 <_svfiprintf_r+0x7a>
 801db3e:	465b      	mov	r3, fp
 801db40:	4622      	mov	r2, r4
 801db42:	4629      	mov	r1, r5
 801db44:	4638      	mov	r0, r7
 801db46:	f7ff ff6d 	bl	801da24 <__ssputs_r>
 801db4a:	3001      	adds	r0, #1
 801db4c:	f000 80aa 	beq.w	801dca4 <_svfiprintf_r+0x1c8>
 801db50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801db52:	445a      	add	r2, fp
 801db54:	9209      	str	r2, [sp, #36]	; 0x24
 801db56:	f89a 3000 	ldrb.w	r3, [sl]
 801db5a:	2b00      	cmp	r3, #0
 801db5c:	f000 80a2 	beq.w	801dca4 <_svfiprintf_r+0x1c8>
 801db60:	2300      	movs	r3, #0
 801db62:	f04f 32ff 	mov.w	r2, #4294967295
 801db66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801db6a:	f10a 0a01 	add.w	sl, sl, #1
 801db6e:	9304      	str	r3, [sp, #16]
 801db70:	9307      	str	r3, [sp, #28]
 801db72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801db76:	931a      	str	r3, [sp, #104]	; 0x68
 801db78:	4654      	mov	r4, sl
 801db7a:	2205      	movs	r2, #5
 801db7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801db80:	4851      	ldr	r0, [pc, #324]	; (801dcc8 <_svfiprintf_r+0x1ec>)
 801db82:	f7fb fabd 	bl	8019100 <memchr>
 801db86:	9a04      	ldr	r2, [sp, #16]
 801db88:	b9d8      	cbnz	r0, 801dbc2 <_svfiprintf_r+0xe6>
 801db8a:	06d0      	lsls	r0, r2, #27
 801db8c:	bf44      	itt	mi
 801db8e:	2320      	movmi	r3, #32
 801db90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801db94:	0711      	lsls	r1, r2, #28
 801db96:	bf44      	itt	mi
 801db98:	232b      	movmi	r3, #43	; 0x2b
 801db9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801db9e:	f89a 3000 	ldrb.w	r3, [sl]
 801dba2:	2b2a      	cmp	r3, #42	; 0x2a
 801dba4:	d015      	beq.n	801dbd2 <_svfiprintf_r+0xf6>
 801dba6:	9a07      	ldr	r2, [sp, #28]
 801dba8:	4654      	mov	r4, sl
 801dbaa:	2000      	movs	r0, #0
 801dbac:	f04f 0c0a 	mov.w	ip, #10
 801dbb0:	4621      	mov	r1, r4
 801dbb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801dbb6:	3b30      	subs	r3, #48	; 0x30
 801dbb8:	2b09      	cmp	r3, #9
 801dbba:	d94e      	bls.n	801dc5a <_svfiprintf_r+0x17e>
 801dbbc:	b1b0      	cbz	r0, 801dbec <_svfiprintf_r+0x110>
 801dbbe:	9207      	str	r2, [sp, #28]
 801dbc0:	e014      	b.n	801dbec <_svfiprintf_r+0x110>
 801dbc2:	eba0 0308 	sub.w	r3, r0, r8
 801dbc6:	fa09 f303 	lsl.w	r3, r9, r3
 801dbca:	4313      	orrs	r3, r2
 801dbcc:	9304      	str	r3, [sp, #16]
 801dbce:	46a2      	mov	sl, r4
 801dbd0:	e7d2      	b.n	801db78 <_svfiprintf_r+0x9c>
 801dbd2:	9b03      	ldr	r3, [sp, #12]
 801dbd4:	1d19      	adds	r1, r3, #4
 801dbd6:	681b      	ldr	r3, [r3, #0]
 801dbd8:	9103      	str	r1, [sp, #12]
 801dbda:	2b00      	cmp	r3, #0
 801dbdc:	bfbb      	ittet	lt
 801dbde:	425b      	neglt	r3, r3
 801dbe0:	f042 0202 	orrlt.w	r2, r2, #2
 801dbe4:	9307      	strge	r3, [sp, #28]
 801dbe6:	9307      	strlt	r3, [sp, #28]
 801dbe8:	bfb8      	it	lt
 801dbea:	9204      	strlt	r2, [sp, #16]
 801dbec:	7823      	ldrb	r3, [r4, #0]
 801dbee:	2b2e      	cmp	r3, #46	; 0x2e
 801dbf0:	d10c      	bne.n	801dc0c <_svfiprintf_r+0x130>
 801dbf2:	7863      	ldrb	r3, [r4, #1]
 801dbf4:	2b2a      	cmp	r3, #42	; 0x2a
 801dbf6:	d135      	bne.n	801dc64 <_svfiprintf_r+0x188>
 801dbf8:	9b03      	ldr	r3, [sp, #12]
 801dbfa:	1d1a      	adds	r2, r3, #4
 801dbfc:	681b      	ldr	r3, [r3, #0]
 801dbfe:	9203      	str	r2, [sp, #12]
 801dc00:	2b00      	cmp	r3, #0
 801dc02:	bfb8      	it	lt
 801dc04:	f04f 33ff 	movlt.w	r3, #4294967295
 801dc08:	3402      	adds	r4, #2
 801dc0a:	9305      	str	r3, [sp, #20]
 801dc0c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801dcd8 <_svfiprintf_r+0x1fc>
 801dc10:	7821      	ldrb	r1, [r4, #0]
 801dc12:	2203      	movs	r2, #3
 801dc14:	4650      	mov	r0, sl
 801dc16:	f7fb fa73 	bl	8019100 <memchr>
 801dc1a:	b140      	cbz	r0, 801dc2e <_svfiprintf_r+0x152>
 801dc1c:	2340      	movs	r3, #64	; 0x40
 801dc1e:	eba0 000a 	sub.w	r0, r0, sl
 801dc22:	fa03 f000 	lsl.w	r0, r3, r0
 801dc26:	9b04      	ldr	r3, [sp, #16]
 801dc28:	4303      	orrs	r3, r0
 801dc2a:	3401      	adds	r4, #1
 801dc2c:	9304      	str	r3, [sp, #16]
 801dc2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dc32:	4826      	ldr	r0, [pc, #152]	; (801dccc <_svfiprintf_r+0x1f0>)
 801dc34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801dc38:	2206      	movs	r2, #6
 801dc3a:	f7fb fa61 	bl	8019100 <memchr>
 801dc3e:	2800      	cmp	r0, #0
 801dc40:	d038      	beq.n	801dcb4 <_svfiprintf_r+0x1d8>
 801dc42:	4b23      	ldr	r3, [pc, #140]	; (801dcd0 <_svfiprintf_r+0x1f4>)
 801dc44:	bb1b      	cbnz	r3, 801dc8e <_svfiprintf_r+0x1b2>
 801dc46:	9b03      	ldr	r3, [sp, #12]
 801dc48:	3307      	adds	r3, #7
 801dc4a:	f023 0307 	bic.w	r3, r3, #7
 801dc4e:	3308      	adds	r3, #8
 801dc50:	9303      	str	r3, [sp, #12]
 801dc52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801dc54:	4433      	add	r3, r6
 801dc56:	9309      	str	r3, [sp, #36]	; 0x24
 801dc58:	e767      	b.n	801db2a <_svfiprintf_r+0x4e>
 801dc5a:	fb0c 3202 	mla	r2, ip, r2, r3
 801dc5e:	460c      	mov	r4, r1
 801dc60:	2001      	movs	r0, #1
 801dc62:	e7a5      	b.n	801dbb0 <_svfiprintf_r+0xd4>
 801dc64:	2300      	movs	r3, #0
 801dc66:	3401      	adds	r4, #1
 801dc68:	9305      	str	r3, [sp, #20]
 801dc6a:	4619      	mov	r1, r3
 801dc6c:	f04f 0c0a 	mov.w	ip, #10
 801dc70:	4620      	mov	r0, r4
 801dc72:	f810 2b01 	ldrb.w	r2, [r0], #1
 801dc76:	3a30      	subs	r2, #48	; 0x30
 801dc78:	2a09      	cmp	r2, #9
 801dc7a:	d903      	bls.n	801dc84 <_svfiprintf_r+0x1a8>
 801dc7c:	2b00      	cmp	r3, #0
 801dc7e:	d0c5      	beq.n	801dc0c <_svfiprintf_r+0x130>
 801dc80:	9105      	str	r1, [sp, #20]
 801dc82:	e7c3      	b.n	801dc0c <_svfiprintf_r+0x130>
 801dc84:	fb0c 2101 	mla	r1, ip, r1, r2
 801dc88:	4604      	mov	r4, r0
 801dc8a:	2301      	movs	r3, #1
 801dc8c:	e7f0      	b.n	801dc70 <_svfiprintf_r+0x194>
 801dc8e:	ab03      	add	r3, sp, #12
 801dc90:	9300      	str	r3, [sp, #0]
 801dc92:	462a      	mov	r2, r5
 801dc94:	4b0f      	ldr	r3, [pc, #60]	; (801dcd4 <_svfiprintf_r+0x1f8>)
 801dc96:	a904      	add	r1, sp, #16
 801dc98:	4638      	mov	r0, r7
 801dc9a:	f7fc fa3d 	bl	801a118 <_printf_float>
 801dc9e:	1c42      	adds	r2, r0, #1
 801dca0:	4606      	mov	r6, r0
 801dca2:	d1d6      	bne.n	801dc52 <_svfiprintf_r+0x176>
 801dca4:	89ab      	ldrh	r3, [r5, #12]
 801dca6:	065b      	lsls	r3, r3, #25
 801dca8:	f53f af2c 	bmi.w	801db04 <_svfiprintf_r+0x28>
 801dcac:	9809      	ldr	r0, [sp, #36]	; 0x24
 801dcae:	b01d      	add	sp, #116	; 0x74
 801dcb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dcb4:	ab03      	add	r3, sp, #12
 801dcb6:	9300      	str	r3, [sp, #0]
 801dcb8:	462a      	mov	r2, r5
 801dcba:	4b06      	ldr	r3, [pc, #24]	; (801dcd4 <_svfiprintf_r+0x1f8>)
 801dcbc:	a904      	add	r1, sp, #16
 801dcbe:	4638      	mov	r0, r7
 801dcc0:	f7fc fcce 	bl	801a660 <_printf_i>
 801dcc4:	e7eb      	b.n	801dc9e <_svfiprintf_r+0x1c2>
 801dcc6:	bf00      	nop
 801dcc8:	08052cc4 	.word	0x08052cc4
 801dccc:	08052cce 	.word	0x08052cce
 801dcd0:	0801a119 	.word	0x0801a119
 801dcd4:	0801da25 	.word	0x0801da25
 801dcd8:	08052cca 	.word	0x08052cca
 801dcdc:	00000000 	.word	0x00000000

0801dce0 <nan>:
 801dce0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801dce8 <nan+0x8>
 801dce4:	4770      	bx	lr
 801dce6:	bf00      	nop
 801dce8:	00000000 	.word	0x00000000
 801dcec:	7ff80000 	.word	0x7ff80000

0801dcf0 <_sbrk_r>:
 801dcf0:	b538      	push	{r3, r4, r5, lr}
 801dcf2:	4d06      	ldr	r5, [pc, #24]	; (801dd0c <_sbrk_r+0x1c>)
 801dcf4:	2300      	movs	r3, #0
 801dcf6:	4604      	mov	r4, r0
 801dcf8:	4608      	mov	r0, r1
 801dcfa:	602b      	str	r3, [r5, #0]
 801dcfc:	f7e8 f8d8 	bl	8005eb0 <_sbrk>
 801dd00:	1c43      	adds	r3, r0, #1
 801dd02:	d102      	bne.n	801dd0a <_sbrk_r+0x1a>
 801dd04:	682b      	ldr	r3, [r5, #0]
 801dd06:	b103      	cbz	r3, 801dd0a <_sbrk_r+0x1a>
 801dd08:	6023      	str	r3, [r4, #0]
 801dd0a:	bd38      	pop	{r3, r4, r5, pc}
 801dd0c:	20000a04 	.word	0x20000a04

0801dd10 <strncmp>:
 801dd10:	b510      	push	{r4, lr}
 801dd12:	b17a      	cbz	r2, 801dd34 <strncmp+0x24>
 801dd14:	4603      	mov	r3, r0
 801dd16:	3901      	subs	r1, #1
 801dd18:	1884      	adds	r4, r0, r2
 801dd1a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801dd1e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801dd22:	4290      	cmp	r0, r2
 801dd24:	d101      	bne.n	801dd2a <strncmp+0x1a>
 801dd26:	42a3      	cmp	r3, r4
 801dd28:	d101      	bne.n	801dd2e <strncmp+0x1e>
 801dd2a:	1a80      	subs	r0, r0, r2
 801dd2c:	bd10      	pop	{r4, pc}
 801dd2e:	2800      	cmp	r0, #0
 801dd30:	d1f3      	bne.n	801dd1a <strncmp+0xa>
 801dd32:	e7fa      	b.n	801dd2a <strncmp+0x1a>
 801dd34:	4610      	mov	r0, r2
 801dd36:	e7f9      	b.n	801dd2c <strncmp+0x1c>

0801dd38 <__ascii_wctomb>:
 801dd38:	b149      	cbz	r1, 801dd4e <__ascii_wctomb+0x16>
 801dd3a:	2aff      	cmp	r2, #255	; 0xff
 801dd3c:	bf85      	ittet	hi
 801dd3e:	238a      	movhi	r3, #138	; 0x8a
 801dd40:	6003      	strhi	r3, [r0, #0]
 801dd42:	700a      	strbls	r2, [r1, #0]
 801dd44:	f04f 30ff 	movhi.w	r0, #4294967295
 801dd48:	bf98      	it	ls
 801dd4a:	2001      	movls	r0, #1
 801dd4c:	4770      	bx	lr
 801dd4e:	4608      	mov	r0, r1
 801dd50:	4770      	bx	lr
	...

0801dd54 <__assert_func>:
 801dd54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801dd56:	4614      	mov	r4, r2
 801dd58:	461a      	mov	r2, r3
 801dd5a:	4b09      	ldr	r3, [pc, #36]	; (801dd80 <__assert_func+0x2c>)
 801dd5c:	681b      	ldr	r3, [r3, #0]
 801dd5e:	4605      	mov	r5, r0
 801dd60:	68d8      	ldr	r0, [r3, #12]
 801dd62:	b14c      	cbz	r4, 801dd78 <__assert_func+0x24>
 801dd64:	4b07      	ldr	r3, [pc, #28]	; (801dd84 <__assert_func+0x30>)
 801dd66:	9100      	str	r1, [sp, #0]
 801dd68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801dd6c:	4906      	ldr	r1, [pc, #24]	; (801dd88 <__assert_func+0x34>)
 801dd6e:	462b      	mov	r3, r5
 801dd70:	f000 f80e 	bl	801dd90 <fiprintf>
 801dd74:	f000 fa8c 	bl	801e290 <abort>
 801dd78:	4b04      	ldr	r3, [pc, #16]	; (801dd8c <__assert_func+0x38>)
 801dd7a:	461c      	mov	r4, r3
 801dd7c:	e7f3      	b.n	801dd66 <__assert_func+0x12>
 801dd7e:	bf00      	nop
 801dd80:	20000064 	.word	0x20000064
 801dd84:	08052cd5 	.word	0x08052cd5
 801dd88:	08052ce2 	.word	0x08052ce2
 801dd8c:	08052d10 	.word	0x08052d10

0801dd90 <fiprintf>:
 801dd90:	b40e      	push	{r1, r2, r3}
 801dd92:	b503      	push	{r0, r1, lr}
 801dd94:	4601      	mov	r1, r0
 801dd96:	ab03      	add	r3, sp, #12
 801dd98:	4805      	ldr	r0, [pc, #20]	; (801ddb0 <fiprintf+0x20>)
 801dd9a:	f853 2b04 	ldr.w	r2, [r3], #4
 801dd9e:	6800      	ldr	r0, [r0, #0]
 801dda0:	9301      	str	r3, [sp, #4]
 801dda2:	f000 f885 	bl	801deb0 <_vfiprintf_r>
 801dda6:	b002      	add	sp, #8
 801dda8:	f85d eb04 	ldr.w	lr, [sp], #4
 801ddac:	b003      	add	sp, #12
 801ddae:	4770      	bx	lr
 801ddb0:	20000064 	.word	0x20000064

0801ddb4 <memmove>:
 801ddb4:	4288      	cmp	r0, r1
 801ddb6:	b510      	push	{r4, lr}
 801ddb8:	eb01 0402 	add.w	r4, r1, r2
 801ddbc:	d902      	bls.n	801ddc4 <memmove+0x10>
 801ddbe:	4284      	cmp	r4, r0
 801ddc0:	4623      	mov	r3, r4
 801ddc2:	d807      	bhi.n	801ddd4 <memmove+0x20>
 801ddc4:	1e43      	subs	r3, r0, #1
 801ddc6:	42a1      	cmp	r1, r4
 801ddc8:	d008      	beq.n	801dddc <memmove+0x28>
 801ddca:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ddce:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ddd2:	e7f8      	b.n	801ddc6 <memmove+0x12>
 801ddd4:	4402      	add	r2, r0
 801ddd6:	4601      	mov	r1, r0
 801ddd8:	428a      	cmp	r2, r1
 801ddda:	d100      	bne.n	801ddde <memmove+0x2a>
 801dddc:	bd10      	pop	{r4, pc}
 801ddde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801dde2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801dde6:	e7f7      	b.n	801ddd8 <memmove+0x24>

0801dde8 <__malloc_lock>:
 801dde8:	4801      	ldr	r0, [pc, #4]	; (801ddf0 <__malloc_lock+0x8>)
 801ddea:	f000 bc11 	b.w	801e610 <__retarget_lock_acquire_recursive>
 801ddee:	bf00      	nop
 801ddf0:	20000a08 	.word	0x20000a08

0801ddf4 <__malloc_unlock>:
 801ddf4:	4801      	ldr	r0, [pc, #4]	; (801ddfc <__malloc_unlock+0x8>)
 801ddf6:	f000 bc0c 	b.w	801e612 <__retarget_lock_release_recursive>
 801ddfa:	bf00      	nop
 801ddfc:	20000a08 	.word	0x20000a08

0801de00 <_realloc_r>:
 801de00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801de04:	4680      	mov	r8, r0
 801de06:	4614      	mov	r4, r2
 801de08:	460e      	mov	r6, r1
 801de0a:	b921      	cbnz	r1, 801de16 <_realloc_r+0x16>
 801de0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801de10:	4611      	mov	r1, r2
 801de12:	f7ff bd93 	b.w	801d93c <_malloc_r>
 801de16:	b92a      	cbnz	r2, 801de24 <_realloc_r+0x24>
 801de18:	f7ff fd24 	bl	801d864 <_free_r>
 801de1c:	4625      	mov	r5, r4
 801de1e:	4628      	mov	r0, r5
 801de20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801de24:	f000 fc5c 	bl	801e6e0 <_malloc_usable_size_r>
 801de28:	4284      	cmp	r4, r0
 801de2a:	4607      	mov	r7, r0
 801de2c:	d802      	bhi.n	801de34 <_realloc_r+0x34>
 801de2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801de32:	d812      	bhi.n	801de5a <_realloc_r+0x5a>
 801de34:	4621      	mov	r1, r4
 801de36:	4640      	mov	r0, r8
 801de38:	f7ff fd80 	bl	801d93c <_malloc_r>
 801de3c:	4605      	mov	r5, r0
 801de3e:	2800      	cmp	r0, #0
 801de40:	d0ed      	beq.n	801de1e <_realloc_r+0x1e>
 801de42:	42bc      	cmp	r4, r7
 801de44:	4622      	mov	r2, r4
 801de46:	4631      	mov	r1, r6
 801de48:	bf28      	it	cs
 801de4a:	463a      	movcs	r2, r7
 801de4c:	f7ff f824 	bl	801ce98 <memcpy>
 801de50:	4631      	mov	r1, r6
 801de52:	4640      	mov	r0, r8
 801de54:	f7ff fd06 	bl	801d864 <_free_r>
 801de58:	e7e1      	b.n	801de1e <_realloc_r+0x1e>
 801de5a:	4635      	mov	r5, r6
 801de5c:	e7df      	b.n	801de1e <_realloc_r+0x1e>

0801de5e <__sfputc_r>:
 801de5e:	6893      	ldr	r3, [r2, #8]
 801de60:	3b01      	subs	r3, #1
 801de62:	2b00      	cmp	r3, #0
 801de64:	b410      	push	{r4}
 801de66:	6093      	str	r3, [r2, #8]
 801de68:	da08      	bge.n	801de7c <__sfputc_r+0x1e>
 801de6a:	6994      	ldr	r4, [r2, #24]
 801de6c:	42a3      	cmp	r3, r4
 801de6e:	db01      	blt.n	801de74 <__sfputc_r+0x16>
 801de70:	290a      	cmp	r1, #10
 801de72:	d103      	bne.n	801de7c <__sfputc_r+0x1e>
 801de74:	f85d 4b04 	ldr.w	r4, [sp], #4
 801de78:	f000 b94a 	b.w	801e110 <__swbuf_r>
 801de7c:	6813      	ldr	r3, [r2, #0]
 801de7e:	1c58      	adds	r0, r3, #1
 801de80:	6010      	str	r0, [r2, #0]
 801de82:	7019      	strb	r1, [r3, #0]
 801de84:	4608      	mov	r0, r1
 801de86:	f85d 4b04 	ldr.w	r4, [sp], #4
 801de8a:	4770      	bx	lr

0801de8c <__sfputs_r>:
 801de8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801de8e:	4606      	mov	r6, r0
 801de90:	460f      	mov	r7, r1
 801de92:	4614      	mov	r4, r2
 801de94:	18d5      	adds	r5, r2, r3
 801de96:	42ac      	cmp	r4, r5
 801de98:	d101      	bne.n	801de9e <__sfputs_r+0x12>
 801de9a:	2000      	movs	r0, #0
 801de9c:	e007      	b.n	801deae <__sfputs_r+0x22>
 801de9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dea2:	463a      	mov	r2, r7
 801dea4:	4630      	mov	r0, r6
 801dea6:	f7ff ffda 	bl	801de5e <__sfputc_r>
 801deaa:	1c43      	adds	r3, r0, #1
 801deac:	d1f3      	bne.n	801de96 <__sfputs_r+0xa>
 801deae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801deb0 <_vfiprintf_r>:
 801deb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801deb4:	460d      	mov	r5, r1
 801deb6:	b09d      	sub	sp, #116	; 0x74
 801deb8:	4614      	mov	r4, r2
 801deba:	4698      	mov	r8, r3
 801debc:	4606      	mov	r6, r0
 801debe:	b118      	cbz	r0, 801dec8 <_vfiprintf_r+0x18>
 801dec0:	6983      	ldr	r3, [r0, #24]
 801dec2:	b90b      	cbnz	r3, 801dec8 <_vfiprintf_r+0x18>
 801dec4:	f000 fb06 	bl	801e4d4 <__sinit>
 801dec8:	4b89      	ldr	r3, [pc, #548]	; (801e0f0 <_vfiprintf_r+0x240>)
 801deca:	429d      	cmp	r5, r3
 801decc:	d11b      	bne.n	801df06 <_vfiprintf_r+0x56>
 801dece:	6875      	ldr	r5, [r6, #4]
 801ded0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801ded2:	07d9      	lsls	r1, r3, #31
 801ded4:	d405      	bmi.n	801dee2 <_vfiprintf_r+0x32>
 801ded6:	89ab      	ldrh	r3, [r5, #12]
 801ded8:	059a      	lsls	r2, r3, #22
 801deda:	d402      	bmi.n	801dee2 <_vfiprintf_r+0x32>
 801dedc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801dede:	f000 fb97 	bl	801e610 <__retarget_lock_acquire_recursive>
 801dee2:	89ab      	ldrh	r3, [r5, #12]
 801dee4:	071b      	lsls	r3, r3, #28
 801dee6:	d501      	bpl.n	801deec <_vfiprintf_r+0x3c>
 801dee8:	692b      	ldr	r3, [r5, #16]
 801deea:	b9eb      	cbnz	r3, 801df28 <_vfiprintf_r+0x78>
 801deec:	4629      	mov	r1, r5
 801deee:	4630      	mov	r0, r6
 801def0:	f000 f960 	bl	801e1b4 <__swsetup_r>
 801def4:	b1c0      	cbz	r0, 801df28 <_vfiprintf_r+0x78>
 801def6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801def8:	07dc      	lsls	r4, r3, #31
 801defa:	d50e      	bpl.n	801df1a <_vfiprintf_r+0x6a>
 801defc:	f04f 30ff 	mov.w	r0, #4294967295
 801df00:	b01d      	add	sp, #116	; 0x74
 801df02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df06:	4b7b      	ldr	r3, [pc, #492]	; (801e0f4 <_vfiprintf_r+0x244>)
 801df08:	429d      	cmp	r5, r3
 801df0a:	d101      	bne.n	801df10 <_vfiprintf_r+0x60>
 801df0c:	68b5      	ldr	r5, [r6, #8]
 801df0e:	e7df      	b.n	801ded0 <_vfiprintf_r+0x20>
 801df10:	4b79      	ldr	r3, [pc, #484]	; (801e0f8 <_vfiprintf_r+0x248>)
 801df12:	429d      	cmp	r5, r3
 801df14:	bf08      	it	eq
 801df16:	68f5      	ldreq	r5, [r6, #12]
 801df18:	e7da      	b.n	801ded0 <_vfiprintf_r+0x20>
 801df1a:	89ab      	ldrh	r3, [r5, #12]
 801df1c:	0598      	lsls	r0, r3, #22
 801df1e:	d4ed      	bmi.n	801defc <_vfiprintf_r+0x4c>
 801df20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801df22:	f000 fb76 	bl	801e612 <__retarget_lock_release_recursive>
 801df26:	e7e9      	b.n	801defc <_vfiprintf_r+0x4c>
 801df28:	2300      	movs	r3, #0
 801df2a:	9309      	str	r3, [sp, #36]	; 0x24
 801df2c:	2320      	movs	r3, #32
 801df2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801df32:	f8cd 800c 	str.w	r8, [sp, #12]
 801df36:	2330      	movs	r3, #48	; 0x30
 801df38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801e0fc <_vfiprintf_r+0x24c>
 801df3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801df40:	f04f 0901 	mov.w	r9, #1
 801df44:	4623      	mov	r3, r4
 801df46:	469a      	mov	sl, r3
 801df48:	f813 2b01 	ldrb.w	r2, [r3], #1
 801df4c:	b10a      	cbz	r2, 801df52 <_vfiprintf_r+0xa2>
 801df4e:	2a25      	cmp	r2, #37	; 0x25
 801df50:	d1f9      	bne.n	801df46 <_vfiprintf_r+0x96>
 801df52:	ebba 0b04 	subs.w	fp, sl, r4
 801df56:	d00b      	beq.n	801df70 <_vfiprintf_r+0xc0>
 801df58:	465b      	mov	r3, fp
 801df5a:	4622      	mov	r2, r4
 801df5c:	4629      	mov	r1, r5
 801df5e:	4630      	mov	r0, r6
 801df60:	f7ff ff94 	bl	801de8c <__sfputs_r>
 801df64:	3001      	adds	r0, #1
 801df66:	f000 80aa 	beq.w	801e0be <_vfiprintf_r+0x20e>
 801df6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801df6c:	445a      	add	r2, fp
 801df6e:	9209      	str	r2, [sp, #36]	; 0x24
 801df70:	f89a 3000 	ldrb.w	r3, [sl]
 801df74:	2b00      	cmp	r3, #0
 801df76:	f000 80a2 	beq.w	801e0be <_vfiprintf_r+0x20e>
 801df7a:	2300      	movs	r3, #0
 801df7c:	f04f 32ff 	mov.w	r2, #4294967295
 801df80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801df84:	f10a 0a01 	add.w	sl, sl, #1
 801df88:	9304      	str	r3, [sp, #16]
 801df8a:	9307      	str	r3, [sp, #28]
 801df8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801df90:	931a      	str	r3, [sp, #104]	; 0x68
 801df92:	4654      	mov	r4, sl
 801df94:	2205      	movs	r2, #5
 801df96:	f814 1b01 	ldrb.w	r1, [r4], #1
 801df9a:	4858      	ldr	r0, [pc, #352]	; (801e0fc <_vfiprintf_r+0x24c>)
 801df9c:	f7fb f8b0 	bl	8019100 <memchr>
 801dfa0:	9a04      	ldr	r2, [sp, #16]
 801dfa2:	b9d8      	cbnz	r0, 801dfdc <_vfiprintf_r+0x12c>
 801dfa4:	06d1      	lsls	r1, r2, #27
 801dfa6:	bf44      	itt	mi
 801dfa8:	2320      	movmi	r3, #32
 801dfaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801dfae:	0713      	lsls	r3, r2, #28
 801dfb0:	bf44      	itt	mi
 801dfb2:	232b      	movmi	r3, #43	; 0x2b
 801dfb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801dfb8:	f89a 3000 	ldrb.w	r3, [sl]
 801dfbc:	2b2a      	cmp	r3, #42	; 0x2a
 801dfbe:	d015      	beq.n	801dfec <_vfiprintf_r+0x13c>
 801dfc0:	9a07      	ldr	r2, [sp, #28]
 801dfc2:	4654      	mov	r4, sl
 801dfc4:	2000      	movs	r0, #0
 801dfc6:	f04f 0c0a 	mov.w	ip, #10
 801dfca:	4621      	mov	r1, r4
 801dfcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801dfd0:	3b30      	subs	r3, #48	; 0x30
 801dfd2:	2b09      	cmp	r3, #9
 801dfd4:	d94e      	bls.n	801e074 <_vfiprintf_r+0x1c4>
 801dfd6:	b1b0      	cbz	r0, 801e006 <_vfiprintf_r+0x156>
 801dfd8:	9207      	str	r2, [sp, #28]
 801dfda:	e014      	b.n	801e006 <_vfiprintf_r+0x156>
 801dfdc:	eba0 0308 	sub.w	r3, r0, r8
 801dfe0:	fa09 f303 	lsl.w	r3, r9, r3
 801dfe4:	4313      	orrs	r3, r2
 801dfe6:	9304      	str	r3, [sp, #16]
 801dfe8:	46a2      	mov	sl, r4
 801dfea:	e7d2      	b.n	801df92 <_vfiprintf_r+0xe2>
 801dfec:	9b03      	ldr	r3, [sp, #12]
 801dfee:	1d19      	adds	r1, r3, #4
 801dff0:	681b      	ldr	r3, [r3, #0]
 801dff2:	9103      	str	r1, [sp, #12]
 801dff4:	2b00      	cmp	r3, #0
 801dff6:	bfbb      	ittet	lt
 801dff8:	425b      	neglt	r3, r3
 801dffa:	f042 0202 	orrlt.w	r2, r2, #2
 801dffe:	9307      	strge	r3, [sp, #28]
 801e000:	9307      	strlt	r3, [sp, #28]
 801e002:	bfb8      	it	lt
 801e004:	9204      	strlt	r2, [sp, #16]
 801e006:	7823      	ldrb	r3, [r4, #0]
 801e008:	2b2e      	cmp	r3, #46	; 0x2e
 801e00a:	d10c      	bne.n	801e026 <_vfiprintf_r+0x176>
 801e00c:	7863      	ldrb	r3, [r4, #1]
 801e00e:	2b2a      	cmp	r3, #42	; 0x2a
 801e010:	d135      	bne.n	801e07e <_vfiprintf_r+0x1ce>
 801e012:	9b03      	ldr	r3, [sp, #12]
 801e014:	1d1a      	adds	r2, r3, #4
 801e016:	681b      	ldr	r3, [r3, #0]
 801e018:	9203      	str	r2, [sp, #12]
 801e01a:	2b00      	cmp	r3, #0
 801e01c:	bfb8      	it	lt
 801e01e:	f04f 33ff 	movlt.w	r3, #4294967295
 801e022:	3402      	adds	r4, #2
 801e024:	9305      	str	r3, [sp, #20]
 801e026:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801e10c <_vfiprintf_r+0x25c>
 801e02a:	7821      	ldrb	r1, [r4, #0]
 801e02c:	2203      	movs	r2, #3
 801e02e:	4650      	mov	r0, sl
 801e030:	f7fb f866 	bl	8019100 <memchr>
 801e034:	b140      	cbz	r0, 801e048 <_vfiprintf_r+0x198>
 801e036:	2340      	movs	r3, #64	; 0x40
 801e038:	eba0 000a 	sub.w	r0, r0, sl
 801e03c:	fa03 f000 	lsl.w	r0, r3, r0
 801e040:	9b04      	ldr	r3, [sp, #16]
 801e042:	4303      	orrs	r3, r0
 801e044:	3401      	adds	r4, #1
 801e046:	9304      	str	r3, [sp, #16]
 801e048:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e04c:	482c      	ldr	r0, [pc, #176]	; (801e100 <_vfiprintf_r+0x250>)
 801e04e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e052:	2206      	movs	r2, #6
 801e054:	f7fb f854 	bl	8019100 <memchr>
 801e058:	2800      	cmp	r0, #0
 801e05a:	d03f      	beq.n	801e0dc <_vfiprintf_r+0x22c>
 801e05c:	4b29      	ldr	r3, [pc, #164]	; (801e104 <_vfiprintf_r+0x254>)
 801e05e:	bb1b      	cbnz	r3, 801e0a8 <_vfiprintf_r+0x1f8>
 801e060:	9b03      	ldr	r3, [sp, #12]
 801e062:	3307      	adds	r3, #7
 801e064:	f023 0307 	bic.w	r3, r3, #7
 801e068:	3308      	adds	r3, #8
 801e06a:	9303      	str	r3, [sp, #12]
 801e06c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e06e:	443b      	add	r3, r7
 801e070:	9309      	str	r3, [sp, #36]	; 0x24
 801e072:	e767      	b.n	801df44 <_vfiprintf_r+0x94>
 801e074:	fb0c 3202 	mla	r2, ip, r2, r3
 801e078:	460c      	mov	r4, r1
 801e07a:	2001      	movs	r0, #1
 801e07c:	e7a5      	b.n	801dfca <_vfiprintf_r+0x11a>
 801e07e:	2300      	movs	r3, #0
 801e080:	3401      	adds	r4, #1
 801e082:	9305      	str	r3, [sp, #20]
 801e084:	4619      	mov	r1, r3
 801e086:	f04f 0c0a 	mov.w	ip, #10
 801e08a:	4620      	mov	r0, r4
 801e08c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e090:	3a30      	subs	r2, #48	; 0x30
 801e092:	2a09      	cmp	r2, #9
 801e094:	d903      	bls.n	801e09e <_vfiprintf_r+0x1ee>
 801e096:	2b00      	cmp	r3, #0
 801e098:	d0c5      	beq.n	801e026 <_vfiprintf_r+0x176>
 801e09a:	9105      	str	r1, [sp, #20]
 801e09c:	e7c3      	b.n	801e026 <_vfiprintf_r+0x176>
 801e09e:	fb0c 2101 	mla	r1, ip, r1, r2
 801e0a2:	4604      	mov	r4, r0
 801e0a4:	2301      	movs	r3, #1
 801e0a6:	e7f0      	b.n	801e08a <_vfiprintf_r+0x1da>
 801e0a8:	ab03      	add	r3, sp, #12
 801e0aa:	9300      	str	r3, [sp, #0]
 801e0ac:	462a      	mov	r2, r5
 801e0ae:	4b16      	ldr	r3, [pc, #88]	; (801e108 <_vfiprintf_r+0x258>)
 801e0b0:	a904      	add	r1, sp, #16
 801e0b2:	4630      	mov	r0, r6
 801e0b4:	f7fc f830 	bl	801a118 <_printf_float>
 801e0b8:	4607      	mov	r7, r0
 801e0ba:	1c78      	adds	r0, r7, #1
 801e0bc:	d1d6      	bne.n	801e06c <_vfiprintf_r+0x1bc>
 801e0be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801e0c0:	07d9      	lsls	r1, r3, #31
 801e0c2:	d405      	bmi.n	801e0d0 <_vfiprintf_r+0x220>
 801e0c4:	89ab      	ldrh	r3, [r5, #12]
 801e0c6:	059a      	lsls	r2, r3, #22
 801e0c8:	d402      	bmi.n	801e0d0 <_vfiprintf_r+0x220>
 801e0ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801e0cc:	f000 faa1 	bl	801e612 <__retarget_lock_release_recursive>
 801e0d0:	89ab      	ldrh	r3, [r5, #12]
 801e0d2:	065b      	lsls	r3, r3, #25
 801e0d4:	f53f af12 	bmi.w	801defc <_vfiprintf_r+0x4c>
 801e0d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e0da:	e711      	b.n	801df00 <_vfiprintf_r+0x50>
 801e0dc:	ab03      	add	r3, sp, #12
 801e0de:	9300      	str	r3, [sp, #0]
 801e0e0:	462a      	mov	r2, r5
 801e0e2:	4b09      	ldr	r3, [pc, #36]	; (801e108 <_vfiprintf_r+0x258>)
 801e0e4:	a904      	add	r1, sp, #16
 801e0e6:	4630      	mov	r0, r6
 801e0e8:	f7fc faba 	bl	801a660 <_printf_i>
 801e0ec:	e7e4      	b.n	801e0b8 <_vfiprintf_r+0x208>
 801e0ee:	bf00      	nop
 801e0f0:	08052d34 	.word	0x08052d34
 801e0f4:	08052d54 	.word	0x08052d54
 801e0f8:	08052d14 	.word	0x08052d14
 801e0fc:	08052cc4 	.word	0x08052cc4
 801e100:	08052cce 	.word	0x08052cce
 801e104:	0801a119 	.word	0x0801a119
 801e108:	0801de8d 	.word	0x0801de8d
 801e10c:	08052cca 	.word	0x08052cca

0801e110 <__swbuf_r>:
 801e110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e112:	460e      	mov	r6, r1
 801e114:	4614      	mov	r4, r2
 801e116:	4605      	mov	r5, r0
 801e118:	b118      	cbz	r0, 801e122 <__swbuf_r+0x12>
 801e11a:	6983      	ldr	r3, [r0, #24]
 801e11c:	b90b      	cbnz	r3, 801e122 <__swbuf_r+0x12>
 801e11e:	f000 f9d9 	bl	801e4d4 <__sinit>
 801e122:	4b21      	ldr	r3, [pc, #132]	; (801e1a8 <__swbuf_r+0x98>)
 801e124:	429c      	cmp	r4, r3
 801e126:	d12b      	bne.n	801e180 <__swbuf_r+0x70>
 801e128:	686c      	ldr	r4, [r5, #4]
 801e12a:	69a3      	ldr	r3, [r4, #24]
 801e12c:	60a3      	str	r3, [r4, #8]
 801e12e:	89a3      	ldrh	r3, [r4, #12]
 801e130:	071a      	lsls	r2, r3, #28
 801e132:	d52f      	bpl.n	801e194 <__swbuf_r+0x84>
 801e134:	6923      	ldr	r3, [r4, #16]
 801e136:	b36b      	cbz	r3, 801e194 <__swbuf_r+0x84>
 801e138:	6923      	ldr	r3, [r4, #16]
 801e13a:	6820      	ldr	r0, [r4, #0]
 801e13c:	1ac0      	subs	r0, r0, r3
 801e13e:	6963      	ldr	r3, [r4, #20]
 801e140:	b2f6      	uxtb	r6, r6
 801e142:	4283      	cmp	r3, r0
 801e144:	4637      	mov	r7, r6
 801e146:	dc04      	bgt.n	801e152 <__swbuf_r+0x42>
 801e148:	4621      	mov	r1, r4
 801e14a:	4628      	mov	r0, r5
 801e14c:	f000 f92e 	bl	801e3ac <_fflush_r>
 801e150:	bb30      	cbnz	r0, 801e1a0 <__swbuf_r+0x90>
 801e152:	68a3      	ldr	r3, [r4, #8]
 801e154:	3b01      	subs	r3, #1
 801e156:	60a3      	str	r3, [r4, #8]
 801e158:	6823      	ldr	r3, [r4, #0]
 801e15a:	1c5a      	adds	r2, r3, #1
 801e15c:	6022      	str	r2, [r4, #0]
 801e15e:	701e      	strb	r6, [r3, #0]
 801e160:	6963      	ldr	r3, [r4, #20]
 801e162:	3001      	adds	r0, #1
 801e164:	4283      	cmp	r3, r0
 801e166:	d004      	beq.n	801e172 <__swbuf_r+0x62>
 801e168:	89a3      	ldrh	r3, [r4, #12]
 801e16a:	07db      	lsls	r3, r3, #31
 801e16c:	d506      	bpl.n	801e17c <__swbuf_r+0x6c>
 801e16e:	2e0a      	cmp	r6, #10
 801e170:	d104      	bne.n	801e17c <__swbuf_r+0x6c>
 801e172:	4621      	mov	r1, r4
 801e174:	4628      	mov	r0, r5
 801e176:	f000 f919 	bl	801e3ac <_fflush_r>
 801e17a:	b988      	cbnz	r0, 801e1a0 <__swbuf_r+0x90>
 801e17c:	4638      	mov	r0, r7
 801e17e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e180:	4b0a      	ldr	r3, [pc, #40]	; (801e1ac <__swbuf_r+0x9c>)
 801e182:	429c      	cmp	r4, r3
 801e184:	d101      	bne.n	801e18a <__swbuf_r+0x7a>
 801e186:	68ac      	ldr	r4, [r5, #8]
 801e188:	e7cf      	b.n	801e12a <__swbuf_r+0x1a>
 801e18a:	4b09      	ldr	r3, [pc, #36]	; (801e1b0 <__swbuf_r+0xa0>)
 801e18c:	429c      	cmp	r4, r3
 801e18e:	bf08      	it	eq
 801e190:	68ec      	ldreq	r4, [r5, #12]
 801e192:	e7ca      	b.n	801e12a <__swbuf_r+0x1a>
 801e194:	4621      	mov	r1, r4
 801e196:	4628      	mov	r0, r5
 801e198:	f000 f80c 	bl	801e1b4 <__swsetup_r>
 801e19c:	2800      	cmp	r0, #0
 801e19e:	d0cb      	beq.n	801e138 <__swbuf_r+0x28>
 801e1a0:	f04f 37ff 	mov.w	r7, #4294967295
 801e1a4:	e7ea      	b.n	801e17c <__swbuf_r+0x6c>
 801e1a6:	bf00      	nop
 801e1a8:	08052d34 	.word	0x08052d34
 801e1ac:	08052d54 	.word	0x08052d54
 801e1b0:	08052d14 	.word	0x08052d14

0801e1b4 <__swsetup_r>:
 801e1b4:	4b32      	ldr	r3, [pc, #200]	; (801e280 <__swsetup_r+0xcc>)
 801e1b6:	b570      	push	{r4, r5, r6, lr}
 801e1b8:	681d      	ldr	r5, [r3, #0]
 801e1ba:	4606      	mov	r6, r0
 801e1bc:	460c      	mov	r4, r1
 801e1be:	b125      	cbz	r5, 801e1ca <__swsetup_r+0x16>
 801e1c0:	69ab      	ldr	r3, [r5, #24]
 801e1c2:	b913      	cbnz	r3, 801e1ca <__swsetup_r+0x16>
 801e1c4:	4628      	mov	r0, r5
 801e1c6:	f000 f985 	bl	801e4d4 <__sinit>
 801e1ca:	4b2e      	ldr	r3, [pc, #184]	; (801e284 <__swsetup_r+0xd0>)
 801e1cc:	429c      	cmp	r4, r3
 801e1ce:	d10f      	bne.n	801e1f0 <__swsetup_r+0x3c>
 801e1d0:	686c      	ldr	r4, [r5, #4]
 801e1d2:	89a3      	ldrh	r3, [r4, #12]
 801e1d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801e1d8:	0719      	lsls	r1, r3, #28
 801e1da:	d42c      	bmi.n	801e236 <__swsetup_r+0x82>
 801e1dc:	06dd      	lsls	r5, r3, #27
 801e1de:	d411      	bmi.n	801e204 <__swsetup_r+0x50>
 801e1e0:	2309      	movs	r3, #9
 801e1e2:	6033      	str	r3, [r6, #0]
 801e1e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801e1e8:	81a3      	strh	r3, [r4, #12]
 801e1ea:	f04f 30ff 	mov.w	r0, #4294967295
 801e1ee:	e03e      	b.n	801e26e <__swsetup_r+0xba>
 801e1f0:	4b25      	ldr	r3, [pc, #148]	; (801e288 <__swsetup_r+0xd4>)
 801e1f2:	429c      	cmp	r4, r3
 801e1f4:	d101      	bne.n	801e1fa <__swsetup_r+0x46>
 801e1f6:	68ac      	ldr	r4, [r5, #8]
 801e1f8:	e7eb      	b.n	801e1d2 <__swsetup_r+0x1e>
 801e1fa:	4b24      	ldr	r3, [pc, #144]	; (801e28c <__swsetup_r+0xd8>)
 801e1fc:	429c      	cmp	r4, r3
 801e1fe:	bf08      	it	eq
 801e200:	68ec      	ldreq	r4, [r5, #12]
 801e202:	e7e6      	b.n	801e1d2 <__swsetup_r+0x1e>
 801e204:	0758      	lsls	r0, r3, #29
 801e206:	d512      	bpl.n	801e22e <__swsetup_r+0x7a>
 801e208:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801e20a:	b141      	cbz	r1, 801e21e <__swsetup_r+0x6a>
 801e20c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e210:	4299      	cmp	r1, r3
 801e212:	d002      	beq.n	801e21a <__swsetup_r+0x66>
 801e214:	4630      	mov	r0, r6
 801e216:	f7ff fb25 	bl	801d864 <_free_r>
 801e21a:	2300      	movs	r3, #0
 801e21c:	6363      	str	r3, [r4, #52]	; 0x34
 801e21e:	89a3      	ldrh	r3, [r4, #12]
 801e220:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801e224:	81a3      	strh	r3, [r4, #12]
 801e226:	2300      	movs	r3, #0
 801e228:	6063      	str	r3, [r4, #4]
 801e22a:	6923      	ldr	r3, [r4, #16]
 801e22c:	6023      	str	r3, [r4, #0]
 801e22e:	89a3      	ldrh	r3, [r4, #12]
 801e230:	f043 0308 	orr.w	r3, r3, #8
 801e234:	81a3      	strh	r3, [r4, #12]
 801e236:	6923      	ldr	r3, [r4, #16]
 801e238:	b94b      	cbnz	r3, 801e24e <__swsetup_r+0x9a>
 801e23a:	89a3      	ldrh	r3, [r4, #12]
 801e23c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801e240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801e244:	d003      	beq.n	801e24e <__swsetup_r+0x9a>
 801e246:	4621      	mov	r1, r4
 801e248:	4630      	mov	r0, r6
 801e24a:	f000 fa09 	bl	801e660 <__smakebuf_r>
 801e24e:	89a0      	ldrh	r0, [r4, #12]
 801e250:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801e254:	f010 0301 	ands.w	r3, r0, #1
 801e258:	d00a      	beq.n	801e270 <__swsetup_r+0xbc>
 801e25a:	2300      	movs	r3, #0
 801e25c:	60a3      	str	r3, [r4, #8]
 801e25e:	6963      	ldr	r3, [r4, #20]
 801e260:	425b      	negs	r3, r3
 801e262:	61a3      	str	r3, [r4, #24]
 801e264:	6923      	ldr	r3, [r4, #16]
 801e266:	b943      	cbnz	r3, 801e27a <__swsetup_r+0xc6>
 801e268:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801e26c:	d1ba      	bne.n	801e1e4 <__swsetup_r+0x30>
 801e26e:	bd70      	pop	{r4, r5, r6, pc}
 801e270:	0781      	lsls	r1, r0, #30
 801e272:	bf58      	it	pl
 801e274:	6963      	ldrpl	r3, [r4, #20]
 801e276:	60a3      	str	r3, [r4, #8]
 801e278:	e7f4      	b.n	801e264 <__swsetup_r+0xb0>
 801e27a:	2000      	movs	r0, #0
 801e27c:	e7f7      	b.n	801e26e <__swsetup_r+0xba>
 801e27e:	bf00      	nop
 801e280:	20000064 	.word	0x20000064
 801e284:	08052d34 	.word	0x08052d34
 801e288:	08052d54 	.word	0x08052d54
 801e28c:	08052d14 	.word	0x08052d14

0801e290 <abort>:
 801e290:	b508      	push	{r3, lr}
 801e292:	2006      	movs	r0, #6
 801e294:	f000 fa54 	bl	801e740 <raise>
 801e298:	2001      	movs	r0, #1
 801e29a:	f7e7 fd1e 	bl	8005cda <_exit>
	...

0801e2a0 <__sflush_r>:
 801e2a0:	898a      	ldrh	r2, [r1, #12]
 801e2a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e2a6:	4605      	mov	r5, r0
 801e2a8:	0710      	lsls	r0, r2, #28
 801e2aa:	460c      	mov	r4, r1
 801e2ac:	d458      	bmi.n	801e360 <__sflush_r+0xc0>
 801e2ae:	684b      	ldr	r3, [r1, #4]
 801e2b0:	2b00      	cmp	r3, #0
 801e2b2:	dc05      	bgt.n	801e2c0 <__sflush_r+0x20>
 801e2b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801e2b6:	2b00      	cmp	r3, #0
 801e2b8:	dc02      	bgt.n	801e2c0 <__sflush_r+0x20>
 801e2ba:	2000      	movs	r0, #0
 801e2bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e2c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801e2c2:	2e00      	cmp	r6, #0
 801e2c4:	d0f9      	beq.n	801e2ba <__sflush_r+0x1a>
 801e2c6:	2300      	movs	r3, #0
 801e2c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801e2cc:	682f      	ldr	r7, [r5, #0]
 801e2ce:	602b      	str	r3, [r5, #0]
 801e2d0:	d032      	beq.n	801e338 <__sflush_r+0x98>
 801e2d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801e2d4:	89a3      	ldrh	r3, [r4, #12]
 801e2d6:	075a      	lsls	r2, r3, #29
 801e2d8:	d505      	bpl.n	801e2e6 <__sflush_r+0x46>
 801e2da:	6863      	ldr	r3, [r4, #4]
 801e2dc:	1ac0      	subs	r0, r0, r3
 801e2de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801e2e0:	b10b      	cbz	r3, 801e2e6 <__sflush_r+0x46>
 801e2e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801e2e4:	1ac0      	subs	r0, r0, r3
 801e2e6:	2300      	movs	r3, #0
 801e2e8:	4602      	mov	r2, r0
 801e2ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801e2ec:	6a21      	ldr	r1, [r4, #32]
 801e2ee:	4628      	mov	r0, r5
 801e2f0:	47b0      	blx	r6
 801e2f2:	1c43      	adds	r3, r0, #1
 801e2f4:	89a3      	ldrh	r3, [r4, #12]
 801e2f6:	d106      	bne.n	801e306 <__sflush_r+0x66>
 801e2f8:	6829      	ldr	r1, [r5, #0]
 801e2fa:	291d      	cmp	r1, #29
 801e2fc:	d82c      	bhi.n	801e358 <__sflush_r+0xb8>
 801e2fe:	4a2a      	ldr	r2, [pc, #168]	; (801e3a8 <__sflush_r+0x108>)
 801e300:	40ca      	lsrs	r2, r1
 801e302:	07d6      	lsls	r6, r2, #31
 801e304:	d528      	bpl.n	801e358 <__sflush_r+0xb8>
 801e306:	2200      	movs	r2, #0
 801e308:	6062      	str	r2, [r4, #4]
 801e30a:	04d9      	lsls	r1, r3, #19
 801e30c:	6922      	ldr	r2, [r4, #16]
 801e30e:	6022      	str	r2, [r4, #0]
 801e310:	d504      	bpl.n	801e31c <__sflush_r+0x7c>
 801e312:	1c42      	adds	r2, r0, #1
 801e314:	d101      	bne.n	801e31a <__sflush_r+0x7a>
 801e316:	682b      	ldr	r3, [r5, #0]
 801e318:	b903      	cbnz	r3, 801e31c <__sflush_r+0x7c>
 801e31a:	6560      	str	r0, [r4, #84]	; 0x54
 801e31c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801e31e:	602f      	str	r7, [r5, #0]
 801e320:	2900      	cmp	r1, #0
 801e322:	d0ca      	beq.n	801e2ba <__sflush_r+0x1a>
 801e324:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e328:	4299      	cmp	r1, r3
 801e32a:	d002      	beq.n	801e332 <__sflush_r+0x92>
 801e32c:	4628      	mov	r0, r5
 801e32e:	f7ff fa99 	bl	801d864 <_free_r>
 801e332:	2000      	movs	r0, #0
 801e334:	6360      	str	r0, [r4, #52]	; 0x34
 801e336:	e7c1      	b.n	801e2bc <__sflush_r+0x1c>
 801e338:	6a21      	ldr	r1, [r4, #32]
 801e33a:	2301      	movs	r3, #1
 801e33c:	4628      	mov	r0, r5
 801e33e:	47b0      	blx	r6
 801e340:	1c41      	adds	r1, r0, #1
 801e342:	d1c7      	bne.n	801e2d4 <__sflush_r+0x34>
 801e344:	682b      	ldr	r3, [r5, #0]
 801e346:	2b00      	cmp	r3, #0
 801e348:	d0c4      	beq.n	801e2d4 <__sflush_r+0x34>
 801e34a:	2b1d      	cmp	r3, #29
 801e34c:	d001      	beq.n	801e352 <__sflush_r+0xb2>
 801e34e:	2b16      	cmp	r3, #22
 801e350:	d101      	bne.n	801e356 <__sflush_r+0xb6>
 801e352:	602f      	str	r7, [r5, #0]
 801e354:	e7b1      	b.n	801e2ba <__sflush_r+0x1a>
 801e356:	89a3      	ldrh	r3, [r4, #12]
 801e358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e35c:	81a3      	strh	r3, [r4, #12]
 801e35e:	e7ad      	b.n	801e2bc <__sflush_r+0x1c>
 801e360:	690f      	ldr	r7, [r1, #16]
 801e362:	2f00      	cmp	r7, #0
 801e364:	d0a9      	beq.n	801e2ba <__sflush_r+0x1a>
 801e366:	0793      	lsls	r3, r2, #30
 801e368:	680e      	ldr	r6, [r1, #0]
 801e36a:	bf08      	it	eq
 801e36c:	694b      	ldreq	r3, [r1, #20]
 801e36e:	600f      	str	r7, [r1, #0]
 801e370:	bf18      	it	ne
 801e372:	2300      	movne	r3, #0
 801e374:	eba6 0807 	sub.w	r8, r6, r7
 801e378:	608b      	str	r3, [r1, #8]
 801e37a:	f1b8 0f00 	cmp.w	r8, #0
 801e37e:	dd9c      	ble.n	801e2ba <__sflush_r+0x1a>
 801e380:	6a21      	ldr	r1, [r4, #32]
 801e382:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801e384:	4643      	mov	r3, r8
 801e386:	463a      	mov	r2, r7
 801e388:	4628      	mov	r0, r5
 801e38a:	47b0      	blx	r6
 801e38c:	2800      	cmp	r0, #0
 801e38e:	dc06      	bgt.n	801e39e <__sflush_r+0xfe>
 801e390:	89a3      	ldrh	r3, [r4, #12]
 801e392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e396:	81a3      	strh	r3, [r4, #12]
 801e398:	f04f 30ff 	mov.w	r0, #4294967295
 801e39c:	e78e      	b.n	801e2bc <__sflush_r+0x1c>
 801e39e:	4407      	add	r7, r0
 801e3a0:	eba8 0800 	sub.w	r8, r8, r0
 801e3a4:	e7e9      	b.n	801e37a <__sflush_r+0xda>
 801e3a6:	bf00      	nop
 801e3a8:	20400001 	.word	0x20400001

0801e3ac <_fflush_r>:
 801e3ac:	b538      	push	{r3, r4, r5, lr}
 801e3ae:	690b      	ldr	r3, [r1, #16]
 801e3b0:	4605      	mov	r5, r0
 801e3b2:	460c      	mov	r4, r1
 801e3b4:	b913      	cbnz	r3, 801e3bc <_fflush_r+0x10>
 801e3b6:	2500      	movs	r5, #0
 801e3b8:	4628      	mov	r0, r5
 801e3ba:	bd38      	pop	{r3, r4, r5, pc}
 801e3bc:	b118      	cbz	r0, 801e3c6 <_fflush_r+0x1a>
 801e3be:	6983      	ldr	r3, [r0, #24]
 801e3c0:	b90b      	cbnz	r3, 801e3c6 <_fflush_r+0x1a>
 801e3c2:	f000 f887 	bl	801e4d4 <__sinit>
 801e3c6:	4b14      	ldr	r3, [pc, #80]	; (801e418 <_fflush_r+0x6c>)
 801e3c8:	429c      	cmp	r4, r3
 801e3ca:	d11b      	bne.n	801e404 <_fflush_r+0x58>
 801e3cc:	686c      	ldr	r4, [r5, #4]
 801e3ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e3d2:	2b00      	cmp	r3, #0
 801e3d4:	d0ef      	beq.n	801e3b6 <_fflush_r+0xa>
 801e3d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801e3d8:	07d0      	lsls	r0, r2, #31
 801e3da:	d404      	bmi.n	801e3e6 <_fflush_r+0x3a>
 801e3dc:	0599      	lsls	r1, r3, #22
 801e3de:	d402      	bmi.n	801e3e6 <_fflush_r+0x3a>
 801e3e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801e3e2:	f000 f915 	bl	801e610 <__retarget_lock_acquire_recursive>
 801e3e6:	4628      	mov	r0, r5
 801e3e8:	4621      	mov	r1, r4
 801e3ea:	f7ff ff59 	bl	801e2a0 <__sflush_r>
 801e3ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801e3f0:	07da      	lsls	r2, r3, #31
 801e3f2:	4605      	mov	r5, r0
 801e3f4:	d4e0      	bmi.n	801e3b8 <_fflush_r+0xc>
 801e3f6:	89a3      	ldrh	r3, [r4, #12]
 801e3f8:	059b      	lsls	r3, r3, #22
 801e3fa:	d4dd      	bmi.n	801e3b8 <_fflush_r+0xc>
 801e3fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801e3fe:	f000 f908 	bl	801e612 <__retarget_lock_release_recursive>
 801e402:	e7d9      	b.n	801e3b8 <_fflush_r+0xc>
 801e404:	4b05      	ldr	r3, [pc, #20]	; (801e41c <_fflush_r+0x70>)
 801e406:	429c      	cmp	r4, r3
 801e408:	d101      	bne.n	801e40e <_fflush_r+0x62>
 801e40a:	68ac      	ldr	r4, [r5, #8]
 801e40c:	e7df      	b.n	801e3ce <_fflush_r+0x22>
 801e40e:	4b04      	ldr	r3, [pc, #16]	; (801e420 <_fflush_r+0x74>)
 801e410:	429c      	cmp	r4, r3
 801e412:	bf08      	it	eq
 801e414:	68ec      	ldreq	r4, [r5, #12]
 801e416:	e7da      	b.n	801e3ce <_fflush_r+0x22>
 801e418:	08052d34 	.word	0x08052d34
 801e41c:	08052d54 	.word	0x08052d54
 801e420:	08052d14 	.word	0x08052d14

0801e424 <std>:
 801e424:	2300      	movs	r3, #0
 801e426:	b510      	push	{r4, lr}
 801e428:	4604      	mov	r4, r0
 801e42a:	e9c0 3300 	strd	r3, r3, [r0]
 801e42e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e432:	6083      	str	r3, [r0, #8]
 801e434:	8181      	strh	r1, [r0, #12]
 801e436:	6643      	str	r3, [r0, #100]	; 0x64
 801e438:	81c2      	strh	r2, [r0, #14]
 801e43a:	6183      	str	r3, [r0, #24]
 801e43c:	4619      	mov	r1, r3
 801e43e:	2208      	movs	r2, #8
 801e440:	305c      	adds	r0, #92	; 0x5c
 801e442:	f7fb fdc1 	bl	8019fc8 <memset>
 801e446:	4b05      	ldr	r3, [pc, #20]	; (801e45c <std+0x38>)
 801e448:	6263      	str	r3, [r4, #36]	; 0x24
 801e44a:	4b05      	ldr	r3, [pc, #20]	; (801e460 <std+0x3c>)
 801e44c:	62a3      	str	r3, [r4, #40]	; 0x28
 801e44e:	4b05      	ldr	r3, [pc, #20]	; (801e464 <std+0x40>)
 801e450:	62e3      	str	r3, [r4, #44]	; 0x2c
 801e452:	4b05      	ldr	r3, [pc, #20]	; (801e468 <std+0x44>)
 801e454:	6224      	str	r4, [r4, #32]
 801e456:	6323      	str	r3, [r4, #48]	; 0x30
 801e458:	bd10      	pop	{r4, pc}
 801e45a:	bf00      	nop
 801e45c:	0801e779 	.word	0x0801e779
 801e460:	0801e79b 	.word	0x0801e79b
 801e464:	0801e7d3 	.word	0x0801e7d3
 801e468:	0801e7f7 	.word	0x0801e7f7

0801e46c <_cleanup_r>:
 801e46c:	4901      	ldr	r1, [pc, #4]	; (801e474 <_cleanup_r+0x8>)
 801e46e:	f000 b8af 	b.w	801e5d0 <_fwalk_reent>
 801e472:	bf00      	nop
 801e474:	0801e3ad 	.word	0x0801e3ad

0801e478 <__sfmoreglue>:
 801e478:	b570      	push	{r4, r5, r6, lr}
 801e47a:	2268      	movs	r2, #104	; 0x68
 801e47c:	1e4d      	subs	r5, r1, #1
 801e47e:	4355      	muls	r5, r2
 801e480:	460e      	mov	r6, r1
 801e482:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801e486:	f7ff fa59 	bl	801d93c <_malloc_r>
 801e48a:	4604      	mov	r4, r0
 801e48c:	b140      	cbz	r0, 801e4a0 <__sfmoreglue+0x28>
 801e48e:	2100      	movs	r1, #0
 801e490:	e9c0 1600 	strd	r1, r6, [r0]
 801e494:	300c      	adds	r0, #12
 801e496:	60a0      	str	r0, [r4, #8]
 801e498:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801e49c:	f7fb fd94 	bl	8019fc8 <memset>
 801e4a0:	4620      	mov	r0, r4
 801e4a2:	bd70      	pop	{r4, r5, r6, pc}

0801e4a4 <__sfp_lock_acquire>:
 801e4a4:	4801      	ldr	r0, [pc, #4]	; (801e4ac <__sfp_lock_acquire+0x8>)
 801e4a6:	f000 b8b3 	b.w	801e610 <__retarget_lock_acquire_recursive>
 801e4aa:	bf00      	nop
 801e4ac:	20000a09 	.word	0x20000a09

0801e4b0 <__sfp_lock_release>:
 801e4b0:	4801      	ldr	r0, [pc, #4]	; (801e4b8 <__sfp_lock_release+0x8>)
 801e4b2:	f000 b8ae 	b.w	801e612 <__retarget_lock_release_recursive>
 801e4b6:	bf00      	nop
 801e4b8:	20000a09 	.word	0x20000a09

0801e4bc <__sinit_lock_acquire>:
 801e4bc:	4801      	ldr	r0, [pc, #4]	; (801e4c4 <__sinit_lock_acquire+0x8>)
 801e4be:	f000 b8a7 	b.w	801e610 <__retarget_lock_acquire_recursive>
 801e4c2:	bf00      	nop
 801e4c4:	20000a0a 	.word	0x20000a0a

0801e4c8 <__sinit_lock_release>:
 801e4c8:	4801      	ldr	r0, [pc, #4]	; (801e4d0 <__sinit_lock_release+0x8>)
 801e4ca:	f000 b8a2 	b.w	801e612 <__retarget_lock_release_recursive>
 801e4ce:	bf00      	nop
 801e4d0:	20000a0a 	.word	0x20000a0a

0801e4d4 <__sinit>:
 801e4d4:	b510      	push	{r4, lr}
 801e4d6:	4604      	mov	r4, r0
 801e4d8:	f7ff fff0 	bl	801e4bc <__sinit_lock_acquire>
 801e4dc:	69a3      	ldr	r3, [r4, #24]
 801e4de:	b11b      	cbz	r3, 801e4e8 <__sinit+0x14>
 801e4e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e4e4:	f7ff bff0 	b.w	801e4c8 <__sinit_lock_release>
 801e4e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801e4ec:	6523      	str	r3, [r4, #80]	; 0x50
 801e4ee:	4b13      	ldr	r3, [pc, #76]	; (801e53c <__sinit+0x68>)
 801e4f0:	4a13      	ldr	r2, [pc, #76]	; (801e540 <__sinit+0x6c>)
 801e4f2:	681b      	ldr	r3, [r3, #0]
 801e4f4:	62a2      	str	r2, [r4, #40]	; 0x28
 801e4f6:	42a3      	cmp	r3, r4
 801e4f8:	bf04      	itt	eq
 801e4fa:	2301      	moveq	r3, #1
 801e4fc:	61a3      	streq	r3, [r4, #24]
 801e4fe:	4620      	mov	r0, r4
 801e500:	f000 f820 	bl	801e544 <__sfp>
 801e504:	6060      	str	r0, [r4, #4]
 801e506:	4620      	mov	r0, r4
 801e508:	f000 f81c 	bl	801e544 <__sfp>
 801e50c:	60a0      	str	r0, [r4, #8]
 801e50e:	4620      	mov	r0, r4
 801e510:	f000 f818 	bl	801e544 <__sfp>
 801e514:	2200      	movs	r2, #0
 801e516:	60e0      	str	r0, [r4, #12]
 801e518:	2104      	movs	r1, #4
 801e51a:	6860      	ldr	r0, [r4, #4]
 801e51c:	f7ff ff82 	bl	801e424 <std>
 801e520:	68a0      	ldr	r0, [r4, #8]
 801e522:	2201      	movs	r2, #1
 801e524:	2109      	movs	r1, #9
 801e526:	f7ff ff7d 	bl	801e424 <std>
 801e52a:	68e0      	ldr	r0, [r4, #12]
 801e52c:	2202      	movs	r2, #2
 801e52e:	2112      	movs	r1, #18
 801e530:	f7ff ff78 	bl	801e424 <std>
 801e534:	2301      	movs	r3, #1
 801e536:	61a3      	str	r3, [r4, #24]
 801e538:	e7d2      	b.n	801e4e0 <__sinit+0xc>
 801e53a:	bf00      	nop
 801e53c:	080528d0 	.word	0x080528d0
 801e540:	0801e46d 	.word	0x0801e46d

0801e544 <__sfp>:
 801e544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e546:	4607      	mov	r7, r0
 801e548:	f7ff ffac 	bl	801e4a4 <__sfp_lock_acquire>
 801e54c:	4b1e      	ldr	r3, [pc, #120]	; (801e5c8 <__sfp+0x84>)
 801e54e:	681e      	ldr	r6, [r3, #0]
 801e550:	69b3      	ldr	r3, [r6, #24]
 801e552:	b913      	cbnz	r3, 801e55a <__sfp+0x16>
 801e554:	4630      	mov	r0, r6
 801e556:	f7ff ffbd 	bl	801e4d4 <__sinit>
 801e55a:	3648      	adds	r6, #72	; 0x48
 801e55c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801e560:	3b01      	subs	r3, #1
 801e562:	d503      	bpl.n	801e56c <__sfp+0x28>
 801e564:	6833      	ldr	r3, [r6, #0]
 801e566:	b30b      	cbz	r3, 801e5ac <__sfp+0x68>
 801e568:	6836      	ldr	r6, [r6, #0]
 801e56a:	e7f7      	b.n	801e55c <__sfp+0x18>
 801e56c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801e570:	b9d5      	cbnz	r5, 801e5a8 <__sfp+0x64>
 801e572:	4b16      	ldr	r3, [pc, #88]	; (801e5cc <__sfp+0x88>)
 801e574:	60e3      	str	r3, [r4, #12]
 801e576:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801e57a:	6665      	str	r5, [r4, #100]	; 0x64
 801e57c:	f000 f847 	bl	801e60e <__retarget_lock_init_recursive>
 801e580:	f7ff ff96 	bl	801e4b0 <__sfp_lock_release>
 801e584:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801e588:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801e58c:	6025      	str	r5, [r4, #0]
 801e58e:	61a5      	str	r5, [r4, #24]
 801e590:	2208      	movs	r2, #8
 801e592:	4629      	mov	r1, r5
 801e594:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801e598:	f7fb fd16 	bl	8019fc8 <memset>
 801e59c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801e5a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801e5a4:	4620      	mov	r0, r4
 801e5a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e5a8:	3468      	adds	r4, #104	; 0x68
 801e5aa:	e7d9      	b.n	801e560 <__sfp+0x1c>
 801e5ac:	2104      	movs	r1, #4
 801e5ae:	4638      	mov	r0, r7
 801e5b0:	f7ff ff62 	bl	801e478 <__sfmoreglue>
 801e5b4:	4604      	mov	r4, r0
 801e5b6:	6030      	str	r0, [r6, #0]
 801e5b8:	2800      	cmp	r0, #0
 801e5ba:	d1d5      	bne.n	801e568 <__sfp+0x24>
 801e5bc:	f7ff ff78 	bl	801e4b0 <__sfp_lock_release>
 801e5c0:	230c      	movs	r3, #12
 801e5c2:	603b      	str	r3, [r7, #0]
 801e5c4:	e7ee      	b.n	801e5a4 <__sfp+0x60>
 801e5c6:	bf00      	nop
 801e5c8:	080528d0 	.word	0x080528d0
 801e5cc:	ffff0001 	.word	0xffff0001

0801e5d0 <_fwalk_reent>:
 801e5d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e5d4:	4606      	mov	r6, r0
 801e5d6:	4688      	mov	r8, r1
 801e5d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801e5dc:	2700      	movs	r7, #0
 801e5de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e5e2:	f1b9 0901 	subs.w	r9, r9, #1
 801e5e6:	d505      	bpl.n	801e5f4 <_fwalk_reent+0x24>
 801e5e8:	6824      	ldr	r4, [r4, #0]
 801e5ea:	2c00      	cmp	r4, #0
 801e5ec:	d1f7      	bne.n	801e5de <_fwalk_reent+0xe>
 801e5ee:	4638      	mov	r0, r7
 801e5f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e5f4:	89ab      	ldrh	r3, [r5, #12]
 801e5f6:	2b01      	cmp	r3, #1
 801e5f8:	d907      	bls.n	801e60a <_fwalk_reent+0x3a>
 801e5fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e5fe:	3301      	adds	r3, #1
 801e600:	d003      	beq.n	801e60a <_fwalk_reent+0x3a>
 801e602:	4629      	mov	r1, r5
 801e604:	4630      	mov	r0, r6
 801e606:	47c0      	blx	r8
 801e608:	4307      	orrs	r7, r0
 801e60a:	3568      	adds	r5, #104	; 0x68
 801e60c:	e7e9      	b.n	801e5e2 <_fwalk_reent+0x12>

0801e60e <__retarget_lock_init_recursive>:
 801e60e:	4770      	bx	lr

0801e610 <__retarget_lock_acquire_recursive>:
 801e610:	4770      	bx	lr

0801e612 <__retarget_lock_release_recursive>:
 801e612:	4770      	bx	lr

0801e614 <__swhatbuf_r>:
 801e614:	b570      	push	{r4, r5, r6, lr}
 801e616:	460e      	mov	r6, r1
 801e618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e61c:	2900      	cmp	r1, #0
 801e61e:	b096      	sub	sp, #88	; 0x58
 801e620:	4614      	mov	r4, r2
 801e622:	461d      	mov	r5, r3
 801e624:	da08      	bge.n	801e638 <__swhatbuf_r+0x24>
 801e626:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801e62a:	2200      	movs	r2, #0
 801e62c:	602a      	str	r2, [r5, #0]
 801e62e:	061a      	lsls	r2, r3, #24
 801e630:	d410      	bmi.n	801e654 <__swhatbuf_r+0x40>
 801e632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801e636:	e00e      	b.n	801e656 <__swhatbuf_r+0x42>
 801e638:	466a      	mov	r2, sp
 801e63a:	f000 f903 	bl	801e844 <_fstat_r>
 801e63e:	2800      	cmp	r0, #0
 801e640:	dbf1      	blt.n	801e626 <__swhatbuf_r+0x12>
 801e642:	9a01      	ldr	r2, [sp, #4]
 801e644:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801e648:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801e64c:	425a      	negs	r2, r3
 801e64e:	415a      	adcs	r2, r3
 801e650:	602a      	str	r2, [r5, #0]
 801e652:	e7ee      	b.n	801e632 <__swhatbuf_r+0x1e>
 801e654:	2340      	movs	r3, #64	; 0x40
 801e656:	2000      	movs	r0, #0
 801e658:	6023      	str	r3, [r4, #0]
 801e65a:	b016      	add	sp, #88	; 0x58
 801e65c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801e660 <__smakebuf_r>:
 801e660:	898b      	ldrh	r3, [r1, #12]
 801e662:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801e664:	079d      	lsls	r5, r3, #30
 801e666:	4606      	mov	r6, r0
 801e668:	460c      	mov	r4, r1
 801e66a:	d507      	bpl.n	801e67c <__smakebuf_r+0x1c>
 801e66c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801e670:	6023      	str	r3, [r4, #0]
 801e672:	6123      	str	r3, [r4, #16]
 801e674:	2301      	movs	r3, #1
 801e676:	6163      	str	r3, [r4, #20]
 801e678:	b002      	add	sp, #8
 801e67a:	bd70      	pop	{r4, r5, r6, pc}
 801e67c:	ab01      	add	r3, sp, #4
 801e67e:	466a      	mov	r2, sp
 801e680:	f7ff ffc8 	bl	801e614 <__swhatbuf_r>
 801e684:	9900      	ldr	r1, [sp, #0]
 801e686:	4605      	mov	r5, r0
 801e688:	4630      	mov	r0, r6
 801e68a:	f7ff f957 	bl	801d93c <_malloc_r>
 801e68e:	b948      	cbnz	r0, 801e6a4 <__smakebuf_r+0x44>
 801e690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e694:	059a      	lsls	r2, r3, #22
 801e696:	d4ef      	bmi.n	801e678 <__smakebuf_r+0x18>
 801e698:	f023 0303 	bic.w	r3, r3, #3
 801e69c:	f043 0302 	orr.w	r3, r3, #2
 801e6a0:	81a3      	strh	r3, [r4, #12]
 801e6a2:	e7e3      	b.n	801e66c <__smakebuf_r+0xc>
 801e6a4:	4b0d      	ldr	r3, [pc, #52]	; (801e6dc <__smakebuf_r+0x7c>)
 801e6a6:	62b3      	str	r3, [r6, #40]	; 0x28
 801e6a8:	89a3      	ldrh	r3, [r4, #12]
 801e6aa:	6020      	str	r0, [r4, #0]
 801e6ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e6b0:	81a3      	strh	r3, [r4, #12]
 801e6b2:	9b00      	ldr	r3, [sp, #0]
 801e6b4:	6163      	str	r3, [r4, #20]
 801e6b6:	9b01      	ldr	r3, [sp, #4]
 801e6b8:	6120      	str	r0, [r4, #16]
 801e6ba:	b15b      	cbz	r3, 801e6d4 <__smakebuf_r+0x74>
 801e6bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e6c0:	4630      	mov	r0, r6
 801e6c2:	f000 f8d1 	bl	801e868 <_isatty_r>
 801e6c6:	b128      	cbz	r0, 801e6d4 <__smakebuf_r+0x74>
 801e6c8:	89a3      	ldrh	r3, [r4, #12]
 801e6ca:	f023 0303 	bic.w	r3, r3, #3
 801e6ce:	f043 0301 	orr.w	r3, r3, #1
 801e6d2:	81a3      	strh	r3, [r4, #12]
 801e6d4:	89a0      	ldrh	r0, [r4, #12]
 801e6d6:	4305      	orrs	r5, r0
 801e6d8:	81a5      	strh	r5, [r4, #12]
 801e6da:	e7cd      	b.n	801e678 <__smakebuf_r+0x18>
 801e6dc:	0801e46d 	.word	0x0801e46d

0801e6e0 <_malloc_usable_size_r>:
 801e6e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e6e4:	1f18      	subs	r0, r3, #4
 801e6e6:	2b00      	cmp	r3, #0
 801e6e8:	bfbc      	itt	lt
 801e6ea:	580b      	ldrlt	r3, [r1, r0]
 801e6ec:	18c0      	addlt	r0, r0, r3
 801e6ee:	4770      	bx	lr

0801e6f0 <_raise_r>:
 801e6f0:	291f      	cmp	r1, #31
 801e6f2:	b538      	push	{r3, r4, r5, lr}
 801e6f4:	4604      	mov	r4, r0
 801e6f6:	460d      	mov	r5, r1
 801e6f8:	d904      	bls.n	801e704 <_raise_r+0x14>
 801e6fa:	2316      	movs	r3, #22
 801e6fc:	6003      	str	r3, [r0, #0]
 801e6fe:	f04f 30ff 	mov.w	r0, #4294967295
 801e702:	bd38      	pop	{r3, r4, r5, pc}
 801e704:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801e706:	b112      	cbz	r2, 801e70e <_raise_r+0x1e>
 801e708:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e70c:	b94b      	cbnz	r3, 801e722 <_raise_r+0x32>
 801e70e:	4620      	mov	r0, r4
 801e710:	f000 f830 	bl	801e774 <_getpid_r>
 801e714:	462a      	mov	r2, r5
 801e716:	4601      	mov	r1, r0
 801e718:	4620      	mov	r0, r4
 801e71a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e71e:	f000 b817 	b.w	801e750 <_kill_r>
 801e722:	2b01      	cmp	r3, #1
 801e724:	d00a      	beq.n	801e73c <_raise_r+0x4c>
 801e726:	1c59      	adds	r1, r3, #1
 801e728:	d103      	bne.n	801e732 <_raise_r+0x42>
 801e72a:	2316      	movs	r3, #22
 801e72c:	6003      	str	r3, [r0, #0]
 801e72e:	2001      	movs	r0, #1
 801e730:	e7e7      	b.n	801e702 <_raise_r+0x12>
 801e732:	2400      	movs	r4, #0
 801e734:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801e738:	4628      	mov	r0, r5
 801e73a:	4798      	blx	r3
 801e73c:	2000      	movs	r0, #0
 801e73e:	e7e0      	b.n	801e702 <_raise_r+0x12>

0801e740 <raise>:
 801e740:	4b02      	ldr	r3, [pc, #8]	; (801e74c <raise+0xc>)
 801e742:	4601      	mov	r1, r0
 801e744:	6818      	ldr	r0, [r3, #0]
 801e746:	f7ff bfd3 	b.w	801e6f0 <_raise_r>
 801e74a:	bf00      	nop
 801e74c:	20000064 	.word	0x20000064

0801e750 <_kill_r>:
 801e750:	b538      	push	{r3, r4, r5, lr}
 801e752:	4d07      	ldr	r5, [pc, #28]	; (801e770 <_kill_r+0x20>)
 801e754:	2300      	movs	r3, #0
 801e756:	4604      	mov	r4, r0
 801e758:	4608      	mov	r0, r1
 801e75a:	4611      	mov	r1, r2
 801e75c:	602b      	str	r3, [r5, #0]
 801e75e:	f7e7 faac 	bl	8005cba <_kill>
 801e762:	1c43      	adds	r3, r0, #1
 801e764:	d102      	bne.n	801e76c <_kill_r+0x1c>
 801e766:	682b      	ldr	r3, [r5, #0]
 801e768:	b103      	cbz	r3, 801e76c <_kill_r+0x1c>
 801e76a:	6023      	str	r3, [r4, #0]
 801e76c:	bd38      	pop	{r3, r4, r5, pc}
 801e76e:	bf00      	nop
 801e770:	20000a04 	.word	0x20000a04

0801e774 <_getpid_r>:
 801e774:	f7e7 ba99 	b.w	8005caa <_getpid>

0801e778 <__sread>:
 801e778:	b510      	push	{r4, lr}
 801e77a:	460c      	mov	r4, r1
 801e77c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e780:	f000 f894 	bl	801e8ac <_read_r>
 801e784:	2800      	cmp	r0, #0
 801e786:	bfab      	itete	ge
 801e788:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801e78a:	89a3      	ldrhlt	r3, [r4, #12]
 801e78c:	181b      	addge	r3, r3, r0
 801e78e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801e792:	bfac      	ite	ge
 801e794:	6563      	strge	r3, [r4, #84]	; 0x54
 801e796:	81a3      	strhlt	r3, [r4, #12]
 801e798:	bd10      	pop	{r4, pc}

0801e79a <__swrite>:
 801e79a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e79e:	461f      	mov	r7, r3
 801e7a0:	898b      	ldrh	r3, [r1, #12]
 801e7a2:	05db      	lsls	r3, r3, #23
 801e7a4:	4605      	mov	r5, r0
 801e7a6:	460c      	mov	r4, r1
 801e7a8:	4616      	mov	r6, r2
 801e7aa:	d505      	bpl.n	801e7b8 <__swrite+0x1e>
 801e7ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e7b0:	2302      	movs	r3, #2
 801e7b2:	2200      	movs	r2, #0
 801e7b4:	f000 f868 	bl	801e888 <_lseek_r>
 801e7b8:	89a3      	ldrh	r3, [r4, #12]
 801e7ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e7be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801e7c2:	81a3      	strh	r3, [r4, #12]
 801e7c4:	4632      	mov	r2, r6
 801e7c6:	463b      	mov	r3, r7
 801e7c8:	4628      	mov	r0, r5
 801e7ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e7ce:	f000 b817 	b.w	801e800 <_write_r>

0801e7d2 <__sseek>:
 801e7d2:	b510      	push	{r4, lr}
 801e7d4:	460c      	mov	r4, r1
 801e7d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e7da:	f000 f855 	bl	801e888 <_lseek_r>
 801e7de:	1c43      	adds	r3, r0, #1
 801e7e0:	89a3      	ldrh	r3, [r4, #12]
 801e7e2:	bf15      	itete	ne
 801e7e4:	6560      	strne	r0, [r4, #84]	; 0x54
 801e7e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801e7ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801e7ee:	81a3      	strheq	r3, [r4, #12]
 801e7f0:	bf18      	it	ne
 801e7f2:	81a3      	strhne	r3, [r4, #12]
 801e7f4:	bd10      	pop	{r4, pc}

0801e7f6 <__sclose>:
 801e7f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e7fa:	f000 b813 	b.w	801e824 <_close_r>
	...

0801e800 <_write_r>:
 801e800:	b538      	push	{r3, r4, r5, lr}
 801e802:	4d07      	ldr	r5, [pc, #28]	; (801e820 <_write_r+0x20>)
 801e804:	4604      	mov	r4, r0
 801e806:	4608      	mov	r0, r1
 801e808:	4611      	mov	r1, r2
 801e80a:	2200      	movs	r2, #0
 801e80c:	602a      	str	r2, [r5, #0]
 801e80e:	461a      	mov	r2, r3
 801e810:	f7e7 fa8a 	bl	8005d28 <_write>
 801e814:	1c43      	adds	r3, r0, #1
 801e816:	d102      	bne.n	801e81e <_write_r+0x1e>
 801e818:	682b      	ldr	r3, [r5, #0]
 801e81a:	b103      	cbz	r3, 801e81e <_write_r+0x1e>
 801e81c:	6023      	str	r3, [r4, #0]
 801e81e:	bd38      	pop	{r3, r4, r5, pc}
 801e820:	20000a04 	.word	0x20000a04

0801e824 <_close_r>:
 801e824:	b538      	push	{r3, r4, r5, lr}
 801e826:	4d06      	ldr	r5, [pc, #24]	; (801e840 <_close_r+0x1c>)
 801e828:	2300      	movs	r3, #0
 801e82a:	4604      	mov	r4, r0
 801e82c:	4608      	mov	r0, r1
 801e82e:	602b      	str	r3, [r5, #0]
 801e830:	f7e7 fa96 	bl	8005d60 <_close>
 801e834:	1c43      	adds	r3, r0, #1
 801e836:	d102      	bne.n	801e83e <_close_r+0x1a>
 801e838:	682b      	ldr	r3, [r5, #0]
 801e83a:	b103      	cbz	r3, 801e83e <_close_r+0x1a>
 801e83c:	6023      	str	r3, [r4, #0]
 801e83e:	bd38      	pop	{r3, r4, r5, pc}
 801e840:	20000a04 	.word	0x20000a04

0801e844 <_fstat_r>:
 801e844:	b538      	push	{r3, r4, r5, lr}
 801e846:	4d07      	ldr	r5, [pc, #28]	; (801e864 <_fstat_r+0x20>)
 801e848:	2300      	movs	r3, #0
 801e84a:	4604      	mov	r4, r0
 801e84c:	4608      	mov	r0, r1
 801e84e:	4611      	mov	r1, r2
 801e850:	602b      	str	r3, [r5, #0]
 801e852:	f7e7 fa91 	bl	8005d78 <_fstat>
 801e856:	1c43      	adds	r3, r0, #1
 801e858:	d102      	bne.n	801e860 <_fstat_r+0x1c>
 801e85a:	682b      	ldr	r3, [r5, #0]
 801e85c:	b103      	cbz	r3, 801e860 <_fstat_r+0x1c>
 801e85e:	6023      	str	r3, [r4, #0]
 801e860:	bd38      	pop	{r3, r4, r5, pc}
 801e862:	bf00      	nop
 801e864:	20000a04 	.word	0x20000a04

0801e868 <_isatty_r>:
 801e868:	b538      	push	{r3, r4, r5, lr}
 801e86a:	4d06      	ldr	r5, [pc, #24]	; (801e884 <_isatty_r+0x1c>)
 801e86c:	2300      	movs	r3, #0
 801e86e:	4604      	mov	r4, r0
 801e870:	4608      	mov	r0, r1
 801e872:	602b      	str	r3, [r5, #0]
 801e874:	f7e7 fa90 	bl	8005d98 <_isatty>
 801e878:	1c43      	adds	r3, r0, #1
 801e87a:	d102      	bne.n	801e882 <_isatty_r+0x1a>
 801e87c:	682b      	ldr	r3, [r5, #0]
 801e87e:	b103      	cbz	r3, 801e882 <_isatty_r+0x1a>
 801e880:	6023      	str	r3, [r4, #0]
 801e882:	bd38      	pop	{r3, r4, r5, pc}
 801e884:	20000a04 	.word	0x20000a04

0801e888 <_lseek_r>:
 801e888:	b538      	push	{r3, r4, r5, lr}
 801e88a:	4d07      	ldr	r5, [pc, #28]	; (801e8a8 <_lseek_r+0x20>)
 801e88c:	4604      	mov	r4, r0
 801e88e:	4608      	mov	r0, r1
 801e890:	4611      	mov	r1, r2
 801e892:	2200      	movs	r2, #0
 801e894:	602a      	str	r2, [r5, #0]
 801e896:	461a      	mov	r2, r3
 801e898:	f7e7 fa89 	bl	8005dae <_lseek>
 801e89c:	1c43      	adds	r3, r0, #1
 801e89e:	d102      	bne.n	801e8a6 <_lseek_r+0x1e>
 801e8a0:	682b      	ldr	r3, [r5, #0]
 801e8a2:	b103      	cbz	r3, 801e8a6 <_lseek_r+0x1e>
 801e8a4:	6023      	str	r3, [r4, #0]
 801e8a6:	bd38      	pop	{r3, r4, r5, pc}
 801e8a8:	20000a04 	.word	0x20000a04

0801e8ac <_read_r>:
 801e8ac:	b538      	push	{r3, r4, r5, lr}
 801e8ae:	4d07      	ldr	r5, [pc, #28]	; (801e8cc <_read_r+0x20>)
 801e8b0:	4604      	mov	r4, r0
 801e8b2:	4608      	mov	r0, r1
 801e8b4:	4611      	mov	r1, r2
 801e8b6:	2200      	movs	r2, #0
 801e8b8:	602a      	str	r2, [r5, #0]
 801e8ba:	461a      	mov	r2, r3
 801e8bc:	f7e7 fa17 	bl	8005cee <_read>
 801e8c0:	1c43      	adds	r3, r0, #1
 801e8c2:	d102      	bne.n	801e8ca <_read_r+0x1e>
 801e8c4:	682b      	ldr	r3, [r5, #0]
 801e8c6:	b103      	cbz	r3, 801e8ca <_read_r+0x1e>
 801e8c8:	6023      	str	r3, [r4, #0]
 801e8ca:	bd38      	pop	{r3, r4, r5, pc}
 801e8cc:	20000a04 	.word	0x20000a04

0801e8d0 <memcmp>:
 801e8d0:	b510      	push	{r4, lr}
 801e8d2:	3901      	subs	r1, #1
 801e8d4:	4402      	add	r2, r0
 801e8d6:	4290      	cmp	r0, r2
 801e8d8:	d101      	bne.n	801e8de <memcmp+0xe>
 801e8da:	2000      	movs	r0, #0
 801e8dc:	e005      	b.n	801e8ea <memcmp+0x1a>
 801e8de:	7803      	ldrb	r3, [r0, #0]
 801e8e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e8e4:	42a3      	cmp	r3, r4
 801e8e6:	d001      	beq.n	801e8ec <memcmp+0x1c>
 801e8e8:	1b18      	subs	r0, r3, r4
 801e8ea:	bd10      	pop	{r4, pc}
 801e8ec:	3001      	adds	r0, #1
 801e8ee:	e7f2      	b.n	801e8d6 <memcmp+0x6>

0801e8f0 <strcat>:
 801e8f0:	b510      	push	{r4, lr}
 801e8f2:	4602      	mov	r2, r0
 801e8f4:	7814      	ldrb	r4, [r2, #0]
 801e8f6:	4613      	mov	r3, r2
 801e8f8:	3201      	adds	r2, #1
 801e8fa:	2c00      	cmp	r4, #0
 801e8fc:	d1fa      	bne.n	801e8f4 <strcat+0x4>
 801e8fe:	3b01      	subs	r3, #1
 801e900:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e904:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e908:	2a00      	cmp	r2, #0
 801e90a:	d1f9      	bne.n	801e900 <strcat+0x10>
 801e90c:	bd10      	pop	{r4, pc}
	...

0801e910 <floor>:
 801e910:	ec51 0b10 	vmov	r0, r1, d0
 801e914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e918:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801e91c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801e920:	2e13      	cmp	r6, #19
 801e922:	ee10 5a10 	vmov	r5, s0
 801e926:	ee10 8a10 	vmov	r8, s0
 801e92a:	460c      	mov	r4, r1
 801e92c:	dc32      	bgt.n	801e994 <floor+0x84>
 801e92e:	2e00      	cmp	r6, #0
 801e930:	da14      	bge.n	801e95c <floor+0x4c>
 801e932:	a333      	add	r3, pc, #204	; (adr r3, 801ea00 <floor+0xf0>)
 801e934:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e938:	f7fa fc38 	bl	80191ac <__adddf3>
 801e93c:	2200      	movs	r2, #0
 801e93e:	2300      	movs	r3, #0
 801e940:	f7fb f87a 	bl	8019a38 <__aeabi_dcmpgt>
 801e944:	b138      	cbz	r0, 801e956 <floor+0x46>
 801e946:	2c00      	cmp	r4, #0
 801e948:	da57      	bge.n	801e9fa <floor+0xea>
 801e94a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801e94e:	431d      	orrs	r5, r3
 801e950:	d001      	beq.n	801e956 <floor+0x46>
 801e952:	4c2d      	ldr	r4, [pc, #180]	; (801ea08 <floor+0xf8>)
 801e954:	2500      	movs	r5, #0
 801e956:	4621      	mov	r1, r4
 801e958:	4628      	mov	r0, r5
 801e95a:	e025      	b.n	801e9a8 <floor+0x98>
 801e95c:	4f2b      	ldr	r7, [pc, #172]	; (801ea0c <floor+0xfc>)
 801e95e:	4137      	asrs	r7, r6
 801e960:	ea01 0307 	and.w	r3, r1, r7
 801e964:	4303      	orrs	r3, r0
 801e966:	d01f      	beq.n	801e9a8 <floor+0x98>
 801e968:	a325      	add	r3, pc, #148	; (adr r3, 801ea00 <floor+0xf0>)
 801e96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e96e:	f7fa fc1d 	bl	80191ac <__adddf3>
 801e972:	2200      	movs	r2, #0
 801e974:	2300      	movs	r3, #0
 801e976:	f7fb f85f 	bl	8019a38 <__aeabi_dcmpgt>
 801e97a:	2800      	cmp	r0, #0
 801e97c:	d0eb      	beq.n	801e956 <floor+0x46>
 801e97e:	2c00      	cmp	r4, #0
 801e980:	bfbe      	ittt	lt
 801e982:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801e986:	fa43 f606 	asrlt.w	r6, r3, r6
 801e98a:	19a4      	addlt	r4, r4, r6
 801e98c:	ea24 0407 	bic.w	r4, r4, r7
 801e990:	2500      	movs	r5, #0
 801e992:	e7e0      	b.n	801e956 <floor+0x46>
 801e994:	2e33      	cmp	r6, #51	; 0x33
 801e996:	dd0b      	ble.n	801e9b0 <floor+0xa0>
 801e998:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801e99c:	d104      	bne.n	801e9a8 <floor+0x98>
 801e99e:	ee10 2a10 	vmov	r2, s0
 801e9a2:	460b      	mov	r3, r1
 801e9a4:	f7fa fc02 	bl	80191ac <__adddf3>
 801e9a8:	ec41 0b10 	vmov	d0, r0, r1
 801e9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e9b0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801e9b4:	f04f 33ff 	mov.w	r3, #4294967295
 801e9b8:	fa23 f707 	lsr.w	r7, r3, r7
 801e9bc:	4207      	tst	r7, r0
 801e9be:	d0f3      	beq.n	801e9a8 <floor+0x98>
 801e9c0:	a30f      	add	r3, pc, #60	; (adr r3, 801ea00 <floor+0xf0>)
 801e9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9c6:	f7fa fbf1 	bl	80191ac <__adddf3>
 801e9ca:	2200      	movs	r2, #0
 801e9cc:	2300      	movs	r3, #0
 801e9ce:	f7fb f833 	bl	8019a38 <__aeabi_dcmpgt>
 801e9d2:	2800      	cmp	r0, #0
 801e9d4:	d0bf      	beq.n	801e956 <floor+0x46>
 801e9d6:	2c00      	cmp	r4, #0
 801e9d8:	da02      	bge.n	801e9e0 <floor+0xd0>
 801e9da:	2e14      	cmp	r6, #20
 801e9dc:	d103      	bne.n	801e9e6 <floor+0xd6>
 801e9de:	3401      	adds	r4, #1
 801e9e0:	ea25 0507 	bic.w	r5, r5, r7
 801e9e4:	e7b7      	b.n	801e956 <floor+0x46>
 801e9e6:	2301      	movs	r3, #1
 801e9e8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801e9ec:	fa03 f606 	lsl.w	r6, r3, r6
 801e9f0:	4435      	add	r5, r6
 801e9f2:	4545      	cmp	r5, r8
 801e9f4:	bf38      	it	cc
 801e9f6:	18e4      	addcc	r4, r4, r3
 801e9f8:	e7f2      	b.n	801e9e0 <floor+0xd0>
 801e9fa:	2500      	movs	r5, #0
 801e9fc:	462c      	mov	r4, r5
 801e9fe:	e7aa      	b.n	801e956 <floor+0x46>
 801ea00:	8800759c 	.word	0x8800759c
 801ea04:	7e37e43c 	.word	0x7e37e43c
 801ea08:	bff00000 	.word	0xbff00000
 801ea0c:	000fffff 	.word	0x000fffff

0801ea10 <pow>:
 801ea10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ea12:	ed2d 8b02 	vpush	{d8}
 801ea16:	eeb0 8a40 	vmov.f32	s16, s0
 801ea1a:	eef0 8a60 	vmov.f32	s17, s1
 801ea1e:	ec55 4b11 	vmov	r4, r5, d1
 801ea22:	f000 f865 	bl	801eaf0 <__ieee754_pow>
 801ea26:	4622      	mov	r2, r4
 801ea28:	462b      	mov	r3, r5
 801ea2a:	4620      	mov	r0, r4
 801ea2c:	4629      	mov	r1, r5
 801ea2e:	ec57 6b10 	vmov	r6, r7, d0
 801ea32:	f7fb f80b 	bl	8019a4c <__aeabi_dcmpun>
 801ea36:	2800      	cmp	r0, #0
 801ea38:	d13b      	bne.n	801eab2 <pow+0xa2>
 801ea3a:	ec51 0b18 	vmov	r0, r1, d8
 801ea3e:	2200      	movs	r2, #0
 801ea40:	2300      	movs	r3, #0
 801ea42:	f7fa ffd1 	bl	80199e8 <__aeabi_dcmpeq>
 801ea46:	b1b8      	cbz	r0, 801ea78 <pow+0x68>
 801ea48:	2200      	movs	r2, #0
 801ea4a:	2300      	movs	r3, #0
 801ea4c:	4620      	mov	r0, r4
 801ea4e:	4629      	mov	r1, r5
 801ea50:	f7fa ffca 	bl	80199e8 <__aeabi_dcmpeq>
 801ea54:	2800      	cmp	r0, #0
 801ea56:	d146      	bne.n	801eae6 <pow+0xd6>
 801ea58:	ec45 4b10 	vmov	d0, r4, r5
 801ea5c:	f000 fe61 	bl	801f722 <finite>
 801ea60:	b338      	cbz	r0, 801eab2 <pow+0xa2>
 801ea62:	2200      	movs	r2, #0
 801ea64:	2300      	movs	r3, #0
 801ea66:	4620      	mov	r0, r4
 801ea68:	4629      	mov	r1, r5
 801ea6a:	f7fa ffc7 	bl	80199fc <__aeabi_dcmplt>
 801ea6e:	b300      	cbz	r0, 801eab2 <pow+0xa2>
 801ea70:	f7fb fa80 	bl	8019f74 <__errno>
 801ea74:	2322      	movs	r3, #34	; 0x22
 801ea76:	e01b      	b.n	801eab0 <pow+0xa0>
 801ea78:	ec47 6b10 	vmov	d0, r6, r7
 801ea7c:	f000 fe51 	bl	801f722 <finite>
 801ea80:	b9e0      	cbnz	r0, 801eabc <pow+0xac>
 801ea82:	eeb0 0a48 	vmov.f32	s0, s16
 801ea86:	eef0 0a68 	vmov.f32	s1, s17
 801ea8a:	f000 fe4a 	bl	801f722 <finite>
 801ea8e:	b1a8      	cbz	r0, 801eabc <pow+0xac>
 801ea90:	ec45 4b10 	vmov	d0, r4, r5
 801ea94:	f000 fe45 	bl	801f722 <finite>
 801ea98:	b180      	cbz	r0, 801eabc <pow+0xac>
 801ea9a:	4632      	mov	r2, r6
 801ea9c:	463b      	mov	r3, r7
 801ea9e:	4630      	mov	r0, r6
 801eaa0:	4639      	mov	r1, r7
 801eaa2:	f7fa ffd3 	bl	8019a4c <__aeabi_dcmpun>
 801eaa6:	2800      	cmp	r0, #0
 801eaa8:	d0e2      	beq.n	801ea70 <pow+0x60>
 801eaaa:	f7fb fa63 	bl	8019f74 <__errno>
 801eaae:	2321      	movs	r3, #33	; 0x21
 801eab0:	6003      	str	r3, [r0, #0]
 801eab2:	ecbd 8b02 	vpop	{d8}
 801eab6:	ec47 6b10 	vmov	d0, r6, r7
 801eaba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801eabc:	2200      	movs	r2, #0
 801eabe:	2300      	movs	r3, #0
 801eac0:	4630      	mov	r0, r6
 801eac2:	4639      	mov	r1, r7
 801eac4:	f7fa ff90 	bl	80199e8 <__aeabi_dcmpeq>
 801eac8:	2800      	cmp	r0, #0
 801eaca:	d0f2      	beq.n	801eab2 <pow+0xa2>
 801eacc:	eeb0 0a48 	vmov.f32	s0, s16
 801ead0:	eef0 0a68 	vmov.f32	s1, s17
 801ead4:	f000 fe25 	bl	801f722 <finite>
 801ead8:	2800      	cmp	r0, #0
 801eada:	d0ea      	beq.n	801eab2 <pow+0xa2>
 801eadc:	ec45 4b10 	vmov	d0, r4, r5
 801eae0:	f000 fe1f 	bl	801f722 <finite>
 801eae4:	e7c3      	b.n	801ea6e <pow+0x5e>
 801eae6:	4f01      	ldr	r7, [pc, #4]	; (801eaec <pow+0xdc>)
 801eae8:	2600      	movs	r6, #0
 801eaea:	e7e2      	b.n	801eab2 <pow+0xa2>
 801eaec:	3ff00000 	.word	0x3ff00000

0801eaf0 <__ieee754_pow>:
 801eaf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eaf4:	ed2d 8b06 	vpush	{d8-d10}
 801eaf8:	b089      	sub	sp, #36	; 0x24
 801eafa:	ed8d 1b00 	vstr	d1, [sp]
 801eafe:	e9dd 2900 	ldrd	r2, r9, [sp]
 801eb02:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801eb06:	ea58 0102 	orrs.w	r1, r8, r2
 801eb0a:	ec57 6b10 	vmov	r6, r7, d0
 801eb0e:	d115      	bne.n	801eb3c <__ieee754_pow+0x4c>
 801eb10:	19b3      	adds	r3, r6, r6
 801eb12:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801eb16:	4152      	adcs	r2, r2
 801eb18:	4299      	cmp	r1, r3
 801eb1a:	4b89      	ldr	r3, [pc, #548]	; (801ed40 <__ieee754_pow+0x250>)
 801eb1c:	4193      	sbcs	r3, r2
 801eb1e:	f080 84d2 	bcs.w	801f4c6 <__ieee754_pow+0x9d6>
 801eb22:	e9dd 2300 	ldrd	r2, r3, [sp]
 801eb26:	4630      	mov	r0, r6
 801eb28:	4639      	mov	r1, r7
 801eb2a:	f7fa fb3f 	bl	80191ac <__adddf3>
 801eb2e:	ec41 0b10 	vmov	d0, r0, r1
 801eb32:	b009      	add	sp, #36	; 0x24
 801eb34:	ecbd 8b06 	vpop	{d8-d10}
 801eb38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eb3c:	4b81      	ldr	r3, [pc, #516]	; (801ed44 <__ieee754_pow+0x254>)
 801eb3e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801eb42:	429c      	cmp	r4, r3
 801eb44:	ee10 aa10 	vmov	sl, s0
 801eb48:	463d      	mov	r5, r7
 801eb4a:	dc06      	bgt.n	801eb5a <__ieee754_pow+0x6a>
 801eb4c:	d101      	bne.n	801eb52 <__ieee754_pow+0x62>
 801eb4e:	2e00      	cmp	r6, #0
 801eb50:	d1e7      	bne.n	801eb22 <__ieee754_pow+0x32>
 801eb52:	4598      	cmp	r8, r3
 801eb54:	dc01      	bgt.n	801eb5a <__ieee754_pow+0x6a>
 801eb56:	d10f      	bne.n	801eb78 <__ieee754_pow+0x88>
 801eb58:	b172      	cbz	r2, 801eb78 <__ieee754_pow+0x88>
 801eb5a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801eb5e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801eb62:	ea55 050a 	orrs.w	r5, r5, sl
 801eb66:	d1dc      	bne.n	801eb22 <__ieee754_pow+0x32>
 801eb68:	e9dd 3200 	ldrd	r3, r2, [sp]
 801eb6c:	18db      	adds	r3, r3, r3
 801eb6e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801eb72:	4152      	adcs	r2, r2
 801eb74:	429d      	cmp	r5, r3
 801eb76:	e7d0      	b.n	801eb1a <__ieee754_pow+0x2a>
 801eb78:	2d00      	cmp	r5, #0
 801eb7a:	da3b      	bge.n	801ebf4 <__ieee754_pow+0x104>
 801eb7c:	4b72      	ldr	r3, [pc, #456]	; (801ed48 <__ieee754_pow+0x258>)
 801eb7e:	4598      	cmp	r8, r3
 801eb80:	dc51      	bgt.n	801ec26 <__ieee754_pow+0x136>
 801eb82:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801eb86:	4598      	cmp	r8, r3
 801eb88:	f340 84ac 	ble.w	801f4e4 <__ieee754_pow+0x9f4>
 801eb8c:	ea4f 5328 	mov.w	r3, r8, asr #20
 801eb90:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801eb94:	2b14      	cmp	r3, #20
 801eb96:	dd0f      	ble.n	801ebb8 <__ieee754_pow+0xc8>
 801eb98:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801eb9c:	fa22 f103 	lsr.w	r1, r2, r3
 801eba0:	fa01 f303 	lsl.w	r3, r1, r3
 801eba4:	4293      	cmp	r3, r2
 801eba6:	f040 849d 	bne.w	801f4e4 <__ieee754_pow+0x9f4>
 801ebaa:	f001 0101 	and.w	r1, r1, #1
 801ebae:	f1c1 0302 	rsb	r3, r1, #2
 801ebb2:	9304      	str	r3, [sp, #16]
 801ebb4:	b182      	cbz	r2, 801ebd8 <__ieee754_pow+0xe8>
 801ebb6:	e05f      	b.n	801ec78 <__ieee754_pow+0x188>
 801ebb8:	2a00      	cmp	r2, #0
 801ebba:	d15b      	bne.n	801ec74 <__ieee754_pow+0x184>
 801ebbc:	f1c3 0314 	rsb	r3, r3, #20
 801ebc0:	fa48 f103 	asr.w	r1, r8, r3
 801ebc4:	fa01 f303 	lsl.w	r3, r1, r3
 801ebc8:	4543      	cmp	r3, r8
 801ebca:	f040 8488 	bne.w	801f4de <__ieee754_pow+0x9ee>
 801ebce:	f001 0101 	and.w	r1, r1, #1
 801ebd2:	f1c1 0302 	rsb	r3, r1, #2
 801ebd6:	9304      	str	r3, [sp, #16]
 801ebd8:	4b5c      	ldr	r3, [pc, #368]	; (801ed4c <__ieee754_pow+0x25c>)
 801ebda:	4598      	cmp	r8, r3
 801ebdc:	d132      	bne.n	801ec44 <__ieee754_pow+0x154>
 801ebde:	f1b9 0f00 	cmp.w	r9, #0
 801ebe2:	f280 8478 	bge.w	801f4d6 <__ieee754_pow+0x9e6>
 801ebe6:	4959      	ldr	r1, [pc, #356]	; (801ed4c <__ieee754_pow+0x25c>)
 801ebe8:	4632      	mov	r2, r6
 801ebea:	463b      	mov	r3, r7
 801ebec:	2000      	movs	r0, #0
 801ebee:	f7fa fdbd 	bl	801976c <__aeabi_ddiv>
 801ebf2:	e79c      	b.n	801eb2e <__ieee754_pow+0x3e>
 801ebf4:	2300      	movs	r3, #0
 801ebf6:	9304      	str	r3, [sp, #16]
 801ebf8:	2a00      	cmp	r2, #0
 801ebfa:	d13d      	bne.n	801ec78 <__ieee754_pow+0x188>
 801ebfc:	4b51      	ldr	r3, [pc, #324]	; (801ed44 <__ieee754_pow+0x254>)
 801ebfe:	4598      	cmp	r8, r3
 801ec00:	d1ea      	bne.n	801ebd8 <__ieee754_pow+0xe8>
 801ec02:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801ec06:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801ec0a:	ea53 030a 	orrs.w	r3, r3, sl
 801ec0e:	f000 845a 	beq.w	801f4c6 <__ieee754_pow+0x9d6>
 801ec12:	4b4f      	ldr	r3, [pc, #316]	; (801ed50 <__ieee754_pow+0x260>)
 801ec14:	429c      	cmp	r4, r3
 801ec16:	dd08      	ble.n	801ec2a <__ieee754_pow+0x13a>
 801ec18:	f1b9 0f00 	cmp.w	r9, #0
 801ec1c:	f2c0 8457 	blt.w	801f4ce <__ieee754_pow+0x9de>
 801ec20:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ec24:	e783      	b.n	801eb2e <__ieee754_pow+0x3e>
 801ec26:	2302      	movs	r3, #2
 801ec28:	e7e5      	b.n	801ebf6 <__ieee754_pow+0x106>
 801ec2a:	f1b9 0f00 	cmp.w	r9, #0
 801ec2e:	f04f 0000 	mov.w	r0, #0
 801ec32:	f04f 0100 	mov.w	r1, #0
 801ec36:	f6bf af7a 	bge.w	801eb2e <__ieee754_pow+0x3e>
 801ec3a:	e9dd 0300 	ldrd	r0, r3, [sp]
 801ec3e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801ec42:	e774      	b.n	801eb2e <__ieee754_pow+0x3e>
 801ec44:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801ec48:	d106      	bne.n	801ec58 <__ieee754_pow+0x168>
 801ec4a:	4632      	mov	r2, r6
 801ec4c:	463b      	mov	r3, r7
 801ec4e:	4630      	mov	r0, r6
 801ec50:	4639      	mov	r1, r7
 801ec52:	f7fa fc61 	bl	8019518 <__aeabi_dmul>
 801ec56:	e76a      	b.n	801eb2e <__ieee754_pow+0x3e>
 801ec58:	4b3e      	ldr	r3, [pc, #248]	; (801ed54 <__ieee754_pow+0x264>)
 801ec5a:	4599      	cmp	r9, r3
 801ec5c:	d10c      	bne.n	801ec78 <__ieee754_pow+0x188>
 801ec5e:	2d00      	cmp	r5, #0
 801ec60:	db0a      	blt.n	801ec78 <__ieee754_pow+0x188>
 801ec62:	ec47 6b10 	vmov	d0, r6, r7
 801ec66:	b009      	add	sp, #36	; 0x24
 801ec68:	ecbd 8b06 	vpop	{d8-d10}
 801ec6c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ec70:	f000 bc6c 	b.w	801f54c <__ieee754_sqrt>
 801ec74:	2300      	movs	r3, #0
 801ec76:	9304      	str	r3, [sp, #16]
 801ec78:	ec47 6b10 	vmov	d0, r6, r7
 801ec7c:	f000 fd48 	bl	801f710 <fabs>
 801ec80:	ec51 0b10 	vmov	r0, r1, d0
 801ec84:	f1ba 0f00 	cmp.w	sl, #0
 801ec88:	d129      	bne.n	801ecde <__ieee754_pow+0x1ee>
 801ec8a:	b124      	cbz	r4, 801ec96 <__ieee754_pow+0x1a6>
 801ec8c:	4b2f      	ldr	r3, [pc, #188]	; (801ed4c <__ieee754_pow+0x25c>)
 801ec8e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801ec92:	429a      	cmp	r2, r3
 801ec94:	d123      	bne.n	801ecde <__ieee754_pow+0x1ee>
 801ec96:	f1b9 0f00 	cmp.w	r9, #0
 801ec9a:	da05      	bge.n	801eca8 <__ieee754_pow+0x1b8>
 801ec9c:	4602      	mov	r2, r0
 801ec9e:	460b      	mov	r3, r1
 801eca0:	2000      	movs	r0, #0
 801eca2:	492a      	ldr	r1, [pc, #168]	; (801ed4c <__ieee754_pow+0x25c>)
 801eca4:	f7fa fd62 	bl	801976c <__aeabi_ddiv>
 801eca8:	2d00      	cmp	r5, #0
 801ecaa:	f6bf af40 	bge.w	801eb2e <__ieee754_pow+0x3e>
 801ecae:	9b04      	ldr	r3, [sp, #16]
 801ecb0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801ecb4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801ecb8:	4323      	orrs	r3, r4
 801ecba:	d108      	bne.n	801ecce <__ieee754_pow+0x1de>
 801ecbc:	4602      	mov	r2, r0
 801ecbe:	460b      	mov	r3, r1
 801ecc0:	4610      	mov	r0, r2
 801ecc2:	4619      	mov	r1, r3
 801ecc4:	f7fa fa70 	bl	80191a8 <__aeabi_dsub>
 801ecc8:	4602      	mov	r2, r0
 801ecca:	460b      	mov	r3, r1
 801eccc:	e78f      	b.n	801ebee <__ieee754_pow+0xfe>
 801ecce:	9b04      	ldr	r3, [sp, #16]
 801ecd0:	2b01      	cmp	r3, #1
 801ecd2:	f47f af2c 	bne.w	801eb2e <__ieee754_pow+0x3e>
 801ecd6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ecda:	4619      	mov	r1, r3
 801ecdc:	e727      	b.n	801eb2e <__ieee754_pow+0x3e>
 801ecde:	0feb      	lsrs	r3, r5, #31
 801ece0:	3b01      	subs	r3, #1
 801ece2:	9306      	str	r3, [sp, #24]
 801ece4:	9a06      	ldr	r2, [sp, #24]
 801ece6:	9b04      	ldr	r3, [sp, #16]
 801ece8:	4313      	orrs	r3, r2
 801ecea:	d102      	bne.n	801ecf2 <__ieee754_pow+0x202>
 801ecec:	4632      	mov	r2, r6
 801ecee:	463b      	mov	r3, r7
 801ecf0:	e7e6      	b.n	801ecc0 <__ieee754_pow+0x1d0>
 801ecf2:	4b19      	ldr	r3, [pc, #100]	; (801ed58 <__ieee754_pow+0x268>)
 801ecf4:	4598      	cmp	r8, r3
 801ecf6:	f340 80fb 	ble.w	801eef0 <__ieee754_pow+0x400>
 801ecfa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801ecfe:	4598      	cmp	r8, r3
 801ed00:	4b13      	ldr	r3, [pc, #76]	; (801ed50 <__ieee754_pow+0x260>)
 801ed02:	dd0c      	ble.n	801ed1e <__ieee754_pow+0x22e>
 801ed04:	429c      	cmp	r4, r3
 801ed06:	dc0f      	bgt.n	801ed28 <__ieee754_pow+0x238>
 801ed08:	f1b9 0f00 	cmp.w	r9, #0
 801ed0c:	da0f      	bge.n	801ed2e <__ieee754_pow+0x23e>
 801ed0e:	2000      	movs	r0, #0
 801ed10:	b009      	add	sp, #36	; 0x24
 801ed12:	ecbd 8b06 	vpop	{d8-d10}
 801ed16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed1a:	f000 bcf0 	b.w	801f6fe <__math_oflow>
 801ed1e:	429c      	cmp	r4, r3
 801ed20:	dbf2      	blt.n	801ed08 <__ieee754_pow+0x218>
 801ed22:	4b0a      	ldr	r3, [pc, #40]	; (801ed4c <__ieee754_pow+0x25c>)
 801ed24:	429c      	cmp	r4, r3
 801ed26:	dd19      	ble.n	801ed5c <__ieee754_pow+0x26c>
 801ed28:	f1b9 0f00 	cmp.w	r9, #0
 801ed2c:	dcef      	bgt.n	801ed0e <__ieee754_pow+0x21e>
 801ed2e:	2000      	movs	r0, #0
 801ed30:	b009      	add	sp, #36	; 0x24
 801ed32:	ecbd 8b06 	vpop	{d8-d10}
 801ed36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed3a:	f000 bcd7 	b.w	801f6ec <__math_uflow>
 801ed3e:	bf00      	nop
 801ed40:	fff00000 	.word	0xfff00000
 801ed44:	7ff00000 	.word	0x7ff00000
 801ed48:	433fffff 	.word	0x433fffff
 801ed4c:	3ff00000 	.word	0x3ff00000
 801ed50:	3fefffff 	.word	0x3fefffff
 801ed54:	3fe00000 	.word	0x3fe00000
 801ed58:	41e00000 	.word	0x41e00000
 801ed5c:	4b60      	ldr	r3, [pc, #384]	; (801eee0 <__ieee754_pow+0x3f0>)
 801ed5e:	2200      	movs	r2, #0
 801ed60:	f7fa fa22 	bl	80191a8 <__aeabi_dsub>
 801ed64:	a354      	add	r3, pc, #336	; (adr r3, 801eeb8 <__ieee754_pow+0x3c8>)
 801ed66:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ed6a:	4604      	mov	r4, r0
 801ed6c:	460d      	mov	r5, r1
 801ed6e:	f7fa fbd3 	bl	8019518 <__aeabi_dmul>
 801ed72:	a353      	add	r3, pc, #332	; (adr r3, 801eec0 <__ieee754_pow+0x3d0>)
 801ed74:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ed78:	4606      	mov	r6, r0
 801ed7a:	460f      	mov	r7, r1
 801ed7c:	4620      	mov	r0, r4
 801ed7e:	4629      	mov	r1, r5
 801ed80:	f7fa fbca 	bl	8019518 <__aeabi_dmul>
 801ed84:	4b57      	ldr	r3, [pc, #348]	; (801eee4 <__ieee754_pow+0x3f4>)
 801ed86:	4682      	mov	sl, r0
 801ed88:	468b      	mov	fp, r1
 801ed8a:	2200      	movs	r2, #0
 801ed8c:	4620      	mov	r0, r4
 801ed8e:	4629      	mov	r1, r5
 801ed90:	f7fa fbc2 	bl	8019518 <__aeabi_dmul>
 801ed94:	4602      	mov	r2, r0
 801ed96:	460b      	mov	r3, r1
 801ed98:	a14b      	add	r1, pc, #300	; (adr r1, 801eec8 <__ieee754_pow+0x3d8>)
 801ed9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ed9e:	f7fa fa03 	bl	80191a8 <__aeabi_dsub>
 801eda2:	4622      	mov	r2, r4
 801eda4:	462b      	mov	r3, r5
 801eda6:	f7fa fbb7 	bl	8019518 <__aeabi_dmul>
 801edaa:	4602      	mov	r2, r0
 801edac:	460b      	mov	r3, r1
 801edae:	2000      	movs	r0, #0
 801edb0:	494d      	ldr	r1, [pc, #308]	; (801eee8 <__ieee754_pow+0x3f8>)
 801edb2:	f7fa f9f9 	bl	80191a8 <__aeabi_dsub>
 801edb6:	4622      	mov	r2, r4
 801edb8:	4680      	mov	r8, r0
 801edba:	4689      	mov	r9, r1
 801edbc:	462b      	mov	r3, r5
 801edbe:	4620      	mov	r0, r4
 801edc0:	4629      	mov	r1, r5
 801edc2:	f7fa fba9 	bl	8019518 <__aeabi_dmul>
 801edc6:	4602      	mov	r2, r0
 801edc8:	460b      	mov	r3, r1
 801edca:	4640      	mov	r0, r8
 801edcc:	4649      	mov	r1, r9
 801edce:	f7fa fba3 	bl	8019518 <__aeabi_dmul>
 801edd2:	a33f      	add	r3, pc, #252	; (adr r3, 801eed0 <__ieee754_pow+0x3e0>)
 801edd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801edd8:	f7fa fb9e 	bl	8019518 <__aeabi_dmul>
 801eddc:	4602      	mov	r2, r0
 801edde:	460b      	mov	r3, r1
 801ede0:	4650      	mov	r0, sl
 801ede2:	4659      	mov	r1, fp
 801ede4:	f7fa f9e0 	bl	80191a8 <__aeabi_dsub>
 801ede8:	4602      	mov	r2, r0
 801edea:	460b      	mov	r3, r1
 801edec:	4680      	mov	r8, r0
 801edee:	4689      	mov	r9, r1
 801edf0:	4630      	mov	r0, r6
 801edf2:	4639      	mov	r1, r7
 801edf4:	f7fa f9da 	bl	80191ac <__adddf3>
 801edf8:	2000      	movs	r0, #0
 801edfa:	4632      	mov	r2, r6
 801edfc:	463b      	mov	r3, r7
 801edfe:	4604      	mov	r4, r0
 801ee00:	460d      	mov	r5, r1
 801ee02:	f7fa f9d1 	bl	80191a8 <__aeabi_dsub>
 801ee06:	4602      	mov	r2, r0
 801ee08:	460b      	mov	r3, r1
 801ee0a:	4640      	mov	r0, r8
 801ee0c:	4649      	mov	r1, r9
 801ee0e:	f7fa f9cb 	bl	80191a8 <__aeabi_dsub>
 801ee12:	9b04      	ldr	r3, [sp, #16]
 801ee14:	9a06      	ldr	r2, [sp, #24]
 801ee16:	3b01      	subs	r3, #1
 801ee18:	4313      	orrs	r3, r2
 801ee1a:	4682      	mov	sl, r0
 801ee1c:	468b      	mov	fp, r1
 801ee1e:	f040 81e7 	bne.w	801f1f0 <__ieee754_pow+0x700>
 801ee22:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 801eed8 <__ieee754_pow+0x3e8>
 801ee26:	eeb0 8a47 	vmov.f32	s16, s14
 801ee2a:	eef0 8a67 	vmov.f32	s17, s15
 801ee2e:	e9dd 6700 	ldrd	r6, r7, [sp]
 801ee32:	2600      	movs	r6, #0
 801ee34:	4632      	mov	r2, r6
 801ee36:	463b      	mov	r3, r7
 801ee38:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ee3c:	f7fa f9b4 	bl	80191a8 <__aeabi_dsub>
 801ee40:	4622      	mov	r2, r4
 801ee42:	462b      	mov	r3, r5
 801ee44:	f7fa fb68 	bl	8019518 <__aeabi_dmul>
 801ee48:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ee4c:	4680      	mov	r8, r0
 801ee4e:	4689      	mov	r9, r1
 801ee50:	4650      	mov	r0, sl
 801ee52:	4659      	mov	r1, fp
 801ee54:	f7fa fb60 	bl	8019518 <__aeabi_dmul>
 801ee58:	4602      	mov	r2, r0
 801ee5a:	460b      	mov	r3, r1
 801ee5c:	4640      	mov	r0, r8
 801ee5e:	4649      	mov	r1, r9
 801ee60:	f7fa f9a4 	bl	80191ac <__adddf3>
 801ee64:	4632      	mov	r2, r6
 801ee66:	463b      	mov	r3, r7
 801ee68:	4680      	mov	r8, r0
 801ee6a:	4689      	mov	r9, r1
 801ee6c:	4620      	mov	r0, r4
 801ee6e:	4629      	mov	r1, r5
 801ee70:	f7fa fb52 	bl	8019518 <__aeabi_dmul>
 801ee74:	460b      	mov	r3, r1
 801ee76:	4604      	mov	r4, r0
 801ee78:	460d      	mov	r5, r1
 801ee7a:	4602      	mov	r2, r0
 801ee7c:	4649      	mov	r1, r9
 801ee7e:	4640      	mov	r0, r8
 801ee80:	f7fa f994 	bl	80191ac <__adddf3>
 801ee84:	4b19      	ldr	r3, [pc, #100]	; (801eeec <__ieee754_pow+0x3fc>)
 801ee86:	4299      	cmp	r1, r3
 801ee88:	ec45 4b19 	vmov	d9, r4, r5
 801ee8c:	4606      	mov	r6, r0
 801ee8e:	460f      	mov	r7, r1
 801ee90:	468b      	mov	fp, r1
 801ee92:	f340 82f1 	ble.w	801f478 <__ieee754_pow+0x988>
 801ee96:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801ee9a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801ee9e:	4303      	orrs	r3, r0
 801eea0:	f000 81e4 	beq.w	801f26c <__ieee754_pow+0x77c>
 801eea4:	ec51 0b18 	vmov	r0, r1, d8
 801eea8:	2200      	movs	r2, #0
 801eeaa:	2300      	movs	r3, #0
 801eeac:	f7fa fda6 	bl	80199fc <__aeabi_dcmplt>
 801eeb0:	3800      	subs	r0, #0
 801eeb2:	bf18      	it	ne
 801eeb4:	2001      	movne	r0, #1
 801eeb6:	e72b      	b.n	801ed10 <__ieee754_pow+0x220>
 801eeb8:	60000000 	.word	0x60000000
 801eebc:	3ff71547 	.word	0x3ff71547
 801eec0:	f85ddf44 	.word	0xf85ddf44
 801eec4:	3e54ae0b 	.word	0x3e54ae0b
 801eec8:	55555555 	.word	0x55555555
 801eecc:	3fd55555 	.word	0x3fd55555
 801eed0:	652b82fe 	.word	0x652b82fe
 801eed4:	3ff71547 	.word	0x3ff71547
 801eed8:	00000000 	.word	0x00000000
 801eedc:	bff00000 	.word	0xbff00000
 801eee0:	3ff00000 	.word	0x3ff00000
 801eee4:	3fd00000 	.word	0x3fd00000
 801eee8:	3fe00000 	.word	0x3fe00000
 801eeec:	408fffff 	.word	0x408fffff
 801eef0:	4bd5      	ldr	r3, [pc, #852]	; (801f248 <__ieee754_pow+0x758>)
 801eef2:	402b      	ands	r3, r5
 801eef4:	2200      	movs	r2, #0
 801eef6:	b92b      	cbnz	r3, 801ef04 <__ieee754_pow+0x414>
 801eef8:	4bd4      	ldr	r3, [pc, #848]	; (801f24c <__ieee754_pow+0x75c>)
 801eefa:	f7fa fb0d 	bl	8019518 <__aeabi_dmul>
 801eefe:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801ef02:	460c      	mov	r4, r1
 801ef04:	1523      	asrs	r3, r4, #20
 801ef06:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801ef0a:	4413      	add	r3, r2
 801ef0c:	9305      	str	r3, [sp, #20]
 801ef0e:	4bd0      	ldr	r3, [pc, #832]	; (801f250 <__ieee754_pow+0x760>)
 801ef10:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801ef14:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801ef18:	429c      	cmp	r4, r3
 801ef1a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801ef1e:	dd08      	ble.n	801ef32 <__ieee754_pow+0x442>
 801ef20:	4bcc      	ldr	r3, [pc, #816]	; (801f254 <__ieee754_pow+0x764>)
 801ef22:	429c      	cmp	r4, r3
 801ef24:	f340 8162 	ble.w	801f1ec <__ieee754_pow+0x6fc>
 801ef28:	9b05      	ldr	r3, [sp, #20]
 801ef2a:	3301      	adds	r3, #1
 801ef2c:	9305      	str	r3, [sp, #20]
 801ef2e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801ef32:	2400      	movs	r4, #0
 801ef34:	00e3      	lsls	r3, r4, #3
 801ef36:	9307      	str	r3, [sp, #28]
 801ef38:	4bc7      	ldr	r3, [pc, #796]	; (801f258 <__ieee754_pow+0x768>)
 801ef3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ef3e:	ed93 7b00 	vldr	d7, [r3]
 801ef42:	4629      	mov	r1, r5
 801ef44:	ec53 2b17 	vmov	r2, r3, d7
 801ef48:	eeb0 9a47 	vmov.f32	s18, s14
 801ef4c:	eef0 9a67 	vmov.f32	s19, s15
 801ef50:	4682      	mov	sl, r0
 801ef52:	f7fa f929 	bl	80191a8 <__aeabi_dsub>
 801ef56:	4652      	mov	r2, sl
 801ef58:	4606      	mov	r6, r0
 801ef5a:	460f      	mov	r7, r1
 801ef5c:	462b      	mov	r3, r5
 801ef5e:	ec51 0b19 	vmov	r0, r1, d9
 801ef62:	f7fa f923 	bl	80191ac <__adddf3>
 801ef66:	4602      	mov	r2, r0
 801ef68:	460b      	mov	r3, r1
 801ef6a:	2000      	movs	r0, #0
 801ef6c:	49bb      	ldr	r1, [pc, #748]	; (801f25c <__ieee754_pow+0x76c>)
 801ef6e:	f7fa fbfd 	bl	801976c <__aeabi_ddiv>
 801ef72:	ec41 0b1a 	vmov	d10, r0, r1
 801ef76:	4602      	mov	r2, r0
 801ef78:	460b      	mov	r3, r1
 801ef7a:	4630      	mov	r0, r6
 801ef7c:	4639      	mov	r1, r7
 801ef7e:	f7fa facb 	bl	8019518 <__aeabi_dmul>
 801ef82:	2300      	movs	r3, #0
 801ef84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ef88:	9302      	str	r3, [sp, #8]
 801ef8a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801ef8e:	46ab      	mov	fp, r5
 801ef90:	106d      	asrs	r5, r5, #1
 801ef92:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801ef96:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801ef9a:	ec41 0b18 	vmov	d8, r0, r1
 801ef9e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801efa2:	2200      	movs	r2, #0
 801efa4:	4640      	mov	r0, r8
 801efa6:	4649      	mov	r1, r9
 801efa8:	4614      	mov	r4, r2
 801efaa:	461d      	mov	r5, r3
 801efac:	f7fa fab4 	bl	8019518 <__aeabi_dmul>
 801efb0:	4602      	mov	r2, r0
 801efb2:	460b      	mov	r3, r1
 801efb4:	4630      	mov	r0, r6
 801efb6:	4639      	mov	r1, r7
 801efb8:	f7fa f8f6 	bl	80191a8 <__aeabi_dsub>
 801efbc:	ec53 2b19 	vmov	r2, r3, d9
 801efc0:	4606      	mov	r6, r0
 801efc2:	460f      	mov	r7, r1
 801efc4:	4620      	mov	r0, r4
 801efc6:	4629      	mov	r1, r5
 801efc8:	f7fa f8ee 	bl	80191a8 <__aeabi_dsub>
 801efcc:	4602      	mov	r2, r0
 801efce:	460b      	mov	r3, r1
 801efd0:	4650      	mov	r0, sl
 801efd2:	4659      	mov	r1, fp
 801efd4:	f7fa f8e8 	bl	80191a8 <__aeabi_dsub>
 801efd8:	4642      	mov	r2, r8
 801efda:	464b      	mov	r3, r9
 801efdc:	f7fa fa9c 	bl	8019518 <__aeabi_dmul>
 801efe0:	4602      	mov	r2, r0
 801efe2:	460b      	mov	r3, r1
 801efe4:	4630      	mov	r0, r6
 801efe6:	4639      	mov	r1, r7
 801efe8:	f7fa f8de 	bl	80191a8 <__aeabi_dsub>
 801efec:	ec53 2b1a 	vmov	r2, r3, d10
 801eff0:	f7fa fa92 	bl	8019518 <__aeabi_dmul>
 801eff4:	ec53 2b18 	vmov	r2, r3, d8
 801eff8:	ec41 0b19 	vmov	d9, r0, r1
 801effc:	ec51 0b18 	vmov	r0, r1, d8
 801f000:	f7fa fa8a 	bl	8019518 <__aeabi_dmul>
 801f004:	a37c      	add	r3, pc, #496	; (adr r3, 801f1f8 <__ieee754_pow+0x708>)
 801f006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f00a:	4604      	mov	r4, r0
 801f00c:	460d      	mov	r5, r1
 801f00e:	f7fa fa83 	bl	8019518 <__aeabi_dmul>
 801f012:	a37b      	add	r3, pc, #492	; (adr r3, 801f200 <__ieee754_pow+0x710>)
 801f014:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f018:	f7fa f8c8 	bl	80191ac <__adddf3>
 801f01c:	4622      	mov	r2, r4
 801f01e:	462b      	mov	r3, r5
 801f020:	f7fa fa7a 	bl	8019518 <__aeabi_dmul>
 801f024:	a378      	add	r3, pc, #480	; (adr r3, 801f208 <__ieee754_pow+0x718>)
 801f026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f02a:	f7fa f8bf 	bl	80191ac <__adddf3>
 801f02e:	4622      	mov	r2, r4
 801f030:	462b      	mov	r3, r5
 801f032:	f7fa fa71 	bl	8019518 <__aeabi_dmul>
 801f036:	a376      	add	r3, pc, #472	; (adr r3, 801f210 <__ieee754_pow+0x720>)
 801f038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f03c:	f7fa f8b6 	bl	80191ac <__adddf3>
 801f040:	4622      	mov	r2, r4
 801f042:	462b      	mov	r3, r5
 801f044:	f7fa fa68 	bl	8019518 <__aeabi_dmul>
 801f048:	a373      	add	r3, pc, #460	; (adr r3, 801f218 <__ieee754_pow+0x728>)
 801f04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f04e:	f7fa f8ad 	bl	80191ac <__adddf3>
 801f052:	4622      	mov	r2, r4
 801f054:	462b      	mov	r3, r5
 801f056:	f7fa fa5f 	bl	8019518 <__aeabi_dmul>
 801f05a:	a371      	add	r3, pc, #452	; (adr r3, 801f220 <__ieee754_pow+0x730>)
 801f05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f060:	f7fa f8a4 	bl	80191ac <__adddf3>
 801f064:	4622      	mov	r2, r4
 801f066:	4606      	mov	r6, r0
 801f068:	460f      	mov	r7, r1
 801f06a:	462b      	mov	r3, r5
 801f06c:	4620      	mov	r0, r4
 801f06e:	4629      	mov	r1, r5
 801f070:	f7fa fa52 	bl	8019518 <__aeabi_dmul>
 801f074:	4602      	mov	r2, r0
 801f076:	460b      	mov	r3, r1
 801f078:	4630      	mov	r0, r6
 801f07a:	4639      	mov	r1, r7
 801f07c:	f7fa fa4c 	bl	8019518 <__aeabi_dmul>
 801f080:	4642      	mov	r2, r8
 801f082:	4604      	mov	r4, r0
 801f084:	460d      	mov	r5, r1
 801f086:	464b      	mov	r3, r9
 801f088:	ec51 0b18 	vmov	r0, r1, d8
 801f08c:	f7fa f88e 	bl	80191ac <__adddf3>
 801f090:	ec53 2b19 	vmov	r2, r3, d9
 801f094:	f7fa fa40 	bl	8019518 <__aeabi_dmul>
 801f098:	4622      	mov	r2, r4
 801f09a:	462b      	mov	r3, r5
 801f09c:	f7fa f886 	bl	80191ac <__adddf3>
 801f0a0:	4642      	mov	r2, r8
 801f0a2:	4682      	mov	sl, r0
 801f0a4:	468b      	mov	fp, r1
 801f0a6:	464b      	mov	r3, r9
 801f0a8:	4640      	mov	r0, r8
 801f0aa:	4649      	mov	r1, r9
 801f0ac:	f7fa fa34 	bl	8019518 <__aeabi_dmul>
 801f0b0:	4b6b      	ldr	r3, [pc, #428]	; (801f260 <__ieee754_pow+0x770>)
 801f0b2:	2200      	movs	r2, #0
 801f0b4:	4606      	mov	r6, r0
 801f0b6:	460f      	mov	r7, r1
 801f0b8:	f7fa f878 	bl	80191ac <__adddf3>
 801f0bc:	4652      	mov	r2, sl
 801f0be:	465b      	mov	r3, fp
 801f0c0:	f7fa f874 	bl	80191ac <__adddf3>
 801f0c4:	2000      	movs	r0, #0
 801f0c6:	4604      	mov	r4, r0
 801f0c8:	460d      	mov	r5, r1
 801f0ca:	4602      	mov	r2, r0
 801f0cc:	460b      	mov	r3, r1
 801f0ce:	4640      	mov	r0, r8
 801f0d0:	4649      	mov	r1, r9
 801f0d2:	f7fa fa21 	bl	8019518 <__aeabi_dmul>
 801f0d6:	4b62      	ldr	r3, [pc, #392]	; (801f260 <__ieee754_pow+0x770>)
 801f0d8:	4680      	mov	r8, r0
 801f0da:	4689      	mov	r9, r1
 801f0dc:	2200      	movs	r2, #0
 801f0de:	4620      	mov	r0, r4
 801f0e0:	4629      	mov	r1, r5
 801f0e2:	f7fa f861 	bl	80191a8 <__aeabi_dsub>
 801f0e6:	4632      	mov	r2, r6
 801f0e8:	463b      	mov	r3, r7
 801f0ea:	f7fa f85d 	bl	80191a8 <__aeabi_dsub>
 801f0ee:	4602      	mov	r2, r0
 801f0f0:	460b      	mov	r3, r1
 801f0f2:	4650      	mov	r0, sl
 801f0f4:	4659      	mov	r1, fp
 801f0f6:	f7fa f857 	bl	80191a8 <__aeabi_dsub>
 801f0fa:	ec53 2b18 	vmov	r2, r3, d8
 801f0fe:	f7fa fa0b 	bl	8019518 <__aeabi_dmul>
 801f102:	4622      	mov	r2, r4
 801f104:	4606      	mov	r6, r0
 801f106:	460f      	mov	r7, r1
 801f108:	462b      	mov	r3, r5
 801f10a:	ec51 0b19 	vmov	r0, r1, d9
 801f10e:	f7fa fa03 	bl	8019518 <__aeabi_dmul>
 801f112:	4602      	mov	r2, r0
 801f114:	460b      	mov	r3, r1
 801f116:	4630      	mov	r0, r6
 801f118:	4639      	mov	r1, r7
 801f11a:	f7fa f847 	bl	80191ac <__adddf3>
 801f11e:	4606      	mov	r6, r0
 801f120:	460f      	mov	r7, r1
 801f122:	4602      	mov	r2, r0
 801f124:	460b      	mov	r3, r1
 801f126:	4640      	mov	r0, r8
 801f128:	4649      	mov	r1, r9
 801f12a:	f7fa f83f 	bl	80191ac <__adddf3>
 801f12e:	a33e      	add	r3, pc, #248	; (adr r3, 801f228 <__ieee754_pow+0x738>)
 801f130:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f134:	2000      	movs	r0, #0
 801f136:	4604      	mov	r4, r0
 801f138:	460d      	mov	r5, r1
 801f13a:	f7fa f9ed 	bl	8019518 <__aeabi_dmul>
 801f13e:	4642      	mov	r2, r8
 801f140:	ec41 0b18 	vmov	d8, r0, r1
 801f144:	464b      	mov	r3, r9
 801f146:	4620      	mov	r0, r4
 801f148:	4629      	mov	r1, r5
 801f14a:	f7fa f82d 	bl	80191a8 <__aeabi_dsub>
 801f14e:	4602      	mov	r2, r0
 801f150:	460b      	mov	r3, r1
 801f152:	4630      	mov	r0, r6
 801f154:	4639      	mov	r1, r7
 801f156:	f7fa f827 	bl	80191a8 <__aeabi_dsub>
 801f15a:	a335      	add	r3, pc, #212	; (adr r3, 801f230 <__ieee754_pow+0x740>)
 801f15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f160:	f7fa f9da 	bl	8019518 <__aeabi_dmul>
 801f164:	a334      	add	r3, pc, #208	; (adr r3, 801f238 <__ieee754_pow+0x748>)
 801f166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f16a:	4606      	mov	r6, r0
 801f16c:	460f      	mov	r7, r1
 801f16e:	4620      	mov	r0, r4
 801f170:	4629      	mov	r1, r5
 801f172:	f7fa f9d1 	bl	8019518 <__aeabi_dmul>
 801f176:	4602      	mov	r2, r0
 801f178:	460b      	mov	r3, r1
 801f17a:	4630      	mov	r0, r6
 801f17c:	4639      	mov	r1, r7
 801f17e:	f7fa f815 	bl	80191ac <__adddf3>
 801f182:	9a07      	ldr	r2, [sp, #28]
 801f184:	4b37      	ldr	r3, [pc, #220]	; (801f264 <__ieee754_pow+0x774>)
 801f186:	4413      	add	r3, r2
 801f188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f18c:	f7fa f80e 	bl	80191ac <__adddf3>
 801f190:	4682      	mov	sl, r0
 801f192:	9805      	ldr	r0, [sp, #20]
 801f194:	468b      	mov	fp, r1
 801f196:	f7fa f955 	bl	8019444 <__aeabi_i2d>
 801f19a:	9a07      	ldr	r2, [sp, #28]
 801f19c:	4b32      	ldr	r3, [pc, #200]	; (801f268 <__ieee754_pow+0x778>)
 801f19e:	4413      	add	r3, r2
 801f1a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 801f1a4:	4606      	mov	r6, r0
 801f1a6:	460f      	mov	r7, r1
 801f1a8:	4652      	mov	r2, sl
 801f1aa:	465b      	mov	r3, fp
 801f1ac:	ec51 0b18 	vmov	r0, r1, d8
 801f1b0:	f7f9 fffc 	bl	80191ac <__adddf3>
 801f1b4:	4642      	mov	r2, r8
 801f1b6:	464b      	mov	r3, r9
 801f1b8:	f7f9 fff8 	bl	80191ac <__adddf3>
 801f1bc:	4632      	mov	r2, r6
 801f1be:	463b      	mov	r3, r7
 801f1c0:	f7f9 fff4 	bl	80191ac <__adddf3>
 801f1c4:	2000      	movs	r0, #0
 801f1c6:	4632      	mov	r2, r6
 801f1c8:	463b      	mov	r3, r7
 801f1ca:	4604      	mov	r4, r0
 801f1cc:	460d      	mov	r5, r1
 801f1ce:	f7f9 ffeb 	bl	80191a8 <__aeabi_dsub>
 801f1d2:	4642      	mov	r2, r8
 801f1d4:	464b      	mov	r3, r9
 801f1d6:	f7f9 ffe7 	bl	80191a8 <__aeabi_dsub>
 801f1da:	ec53 2b18 	vmov	r2, r3, d8
 801f1de:	f7f9 ffe3 	bl	80191a8 <__aeabi_dsub>
 801f1e2:	4602      	mov	r2, r0
 801f1e4:	460b      	mov	r3, r1
 801f1e6:	4650      	mov	r0, sl
 801f1e8:	4659      	mov	r1, fp
 801f1ea:	e610      	b.n	801ee0e <__ieee754_pow+0x31e>
 801f1ec:	2401      	movs	r4, #1
 801f1ee:	e6a1      	b.n	801ef34 <__ieee754_pow+0x444>
 801f1f0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 801f240 <__ieee754_pow+0x750>
 801f1f4:	e617      	b.n	801ee26 <__ieee754_pow+0x336>
 801f1f6:	bf00      	nop
 801f1f8:	4a454eef 	.word	0x4a454eef
 801f1fc:	3fca7e28 	.word	0x3fca7e28
 801f200:	93c9db65 	.word	0x93c9db65
 801f204:	3fcd864a 	.word	0x3fcd864a
 801f208:	a91d4101 	.word	0xa91d4101
 801f20c:	3fd17460 	.word	0x3fd17460
 801f210:	518f264d 	.word	0x518f264d
 801f214:	3fd55555 	.word	0x3fd55555
 801f218:	db6fabff 	.word	0xdb6fabff
 801f21c:	3fdb6db6 	.word	0x3fdb6db6
 801f220:	33333303 	.word	0x33333303
 801f224:	3fe33333 	.word	0x3fe33333
 801f228:	e0000000 	.word	0xe0000000
 801f22c:	3feec709 	.word	0x3feec709
 801f230:	dc3a03fd 	.word	0xdc3a03fd
 801f234:	3feec709 	.word	0x3feec709
 801f238:	145b01f5 	.word	0x145b01f5
 801f23c:	be3e2fe0 	.word	0xbe3e2fe0
 801f240:	00000000 	.word	0x00000000
 801f244:	3ff00000 	.word	0x3ff00000
 801f248:	7ff00000 	.word	0x7ff00000
 801f24c:	43400000 	.word	0x43400000
 801f250:	0003988e 	.word	0x0003988e
 801f254:	000bb679 	.word	0x000bb679
 801f258:	08052d78 	.word	0x08052d78
 801f25c:	3ff00000 	.word	0x3ff00000
 801f260:	40080000 	.word	0x40080000
 801f264:	08052d98 	.word	0x08052d98
 801f268:	08052d88 	.word	0x08052d88
 801f26c:	a3b5      	add	r3, pc, #724	; (adr r3, 801f544 <__ieee754_pow+0xa54>)
 801f26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f272:	4640      	mov	r0, r8
 801f274:	4649      	mov	r1, r9
 801f276:	f7f9 ff99 	bl	80191ac <__adddf3>
 801f27a:	4622      	mov	r2, r4
 801f27c:	ec41 0b1a 	vmov	d10, r0, r1
 801f280:	462b      	mov	r3, r5
 801f282:	4630      	mov	r0, r6
 801f284:	4639      	mov	r1, r7
 801f286:	f7f9 ff8f 	bl	80191a8 <__aeabi_dsub>
 801f28a:	4602      	mov	r2, r0
 801f28c:	460b      	mov	r3, r1
 801f28e:	ec51 0b1a 	vmov	r0, r1, d10
 801f292:	f7fa fbd1 	bl	8019a38 <__aeabi_dcmpgt>
 801f296:	2800      	cmp	r0, #0
 801f298:	f47f ae04 	bne.w	801eea4 <__ieee754_pow+0x3b4>
 801f29c:	4aa4      	ldr	r2, [pc, #656]	; (801f530 <__ieee754_pow+0xa40>)
 801f29e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801f2a2:	4293      	cmp	r3, r2
 801f2a4:	f340 8108 	ble.w	801f4b8 <__ieee754_pow+0x9c8>
 801f2a8:	151b      	asrs	r3, r3, #20
 801f2aa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801f2ae:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801f2b2:	fa4a f303 	asr.w	r3, sl, r3
 801f2b6:	445b      	add	r3, fp
 801f2b8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801f2bc:	4e9d      	ldr	r6, [pc, #628]	; (801f534 <__ieee754_pow+0xa44>)
 801f2be:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801f2c2:	4116      	asrs	r6, r2
 801f2c4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801f2c8:	2000      	movs	r0, #0
 801f2ca:	ea23 0106 	bic.w	r1, r3, r6
 801f2ce:	f1c2 0214 	rsb	r2, r2, #20
 801f2d2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801f2d6:	fa4a fa02 	asr.w	sl, sl, r2
 801f2da:	f1bb 0f00 	cmp.w	fp, #0
 801f2de:	4602      	mov	r2, r0
 801f2e0:	460b      	mov	r3, r1
 801f2e2:	4620      	mov	r0, r4
 801f2e4:	4629      	mov	r1, r5
 801f2e6:	bfb8      	it	lt
 801f2e8:	f1ca 0a00 	rsblt	sl, sl, #0
 801f2ec:	f7f9 ff5c 	bl	80191a8 <__aeabi_dsub>
 801f2f0:	ec41 0b19 	vmov	d9, r0, r1
 801f2f4:	4642      	mov	r2, r8
 801f2f6:	464b      	mov	r3, r9
 801f2f8:	ec51 0b19 	vmov	r0, r1, d9
 801f2fc:	f7f9 ff56 	bl	80191ac <__adddf3>
 801f300:	a37b      	add	r3, pc, #492	; (adr r3, 801f4f0 <__ieee754_pow+0xa00>)
 801f302:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f306:	2000      	movs	r0, #0
 801f308:	4604      	mov	r4, r0
 801f30a:	460d      	mov	r5, r1
 801f30c:	f7fa f904 	bl	8019518 <__aeabi_dmul>
 801f310:	ec53 2b19 	vmov	r2, r3, d9
 801f314:	4606      	mov	r6, r0
 801f316:	460f      	mov	r7, r1
 801f318:	4620      	mov	r0, r4
 801f31a:	4629      	mov	r1, r5
 801f31c:	f7f9 ff44 	bl	80191a8 <__aeabi_dsub>
 801f320:	4602      	mov	r2, r0
 801f322:	460b      	mov	r3, r1
 801f324:	4640      	mov	r0, r8
 801f326:	4649      	mov	r1, r9
 801f328:	f7f9 ff3e 	bl	80191a8 <__aeabi_dsub>
 801f32c:	a372      	add	r3, pc, #456	; (adr r3, 801f4f8 <__ieee754_pow+0xa08>)
 801f32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f332:	f7fa f8f1 	bl	8019518 <__aeabi_dmul>
 801f336:	a372      	add	r3, pc, #456	; (adr r3, 801f500 <__ieee754_pow+0xa10>)
 801f338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f33c:	4680      	mov	r8, r0
 801f33e:	4689      	mov	r9, r1
 801f340:	4620      	mov	r0, r4
 801f342:	4629      	mov	r1, r5
 801f344:	f7fa f8e8 	bl	8019518 <__aeabi_dmul>
 801f348:	4602      	mov	r2, r0
 801f34a:	460b      	mov	r3, r1
 801f34c:	4640      	mov	r0, r8
 801f34e:	4649      	mov	r1, r9
 801f350:	f7f9 ff2c 	bl	80191ac <__adddf3>
 801f354:	4604      	mov	r4, r0
 801f356:	460d      	mov	r5, r1
 801f358:	4602      	mov	r2, r0
 801f35a:	460b      	mov	r3, r1
 801f35c:	4630      	mov	r0, r6
 801f35e:	4639      	mov	r1, r7
 801f360:	f7f9 ff24 	bl	80191ac <__adddf3>
 801f364:	4632      	mov	r2, r6
 801f366:	463b      	mov	r3, r7
 801f368:	4680      	mov	r8, r0
 801f36a:	4689      	mov	r9, r1
 801f36c:	f7f9 ff1c 	bl	80191a8 <__aeabi_dsub>
 801f370:	4602      	mov	r2, r0
 801f372:	460b      	mov	r3, r1
 801f374:	4620      	mov	r0, r4
 801f376:	4629      	mov	r1, r5
 801f378:	f7f9 ff16 	bl	80191a8 <__aeabi_dsub>
 801f37c:	4642      	mov	r2, r8
 801f37e:	4606      	mov	r6, r0
 801f380:	460f      	mov	r7, r1
 801f382:	464b      	mov	r3, r9
 801f384:	4640      	mov	r0, r8
 801f386:	4649      	mov	r1, r9
 801f388:	f7fa f8c6 	bl	8019518 <__aeabi_dmul>
 801f38c:	a35e      	add	r3, pc, #376	; (adr r3, 801f508 <__ieee754_pow+0xa18>)
 801f38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f392:	4604      	mov	r4, r0
 801f394:	460d      	mov	r5, r1
 801f396:	f7fa f8bf 	bl	8019518 <__aeabi_dmul>
 801f39a:	a35d      	add	r3, pc, #372	; (adr r3, 801f510 <__ieee754_pow+0xa20>)
 801f39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f3a0:	f7f9 ff02 	bl	80191a8 <__aeabi_dsub>
 801f3a4:	4622      	mov	r2, r4
 801f3a6:	462b      	mov	r3, r5
 801f3a8:	f7fa f8b6 	bl	8019518 <__aeabi_dmul>
 801f3ac:	a35a      	add	r3, pc, #360	; (adr r3, 801f518 <__ieee754_pow+0xa28>)
 801f3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f3b2:	f7f9 fefb 	bl	80191ac <__adddf3>
 801f3b6:	4622      	mov	r2, r4
 801f3b8:	462b      	mov	r3, r5
 801f3ba:	f7fa f8ad 	bl	8019518 <__aeabi_dmul>
 801f3be:	a358      	add	r3, pc, #352	; (adr r3, 801f520 <__ieee754_pow+0xa30>)
 801f3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f3c4:	f7f9 fef0 	bl	80191a8 <__aeabi_dsub>
 801f3c8:	4622      	mov	r2, r4
 801f3ca:	462b      	mov	r3, r5
 801f3cc:	f7fa f8a4 	bl	8019518 <__aeabi_dmul>
 801f3d0:	a355      	add	r3, pc, #340	; (adr r3, 801f528 <__ieee754_pow+0xa38>)
 801f3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f3d6:	f7f9 fee9 	bl	80191ac <__adddf3>
 801f3da:	4622      	mov	r2, r4
 801f3dc:	462b      	mov	r3, r5
 801f3de:	f7fa f89b 	bl	8019518 <__aeabi_dmul>
 801f3e2:	4602      	mov	r2, r0
 801f3e4:	460b      	mov	r3, r1
 801f3e6:	4640      	mov	r0, r8
 801f3e8:	4649      	mov	r1, r9
 801f3ea:	f7f9 fedd 	bl	80191a8 <__aeabi_dsub>
 801f3ee:	4604      	mov	r4, r0
 801f3f0:	460d      	mov	r5, r1
 801f3f2:	4602      	mov	r2, r0
 801f3f4:	460b      	mov	r3, r1
 801f3f6:	4640      	mov	r0, r8
 801f3f8:	4649      	mov	r1, r9
 801f3fa:	f7fa f88d 	bl	8019518 <__aeabi_dmul>
 801f3fe:	2200      	movs	r2, #0
 801f400:	ec41 0b19 	vmov	d9, r0, r1
 801f404:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801f408:	4620      	mov	r0, r4
 801f40a:	4629      	mov	r1, r5
 801f40c:	f7f9 fecc 	bl	80191a8 <__aeabi_dsub>
 801f410:	4602      	mov	r2, r0
 801f412:	460b      	mov	r3, r1
 801f414:	ec51 0b19 	vmov	r0, r1, d9
 801f418:	f7fa f9a8 	bl	801976c <__aeabi_ddiv>
 801f41c:	4632      	mov	r2, r6
 801f41e:	4604      	mov	r4, r0
 801f420:	460d      	mov	r5, r1
 801f422:	463b      	mov	r3, r7
 801f424:	4640      	mov	r0, r8
 801f426:	4649      	mov	r1, r9
 801f428:	f7fa f876 	bl	8019518 <__aeabi_dmul>
 801f42c:	4632      	mov	r2, r6
 801f42e:	463b      	mov	r3, r7
 801f430:	f7f9 febc 	bl	80191ac <__adddf3>
 801f434:	4602      	mov	r2, r0
 801f436:	460b      	mov	r3, r1
 801f438:	4620      	mov	r0, r4
 801f43a:	4629      	mov	r1, r5
 801f43c:	f7f9 feb4 	bl	80191a8 <__aeabi_dsub>
 801f440:	4642      	mov	r2, r8
 801f442:	464b      	mov	r3, r9
 801f444:	f7f9 feb0 	bl	80191a8 <__aeabi_dsub>
 801f448:	460b      	mov	r3, r1
 801f44a:	4602      	mov	r2, r0
 801f44c:	493a      	ldr	r1, [pc, #232]	; (801f538 <__ieee754_pow+0xa48>)
 801f44e:	2000      	movs	r0, #0
 801f450:	f7f9 feaa 	bl	80191a8 <__aeabi_dsub>
 801f454:	ec41 0b10 	vmov	d0, r0, r1
 801f458:	ee10 3a90 	vmov	r3, s1
 801f45c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801f460:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801f464:	da2b      	bge.n	801f4be <__ieee754_pow+0x9ce>
 801f466:	4650      	mov	r0, sl
 801f468:	f000 f966 	bl	801f738 <scalbn>
 801f46c:	ec51 0b10 	vmov	r0, r1, d0
 801f470:	ec53 2b18 	vmov	r2, r3, d8
 801f474:	f7ff bbed 	b.w	801ec52 <__ieee754_pow+0x162>
 801f478:	4b30      	ldr	r3, [pc, #192]	; (801f53c <__ieee754_pow+0xa4c>)
 801f47a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801f47e:	429e      	cmp	r6, r3
 801f480:	f77f af0c 	ble.w	801f29c <__ieee754_pow+0x7ac>
 801f484:	4b2e      	ldr	r3, [pc, #184]	; (801f540 <__ieee754_pow+0xa50>)
 801f486:	440b      	add	r3, r1
 801f488:	4303      	orrs	r3, r0
 801f48a:	d009      	beq.n	801f4a0 <__ieee754_pow+0x9b0>
 801f48c:	ec51 0b18 	vmov	r0, r1, d8
 801f490:	2200      	movs	r2, #0
 801f492:	2300      	movs	r3, #0
 801f494:	f7fa fab2 	bl	80199fc <__aeabi_dcmplt>
 801f498:	3800      	subs	r0, #0
 801f49a:	bf18      	it	ne
 801f49c:	2001      	movne	r0, #1
 801f49e:	e447      	b.n	801ed30 <__ieee754_pow+0x240>
 801f4a0:	4622      	mov	r2, r4
 801f4a2:	462b      	mov	r3, r5
 801f4a4:	f7f9 fe80 	bl	80191a8 <__aeabi_dsub>
 801f4a8:	4642      	mov	r2, r8
 801f4aa:	464b      	mov	r3, r9
 801f4ac:	f7fa faba 	bl	8019a24 <__aeabi_dcmpge>
 801f4b0:	2800      	cmp	r0, #0
 801f4b2:	f43f aef3 	beq.w	801f29c <__ieee754_pow+0x7ac>
 801f4b6:	e7e9      	b.n	801f48c <__ieee754_pow+0x99c>
 801f4b8:	f04f 0a00 	mov.w	sl, #0
 801f4bc:	e71a      	b.n	801f2f4 <__ieee754_pow+0x804>
 801f4be:	ec51 0b10 	vmov	r0, r1, d0
 801f4c2:	4619      	mov	r1, r3
 801f4c4:	e7d4      	b.n	801f470 <__ieee754_pow+0x980>
 801f4c6:	491c      	ldr	r1, [pc, #112]	; (801f538 <__ieee754_pow+0xa48>)
 801f4c8:	2000      	movs	r0, #0
 801f4ca:	f7ff bb30 	b.w	801eb2e <__ieee754_pow+0x3e>
 801f4ce:	2000      	movs	r0, #0
 801f4d0:	2100      	movs	r1, #0
 801f4d2:	f7ff bb2c 	b.w	801eb2e <__ieee754_pow+0x3e>
 801f4d6:	4630      	mov	r0, r6
 801f4d8:	4639      	mov	r1, r7
 801f4da:	f7ff bb28 	b.w	801eb2e <__ieee754_pow+0x3e>
 801f4de:	9204      	str	r2, [sp, #16]
 801f4e0:	f7ff bb7a 	b.w	801ebd8 <__ieee754_pow+0xe8>
 801f4e4:	2300      	movs	r3, #0
 801f4e6:	f7ff bb64 	b.w	801ebb2 <__ieee754_pow+0xc2>
 801f4ea:	bf00      	nop
 801f4ec:	f3af 8000 	nop.w
 801f4f0:	00000000 	.word	0x00000000
 801f4f4:	3fe62e43 	.word	0x3fe62e43
 801f4f8:	fefa39ef 	.word	0xfefa39ef
 801f4fc:	3fe62e42 	.word	0x3fe62e42
 801f500:	0ca86c39 	.word	0x0ca86c39
 801f504:	be205c61 	.word	0xbe205c61
 801f508:	72bea4d0 	.word	0x72bea4d0
 801f50c:	3e663769 	.word	0x3e663769
 801f510:	c5d26bf1 	.word	0xc5d26bf1
 801f514:	3ebbbd41 	.word	0x3ebbbd41
 801f518:	af25de2c 	.word	0xaf25de2c
 801f51c:	3f11566a 	.word	0x3f11566a
 801f520:	16bebd93 	.word	0x16bebd93
 801f524:	3f66c16c 	.word	0x3f66c16c
 801f528:	5555553e 	.word	0x5555553e
 801f52c:	3fc55555 	.word	0x3fc55555
 801f530:	3fe00000 	.word	0x3fe00000
 801f534:	000fffff 	.word	0x000fffff
 801f538:	3ff00000 	.word	0x3ff00000
 801f53c:	4090cbff 	.word	0x4090cbff
 801f540:	3f6f3400 	.word	0x3f6f3400
 801f544:	652b82fe 	.word	0x652b82fe
 801f548:	3c971547 	.word	0x3c971547

0801f54c <__ieee754_sqrt>:
 801f54c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f550:	ec55 4b10 	vmov	r4, r5, d0
 801f554:	4e55      	ldr	r6, [pc, #340]	; (801f6ac <__ieee754_sqrt+0x160>)
 801f556:	43ae      	bics	r6, r5
 801f558:	ee10 0a10 	vmov	r0, s0
 801f55c:	ee10 3a10 	vmov	r3, s0
 801f560:	462a      	mov	r2, r5
 801f562:	4629      	mov	r1, r5
 801f564:	d110      	bne.n	801f588 <__ieee754_sqrt+0x3c>
 801f566:	ee10 2a10 	vmov	r2, s0
 801f56a:	462b      	mov	r3, r5
 801f56c:	f7f9 ffd4 	bl	8019518 <__aeabi_dmul>
 801f570:	4602      	mov	r2, r0
 801f572:	460b      	mov	r3, r1
 801f574:	4620      	mov	r0, r4
 801f576:	4629      	mov	r1, r5
 801f578:	f7f9 fe18 	bl	80191ac <__adddf3>
 801f57c:	4604      	mov	r4, r0
 801f57e:	460d      	mov	r5, r1
 801f580:	ec45 4b10 	vmov	d0, r4, r5
 801f584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f588:	2d00      	cmp	r5, #0
 801f58a:	dc10      	bgt.n	801f5ae <__ieee754_sqrt+0x62>
 801f58c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801f590:	4330      	orrs	r0, r6
 801f592:	d0f5      	beq.n	801f580 <__ieee754_sqrt+0x34>
 801f594:	b15d      	cbz	r5, 801f5ae <__ieee754_sqrt+0x62>
 801f596:	ee10 2a10 	vmov	r2, s0
 801f59a:	462b      	mov	r3, r5
 801f59c:	ee10 0a10 	vmov	r0, s0
 801f5a0:	f7f9 fe02 	bl	80191a8 <__aeabi_dsub>
 801f5a4:	4602      	mov	r2, r0
 801f5a6:	460b      	mov	r3, r1
 801f5a8:	f7fa f8e0 	bl	801976c <__aeabi_ddiv>
 801f5ac:	e7e6      	b.n	801f57c <__ieee754_sqrt+0x30>
 801f5ae:	1512      	asrs	r2, r2, #20
 801f5b0:	d074      	beq.n	801f69c <__ieee754_sqrt+0x150>
 801f5b2:	07d4      	lsls	r4, r2, #31
 801f5b4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801f5b8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801f5bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801f5c0:	bf5e      	ittt	pl
 801f5c2:	0fda      	lsrpl	r2, r3, #31
 801f5c4:	005b      	lslpl	r3, r3, #1
 801f5c6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801f5ca:	2400      	movs	r4, #0
 801f5cc:	0fda      	lsrs	r2, r3, #31
 801f5ce:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801f5d2:	107f      	asrs	r7, r7, #1
 801f5d4:	005b      	lsls	r3, r3, #1
 801f5d6:	2516      	movs	r5, #22
 801f5d8:	4620      	mov	r0, r4
 801f5da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801f5de:	1886      	adds	r6, r0, r2
 801f5e0:	428e      	cmp	r6, r1
 801f5e2:	bfde      	ittt	le
 801f5e4:	1b89      	suble	r1, r1, r6
 801f5e6:	18b0      	addle	r0, r6, r2
 801f5e8:	18a4      	addle	r4, r4, r2
 801f5ea:	0049      	lsls	r1, r1, #1
 801f5ec:	3d01      	subs	r5, #1
 801f5ee:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801f5f2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801f5f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801f5fa:	d1f0      	bne.n	801f5de <__ieee754_sqrt+0x92>
 801f5fc:	462a      	mov	r2, r5
 801f5fe:	f04f 0e20 	mov.w	lr, #32
 801f602:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801f606:	4281      	cmp	r1, r0
 801f608:	eb06 0c05 	add.w	ip, r6, r5
 801f60c:	dc02      	bgt.n	801f614 <__ieee754_sqrt+0xc8>
 801f60e:	d113      	bne.n	801f638 <__ieee754_sqrt+0xec>
 801f610:	459c      	cmp	ip, r3
 801f612:	d811      	bhi.n	801f638 <__ieee754_sqrt+0xec>
 801f614:	f1bc 0f00 	cmp.w	ip, #0
 801f618:	eb0c 0506 	add.w	r5, ip, r6
 801f61c:	da43      	bge.n	801f6a6 <__ieee754_sqrt+0x15a>
 801f61e:	2d00      	cmp	r5, #0
 801f620:	db41      	blt.n	801f6a6 <__ieee754_sqrt+0x15a>
 801f622:	f100 0801 	add.w	r8, r0, #1
 801f626:	1a09      	subs	r1, r1, r0
 801f628:	459c      	cmp	ip, r3
 801f62a:	bf88      	it	hi
 801f62c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801f630:	eba3 030c 	sub.w	r3, r3, ip
 801f634:	4432      	add	r2, r6
 801f636:	4640      	mov	r0, r8
 801f638:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 801f63c:	f1be 0e01 	subs.w	lr, lr, #1
 801f640:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 801f644:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801f648:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801f64c:	d1db      	bne.n	801f606 <__ieee754_sqrt+0xba>
 801f64e:	430b      	orrs	r3, r1
 801f650:	d006      	beq.n	801f660 <__ieee754_sqrt+0x114>
 801f652:	1c50      	adds	r0, r2, #1
 801f654:	bf13      	iteet	ne
 801f656:	3201      	addne	r2, #1
 801f658:	3401      	addeq	r4, #1
 801f65a:	4672      	moveq	r2, lr
 801f65c:	f022 0201 	bicne.w	r2, r2, #1
 801f660:	1063      	asrs	r3, r4, #1
 801f662:	0852      	lsrs	r2, r2, #1
 801f664:	07e1      	lsls	r1, r4, #31
 801f666:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801f66a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801f66e:	bf48      	it	mi
 801f670:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 801f674:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 801f678:	4614      	mov	r4, r2
 801f67a:	e781      	b.n	801f580 <__ieee754_sqrt+0x34>
 801f67c:	0ad9      	lsrs	r1, r3, #11
 801f67e:	3815      	subs	r0, #21
 801f680:	055b      	lsls	r3, r3, #21
 801f682:	2900      	cmp	r1, #0
 801f684:	d0fa      	beq.n	801f67c <__ieee754_sqrt+0x130>
 801f686:	02cd      	lsls	r5, r1, #11
 801f688:	d50a      	bpl.n	801f6a0 <__ieee754_sqrt+0x154>
 801f68a:	f1c2 0420 	rsb	r4, r2, #32
 801f68e:	fa23 f404 	lsr.w	r4, r3, r4
 801f692:	1e55      	subs	r5, r2, #1
 801f694:	4093      	lsls	r3, r2
 801f696:	4321      	orrs	r1, r4
 801f698:	1b42      	subs	r2, r0, r5
 801f69a:	e78a      	b.n	801f5b2 <__ieee754_sqrt+0x66>
 801f69c:	4610      	mov	r0, r2
 801f69e:	e7f0      	b.n	801f682 <__ieee754_sqrt+0x136>
 801f6a0:	0049      	lsls	r1, r1, #1
 801f6a2:	3201      	adds	r2, #1
 801f6a4:	e7ef      	b.n	801f686 <__ieee754_sqrt+0x13a>
 801f6a6:	4680      	mov	r8, r0
 801f6a8:	e7bd      	b.n	801f626 <__ieee754_sqrt+0xda>
 801f6aa:	bf00      	nop
 801f6ac:	7ff00000 	.word	0x7ff00000

0801f6b0 <with_errno>:
 801f6b0:	b570      	push	{r4, r5, r6, lr}
 801f6b2:	4604      	mov	r4, r0
 801f6b4:	460d      	mov	r5, r1
 801f6b6:	4616      	mov	r6, r2
 801f6b8:	f7fa fc5c 	bl	8019f74 <__errno>
 801f6bc:	4629      	mov	r1, r5
 801f6be:	6006      	str	r6, [r0, #0]
 801f6c0:	4620      	mov	r0, r4
 801f6c2:	bd70      	pop	{r4, r5, r6, pc}

0801f6c4 <xflow>:
 801f6c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801f6c6:	4614      	mov	r4, r2
 801f6c8:	461d      	mov	r5, r3
 801f6ca:	b108      	cbz	r0, 801f6d0 <xflow+0xc>
 801f6cc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801f6d0:	e9cd 2300 	strd	r2, r3, [sp]
 801f6d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f6d8:	4620      	mov	r0, r4
 801f6da:	4629      	mov	r1, r5
 801f6dc:	f7f9 ff1c 	bl	8019518 <__aeabi_dmul>
 801f6e0:	2222      	movs	r2, #34	; 0x22
 801f6e2:	b003      	add	sp, #12
 801f6e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801f6e8:	f7ff bfe2 	b.w	801f6b0 <with_errno>

0801f6ec <__math_uflow>:
 801f6ec:	b508      	push	{r3, lr}
 801f6ee:	2200      	movs	r2, #0
 801f6f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801f6f4:	f7ff ffe6 	bl	801f6c4 <xflow>
 801f6f8:	ec41 0b10 	vmov	d0, r0, r1
 801f6fc:	bd08      	pop	{r3, pc}

0801f6fe <__math_oflow>:
 801f6fe:	b508      	push	{r3, lr}
 801f700:	2200      	movs	r2, #0
 801f702:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801f706:	f7ff ffdd 	bl	801f6c4 <xflow>
 801f70a:	ec41 0b10 	vmov	d0, r0, r1
 801f70e:	bd08      	pop	{r3, pc}

0801f710 <fabs>:
 801f710:	ec51 0b10 	vmov	r0, r1, d0
 801f714:	ee10 2a10 	vmov	r2, s0
 801f718:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801f71c:	ec43 2b10 	vmov	d0, r2, r3
 801f720:	4770      	bx	lr

0801f722 <finite>:
 801f722:	b082      	sub	sp, #8
 801f724:	ed8d 0b00 	vstr	d0, [sp]
 801f728:	9801      	ldr	r0, [sp, #4]
 801f72a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801f72e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801f732:	0fc0      	lsrs	r0, r0, #31
 801f734:	b002      	add	sp, #8
 801f736:	4770      	bx	lr

0801f738 <scalbn>:
 801f738:	b570      	push	{r4, r5, r6, lr}
 801f73a:	ec55 4b10 	vmov	r4, r5, d0
 801f73e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801f742:	4606      	mov	r6, r0
 801f744:	462b      	mov	r3, r5
 801f746:	b99a      	cbnz	r2, 801f770 <scalbn+0x38>
 801f748:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801f74c:	4323      	orrs	r3, r4
 801f74e:	d036      	beq.n	801f7be <scalbn+0x86>
 801f750:	4b39      	ldr	r3, [pc, #228]	; (801f838 <scalbn+0x100>)
 801f752:	4629      	mov	r1, r5
 801f754:	ee10 0a10 	vmov	r0, s0
 801f758:	2200      	movs	r2, #0
 801f75a:	f7f9 fedd 	bl	8019518 <__aeabi_dmul>
 801f75e:	4b37      	ldr	r3, [pc, #220]	; (801f83c <scalbn+0x104>)
 801f760:	429e      	cmp	r6, r3
 801f762:	4604      	mov	r4, r0
 801f764:	460d      	mov	r5, r1
 801f766:	da10      	bge.n	801f78a <scalbn+0x52>
 801f768:	a32b      	add	r3, pc, #172	; (adr r3, 801f818 <scalbn+0xe0>)
 801f76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f76e:	e03a      	b.n	801f7e6 <scalbn+0xae>
 801f770:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801f774:	428a      	cmp	r2, r1
 801f776:	d10c      	bne.n	801f792 <scalbn+0x5a>
 801f778:	ee10 2a10 	vmov	r2, s0
 801f77c:	4620      	mov	r0, r4
 801f77e:	4629      	mov	r1, r5
 801f780:	f7f9 fd14 	bl	80191ac <__adddf3>
 801f784:	4604      	mov	r4, r0
 801f786:	460d      	mov	r5, r1
 801f788:	e019      	b.n	801f7be <scalbn+0x86>
 801f78a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801f78e:	460b      	mov	r3, r1
 801f790:	3a36      	subs	r2, #54	; 0x36
 801f792:	4432      	add	r2, r6
 801f794:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801f798:	428a      	cmp	r2, r1
 801f79a:	dd08      	ble.n	801f7ae <scalbn+0x76>
 801f79c:	2d00      	cmp	r5, #0
 801f79e:	a120      	add	r1, pc, #128	; (adr r1, 801f820 <scalbn+0xe8>)
 801f7a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f7a4:	da1c      	bge.n	801f7e0 <scalbn+0xa8>
 801f7a6:	a120      	add	r1, pc, #128	; (adr r1, 801f828 <scalbn+0xf0>)
 801f7a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f7ac:	e018      	b.n	801f7e0 <scalbn+0xa8>
 801f7ae:	2a00      	cmp	r2, #0
 801f7b0:	dd08      	ble.n	801f7c4 <scalbn+0x8c>
 801f7b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801f7b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801f7ba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f7be:	ec45 4b10 	vmov	d0, r4, r5
 801f7c2:	bd70      	pop	{r4, r5, r6, pc}
 801f7c4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801f7c8:	da19      	bge.n	801f7fe <scalbn+0xc6>
 801f7ca:	f24c 3350 	movw	r3, #50000	; 0xc350
 801f7ce:	429e      	cmp	r6, r3
 801f7d0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801f7d4:	dd0a      	ble.n	801f7ec <scalbn+0xb4>
 801f7d6:	a112      	add	r1, pc, #72	; (adr r1, 801f820 <scalbn+0xe8>)
 801f7d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f7dc:	2b00      	cmp	r3, #0
 801f7de:	d1e2      	bne.n	801f7a6 <scalbn+0x6e>
 801f7e0:	a30f      	add	r3, pc, #60	; (adr r3, 801f820 <scalbn+0xe8>)
 801f7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f7e6:	f7f9 fe97 	bl	8019518 <__aeabi_dmul>
 801f7ea:	e7cb      	b.n	801f784 <scalbn+0x4c>
 801f7ec:	a10a      	add	r1, pc, #40	; (adr r1, 801f818 <scalbn+0xe0>)
 801f7ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f7f2:	2b00      	cmp	r3, #0
 801f7f4:	d0b8      	beq.n	801f768 <scalbn+0x30>
 801f7f6:	a10e      	add	r1, pc, #56	; (adr r1, 801f830 <scalbn+0xf8>)
 801f7f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f7fc:	e7b4      	b.n	801f768 <scalbn+0x30>
 801f7fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801f802:	3236      	adds	r2, #54	; 0x36
 801f804:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801f808:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801f80c:	4620      	mov	r0, r4
 801f80e:	4b0c      	ldr	r3, [pc, #48]	; (801f840 <scalbn+0x108>)
 801f810:	2200      	movs	r2, #0
 801f812:	e7e8      	b.n	801f7e6 <scalbn+0xae>
 801f814:	f3af 8000 	nop.w
 801f818:	c2f8f359 	.word	0xc2f8f359
 801f81c:	01a56e1f 	.word	0x01a56e1f
 801f820:	8800759c 	.word	0x8800759c
 801f824:	7e37e43c 	.word	0x7e37e43c
 801f828:	8800759c 	.word	0x8800759c
 801f82c:	fe37e43c 	.word	0xfe37e43c
 801f830:	c2f8f359 	.word	0xc2f8f359
 801f834:	81a56e1f 	.word	0x81a56e1f
 801f838:	43500000 	.word	0x43500000
 801f83c:	ffff3cb0 	.word	0xffff3cb0
 801f840:	3c900000 	.word	0x3c900000

0801f844 <_init>:
 801f844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f846:	bf00      	nop
 801f848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f84a:	bc08      	pop	{r3}
 801f84c:	469e      	mov	lr, r3
 801f84e:	4770      	bx	lr

0801f850 <_fini>:
 801f850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f852:	bf00      	nop
 801f854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f856:	bc08      	pop	{r3}
 801f858:	469e      	mov	lr, r3
 801f85a:	4770      	bx	lr
