{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2013, "design__instance__area": 39636.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019551046192646027, "power__switching__total": 0.009509755298495293, "power__leakage__total": 5.118392891745316e-07, "power__total": 0.029061313718557358, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.28546735228121417, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.28546735228121417, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6778630071346264, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.192776688957355, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.677863, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.192777, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.30940081927800195, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.30940081927800195, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.9264911322598735, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.380679054609541, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -174.87456244721582, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.380679054609541, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.483421, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.380679, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 60, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2743626792302468, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2743626792302468, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3080562558904272, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.956206696443589, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.308056, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.97767, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2719830271319641, "clock__skew__worst_setup": 0.2719830271319641, "timing__hold__ws": 0.30450165473195384, "timing__setup__ws": -4.512509604817214, "timing__hold__tns": 0, "timing__setup__tns": -185.3180772402164, "timing__hold__wns": 0, "timing__setup__wns": -4.512509604817214, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.304502, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 181, "timing__setup_r2r__ws": -4.51251, "timing__setup_r2r_vio__count": 180, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2013, "design__instance__area__stdcell": 39636.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.507605, "design__instance__utilization__stdcell": 0.507605, "design__instance__count__class:tie_cell": 1, "design__instance__count__class:buffer": 46, "design__instance__count__class:inverter": 137, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 787, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 142, "design__instance__count__class:tap_cell": 511, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 46820.3, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 215, "design__instance__count__class:clock_buffer": 21, "design__instance__count__class:clock_inverter": 11, "design__instance__count__setup_buffer": 95, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1413, "route__net__special": 2, "route__drc_errors__iter:1": 229, "route__wirelength__iter:1": 52148, "route__drc_errors__iter:2": 36, "route__wirelength__iter:2": 51629, "route__drc_errors__iter:3": 11, "route__wirelength__iter:3": 51456, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 51453, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 51458, "route__drc_errors": 0, "route__wirelength": 51458, "route__vias": 8238, "route__vias__singlecut": 8238, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 633.91, "design__instance__count__class:fill_cell": 3092, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2820807278711173, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2820807278711173, "timing__hold__ws__corner:min_tt_025C_5v00": 0.671925201164091, "timing__setup__ws__corner:min_tt_025C_5v00": 2.263735041270877, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.671925, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.263735, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.3038757942396965, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.3038757942396965, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9432870307406331, "timing__setup__ws__corner:min_ss_125C_4v50": -4.27068881235998, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -166.36837089976584, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.27068881235998, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.47208, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.270689, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2719830271319641, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2719830271319641, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.30450165473195384, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.024048874683461, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.304502, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.024049, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2894767563145879, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2894767563145879, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6842702154132488, "timing__setup__ws__corner:max_tt_025C_5v00": 2.1064102169831043, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.68427, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.10641, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.31597267363583287, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.31597267363583287, "timing__hold__ws__corner:max_ss_125C_4v50": 0.9066057050588091, "timing__setup__ws__corner:max_ss_125C_4v50": -4.512509604817214, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -185.3180772402164, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.512509604817214, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.497157, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.51251, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2771578878183995, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2771578878183995, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3123615898793843, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.822852032024606, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.312362, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.921518, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99845, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99957, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00155089, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00142732, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000416915, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00142732, "design_powergrid__voltage__worst": 0.00142732, "design_powergrid__voltage__worst__net:VDD": 4.99845, "design_powergrid__drop__worst": 0.00155089, "design_powergrid__drop__worst__net:VDD": 0.00155089, "design_powergrid__voltage__worst__net:VSS": 0.00142732, "design_powergrid__drop__worst__net:VSS": 0.00142732, "ir__voltage__worst": 5, "ir__drop__avg": 0.000431, "ir__drop__worst": 0.00155, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}