# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 0.001024 4096 4.56571e-41 1240 19712 4.05411 96.1345 130.884 231.121 231.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 0.001024 4096 4.58379e-41 1240 19728 4.05997 107.531 131.152 242.798 242.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.001024 4096 4.55772e-41 1240 19680 4.06074 112.742 130.833 247.688 247.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 0.001024 4096 4.56067e-41 1240 19680 4.0528 106.975 131.022 242.101 242.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.001024 4096 4.5779e-41 1240 19700 4.05504 106.459 131.046 241.616 241.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 0.001024 4096 4.55548e-41 1240 19600 4.0313 109.095 130.567 243.747 243.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.001024 4096 4.57888e-41 1240 19680 4.05709 109.986 131.044 245.137 245.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 0.001024 4096 4.56291e-41 1240 19584 4.0327 106.492 130.572 241.149 241.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 0.001024 4096 4.56543e-41 1240 19584 4.05299 106.321 131.037 241.464 241.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.001024 4096 4.5772e-41 1240 19600 4.06077 114.35 131.044 249.506 249.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 0.001024 4096 4.5587e-41 1240 19456 4.03456 131.703 130.677 266.468 266.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 0.001024 4096 4.58435e-41 1245 19744 4.05914 95.1683 131.109 230.387 230.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 0.001024 4096 4.56039e-41 1245 19720 4.05462 94.222 130.927 229.255 229.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.001024 4096 4.58281e-41 1245 19728 4.05914 94.2529 131.013 229.379 229.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.001024 4096 4.55954e-41 1245 19712 4.0576 97.7614 131.077 232.947 232.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 0.001024 4096 4.59107e-41 1245 19712 4.06099 97.3844 131.01 232.508 232.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 0.001024 4096 4.59037e-41 1245 19656 4.05011 110.5 130.846 245.449 245.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.001024 4096 4.58869e-41 1245 19680 4.05299 108.116 130.946 243.166 243.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 0.001024 4096 4.57888e-41 1245 19680 4.05709 116.369 131.032 251.51 251.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.001024 4096 4.5709e-41 1245 19600 4.03648 113.925 130.602 248.615 248.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 0.001024 4096 4.56165e-41 1245 19600 4.03952 114.944 130.686 249.722 249.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.001024 4096 4.58743e-41 1245 19560 3.89654 106.165 130.494 240.606 240.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 0.001024 4096 4.56431e-41 1245 19584 4.04467 108.598 130.67 243.362 243.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 0.001024 4096 4.56361e-41 1245 19584 4.056 124.312 131.013 259.434 259.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.001024 4096 4.56095e-41 1245 19400 4.02563 125.003 130.046 259.126 259.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 0.001024 4096 4.59009e-41 1245 19456 4.04067 115.425 130.67 250.186 250.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 0.001024 4096 4.56725e-41 1240 19776 4.05504 89.432 131.194 224.733 224.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.001024 4096 4.57566e-41 1240 19760 4.05914 98.7215 131.171 234.005 234.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.001024 4096 4.56347e-41 1240 19728 4.05469 92.1238 130.939 227.169 227.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 0.001024 4096 4.573e-41 1240 19712 4.05526 93.964 130.87 228.944 228.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 0.001024 4096 4.56137e-41 1240 19712 4.05702 93.5943 131.022 228.723 228.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 0.001024 4096 4.56851e-41 1240 19728 4.0583 116.578 131.169 251.856 251.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 0.001024 4096 4.58056e-41 1240 19584 4.0417 82.3295 130.78 217.205 217.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.001024 4096 4.55758e-41 1240 19680 4.05456 112.55 130.934 247.589 247.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 0.001024 4096 4.56515e-41 1240 19520 4.03696 81.3421 130.399 215.832 215.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 0.001024 4096 4.56375e-41 1240 19680 4.05299 105.783 131.009 240.895 240.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 0.001024 4096 4.58239e-41 1240 19584 4.05354 77.4562 130.92 212.48 212.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.001024 4096 4.58239e-41 1240 19700 4.05504 110.972 131.125 246.202 246.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.001024 4096 4.58323e-41 1240 19600 4.05974 80.0777 131.062 215.253 215.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 0.001024 4096 4.57664e-41 1240 19600 4.03587 137.817 130.59 272.497 272.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 0.001024 4096 4.58729e-41 1240 19488 4.03456 91.7956 130.59 226.473 226.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.001024 4096 4.57762e-41 1240 19680 4.05926 133.68 131.034 268.827 268.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.001024 4096 4.56137e-41 1240 19440 4.03456 92.5903 130.507 227.186 227.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 0.001024 4096 4.58519e-41 1240 19584 4.03437 129.278 130.569 263.933 263.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 0.001024 4096 4.56207e-41 1240 19456 4.03251 90.2574 130.658 224.999 225.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 0.001024 4096 4.56207e-41 1240 19584 4.05456 113.656 130.901 248.662 248.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 0.001024 4096 4.56935e-41 1240 19200 4.02842 80.2186 129.889 214.186 214.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.001024 4096 4.56123e-41 1240 19600 4.05709 118.143 131.15 253.402 253.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 0.001024 4096 4.55997e-41 1240 19200 4.02586 84.6328 130.078 218.786 218.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 0.001024 4096 4.57846e-41 1248 19744 4.05914 87.9512 131.178 223.239 223.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 0.001024 4096 4.58463e-41 1248 19720 4.05741 92.8361 130.98 227.925 227.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 0.001024 4096 4.57538e-41 1248 19728 4.05731 91.0029 131.166 226.279 226.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 0.001024 4096 4.57734e-41 1248 19680 4.06118 62.2682 131.088 197.47 197.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 0.001024 4096 4.57608e-41 1248 19712 4.05709 106.078 131.152 241.341 241.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 0.001024 4096 4.58589e-41 1248 19600 4.04474 70.3669 130.731 205.193 205.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 0.001024 4096 4.56053e-41 1248 19712 4.05648 100.795 131.069 235.971 236.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 0.001024 4096 4.58841e-41 1248 19584 4.04685 70.7108 130.852 205.66 205.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 0.001024 4096 4.58785e-41 1248 19656 4.05578 112.444 130.932 247.482 247.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 0.001024 4096 4.58729e-41 1248 19584 4.06419 81.5493 130.892 216.562 216.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 0.001024 4096 4.58225e-41 1248 19680 4.05744 107.559 131.107 242.776 242.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 0.001024 4096 4.5737e-41 1248 19520 4.03046 79.5032 130.541 214.127 214.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 0.001024 4096 4.56627e-41 1248 19680 4.05299 134.476 131.038 269.62 269.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 0.001024 4096 4.56431e-41 1248 19584 4.05965 88.6309 131.192 223.936 223.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 0.001024 4096 4.56809e-41 1248 19600 4.04093 132.234 130.775 267.102 267.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 0.001024 4096 4.5786e-41 1248 19400 4.02845 91.4801 131.372 226.935 226.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 0.001024 4096 4.57874e-41 1248 19600 4.04371 129.722 130.821 264.64 264.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 0.001024 4096 4.57706e-41 1248 19488 4.0448 88.2644 130.744 223.105 223.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 0.001024 4096 4.56655e-41 1248 19560 4.0407 123.952 130.663 258.707 258.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 0.001024 4096 4.55646e-41 1248 19440 4.02842 83.2108 130.675 217.964 218.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 0.001024 4096 4.5594e-41 1248 19584 4.04656 119.138 130.836 254.072 254.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 0.001024 4096 4.56711e-41 1248 19456 4.0448 83.5892 130.835 218.521 218.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 0.001024 4096 4.58911e-41 1250 19744 4.05398 98.8692 131.219 234.197 234.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 0.001024 4096 4.5786e-41 1250 19720 4.05402 88.8443 131.027 223.978 224.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 0.001024 4096 4.56095e-41 1250 19680 4.05504 60.1559 131.152 195.413 195.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 0.001024 4096 4.573e-41 1250 19728 4.0544 95.9262 131.225 231.256 231.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 0.001024 4096 4.5751e-41 1250 19680 4.05565 63.1545 131.232 198.494 198.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 0.001024 4096 4.57272e-41 1250 19712 4.05155 103.26 131.179 238.544 238.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 0.001024 4096 4.56039e-41 1250 19600 4.04803 66.5547 130.877 201.531 201.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 0.001024 4096 4.57005e-41 1250 19712 4.05504 105.346 131.25 240.701 240.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 0.001024 4096 4.58939e-41 1250 19584 4.04854 70.7461 130.892 205.742 205.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 0.001024 4096 4.58281e-41 1250 19656 4.05299 112.026 132.111 248.243 248.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 0.001024 4096 4.58869e-41 1250 19584 4.05837 82.6491 130.983 217.743 217.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 0.001024 4096 4.56851e-41 1250 19680 4.05504 109.679 131.134 244.918 244.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 0.001024 4096 4.57468e-41 1250 19520 4.03222 77.9852 130.705 212.773 212.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 0.001024 4096 4.59093e-41 1250 19680 4.05299 130.718 131.112 265.937 265.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 0.001024 4096 4.55702e-41 1250 19584 4.05299 89.2217 131.238 224.563 224.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 0.001024 4096 4.57314e-41 1250 19600 4.04394 132.44 130.833 267.369 267.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 0.001024 4096 4.58393e-41 1250 19400 4.02842 90.9802 130.294 225.354 225.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 0.001024 4096 4.56795e-41 1250 19600 4.04838 126.503 130.879 261.481 261.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 0.001024 4096 4.58239e-41 1250 19488 4.04906 84.9135 130.879 219.894 219.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 0.001024 4096 4.58771e-41 1250 19560 4.02906 122.092 130.721 256.894 256.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 0.001024 4096 4.56361e-41 1250 19440 4.03232 83.592 130.622 218.298 218.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 0.001024 4096 4.58589e-41 1250 19584 4.04755 119.131 130.865 254.094 254.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 0.001024 4096 4.58056e-41 1250 19456 4.0448 85.0698 130.881 220.051 220.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 0.001024 4096 4.58855e-41 1248 19744 4.05914 86.637 131.181 221.929 221.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 0.001024 4096 4.57384e-41 1248 19712 4.06096 58.9444 131.046 194.103 194.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 0.001024 4096 4.58239e-41 1248 19720 4.05571 88.8974 131.107 224.112 224.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 0.001024 4096 4.56977e-41 1248 19680 4.0568 61.2291 131.105 196.443 196.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 0.001024 4096 4.57832e-41 1248 19728 4.05466 97.5255 131.067 232.699 232.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 0.001024 4096 4.56669e-41 1248 19680 4.0577 64.9672 131.065 200.141 200.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 0.001024 4096 4.58897e-41 1248 19712 4.05434 95.2942 131.152 230.551 230.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 0.001024 4096 4.56893e-41 1248 19600 4.04685 63.3221 130.826 198.246 198.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 0.001024 4096 4.5793e-41 1248 19488 4.02547 53.3543 130.534 187.966 188.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 0.001024 4096 4.56347e-41 1248 19712 4.05443 96.7389 131.157 232.001 232.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 0.001024 4096 4.56431e-41 1248 19584 4.05139 67.2072 130.851 202.16 202.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 0.001024 4096 4.56039e-41 1248 19584 4.05901 57.5207 131.178 192.808 192.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 0.001024 4096 4.58589e-41 1248 19656 4.05504 133.688 130.937 268.732 268.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 0.001024 4096 4.55898e-41 1248 19584 4.05392 87.6977 130.942 222.747 222.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 0.001024 4096 4.55646e-41 1248 19440 4.02339 73.6357 130.548 208.258 208.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 0.001024 4096 4.56487e-41 1248 19680 4.05299 126.64 131.001 261.746 261.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 0.001024 4096 4.56725e-41 1248 19520 4.03206 88.599 130.552 223.234 223.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 0.001024 4096 4.58169e-41 1248 19440 4.03424 74.4068 130.679 209.171 209.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 0.001024 4096 4.58323e-41 1248 19680 4.05504 119.179 131.041 254.327 254.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 0.001024 4096 4.55744e-41 1248 19584 4.05686 80.8475 131.089 216.046 216.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 0.001024 4096 4.55534e-41 1248 19296 4.02592 70.9489 130.163 205.191 205.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 0.001024 4096 4.57776e-41 1248 19600 4.0407 118.833 130.664 253.591 253.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 0.001024 4096 4.57678e-41 1248 19400 4.02227 83.5188 130.146 217.739 217.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 0.001024 4096 4.56053e-41 1248 19200 4.01405 71.8076 129.589 205.461 205.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 0.001024 4096 4.55758e-41 1248 19600 4.04486 112.901 130.692 247.692 247.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 0.001024 4096 4.58547e-41 1248 19488 4.0448 82.3183 130.847 217.264 217.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 0.001024 4096 4.58491e-41 1248 19152 4.00915 69.4712 129.623 203.155 203.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 0.001024 4096 4.56767e-41 1248 19560 4.03082 113.231 130.551 247.866 247.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 0.001024 4096 4.57678e-41 1248 19440 4.03251 83.0738 130.678 217.836 217.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 0.001024 4096 4.56879e-41 1248 19080 4.00419 70.5904 129.239 203.884 203.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 0.001024 4096 4.58407e-41 1248 19584 4.04349 113.975 130.823 248.894 248.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 0.001024 4096 4.5765e-41 1248 19456 4.0448 80.2857 130.716 215.097 215.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 0.001024 4096 4.56193e-41 1248 19200 4.02528 71.0961 130.043 205.216 205.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 0.001024 4096 4.57202e-41 1240 19776 4.05504 89.8056 131.206 225.119 225.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 0.001024 4096 4.57454e-41 1240 19712 4.0544 60.8604 130.991 195.96 196.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 0.001024 4096 4.57118e-41 1240 19760 4.05843 99.5156 131.042 234.669 234.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 0.001024 4096 4.57524e-41 1240 19680 4.05888 67.5201 130.851 202.478 202.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 0.001024 4096 4.57902e-41 1240 19680 4.05504 56.3261 131.152 191.583 191.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 0.001024 4096 4.58477e-41 1240 19728 4.05709 94.1007 130.915 229.127 229.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 0.001024 4096 4.57706e-41 1240 19680 4.05738 63.5073 131.024 198.642 198.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 0.001024 4096 4.57986e-41 1240 19584 4.04413 55.0114 130.632 189.739 189.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 0.001024 4096 4.58211e-41 1240 19712 4.05261 128.664 130.974 263.744 263.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 0.001024 4096 4.55898e-41 1240 19600 4.03046 82.6122 130.692 217.388 217.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 0.001024 4096 4.58715e-41 1240 19488 4.03088 69.0565 130.362 203.503 203.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 0.001024 4096 4.56851e-41 1240 19712 4.05699 121.282 130.922 256.311 256.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 0.001024 4096 4.5765e-41 1240 19584 4.03578 78.9801 130.694 213.761 213.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 0.001024 4096 4.57454e-41 1240 19584 4.05568 65.3476 130.932 200.385 200.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 0.001024 4096 4.58519e-41 1240 19728 4.05702 123.976 131.028 259.116 259.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 0.001024 4096 4.56585e-41 1240 19584 4.04134 84.3309 131.906 220.329 220.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 0.001024 4096 4.59009e-41 1240 19440 4.03306 74.5697 130.382 209.039 209.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 0.001024 4096 4.56333e-41 1240 19296 4.02432 66.1478 129.989 200.213 200.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 0.001024 4096 4.56865e-41 1240 19680 4.05418 116.619 130.813 251.537 251.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 0.001024 4096 4.57258e-41 1240 19520 4.03261 81.5286 130.397 216.009 216.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 0.001024 4096 4.58519e-41 1240 19440 4.03251 70.1932 130.4 204.678 204.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 0.001024 4096 4.58477e-41 1240 19200 4.01232 68.4539 129.561 202.082 202.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 0.001024 4096 4.57146e-41 1240 19680 4.05187 110.391 131.022 245.516 245.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 0.001024 4096 4.57468e-41 1240 19584 4.05754 80.5328 130.92 215.562 215.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 0.001024 4096 4.55912e-41 1240 19296 4.02384 67.8894 129.885 201.85 201.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 0.001024 4096 4.56781e-41 1240 19200 4.02432 63.9141 130.007 197.997 198.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 0.001024 4096 4.55898e-41 1240 19700 4.05632 114.508 131.063 249.678 249.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 0.001024 4096 4.58939e-41 1240 19600 4.05709 81.7215 131.156 216.984 217.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 0.001024 4096 4.56067e-41 1240 19500 4.05709 70.7461 131.141 205.995 206.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 0.001024 4096 4.55674e-41 1240 19200 4.02227 66.1033 129.974 200.151 200.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 0.001024 4096 4.57608e-41 1248 19744 4.05686 96.3158 131.194 231.618 231.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 0.001024 4096 4.57986e-41 1248 19712 4.05709 64.938 131.07 200.118 200.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 0.001024 4096 4.57062e-41 1248 19680 4.05853 54.947 131.077 190.131 190.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 0.001024 4096 4.55842e-41 1248 19720 4.05424 92.6515 130.973 227.731 227.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 0.001024 4096 4.5737e-41 1248 19680 4.05722 63.8894 130.981 198.981 199.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 0.001024 4096 4.55954e-41 1248 19560 4.02842 54.0913 130.663 188.836 188.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 0.001024 4096 4.57818e-41 1248 19728 4.05501 125.898 131.195 261.199 261.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 0.001024 4096 4.56823e-41 1248 19680 4.0561 81.7766 131.188 217.075 217.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 0.001024 4096 4.57286e-41 1248 19584 4.05491 67.9123 130.813 202.829 202.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 0.001024 4096 4.5793e-41 1248 19584 4.05699 58.1375 131.087 193.333 193.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 0.001024 4096 4.56851e-41 1248 19712 4.0544 117.974 131.026 253.106 253.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 0.001024 4096 4.58211e-41 1248 19600 4.04298 77.0703 130.852 212.018 212.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 0.001024 4096 4.58056e-41 1248 19488 4.02451 65.1156 130.442 199.635 199.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 0.001024 4096 4.57986e-41 1248 19488 4.04726 59.3632 130.727 194.19 194.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 0.001024 4096 4.58631e-41 1248 19712 4.06032 113.061 131.178 248.352 248.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 0.001024 4096 4.57972e-41 1248 19584 4.0407 76.9925 130.827 211.914 211.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 0.001024 4096 4.58393e-41 1248 19584 4.05914 65.2549 131.178 200.544 200.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 0.001024 4096 4.5793e-41 1248 19456 4.04694 58.9713 130.724 193.794 193.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 0.001024 4096 4.58491e-41 1248 19656 4.05706 111.921 130.937 246.968 247.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 0.001024 4096 4.57874e-41 1248 19584 4.05242 80.2898 130.836 215.231 215.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 0.001024 4096 4.58561e-41 1248 19440 4.02995 69.9766 130.506 204.567 204.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 0.001024 4096 4.58098e-41 1248 19296 4.0223 68.1288 130.131 202.339 202.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 0.001024 4096 4.56445e-41 1248 19680 4.05904 111.018 131.093 246.224 246.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 0.001024 4096 4.56795e-41 1248 19520 4.03456 80.3697 130.571 215.03 215.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 0.001024 4096 4.55983e-41 1248 19440 4.02957 67.9669 130.677 202.727 202.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 0.001024 4096 4.58995e-41 1248 19200 4.01661 63.8756 129.696 197.644 197.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 0.001024 4096 4.57005e-41 1250 19744 4.05504 99.5694 131.233 234.909 234.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 0.001024 4096 4.59065e-41 1250 19712 4.05485 66.7975 131.115 202.021 202.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 0.001024 4096 4.58743e-41 1250 19680 4.06118 56.619 131.104 191.834 191.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 0.001024 4096 4.57482e-41 1250 19720 4.05709 92.7621 131.134 228.007 228.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 0.001024 4096 4.55772e-41 1250 19680 4.05866 63.8218 131.137 199.07 199.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 0.001024 4096 4.57944e-41 1250 19560 4.03062 53.661 130.601 188.345 188.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 0.001024 4096 4.55646e-41 1250 19520 4.03242 48.1378 130.706 182.927 182.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 0.001024 4096 4.57426e-41 1250 19728 4.05869 124.383 131.112 259.603 259.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 0.001024 4096 4.57104e-41 1250 19680 4.05331 80.3686 131.237 215.71 215.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 0.001024 4096 4.58631e-41 1250 19584 4.0552 66.639 130.868 201.617 201.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 0.001024 4096 4.57216e-41 1250 19584 4.05562 57.9461 131.117 193.169 193.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 0.001024 4096 4.58519e-41 1250 19712 4.05242 113.9 131.161 249.166 249.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 0.001024 4096 4.56417e-41 1250 19600 4.04698 76.3878 130.745 211.233 211.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 0.001024 4096 4.57258e-41 1250 19488 4.02842 63.8085 130.473 198.362 198.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 0.001024 4096 4.57566e-41 1250 19488 4.0489 58.0854 130.77 192.957 193.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 0.001024 4096 4.58855e-41 1250 19712 4.05498 113.905 131.132 249.144 249.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 0.001024 4096 4.56823e-41 1250 19584 4.04502 77.0593 130.88 212.034 212.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 0.001024 4096 4.58673e-41 1250 19584 4.05728 67.0308 131.133 202.272 202.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 0.001024 4096 4.59079e-41 1250 19456 4.04928 59.7729 130.751 194.625 194.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 0.001024 4096 4.56823e-41 1250 19656 4.05504 118.257 130.98 253.341 253.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 0.001024 4096 4.58253e-41 1250 19584 4.05194 86.5199 130.98 221.602 221.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 0.001024 4096 4.58869e-41 1250 19440 4.03018 73.0481 130.468 207.598 207.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 0.001024 4096 4.55912e-41 1250 19296 4.02224 68.6572 130.207 202.937 202.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 0.001024 4096 4.58841e-41 1250 19080 4.00589 64.6204 129.422 198.102 198.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 0.001024 4096 4.5772e-41 1250 19680 4.05638 113.124 131.03 248.263 248.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 0.001024 4096 4.57426e-41 1250 19520 4.03456 80.6152 130.613 215.315 215.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 0.001024 4096 4.5786e-41 1250 19440 4.03498 68.7072 130.616 203.409 203.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 0.001024 4096 4.56935e-41 1250 19200 4.01613 66.234 129.716 200.019 200.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 0.001024 4096 4.58729e-41 1250 19200 4.02758 63.9713 130.185 198.235 198.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 0.001024 4096 4.56907e-41 1260 19680 4.05709 93.2369 130.972 228.318 228.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 0.001024 4096 4.58225e-41 1260 19648 4.06323 62.0209 131.076 197.211 197.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 0.001024 4096 4.55534e-41 1260 19584 4.05299 54.0017 130.89 188.998 189.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 0.001024 4096 4.558e-41 1260 19584 4.05696 48.0808 131.065 183.255 183.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 0.001024 4096 4.57888e-41 1260 19680 4.05709 124.619 131.119 259.85 259.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 0.001024 4096 4.57426e-41 1260 19600 4.05696 80.3525 130.816 215.277 215.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 0.001024 4096 4.56935e-41 1260 19560 4.05274 67.2994 130.797 202.204 202.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 0.001024 4096 4.58939e-41 1260 19520 4.05354 58.0944 130.799 193 193.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 0.001024 4096 4.56333e-41 1260 19680 4.0568 114.701 131.327 250.136 250.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 0.001024 4096 4.58435e-41 1260 19584 4.05709 74.388 130.902 209.403 209.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 0.001024 4096 4.56529e-41 1260 19584 4.05299 63.6539 131.176 198.937 198.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 0.001024 4096 4.58505e-41 1260 19392 4.02966 58.282 130.284 192.645 192.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 0.001024 4096 4.58491e-41 1260 19440 4.05302 52.6486 130.88 187.636 187.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 0.001024 4096 4.56431e-41 1260 19656 4.05734 110.737 131.077 245.925 245.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 0.001024 4096 4.56655e-41 1260 19600 4.05914 74.9667 130.988 210.067 210.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 0.001024 4096 4.57132e-41 1260 19488 4.04349 62.8611 130.779 197.734 197.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 0.001024 4096 4.57902e-41 1260 19488 4.05574 56.1236 130.95 191.184 191.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 0.001024 4096 4.58491e-41 1260 19320 4.03251 49.7013 130.388 184.173 184.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 0.001024 4096 4.57328e-41 1260 19648 4.05862 104.593 130.969 239.672 239.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 0.001024 4096 4.5709e-41 1260 19584 4.06093 74.214 131.067 209.392 209.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 0.001024 4096 4.58127e-41 1260 19392 4.03315 63.8714 130.407 198.362 198.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 0.001024 4096 4.57342e-41 1260 19456 4.05706 58.6076 130.986 193.703 193.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 0.001024 4096 4.58575e-41 1260 19200 4.02022 53.4208 129.94 187.431 187.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 0.001024 4096 4.58183e-41 1280 19616 4.05786 92.9684 131.026 228.104 228.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 0.001024 4096 4.58981e-41 1280 19584 4.05606 64.1593 131.117 199.383 199.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 0.001024 4096 4.57356e-41 1280 19488 4.0431 53.2611 130.675 188.03 188.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 0.001024 4096 4.58967e-41 1280 19456 4.04394 46.721 130.779 181.592 181.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 0.001024 4096 4.57986e-41 1280 19600 4.05926 123.263 131 258.375 258.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 0.001024 4096 4.56151e-41 1280 19520 4.0481 78.2786 130.765 213.142 213.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 0.001024 4096 4.56851e-41 1280 19440 4.02902 65.6876 130.67 200.44 200.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 0.001024 4096 4.57132e-41 1280 19360 4.03229 58.2239 130.442 192.748 192.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 0.001024 4096 4.57818e-41 1280 19400 4.04685 52.2559 130.768 187.121 187.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 0.001024 4096 4.55618e-41 1280 19584 4.05101 113.55 130.935 248.587 248.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 0.001024 4096 4.58575e-41 1280 19488 4.04454 73.8216 130.668 208.585 208.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 0.001024 4096 4.56291e-41 1280 19440 4.0448 62.1226 130.7 196.917 196.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 0.001024 4096 4.55772e-41 1280 19392 4.04419 56.0371 130.701 190.834 190.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 0.001024 4096 4.57888e-41 1280 19200 4.02218 49.1214 129.877 183.072 183.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 0.001024 4096 4.56207e-41 1280 19600 4.05677 107.071 131.188 242.368 242.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 0.001024 4096 4.57272e-41 1280 19488 4.04614 71.0141 130.874 205.986 206.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 0.001024 4096 4.55898e-41 1280 19488 4.05299 62.1048 131.085 197.293 197.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 0.001024 4096 4.56333e-41 1280 19264 4.02464 54.0119 131.411 189.501 189.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 0.001024 4096 4.58309e-41 1280 19320 4.05088 49.3998 130.762 184.265 184.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 0.001024 4096 4.56739e-41 1280 19584 4.06074 105.14 131.12 240.372 240.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 0.001024 4096 4.573e-41 1280 19456 4.04374 73.4988 130.775 208.369 208.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 0.001024 4096 4.56599e-41 1280 19392 4.0425 61.7014 130.777 196.573 196.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 0.001024 4096 4.56907e-41 1280 19200 4.02512 55.9344 130.116 190.128 190.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 0.001024 4096 4.58729e-41 1280 19200 4.0336 54.0425 130.355 188.482 188.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 0.001024 4096 4.5573e-41 1280 19200 4.0465 51.3813 130.775 186.254 186.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 910 0.001024 4096 4.58491e-41 1280 19648 4.06096 94.0493 131.116 229.276 229.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 0.001024 4096 4.56529e-41 1280 19616 4.05395 103.24 130.989 238.338 238.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 0.001024 4096 4.5744e-41 1280 19584 4.05709 68.8827 131.041 204.031 204.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 0.001024 4096 4.56711e-41 1280 19488 4.04275 58.264 130.789 193.145 193.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 0.001024 4096 4.57916e-41 1280 19456 4.04509 53.1082 130.68 187.887 187.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 0.001024 4096 4.58631e-41 1280 19360 4.03456 48.7072 130.428 183.22 183.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 0.001024 4096 4.55983e-41 1280 19392 4.04464 45.9222 130.679 180.698 180.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 0.001024 4096 4.59093e-41 1280 19264 4.0288 43.9707 130.29 178.339 178.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 0.001024 4096 4.56515e-41 1280 19200 4.02637 42.6712 130.008 176.756 176.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 910 0.001024 4096 4.56879e-41 1260 19488 4.05686 41.1765 131.067 176.348 176.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 910 0.001024 4096 4.58967e-41 1280 19264 4.02842 42.1885 130.287 176.556 176.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 910 0.001024 4096 4.55912e-41 1250 19320 4.02432 41.7792 130.168 176.022 176.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 910 0.001024 4096 4.57916e-41 1248 19320 4.02995 41.3891 130.234 175.703 175.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 910 0.001024 4096 4.58393e-41 1248 19584 4.04518 45.6721 130.747 180.517 180.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 910 0.001024 4096 4.5744e-41 1248 19200 4.03174 63.2689 130.677 198.03 198.085
