QuestaSim qverilog 10.2c Compiler 2013.07 Jul 18 2013
qverilog -f 5-9_run.f 
-- Compiling module high_address_check
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:/questa_sim_10.2c/win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.2c Unknown Platform Jul 18 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all 
# At   20ns: address = 000000ff:  EXPECT: high_addr = 0, ACTUAL: 0  OK
# At   40ns: address = 000000ff:  EXPECT: high_addr = 0, ACTUAL: 0  OK
# At   60ns: address = fe0000ff:  EXPECT: high_addr = 0, ACTUAL: 0  OK
# At   80ns: address = ff0000ff:  EXPECT: high_addr = 1, ACTUAL: 1  OK
# ** Note: $finish    : 5-9_testbench.sv(37)
#    Time: 90 ns  Iteration: 1  Instance: /top/test
