// Seed: 877318451
module module_0;
  assign id_1 = 1;
  assign id_1 = 1 - 1;
  wire id_2;
  wire id_3, id_4, id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8
    , id_10
);
  supply0 id_11;
  wire id_12;
  assign id_10 = 1;
  module_0();
  wire id_13;
  assign id_11 = 1;
  assign id_12 = id_10;
endmodule
