Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 17:12:48 2018
| Host         : NBOOKPAGANI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_ctrl_timing_summary_routed.rpt -pb vga_ctrl_timing_summary_routed.pb -rpx vga_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_ctrl
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 26 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.960        0.000                      0                   62        0.081        0.000                      0                   62        2.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clk                           {0.000 4.000}        8.000           125.000         
  clk_out1_Gen_clk_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_Gen_clk_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                       {0.000 4.000}        8.000           125.000         
  clk_out1_Gen_clk_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_Gen_clk_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_Gen_clk_clk_wiz_0_0         15.960        0.000                      0                   62        0.161        0.000                      0                   62        9.500        0.000                       0                    28  
  clkfbout_Gen_clk_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_Gen_clk_clk_wiz_0_0_1       15.962        0.000                      0                   62        0.161        0.000                      0                   62        9.500        0.000                       0                    28  
  clkfbout_Gen_clk_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Gen_clk_clk_wiz_0_0_1  clk_out1_Gen_clk_clk_wiz_0_0         15.960        0.000                      0                   62        0.081        0.000                      0                   62  
clk_out1_Gen_clk_clk_wiz_0_0    clk_out1_Gen_clk_clk_wiz_0_0_1       15.960        0.000                      0                   62        0.081        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_Gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.703ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.704ns (25.476%)  route 2.059ns (74.524%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y49         FDRE                                         r  vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.179 r  vga_sync_unit/h_count_reg[0]/Q
                         net (fo=9, routed)           0.866     0.687    vga_sync_unit/pixel_x[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     0.811 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.385    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.509 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.619     2.129    vga_sync_unit/v_count0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.580    18.714    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
                         clock pessimism              0.626    19.340    
                         clock uncertainty           -0.080    19.260    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 16.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           0.112    -0.247    vga_sync_unit/pixel_y[4]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_sync_unit/plusOp__0[5]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.364    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixeles/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.116%)  route 0.145ns (43.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X41Y47         FDRE                                         r  vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  vga_sync_unit/v_count_reg[0]/Q
                         net (fo=11, routed)          0.145    -0.213    vga_sync_unit/pixel_y[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.168 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    pixeles/D[2]
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    pixeles/clk
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.120    -0.364    pixeles/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[4]/Q
                         net (fo=5, routed)           0.125    -0.233    vga_sync_unit/pixel_x[4]
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_sync_unit/hsync_i_1_n_0
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/C
                         clock pessimism              0.249    -0.485    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.092    -0.393    vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.297    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.099    -0.198 r  vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.408    vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.107%)  route 0.122ns (36.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.122    -0.214    vga_sync_unit/pixel_y[5]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  vga_sync_unit/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    vga_sync_unit/plusOp__0[9]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.393    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[8]/Q
                         net (fo=7, routed)           0.092    -0.279    vga_sync_unit/pixel_x[8]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.180 r  vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/plusOp[9]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.408    vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.745%)  route 0.167ns (47.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.192    vga_sync_unit/pixel_x[5]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.045    -0.147 r  vga_sync_unit/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_sync_unit/plusOp[6]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.392    vga_sync_unit/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (64.099%)  route 0.129ns (35.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.102    -0.142 r  vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_sync_unit/plusOp__0[8]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107    -0.394    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.694%)  route 0.129ns (36.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.098    -0.146 r  vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_sync_unit/plusOp__0[7]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.409    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.149    vga_sync_unit/pixel_y[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.043    -0.106 r  vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_sync_unit/plusOp__0[3]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.131    -0.370    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y48     vga_sync_unit/h_count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_Gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_unit/Gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_Gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.736    vga_sync_unit/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.736    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.736    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.736    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.079    19.260    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.704ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.704ns (25.476%)  route 2.059ns (74.524%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y49         FDRE                                         r  vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.179 r  vga_sync_unit/h_count_reg[0]/Q
                         net (fo=9, routed)           0.866     0.687    vga_sync_unit/pixel_x[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     0.811 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.385    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.509 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.619     2.129    vga_sync_unit/v_count0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.580    18.714    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
                         clock pessimism              0.626    19.340    
                         clock uncertainty           -0.079    19.261    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    18.832    vga_sync_unit/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 16.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           0.112    -0.247    vga_sync_unit/pixel_y[4]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_sync_unit/plusOp__0[5]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.364    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixeles/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.116%)  route 0.145ns (43.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X41Y47         FDRE                                         r  vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  vga_sync_unit/v_count_reg[0]/Q
                         net (fo=11, routed)          0.145    -0.213    vga_sync_unit/pixel_y[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.168 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    pixeles/D[2]
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    pixeles/clk
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.120    -0.364    pixeles/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[4]/Q
                         net (fo=5, routed)           0.125    -0.233    vga_sync_unit/pixel_x[4]
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_sync_unit/hsync_i_1_n_0
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/C
                         clock pessimism              0.249    -0.485    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.092    -0.393    vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.297    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.099    -0.198 r  vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.408    vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.107%)  route 0.122ns (36.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.122    -0.214    vga_sync_unit/pixel_y[5]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  vga_sync_unit/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    vga_sync_unit/plusOp__0[9]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.393    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[8]/Q
                         net (fo=7, routed)           0.092    -0.279    vga_sync_unit/pixel_x[8]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.180 r  vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/plusOp[9]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.408    vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.745%)  route 0.167ns (47.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.192    vga_sync_unit/pixel_x[5]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.045    -0.147 r  vga_sync_unit/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_sync_unit/plusOp[6]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.392    vga_sync_unit/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (64.099%)  route 0.129ns (35.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.102    -0.142 r  vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_sync_unit/plusOp__0[8]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107    -0.394    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.694%)  route 0.129ns (36.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.098    -0.146 r  vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_sync_unit/plusOp__0[7]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.409    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.149    vga_sync_unit/pixel_y[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.043    -0.106 r  vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_sync_unit/plusOp__0[3]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.131    -0.370    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47     vga_sync_unit/h_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y48     vga_sync_unit/h_count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y46     pixeles/rgb_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     pixeles/rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     vga_sync_unit/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Gen_clk_clk_wiz_0_0_1
  To Clock:  clkfbout_Gen_clk_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_unit/Gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_Gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.703ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.704ns (25.476%)  route 2.059ns (74.524%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y49         FDRE                                         r  vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.179 r  vga_sync_unit/h_count_reg[0]/Q
                         net (fo=9, routed)           0.866     0.687    vga_sync_unit/pixel_x[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     0.811 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.385    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.509 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.619     2.129    vga_sync_unit/v_count0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.580    18.714    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
                         clock pessimism              0.626    19.340    
                         clock uncertainty           -0.080    19.260    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 16.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           0.112    -0.247    vga_sync_unit/pixel_y[4]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_sync_unit/plusOp__0[5]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.284    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixeles/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.116%)  route 0.145ns (43.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X41Y47         FDRE                                         r  vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  vga_sync_unit/v_count_reg[0]/Q
                         net (fo=11, routed)          0.145    -0.213    vga_sync_unit/pixel_y[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.168 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    pixeles/D[2]
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    pixeles/clk
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.080    -0.404    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.120    -0.284    pixeles/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[4]/Q
                         net (fo=5, routed)           0.125    -0.233    vga_sync_unit/pixel_x[4]
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_sync_unit/hsync_i_1_n_0
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.092    -0.313    vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.297    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.099    -0.198 r  vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.233    -0.500    
                         clock uncertainty            0.080    -0.420    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.328    vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.107%)  route 0.122ns (36.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.122    -0.214    vga_sync_unit/pixel_y[5]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  vga_sync_unit/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    vga_sync_unit/plusOp__0[9]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.313    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[8]/Q
                         net (fo=7, routed)           0.092    -0.279    vga_sync_unit/pixel_x[8]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.180 r  vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/plusOp[9]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.233    -0.500    
                         clock uncertainty            0.080    -0.420    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.328    vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.745%)  route 0.167ns (47.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.192    vga_sync_unit/pixel_x[5]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.045    -0.147 r  vga_sync_unit/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_sync_unit/plusOp[6]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.080    -0.404    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.312    vga_sync_unit/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (64.099%)  route 0.129ns (35.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.102    -0.142 r  vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_sync_unit/plusOp__0[8]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107    -0.314    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.694%)  route 0.129ns (36.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.098    -0.146 r  vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_sync_unit/plusOp__0[7]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.329    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.149    vga_sync_unit/pixel_y[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.043    -0.106 r  vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_sync_unit/plusOp__0[3]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.131    -0.290    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_Gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[1]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.333%)  route 2.444ns (71.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.541     2.775    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    18.735    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.966ns (28.399%)  route 2.436ns (71.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.216 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.732     0.516    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.299     0.815 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.389    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.513 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.596     2.109    vga_sync_unit/v_count0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.233 r  vga_sync_unit/v_count[9]_i_1/O
                         net (fo=9, routed)           0.533     2.767    vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.579    18.713    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.626    19.339    
                         clock uncertainty           -0.080    19.259    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429    18.830    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.703ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.704ns (25.476%)  route 2.059ns (74.524%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.758    -0.635    vga_sync_unit/clk
    SLICE_X40Y49         FDRE                                         r  vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.179 r  vga_sync_unit/h_count_reg[0]/Q
                         net (fo=9, routed)           0.866     0.687    vga_sync_unit/pixel_x[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     0.811 f  vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.574     1.385    vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.509 r  vga_sync_unit/h_count[9]_i_1/O
                         net (fo=20, routed)          0.619     2.129    vga_sync_unit/v_count0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.580    18.714    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[1]/C
                         clock pessimism              0.626    19.340    
                         clock uncertainty           -0.080    19.260    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    18.831    vga_sync_unit/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 16.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_sync_unit/v_count_reg[4]/Q
                         net (fo=5, routed)           0.112    -0.247    vga_sync_unit/pixel_y[4]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_sync_unit/plusOp__0[5]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.284    vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixeles/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.116%)  route 0.145ns (43.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X41Y47         FDRE                                         r  vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  vga_sync_unit/v_count_reg[0]/Q
                         net (fo=11, routed)          0.145    -0.213    vga_sync_unit/pixel_y[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.168 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    pixeles/D[2]
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    pixeles/clk
    SLICE_X42Y47         FDCE                                         r  pixeles/rgb_reg_reg[2]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.080    -0.404    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.120    -0.284    pixeles/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[4]/Q
                         net (fo=5, routed)           0.125    -0.233    vga_sync_unit/pixel_x[4]
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_sync_unit/hsync_i_1_n_0
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X40Y46         FDCE                                         r  vga_sync_unit/hsync_reg/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.092    -0.313    vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.297    vga_sync_unit/pixel_x[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.099    -0.198 r  vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.233    -0.500    
                         clock uncertainty            0.080    -0.420    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.328    vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.107%)  route 0.122ns (36.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.122    -0.214    vga_sync_unit/pixel_y[5]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  vga_sync_unit/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    vga_sync_unit/plusOp__0[9]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.313    vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  vga_sync_unit/h_count_reg[8]/Q
                         net (fo=7, routed)           0.092    -0.279    vga_sync_unit/pixel_x[8]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.180 r  vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/plusOp[9]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.233    -0.500    
                         clock uncertainty            0.080    -0.420    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.328    vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.745%)  route 0.167ns (47.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.595    -0.500    vga_sync_unit/clk
    SLICE_X40Y47         FDRE                                         r  vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_sync_unit/h_count_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.192    vga_sync_unit/pixel_x[5]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.045    -0.147 r  vga_sync_unit/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_sync_unit/plusOp[6]
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864    -0.733    vga_sync_unit/clk
    SLICE_X40Y48         FDRE                                         r  vga_sync_unit/h_count_reg[6]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.080    -0.404    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092    -0.312    vga_sync_unit/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (64.099%)  route 0.129ns (35.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.102    -0.142 r  vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_sync_unit/plusOp__0[8]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107    -0.314    vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.694%)  route 0.129ns (36.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  vga_sync_unit/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.244    vga_sync_unit/pixel_y[6]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.098    -0.146 r  vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_sync_unit/plusOp__0[7]
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X41Y46         FDRE                                         r  vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092    -0.329    vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594    -0.501    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.149    vga_sync_unit/pixel_y[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.043    -0.106 r  vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_sync_unit/plusOp__0[3]
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_in1_Gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1_Gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_unit/Gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.734    vga_sync_unit/clk
    SLICE_X42Y46         FDRE                                         r  vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.131    -0.290    vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.183    





