0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/project_2/project_2.srcs/sim_1/new/pipo_register_tb.v,1687699712,verilog,,,,pipo_register_tb,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/project_2/project_2.srcs/sources_1/new/pipo_register.v,1687701414,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/project_2/project_2.srcs/sim_1/new/pipo_register_tb.v,,pipo_register,,,,,,,,
