Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 13 14:00:44 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.029     -873.285                    539                 5072        0.034        0.000                      0                 5072       -0.905       -5.075                      11                  2858  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_TEST_clk_wiz_0_0    {0.000 0.625}        1.250           800.000         
  clk_out2_TEST_clk_wiz_0_0    {0.000 1.250}        2.500           400.000         
  clkfbout_TEST_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_TEST_clk_wiz_0_0                                                                                                                                                     -0.905       -5.075                      11                    12  
  clk_out2_TEST_clk_wiz_0_0         -2.790     -233.322                    413                  835        0.148        0.000                      0                  835        0.345        0.000                       0                   395  
  clkfbout_TEST_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                           3.198        0.000                      0                 4168        0.034        0.000                      0                 4168        4.020        0.000                       0                  2447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                 clk_out2_TEST_clk_wiz_0_0       -4.029     -860.634                    501                  501        0.279        0.000                      0                  501  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_0
  To Clock:  clk_out1_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           11  Failing Endpoints,  Worst Slack       -0.905ns,  Total Violation       -5.075ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.250       -0.905     BUFGCTRL_X0Y1    TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y66     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y66     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y84     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y84     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y83     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y83     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y98     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y98     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y97     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_4/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TEST_clk_wiz_0_0
  To Clock:  clk_out2_TEST_clk_wiz_0_0

Setup :          413  Failing Endpoints,  Worst Slack       -2.790ns,  Total Violation     -233.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.790ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.394ns (26.784%)  route 3.811ns (73.216%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 4.112 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDRE (Prop_fdre_C_Q)         0.478     2.253 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[20]/Q
                         net (fo=6, routed)           3.206     5.459    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr[20]
    SLICE_X90Y92         LUT4 (Prop_lut4_I3_O)        0.295     5.754 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.754    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__1_i_6_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.134 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.134    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__1_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.605     6.856    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__2_n_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.980 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_i_1/O
                         net (fo=1, routed)           0.000     6.980    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.609     4.112    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/C
                         clock pessimism              0.114     4.226    
                         clock uncertainty           -0.066     4.160    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.029     4.189    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                 -2.790    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.456ns (11.916%)  route 3.371ns (88.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 4.112 - 2.500 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.783     1.786    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y91         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[3]/Q
                         net (fo=6, routed)           3.371     5.613    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr[3]
    SLICE_X92Y94         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.609     4.112    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y94         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[3]/C
                         clock pessimism              0.114     4.226    
                         clock uncertainty           -0.066     4.160    
    SLICE_X92Y94         FDRE (Setup_fdre_C_D)       -0.016     4.144    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[3]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[24]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X89Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[24]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[25]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X89Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[25]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[26]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[26]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[27]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[27]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[28]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[28]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X88Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[29]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[29]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[2]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X89Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.028%)  route 2.711ns (77.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.048 - 2.500 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.772     1.775    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y80         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDSE (Prop_fdse_C_Q)         0.518     2.293 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[2]/Q
                         net (fo=4, routed)           1.111     3.404    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/p_0_in27_in
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.124     3.528 f  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2/O
                         net (fo=2, routed)           0.972     4.500    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_2_n_0
    SLICE_X92Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]_i_1/O
                         net (fo=35, routed)          0.629     5.252    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_2
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.545     4.048    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X89Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[7]/C
                         clock pessimism              0.114     4.162    
                         clock uncertainty           -0.066     4.096    
    SLICE_X89Y87         FDRE (Setup_fdre_C_CE)      -0.205     3.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[7]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.605     0.607    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[23]/Q
                         net (fo=1, routed)           0.113     0.861    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[23]
    SLICE_X93Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.873     0.875    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[23]/C
                         clock pessimism             -0.234     0.641    
    SLICE_X93Y86         FDRE (Hold_fdre_C_D)         0.072     0.713    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.605     0.607    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[31]/Q
                         net (fo=1, routed)           0.117     0.865    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[31]
    SLICE_X92Y88         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.876     0.878    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y88         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[31]/C
                         clock pessimism             -0.234     0.644    
    SLICE_X92Y88         FDRE (Hold_fdre_C_D)         0.060     0.704    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.640%)  route 0.112ns (44.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.604     0.606    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y84         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1_reg[11]/Q
                         net (fo=1, routed)           0.112     0.859    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1[11]
    SLICE_X92Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.873     0.875    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T1_reg[11]/C
                         clock pessimism             -0.254     0.621    
    SLICE_X92Y86         FDRE (Hold_fdre_C_D)         0.076     0.697    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.174%)  route 0.124ns (46.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.598     0.600    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X91Y78         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.124     0.865    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ctr_val[0]
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.865     0.867    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[0]/C
                         clock pessimism             -0.234     0.633    
    SLICE_X92Y77         FDRE (Hold_fdre_C_D)         0.060     0.693    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.598     0.600    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]/Q
                         net (fo=2, routed)           0.126     0.866    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0[2]
    SLICE_X90Y79         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.867     0.869    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y79         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D0_reg[2]/C
                         clock pessimism             -0.254     0.615    
    SLICE_X90Y79         FDRE (Hold_fdre_C_D)         0.076     0.691    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.785%)  route 0.148ns (51.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.604     0.606    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[15]/Q
                         net (fo=1, routed)           0.148     0.895    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[15]
    SLICE_X92Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.874     0.876    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[15]/C
                         clock pessimism             -0.234     0.642    
    SLICE_X92Y87         FDRE (Hold_fdre_C_D)         0.075     0.717    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.607     0.609    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y90         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDRE (Prop_fdre_C_Q)         0.141     0.750 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[17]/Q
                         net (fo=1, routed)           0.116     0.866    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4[17]
    SLICE_X92Y92         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.877     0.879    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y92         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[17]/C
                         clock pessimism             -0.254     0.625    
    SLICE_X92Y92         FDRE (Hold_fdre_C_D)         0.063     0.688    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.170%)  route 0.124ns (46.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.598     0.600    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X91Y78         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.124     0.865    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ctr_val[1]
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.865     0.867    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[1]/C
                         clock pessimism             -0.234     0.633    
    SLICE_X92Y77         FDRE (Hold_fdre_C_D)         0.053     0.686    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.607     0.609    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y90         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y90         FDRE (Prop_fdre_C_Q)         0.164     0.773 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4_reg[22]/Q
                         net (fo=1, routed)           0.110     0.883    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4[22]
    SLICE_X93Y91         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.877     0.879    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y91         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[22]/C
                         clock pessimism             -0.254     0.625    
    SLICE_X93Y91         FDRE (Hold_fdre_C_D)         0.075     0.700    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T4_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.711%)  route 0.106ns (39.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.604     0.606    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         FDRE (Prop_fdre_C_Q)         0.164     0.770 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3_reg[13]/Q
                         net (fo=1, routed)           0.106     0.876    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT3[13]
    SLICE_X93Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.873     0.875    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[13]/C
                         clock pessimism             -0.234     0.641    
    SLICE_X93Y86         FDRE (Hold_fdre_C_D)         0.047     0.688    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/T3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y66     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y84     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y83     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y98     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y97     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/selectio_wiz_4/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X92Y84     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X92Y84     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X92Y84     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X90Y78     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X93Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT2_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X93Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X93Y81     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT2_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y78     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y78     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y77     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X93Y77     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X93Y77     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X91Y91     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X90Y77     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X92Y78     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X93Y82     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT2_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X93Y82     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT2_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TEST_clk_wiz_0_0
  To Clock:  clkfbout_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 1.600ns (25.480%)  route 4.679ns (74.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=6, routed)           3.918     8.399    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[28]
    SLICE_X90Y88         LUT3 (Prop_lut3_I2_O)        0.150     8.549 r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.762     9.310    TEST_i/O_UTIL/U0/gpio_core_1/D[28]
    SLICE_X90Y92         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.604    12.783    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X90Y92         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X90Y92         FDRE (Setup_fdre_C_D)       -0.249    12.509    TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.600ns (26.328%)  route 4.477ns (73.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=6, routed)           3.897     8.378    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[23]
    SLICE_X92Y93         LUT3 (Prop_lut3_I2_O)        0.150     8.528 r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[8]_i_1/O
                         net (fo=1, routed)           0.580     9.108    TEST_i/O_UTIL/U0/gpio_core_1/D[23]
    SLICE_X88Y93         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.546    12.725    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y93         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)       -0.262    12.438    TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 0.704ns (11.667%)  route 5.330ns (88.333%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.905     3.199    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X57Y101        FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=89, routed)          2.526     6.181    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X84Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.305 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=17, routed)          1.453     7.758    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X95Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.882 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           1.351     9.233    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X67Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.541    12.720    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X67Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X67Y95         FDRE (Setup_fdre_C_D)       -0.081    12.614    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.603ns (26.718%)  route 4.397ns (73.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=8, routed)           3.581     8.062    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X90Y89         LUT3 (Prop_lut3_I2_O)        0.153     8.215 r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[29]_i_1/O
                         net (fo=1, routed)           0.816     9.030    TEST_i/O_UTIL/U0/gpio_core_1/D[2]
    SLICE_X91Y88         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.602    12.781    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y88         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                         clock pessimism              0.129    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y88         FDRE (Setup_fdre_C_D)       -0.308    12.448    TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.890ns (17.118%)  route 4.309ns (82.882%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.914     3.208    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X86Y105        FDRE                                         r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.518     3.726 r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.951     4.677    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_3
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.124     4.801 r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.186     5.987    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.303     6.414    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.124     6.538 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.869     8.407    TEST_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.562    12.742    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 0.704ns (11.831%)  route 5.246ns (88.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.905     3.199    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X57Y101        FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=89, routed)          2.526     6.181    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X84Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.305 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=17, routed)          1.297     7.603    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.727 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           1.423     9.149    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X64Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.542    12.721    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X64Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X64Y97         FDRE (Setup_fdre_C_D)       -0.081    12.615    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 0.704ns (11.916%)  route 5.204ns (88.084%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.905     3.199    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X57Y101        FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=89, routed)          2.526     6.181    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X84Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.305 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=17, routed)          1.292     7.598    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.722 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=2, routed)           1.386     9.107    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X63Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.540    12.719    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X63Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)       -0.067    12.627    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.842ns (14.214%)  route 5.082ns (85.786%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.905     3.199    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X57Y101        FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419     3.618 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=89, routed)          2.471     6.089    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X93Y98         LUT4 (Prop_lut4_I1_O)        0.299     6.388 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2/O
                         net (fo=15, routed)          1.085     7.474    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=2, routed)           1.525     9.123    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X62Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.541    12.720    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X62Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.045    12.650    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.070ns (18.134%)  route 4.831ns (81.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.905     3.199    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X57Y101        FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419     3.618 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=89, routed)          2.471     6.089    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X93Y98         LUT4 (Prop_lut4_I1_O)        0.325     6.414 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=17, routed)          0.904     7.318    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X91Y99         LUT6 (Prop_lut6_I4_O)        0.326     7.644 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           1.455     9.100    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X64Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.542    12.721    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X64Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X64Y97         FDRE (Setup_fdre_C_D)       -0.067    12.629    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.704ns (11.930%)  route 5.197ns (88.070%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.905     3.199    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X57Y101        FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=89, routed)          2.526     6.181    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X84Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.305 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=17, routed)          1.091     7.397    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           1.579     9.100    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X62Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.541    12.720    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X62Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.045    12.650    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  3.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.867%)  route 0.148ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.689     1.025    TEST_i/O_UTIL/U0/s_axi_aclk
    SLICE_X91Y100        FDRE                                         r  TEST_i/O_UTIL/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  TEST_i/O_UTIL/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.148     1.314    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[30]
    SLICE_X91Y99         FDRE                                         r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.877     1.243    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X91Y99         FDRE                                         r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X91Y99         FDRE (Hold_fdre_C_D)         0.072     1.280    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TEST_i/DELAY/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/DELAY/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.862%)  route 0.277ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.607     0.943    TEST_i/DELAY/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X94Y95         FDRE                                         r  TEST_i/DELAY/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y95         FDRE (Prop_fdre_C_Q)         0.148     1.091 r  TEST_i/DELAY/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.277     1.367    TEST_i/DELAY/U0/gpio_core_1/gpio_io_i_d2[5]
    SLICE_X91Y101        FDRE                                         r  TEST_i/DELAY/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.963     1.329    TEST_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y101        FDRE                                         r  TEST_i/DELAY/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X91Y101        FDRE (Hold_fdre_C_D)         0.017     1.311    TEST_i/DELAY/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.434%)  route 0.175ns (45.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.689     1.025    TEST_i/CTIME1/U0/gpio_core_1/s_axi_aclk
    SLICE_X92Y100        FDRE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.175     1.364    TEST_i/CTIME1/U0/gpio_core_1/gpio2_Data_In[2]
    SLICE_X92Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.409 r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.409    TEST_i/CTIME1/U0/gpio_core_1/Read_Reg2_In[2]
    SLICE_X92Y98         FDRE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.877     1.243    TEST_i/CTIME1/U0/gpio_core_1/s_axi_aclk
    SLICE_X92Y98         FDRE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.121     1.329    TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.471%)  route 0.175ns (45.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.689     1.025    TEST_i/CTIME1/U0/gpio_core_1/s_axi_aclk
    SLICE_X90Y101        FDSE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDSE (Prop_fdse_C_Q)         0.164     1.189 r  TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=1, routed)           0.175     1.364    TEST_i/CTIME1/U0/gpio_core_1/gpio_io_t[29]
    SLICE_X92Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.409 r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.409    TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X92Y98         FDRE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.877     1.243    TEST_i/CTIME1/U0/gpio_core_1/s_axi_aclk
    SLICE_X92Y98         FDRE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.120     1.328    TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio2_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.144%)  route 0.209ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.690     1.026    TEST_i/CTIME1/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y100        FDSE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio2_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDSE (Prop_fdse_C_Q)         0.141     1.167 r  TEST_i/CTIME1/U0/gpio_core_1/Dual.gpio2_OE_reg[12]/Q
                         net (fo=1, routed)           0.209     1.376    TEST_i/CTIME1/U0/gpio_core_1/gpio2_io_t[19]
    SLICE_X96Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.421 r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3[12]_i_1/O
                         net (fo=1, routed)           0.000     1.421    TEST_i/CTIME1/U0/gpio_core_1/Read_Reg2_In[12]
    SLICE_X96Y99         FDRE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.878     1.244    TEST_i/CTIME1/U0/gpio_core_1/s_axi_aclk
    SLICE_X96Y99         FDRE                                         r  TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X96Y99         FDRE (Hold_fdre_C_D)         0.121     1.330    TEST_i/CTIME1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.606     0.942    TEST_i/CTIME0/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y89         FDRE                                         r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/Q
                         net (fo=1, routed)           0.052     1.135    TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg
    SLICE_X98Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.180 r  TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.180    TEST_i/CTIME0/U0/ip2bus_data[4]
    SLICE_X98Y89         FDRE                                         r  TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.876     1.242    TEST_i/CTIME0/U0/s_axi_aclk
    SLICE_X98Y89         FDRE                                         r  TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism             -0.287     0.955    
    SLICE_X98Y89         FDRE (Hold_fdre_C_D)         0.121     1.076    TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/O_UTIL/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.607     0.943    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y97         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/Q
                         net (fo=1, routed)           0.052     1.136    TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg
    SLICE_X90Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.181 r  TEST_i/O_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.181    TEST_i/O_UTIL/U0/ip2bus_data[29]
    SLICE_X90Y97         FDRE                                         r  TEST_i/O_UTIL/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.877     1.243    TEST_i/O_UTIL/U0/s_axi_aclk
    SLICE_X90Y97         FDRE                                         r  TEST_i/O_UTIL/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.287     0.956    
    SLICE_X90Y97         FDRE (Hold_fdre_C_D)         0.121     1.077    TEST_i/O_UTIL/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TEST_i/CTIME0/U0/gpio_core_1/Dual.gpio_OE_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.607     0.943    TEST_i/CTIME0/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y91         FDSE                                         r  TEST_i/CTIME0/U0/gpio_core_1/Dual.gpio_OE_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDSE (Prop_fdse_C_Q)         0.141     1.084 r  TEST_i/CTIME0/U0/gpio_core_1/Dual.gpio_OE_reg[18]/Q
                         net (fo=1, routed)           0.054     1.138    TEST_i/CTIME0/U0/gpio_core_1/gpio_io_t[13]
    SLICE_X98Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.183 r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.183    TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1_n_0
    SLICE_X98Y91         FDRE                                         r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.877     1.243    TEST_i/CTIME0/U0/gpio_core_1/s_axi_aclk
    SLICE_X98Y91         FDRE                                         r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                         clock pessimism             -0.287     0.956    
    SLICE_X98Y91         FDRE (Hold_fdre_C_D)         0.121     1.077    TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.607     0.943    TEST_i/CTIME0/U0/gpio_core_1/s_axi_aclk
    SLICE_X101Y91        FDRE                                         r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDRE (Prop_fdre_C_Q)         0.141     1.084 r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/Q
                         net (fo=1, routed)           0.054     1.138    TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg
    SLICE_X100Y91        LUT5 (Prop_lut5_I2_O)        0.045     1.183 r  TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.183    TEST_i/CTIME0/U0/ip2bus_data[7]
    SLICE_X100Y91        FDRE                                         r  TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.877     1.243    TEST_i/CTIME0/U0/s_axi_aclk
    SLICE_X100Y91        FDRE                                         r  TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism             -0.287     0.956    
    SLICE_X100Y91        FDRE (Hold_fdre_C_D)         0.121     1.077    TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.582     0.918    TEST_i/CTIME0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y91         FDRE                                         r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  TEST_i/CTIME0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/Q
                         net (fo=1, routed)           0.056     1.115    TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.045     1.160 r  TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.160    TEST_i/CTIME0/U0/ip2bus_data[1]
    SLICE_X82Y91         FDRE                                         r  TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.851     1.217    TEST_i/CTIME0/U0/s_axi_aclk
    SLICE_X82Y91         FDRE                                         r  TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism             -0.286     0.931    
    SLICE_X82Y91         FDRE (Hold_fdre_C_D)         0.120     1.051    TEST_i/CTIME0/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X83Y100   TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y100   TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y100   TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y100   TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y99    TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y99    TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X82Y99    TEST_i/CTIME0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X100Y84   TEST_i/CTIME0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y88    TEST_i/CTIME0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_TEST_clk_wiz_0_0

Setup :          501  Failing Endpoints,  Worst Slack       -4.029ns,  Total Violation     -860.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.029ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.933ns (60.860%)  route 1.886ns (39.140%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 4.112 - 2.500 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.778     3.072    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y88         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88         FDRE (Prop_fdre_C_Q)         0.456     3.528 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.610     4.138    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timeout[1]
    SLICE_X91Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.262 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.262    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry_i_4_n_0
    SLICE_X91Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.794 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.794    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.908    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__0_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.022    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__1_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.136    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__2_n_0
    SLICE_X91Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.250    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__3_n_0
    SLICE_X91Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.364    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__4_n_0
    SLICE_X91Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.478    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__5_n_0
    SLICE_X91Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.812 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.671     6.484    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/minusOp[30]
    SLICE_X90Y93         LUT4 (Prop_lut4_I2_O)        0.303     6.787 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.787    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__2_i_5_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.163 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.605     7.767    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst1_carry__2_n_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.891 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_i_1/O
                         net (fo=1, routed)           0.000     7.891    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.609     4.112    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/C
                         clock pessimism              0.000     4.112    
                         clock uncertainty           -0.278     3.834    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.029     3.863    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg
  -------------------------------------------------------------------
                         required time                          3.863    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -4.029    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/lddr3_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.580ns (22.066%)  route 2.049ns (77.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.097 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.911     5.703    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y77         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/lddr3_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.594     4.097    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y77         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/lddr3_reg[3]/C
                         clock pessimism              0.000     4.097    
                         clock uncertainty           -0.278     3.819    
    SLICE_X90Y77         FDSE (Setup_fdse_C_S)       -0.524     3.295    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/lddr3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.295    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr0_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.580ns (22.066%)  route 2.049ns (77.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.097 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.911     5.703    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y77         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr0_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.594     4.097    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y77         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr0_reg[1]/C
                         clock pessimism              0.000     4.097    
                         clock uncertainty           -0.278     3.819    
    SLICE_X90Y77         FDSE (Setup_fdse_C_S)       -0.524     3.295    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.295    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.580ns (22.066%)  route 2.049ns (77.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.097 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.911     5.703    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.594     4.097    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[19]/C
                         clock pessimism              0.000     4.097    
                         clock uncertainty           -0.278     3.819    
    SLICE_X90Y77         FDRE (Setup_fdre_C_R)       -0.524     3.295    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[19]
  -------------------------------------------------------------------
                         required time                          3.295    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.580ns (22.066%)  route 2.049ns (77.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.097 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.911     5.703    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.594     4.097    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[4]/C
                         clock pessimism              0.000     4.097    
                         clock uncertainty           -0.278     3.819    
    SLICE_X90Y77         FDRE (Setup_fdre_C_R)       -0.524     3.295    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[4]
  -------------------------------------------------------------------
                         required time                          3.295    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ctr_rst_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.580ns (23.525%)  route 1.885ns (76.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.099 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.748     5.539    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y78         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ctr_rst_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.596     4.099    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y78         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     4.099    
                         clock uncertainty           -0.278     3.821    
    SLICE_X90Y78         FDSE (Setup_fdse_C_S)       -0.524     3.297    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                          3.297    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.580ns (23.525%)  route 1.885ns (76.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.099 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.748     5.539    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y78         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.596     4.099    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y78         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_reg/C
                         clock pessimism              0.000     4.099    
                         clock uncertainty           -0.278     3.821    
    SLICE_X90Y78         FDRE (Setup_fdre_C_R)       -0.524     3.297    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_reg
  -------------------------------------------------------------------
                         required time                          3.297    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.580ns (23.525%)  route 1.885ns (76.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.099 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.748     5.539    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y78         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.596     4.099    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y78         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[1]/C
                         clock pessimism              0.000     4.099    
                         clock uncertainty           -0.278     3.821    
    SLICE_X90Y78         FDSE (Setup_fdse_C_S)       -0.524     3.297    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.297    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.580ns (23.525%)  route 1.885ns (76.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.099 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.748     5.539    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y78         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.596     4.099    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y78         FDSE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[3]/C
                         clock pessimism              0.000     4.099    
                         clock uncertainty           -0.278     3.821    
    SLICE_X90Y78         FDSE (Setup_fdse_C_S)       -0.524     3.297    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pddr3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.297    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.580ns (23.525%)  route 1.885ns (76.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 4.099 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.780     3.074    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.456     3.530 f  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          1.137     4.667    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.791 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1/O
                         net (fo=64, routed)          0.748     5.539    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/ilistening_i_1_n_0
    SLICE_X90Y78         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         1.596     4.099    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y78         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[23]/C
                         clock pessimism              0.000     4.099    
                         clock uncertainty           -0.278     3.821    
    SLICE_X90Y78         FDRE (Setup_fdre_C_R)       -0.524     3.297    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/uctr_reg[23]
  -------------------------------------------------------------------
                         required time                          3.297    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 -2.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.609%)  route 0.402ns (68.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.402     1.483    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.528 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_i_1/O
                         net (fo=1, routed)           0.000     1.528    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.878     0.880    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/C
                         clock pessimism              0.000     0.880    
                         clock uncertainty            0.278     1.158    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.091     1.249    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.311%)  route 0.428ns (69.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.428     1.508    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X91Y77         LUT4 (Prop_lut4_I1_O)        0.045     1.553 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.553    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0[2]_i_1_n_0
    SLICE_X91Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.865     0.867    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y77         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.278     1.145    
    SLICE_X91Y77         FDRE (Hold_fdre_C_D)         0.092     1.237    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.231ns (32.738%)  route 0.475ns (67.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.387     1.468    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X92Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.513 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=35, routed)          0.088     1.600    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_4
    SLICE_X92Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.645 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.645    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1[2]_i_1_n_0
    SLICE_X92Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.868     0.870    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[2]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.278     1.148    
    SLICE_X92Y80         FDRE (Hold_fdre_C_D)         0.121     1.269    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.645%)  route 0.477ns (67.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.387     1.468    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X92Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.513 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=35, routed)          0.090     1.602    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_4
    SLICE_X92Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.647 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.647    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1[1]_i_1_n_0
    SLICE_X92Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.868     0.870    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[1]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.278     1.148    
    SLICE_X92Y80         FDRE (Hold_fdre_C_D)         0.120     1.268    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/drdyi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.257%)  route 0.522ns (73.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.522     1.603    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.648 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/drdyi_i_1/O
                         net (fo=1, routed)           0.000     1.648    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/drdyi_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/drdyi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.855     0.857    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X87Y93         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/drdyi_reg/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.278     1.135    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.091     1.226    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/drdyi_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.893%)  route 0.493ns (68.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.380     1.461    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.506 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT2[31]_i_1/O
                         net (fo=35, routed)          0.113     1.619    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_3
    SLICE_X93Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.664 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.664    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2[1]_i_1_n_0
    SLICE_X93Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.868     0.870    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[1]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.278     1.148    
    SLICE_X93Y80         FDRE (Hold_fdre_C_D)         0.092     1.240    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.849%)  route 0.494ns (68.151%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.380     1.461    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.506 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT2[31]_i_1/O
                         net (fo=35, routed)          0.114     1.620    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_3
    SLICE_X93Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.665 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.665    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2[0]_i_1_n_0
    SLICE_X93Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.868     0.870    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[0]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.278     1.148    
    SLICE_X93Y80         FDRE (Hold_fdre_C_D)         0.091     1.239    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.231ns (29.860%)  route 0.543ns (70.140%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.387     1.468    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X92Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.513 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT1[31]_i_1/O
                         net (fo=35, routed)          0.156     1.668    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_4
    SLICE_X92Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.713 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.713    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1[0]_i_1_n_0
    SLICE_X92Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.868     0.870    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y80         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[0]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.278     1.148    
    SLICE_X92Y80         FDRE (Hold_fdre_C_D)         0.121     1.269    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.231ns (30.043%)  route 0.538ns (69.957%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.394     1.474    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.519 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pT4[31]_i_1/O
                         net (fo=35, routed)          0.144     1.663    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_1
    SLICE_X93Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.708 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.708    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4[2]_i_1_n_0
    SLICE_X93Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.874     0.876    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y87         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_reg[2]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.278     1.154    
    SLICE_X93Y87         FDRE (Hold_fdre_C_D)         0.092     1.246    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.449%)  route 0.492ns (72.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.604     0.940    TEST_i/O_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y85         FDRE                                         r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  TEST_i/O_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.356     1.437    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/resetn
    SLICE_X93Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.482 r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D3[2]_i_1/O
                         net (fo=35, routed)          0.136     1.617    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D3[2]_i_1_n_0
    SLICE_X93Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=393, routed)         0.873     0.875    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y86         FDRE                                         r  TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D3_reg[0]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.278     1.153    
    SLICE_X93Y86         FDRE (Hold_fdre_C_R)        -0.018     1.135    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/D3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.482    





