0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/getni/ENGN4213-FPGA-Assignment/wordDisplay7SD/wordDisplay7SD.sim/sim_1/synth/func/xsim/wordDisplay_TOP_func_synth.v,1743864886,verilog,,,,clockDividerHB;clockDividerHB_2;clockDividerHB__parameterized0;debouncer;debouncer_0;displayDriver;glbl;spot;spot_1;wordDisplay_TOP,,,,,,,,
