vendor_name = ModelSim
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/dfifo_16x512.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/VGA_Drive.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/VGA_Dispaly.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Uart_Byte_Rx.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Refresh.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Para.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Init.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Lcd_Para.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/i2c_timing_ctrl.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/I2C_OV7725_RGB565_Config.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/CMOS_Capture_RGB565.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Auto_Write_Read.v
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/OV7725_Sdram_VGA_Disp.cbx.xml
source_file = 1, e:/altera/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, e:/altera/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v
source_file = 1, e:/altera/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, e:/altera/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/a_gray2bin_6ib.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/a_graycounter_3p6.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/a_graycounter_v6c.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/altsyncram_a011.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dffpipe_909.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/alt_synch_pipe_b7d.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dffpipe_a09.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/alt_synch_pipe_c7d.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dffpipe_b09.tdf
source_file = 1, F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/cmpr_n76.tdf
design_name = OV7725_Sdram_VGA_Disp
instance = comp, \u_i2c_timing_ctrl|delay_cnt[4] , u_i2c_timing_ctrl|delay_cnt[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[6] , u_i2c_timing_ctrl|delay_cnt[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~0 , VGA_Drive_inst|Add0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~4 , VGA_Drive_inst|Add0~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~0 , VGA_Drive_inst|Add1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[4]~22 , u_i2c_timing_ctrl|delay_cnt[4]~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[6]~26 , u_i2c_timing_ctrl|delay_cnt[6]~26, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0]~5 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~2 , Sdram_Top_inst|Sdram_Write_inst|Add3~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~8 , Sdram_Top_inst|Sdram_Write_inst|Add3~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~10 , Sdram_Top_inst|Sdram_Write_inst|Add3~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~12 , Sdram_Top_inst|Sdram_Write_inst|Add3~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~14 , Sdram_Top_inst|Sdram_Write_inst|Add3~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~16 , Sdram_Top_inst|Sdram_Write_inst|Add3~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~18 , Sdram_Top_inst|Sdram_Write_inst|Add3~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~20 , Sdram_Top_inst|Sdram_Write_inst|Add3~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~22 , Sdram_Top_inst|Sdram_Write_inst|Add3~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~0 , Sdram_Top_inst|Sdram_Read_inst|Add3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~6 , Sdram_Top_inst|Sdram_Read_inst|Add3~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~2 , Sdram_Top_inst|Sdram_Read_inst|Add2~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~8 , Sdram_Top_inst|Sdram_Read_inst|Add3~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~10 , Sdram_Top_inst|Sdram_Read_inst|Add3~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~12 , Sdram_Top_inst|Sdram_Read_inst|Add3~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~14 , Sdram_Top_inst|Sdram_Read_inst|Add3~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~10 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~12 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~14 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]~5 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~24, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~26, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[2] , VGA_Drive_inst|hcnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Equal0~3 , u_i2c_timing_ctrl|Equal0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[3] , u_i2c_timing_ctrl|i2c_stream_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~2 , u_i2c_timing_ctrl|Mux16~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr1~1 , u_i2c_timing_ctrl|WideOr1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux18~0 , u_i2c_timing_ctrl|Mux18~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux0~0 , u_i2c_timing_ctrl|Mux0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|ref_en , Sdram_Top_inst|ref_en, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector2~0 , Sdram_Top_inst|Selector2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] , Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[10]~3 , Sdram_Top_inst|sdram_addr[10]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~7 , Sdram_Top_inst|sdram_cmd~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] , Sdram_Top_inst|Sdram_Write_inst|row_addr[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] , Sdram_Top_inst|Sdram_Write_inst|row_addr[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] , Sdram_Top_inst|Sdram_Write_inst|row_addr[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always15~2 , Sdram_Top_inst|Sdram_Write_inst|always15~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] , Sdram_Top_inst|Sdram_Read_inst|row_addr[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always16~2 , Sdram_Top_inst|Sdram_Read_inst|always16~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~5 , Sdram_Top_inst|sdram_addr~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~8 , Sdram_Top_inst|sdram_addr~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[0] , VGA_Drive_inst|hcnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Equal0~1 , VGA_Drive_inst|Equal0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_transfer_en~0 , u_i2c_timing_ctrl|i2c_transfer_en~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr13~1 , u_i2c_timing_ctrl|WideOr13~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[3]~0 , u_i2c_timing_ctrl|i2c_stream_cnt[3]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[3]~3 , u_i2c_timing_ctrl|i2c_stream_cnt[3]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_ack , u_i2c_timing_ctrl|i2c_ack, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 , Sdram_Top_inst|Sdram_Init_inst|Equal0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector0~1 , Sdram_Top_inst|Selector0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|always3~0 , Sdram_Top_inst|always3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|rd_en~0 , Sdram_Top_inst|rd_en~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal2~1 , Sdram_Top_inst|Sdram_Refresh_inst|Equal2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0 , Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~1 , Sdram_Top_inst|Sdram_Write_inst|wr_cmd~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~2 , Sdram_Top_inst|Sdram_Write_inst|wr_cmd~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 , Sdram_Top_inst|Sdram_Init_inst|WideOr1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 , Sdram_Top_inst|Sdram_Write_inst|Selector5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~4 , Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~8 , Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~10 , Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~2 , Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 , Sdram_Top_inst|Sdram_Read_inst|Selector13~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 , Sdram_Top_inst|Sdram_Write_inst|Selector13~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 , Sdram_Top_inst|Sdram_Read_inst|Selector12~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 , Sdram_Top_inst|Sdram_Read_inst|Selector10~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 , Sdram_Top_inst|Sdram_Read_inst|Selector9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 , Sdram_Top_inst|Sdram_Read_inst|Selector7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 , Sdram_Top_inst|Sdram_Read_inst|Selector6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~2 , Sdram_Top_inst|Sdram_Write_inst|Selector6~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_ack1 , u_i2c_timing_ctrl|i2c_ack1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_ack2 , u_i2c_timing_ctrl|i2c_ack2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_ack3 , u_i2c_timing_ctrl|i2c_ack3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector16~0 , u_i2c_timing_ctrl|Selector16~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector13~2 , u_i2c_timing_ctrl|Selector13~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector16~1 , u_i2c_timing_ctrl|Selector16~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_capture_en , u_i2c_timing_ctrl|i2c_capture_en, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[4] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~2 , Sdram_Top_inst|Sdram_Read_inst|always1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_end , Sdram_Top_inst|Sdram_Write_inst|act_end, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 , Sdram_Top_inst|Sdram_Write_inst|Selector2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 , Sdram_Top_inst|Sdram_Write_inst|act_cnt~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag~0 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[3] , u_i2c_timing_ctrl|i2c_wdata[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[0] , u_i2c_timing_ctrl|i2c_wdata[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[6] , u_i2c_timing_ctrl|i2c_wdata[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[7] , u_i2c_timing_ctrl|i2c_wdata[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux22~2 , u_i2c_timing_ctrl|Mux22~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|byte_flag_r , u_CMOS_Capture_RGB565|byte_flag_r, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[1] , u_CMOS_Capture_RGB565|cmos_frame_data_r[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[2] , u_CMOS_Capture_RGB565|cmos_frame_data_r[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[10] , u_CMOS_Capture_RGB565|cmos_frame_data_r[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector13~3 , u_i2c_timing_ctrl|Selector13~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector13~4 , u_i2c_timing_ctrl|Selector13~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector14~0 , u_i2c_timing_ctrl|Selector14~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr13~3 , u_i2c_timing_ctrl|WideOr13~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector14~1 , u_i2c_timing_ctrl|Selector14~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr14~2 , u_i2c_timing_ctrl|WideOr14~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector15~0 , u_i2c_timing_ctrl|Selector15~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector15~1 , u_i2c_timing_ctrl|Selector15~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_capture_en~5 , u_i2c_timing_ctrl|i2c_capture_en~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[3] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal5~0 , Sdram_Top_inst|Sdram_Write_inst|Equal5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~0 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~1 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~2 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~3 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~4 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~5 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~6 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~7 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~8 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~9 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~10 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~11 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~12 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~13 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~14 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~15 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~15, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~0 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~1 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr14~1 , u_I2C_OV7725_RGB565_Config|WideOr14~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr14~2 , u_I2C_OV7725_RGB565_Config|WideOr14~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~1 , u_I2C_OV7725_RGB565_Config|WideOr9~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr6~0 , u_I2C_OV7725_RGB565_Config|WideOr6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr6~1 , u_I2C_OV7725_RGB565_Config|WideOr6~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr6~2 , u_I2C_OV7725_RGB565_Config|WideOr6~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr6~3 , u_I2C_OV7725_RGB565_Config|WideOr6~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr6~4 , u_I2C_OV7725_RGB565_Config|WideOr6~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr6~5 , u_I2C_OV7725_RGB565_Config|WideOr6~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr6~6 , u_I2C_OV7725_RGB565_Config|WideOr6~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector11~2 , u_i2c_timing_ctrl|Selector11~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[0]~5 , u_i2c_timing_ctrl|i2c_wdata[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~3 , u_I2C_OV7725_RGB565_Config|WideOr5~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~4 , u_I2C_OV7725_RGB565_Config|WideOr5~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr13~2 , u_I2C_OV7725_RGB565_Config|WideOr13~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr13~3 , u_I2C_OV7725_RGB565_Config|WideOr13~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr13~4 , u_I2C_OV7725_RGB565_Config|WideOr13~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr13~5 , u_I2C_OV7725_RGB565_Config|WideOr13~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr13~6 , u_I2C_OV7725_RGB565_Config|WideOr13~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr13~7 , u_I2C_OV7725_RGB565_Config|WideOr13~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr4~0 , u_I2C_OV7725_RGB565_Config|WideOr4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr4~1 , u_I2C_OV7725_RGB565_Config|WideOr4~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr4~2 , u_I2C_OV7725_RGB565_Config|WideOr4~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr4~3 , u_I2C_OV7725_RGB565_Config|WideOr4~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr4~4 , u_I2C_OV7725_RGB565_Config|WideOr4~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr4~5 , u_I2C_OV7725_RGB565_Config|WideOr4~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector9~0 , u_i2c_timing_ctrl|Selector9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~2 , u_I2C_OV7725_RGB565_Config|WideOr12~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~3 , u_I2C_OV7725_RGB565_Config|WideOr12~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~4 , u_I2C_OV7725_RGB565_Config|WideOr12~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~5 , u_I2C_OV7725_RGB565_Config|WideOr12~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~6 , u_I2C_OV7725_RGB565_Config|WideOr12~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~7 , u_I2C_OV7725_RGB565_Config|WideOr12~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~8 , u_I2C_OV7725_RGB565_Config|WideOr12~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~9 , u_I2C_OV7725_RGB565_Config|WideOr12~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector9~1 , u_i2c_timing_ctrl|Selector9~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr15~1 , u_I2C_OV7725_RGB565_Config|WideOr15~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr15~2 , u_I2C_OV7725_RGB565_Config|WideOr15~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr15~3 , u_I2C_OV7725_RGB565_Config|WideOr15~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr15~4 , u_I2C_OV7725_RGB565_Config|WideOr15~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr15~5 , u_I2C_OV7725_RGB565_Config|WideOr15~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr15~6 , u_I2C_OV7725_RGB565_Config|WideOr15~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector12~1 , u_i2c_timing_ctrl|Selector12~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr7~0 , u_I2C_OV7725_RGB565_Config|WideOr7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector12~2 , u_i2c_timing_ctrl|Selector12~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector12~3 , u_i2c_timing_ctrl|Selector12~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr7~1 , u_I2C_OV7725_RGB565_Config|WideOr7~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr7~2 , u_I2C_OV7725_RGB565_Config|WideOr7~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr7~3 , u_I2C_OV7725_RGB565_Config|WideOr7~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr7~4 , u_I2C_OV7725_RGB565_Config|WideOr7~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr7~5 , u_I2C_OV7725_RGB565_Config|WideOr7~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr7~6 , u_I2C_OV7725_RGB565_Config|WideOr7~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector7~0 , u_i2c_timing_ctrl|Selector7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector12~4 , u_i2c_timing_ctrl|Selector12~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr2~1 , u_I2C_OV7725_RGB565_Config|WideOr2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr2~2 , u_I2C_OV7725_RGB565_Config|WideOr2~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~2 , u_I2C_OV7725_RGB565_Config|WideOr10~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~3 , u_I2C_OV7725_RGB565_Config|WideOr10~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~2 , u_I2C_OV7725_RGB565_Config|WideOr9~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~3 , u_I2C_OV7725_RGB565_Config|WideOr9~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~4 , u_I2C_OV7725_RGB565_Config|WideOr9~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~5 , u_I2C_OV7725_RGB565_Config|WideOr9~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~6 , u_I2C_OV7725_RGB565_Config|WideOr9~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~7 , u_I2C_OV7725_RGB565_Config|WideOr9~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~8 , u_I2C_OV7725_RGB565_Config|WideOr9~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector6~1 , u_i2c_timing_ctrl|Selector6~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr1~0 , u_I2C_OV7725_RGB565_Config|WideOr1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector6~2 , u_i2c_timing_ctrl|Selector6~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector6~3 , u_i2c_timing_ctrl|Selector6~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector6~4 , u_i2c_timing_ctrl|Selector6~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr8~0 , u_I2C_OV7725_RGB565_Config|WideOr8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr8~1 , u_I2C_OV7725_RGB565_Config|WideOr8~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr8~2 , u_I2C_OV7725_RGB565_Config|WideOr8~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr8~3 , u_I2C_OV7725_RGB565_Config|WideOr8~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr8~4 , u_I2C_OV7725_RGB565_Config|WideOr8~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr8~5 , u_I2C_OV7725_RGB565_Config|WideOr8~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector5~0 , u_i2c_timing_ctrl|Selector5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector5~2 , u_i2c_timing_ctrl|Selector5~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr0~0 , u_I2C_OV7725_RGB565_Config|WideOr0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector5~3 , u_i2c_timing_ctrl|Selector5~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr0~1 , u_I2C_OV7725_RGB565_Config|WideOr0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector5~4 , u_i2c_timing_ctrl|Selector5~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector5~5 , u_i2c_timing_ctrl|Selector5~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~2 , u_I2C_OV7725_RGB565_Config|WideOr11~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~3 , u_I2C_OV7725_RGB565_Config|WideOr11~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~4 , u_I2C_OV7725_RGB565_Config|WideOr11~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~5 , u_I2C_OV7725_RGB565_Config|WideOr11~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~6 , u_I2C_OV7725_RGB565_Config|WideOr11~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~7 , u_I2C_OV7725_RGB565_Config|WideOr11~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~8 , u_I2C_OV7725_RGB565_Config|WideOr11~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~9 , u_I2C_OV7725_RGB565_Config|WideOr11~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector8~0 , u_i2c_timing_ctrl|Selector8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr3~2 , u_I2C_OV7725_RGB565_Config|WideOr3~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr3~4 , u_I2C_OV7725_RGB565_Config|WideOr3~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr3~6 , u_I2C_OV7725_RGB565_Config|WideOr3~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] , u_CMOS_Capture_RGB565|cmos_fps_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|always2~0 , u_CMOS_Capture_RGB565|always2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[2] , u_CMOS_Capture_RGB565|cmos_data_r[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 , u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1 , u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~2 , u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~2 , u_CMOS_Capture_RGB565|cmos_data_r~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector0~2 , Sdram_Top_inst|Sdram_Read_inst|Selector0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~10 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan0~3 , VGA_Dispaly_inst|LessThan0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr12~10 , u_I2C_OV7725_RGB565_Config|WideOr12~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~10 , u_I2C_OV7725_RGB565_Config|WideOr10~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr11~10 , u_I2C_OV7725_RGB565_Config|WideOr11~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector0~3 , Sdram_Top_inst|Sdram_Read_inst|Selector0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_sdat~input , cmos_sdat~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[2]~input , cmos_data[2]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[3]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[4]~feeder , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_sclk~output , cmos_sclk~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_xclk~output , cmos_xclk~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_clk~output , sdram_clk~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_cke~output , sdram_cke~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_bank[0]~output , sdram_bank[0]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_bank[1]~output , sdram_bank[1]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_hs~output , lcd_hs~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_vs~output , lcd_vs~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_blank~output , lcd_blank~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_dclk~output , lcd_dclk~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[0]~output , lcd_data[0]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[1]~output , lcd_data[1]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[2]~output , lcd_data[2]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[3]~output , lcd_data[3]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[4]~output , lcd_data[4]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[5]~output , lcd_data[5]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[6]~output , lcd_data[6]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[7]~output , lcd_data[7]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[8]~output , lcd_data[8]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[9]~output , lcd_data[9]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[10]~output , lcd_data[10]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[11]~output , lcd_data[11]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[12]~output , lcd_data[12]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[13]~output , lcd_data[13]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[14]~output , lcd_data[14]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \lcd_data[15]~output , lcd_data[15]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_sdat~output , cmos_sdat~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[0]~output , sdram_data[0]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[1]~output , sdram_data[1]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[2]~output , sdram_data[2]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[3]~output , sdram_data[3]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[4]~output , sdram_data[4]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[5]~output , sdram_data[5]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[6]~output , sdram_data[6]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[7]~output , sdram_data[7]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[8]~output , sdram_data[8]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[9]~output , sdram_data[9]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[10]~output , sdram_data[10]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[11]~output , sdram_data[11]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[12]~output , sdram_data[12]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[13]~output , sdram_data[13]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[14]~output , sdram_data[14]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[15]~output , sdram_data[15]~output, OV7725_Sdram_VGA_Disp, 1
instance = comp, \clk_24M~input , clk_24M~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Clk_Pll_inst|altpll_component|auto_generated|pll1 , Clk_Pll_inst|altpll_component|auto_generated|pll1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[0]~16 , u_i2c_timing_ctrl|clk_cnt[0]~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \rst_n~input , rst_n~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|LessThan1~0 , u_i2c_timing_ctrl|LessThan1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[5]~26 , u_i2c_timing_ctrl|clk_cnt[5]~26, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[5] , u_i2c_timing_ctrl|clk_cnt[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[3]~22 , u_i2c_timing_ctrl|clk_cnt[3]~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[3] , u_i2c_timing_ctrl|clk_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|LessThan1~1 , u_i2c_timing_ctrl|LessThan1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[6]~28 , u_i2c_timing_ctrl|clk_cnt[6]~28, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[7]~30 , u_i2c_timing_ctrl|clk_cnt[7]~30, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[7] , u_i2c_timing_ctrl|clk_cnt[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[8]~33 , u_i2c_timing_ctrl|clk_cnt[8]~33, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[8] , u_i2c_timing_ctrl|clk_cnt[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[9]~35 , u_i2c_timing_ctrl|clk_cnt[9]~35, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[9] , u_i2c_timing_ctrl|clk_cnt[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[10]~37 , u_i2c_timing_ctrl|clk_cnt[10]~37, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[10] , u_i2c_timing_ctrl|clk_cnt[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[11]~39 , u_i2c_timing_ctrl|clk_cnt[11]~39, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[12]~41 , u_i2c_timing_ctrl|clk_cnt[12]~41, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[12] , u_i2c_timing_ctrl|clk_cnt[12], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[13]~43 , u_i2c_timing_ctrl|clk_cnt[13]~43, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[14]~45 , u_i2c_timing_ctrl|clk_cnt[14]~45, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[14] , u_i2c_timing_ctrl|clk_cnt[14], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[15]~47 , u_i2c_timing_ctrl|clk_cnt[15]~47, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[15] , u_i2c_timing_ctrl|clk_cnt[15], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[13] , u_i2c_timing_ctrl|clk_cnt[13], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_capture_en~1 , u_i2c_timing_ctrl|i2c_capture_en~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[1]~16 , u_i2c_timing_ctrl|delay_cnt[1]~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[15]~44 , u_i2c_timing_ctrl|delay_cnt[15]~44, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[16]~46 , u_i2c_timing_ctrl|delay_cnt[16]~46, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[16] , u_i2c_timing_ctrl|delay_cnt[16], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[7]~28 , u_i2c_timing_ctrl|delay_cnt[7]~28, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[7] , u_i2c_timing_ctrl|delay_cnt[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|LessThan0~0 , u_i2c_timing_ctrl|LessThan0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[12]~38 , u_i2c_timing_ctrl|delay_cnt[12]~38, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[12] , u_i2c_timing_ctrl|delay_cnt[12], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[14]~42 , u_i2c_timing_ctrl|delay_cnt[14]~42, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[14] , u_i2c_timing_ctrl|delay_cnt[14], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Equal0~0 , u_i2c_timing_ctrl|Equal0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|LessThan0~1 , u_i2c_timing_ctrl|LessThan0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|LessThan0~2 , u_i2c_timing_ctrl|LessThan0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[1] , u_i2c_timing_ctrl|delay_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[2]~18 , u_i2c_timing_ctrl|delay_cnt[2]~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[2] , u_i2c_timing_ctrl|delay_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[3]~20 , u_i2c_timing_ctrl|delay_cnt[3]~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[3] , u_i2c_timing_ctrl|delay_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[5]~24 , u_i2c_timing_ctrl|delay_cnt[5]~24, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[5] , u_i2c_timing_ctrl|delay_cnt[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[8]~30 , u_i2c_timing_ctrl|delay_cnt[8]~30, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[8] , u_i2c_timing_ctrl|delay_cnt[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[9]~32 , u_i2c_timing_ctrl|delay_cnt[9]~32, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[9] , u_i2c_timing_ctrl|delay_cnt[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[10]~34 , u_i2c_timing_ctrl|delay_cnt[10]~34, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[10] , u_i2c_timing_ctrl|delay_cnt[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[11]~36 , u_i2c_timing_ctrl|delay_cnt[11]~36, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[11] , u_i2c_timing_ctrl|delay_cnt[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[13]~40 , u_i2c_timing_ctrl|delay_cnt[13]~40, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[13] , u_i2c_timing_ctrl|delay_cnt[13], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[15] , u_i2c_timing_ctrl|delay_cnt[15], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Equal0~1 , u_i2c_timing_ctrl|Equal0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[0]~48 , u_i2c_timing_ctrl|delay_cnt[0]~48, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|delay_cnt[0] , u_i2c_timing_ctrl|delay_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Equal0~2 , u_i2c_timing_ctrl|Equal0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Equal0~4 , u_i2c_timing_ctrl|Equal0~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[11] , u_i2c_timing_ctrl|clk_cnt[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_capture_en~0 , u_i2c_timing_ctrl|i2c_capture_en~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_capture_en~2 , u_i2c_timing_ctrl|i2c_capture_en~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[3]~32 , u_i2c_timing_ctrl|clk_cnt[3]~32, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[0] , u_i2c_timing_ctrl|clk_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[1]~18 , u_i2c_timing_ctrl|clk_cnt[1]~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[1] , u_i2c_timing_ctrl|clk_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[2]~20 , u_i2c_timing_ctrl|clk_cnt[2]~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[2] , u_i2c_timing_ctrl|clk_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[4]~24 , u_i2c_timing_ctrl|clk_cnt[4]~24, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[4] , u_i2c_timing_ctrl|clk_cnt[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|clk_cnt[6] , u_i2c_timing_ctrl|clk_cnt[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_capture_en~4 , u_i2c_timing_ctrl|i2c_capture_en~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_transfer_en~1 , u_i2c_timing_ctrl|i2c_transfer_en~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_transfer_en , u_i2c_timing_ctrl|i2c_transfer_en, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~3 , u_i2c_timing_ctrl|Mux16~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux8~0 , u_i2c_timing_ctrl|Mux8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux8~1 , u_i2c_timing_ctrl|Mux8~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[1]~5 , u_i2c_timing_ctrl|i2c_stream_cnt[1]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[1] , u_i2c_timing_ctrl|i2c_stream_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Add3~0 , u_i2c_timing_ctrl|Add3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[2]~4 , u_i2c_timing_ctrl|i2c_stream_cnt[2]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[2] , u_i2c_timing_ctrl|i2c_stream_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|always4~0 , u_i2c_timing_ctrl|always4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~0 , u_i2c_timing_ctrl|Mux16~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector13~5 , u_i2c_timing_ctrl|Selector13~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux11~0 , u_i2c_timing_ctrl|Mux11~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr2~1 , u_i2c_timing_ctrl|WideOr2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux20~0 , u_i2c_timing_ctrl|Mux20~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux20~1 , u_i2c_timing_ctrl|Mux20~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux21~0 , u_i2c_timing_ctrl|Mux21~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux21~1 , u_i2c_timing_ctrl|Mux21~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux4~0 , u_i2c_timing_ctrl|Mux4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux12~0 , u_i2c_timing_ctrl|Mux12~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux4~1 , u_i2c_timing_ctrl|Mux4~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr2~0 , u_i2c_timing_ctrl|WideOr2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr2~2 , u_i2c_timing_ctrl|WideOr2~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|current_state[2] , u_i2c_timing_ctrl|current_state[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux13~0 , u_i2c_timing_ctrl|Mux13~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr1~2 , u_i2c_timing_ctrl|WideOr1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux12~1 , u_i2c_timing_ctrl|Mux12~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux10~0 , u_i2c_timing_ctrl|Mux10~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux2~0 , u_i2c_timing_ctrl|Mux2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr1~3 , u_i2c_timing_ctrl|WideOr1~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr1 , u_i2c_timing_ctrl|WideOr1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|current_state[3] , u_i2c_timing_ctrl|current_state[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[0]~7 , u_i2c_timing_ctrl|i2c_wdata[0]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr0~0 , u_i2c_timing_ctrl|WideOr0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[0]~10 , u_i2c_timing_ctrl|i2c_config_index[0]~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \~GND , ~GND, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[5]~20 , u_i2c_timing_ctrl|i2c_config_index[5]~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[6]~22 , u_i2c_timing_ctrl|i2c_config_index[6]~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[7]~25 , u_i2c_timing_ctrl|i2c_config_index[7]~25, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[7]~24 , u_i2c_timing_ctrl|i2c_config_index[7]~24, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[7]~27 , u_i2c_timing_ctrl|i2c_config_index[7]~27, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[7] , u_i2c_timing_ctrl|i2c_config_index[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|LessThan4~1 , u_i2c_timing_ctrl|LessThan4~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[0] , u_i2c_timing_ctrl|i2c_config_index[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[1]~12 , u_i2c_timing_ctrl|i2c_config_index[1]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[2]~14 , u_i2c_timing_ctrl|i2c_config_index[2]~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[2] , u_i2c_timing_ctrl|i2c_config_index[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[3]~16 , u_i2c_timing_ctrl|i2c_config_index[3]~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[4]~18 , u_i2c_timing_ctrl|i2c_config_index[4]~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[4] , u_i2c_timing_ctrl|i2c_config_index[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[5] , u_i2c_timing_ctrl|i2c_config_index[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[3] , u_i2c_timing_ctrl|i2c_config_index[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr9~0 , u_I2C_OV7725_RGB565_Config|WideOr9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[1] , u_i2c_timing_ctrl|i2c_config_index[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|LessThan4~0 , u_i2c_timing_ctrl|LessThan4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~6 , u_i2c_timing_ctrl|Mux16~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux0~2 , u_i2c_timing_ctrl|Mux0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux0~3 , u_i2c_timing_ctrl|Mux0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux0~1 , u_i2c_timing_ctrl|Mux0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux15~0 , u_i2c_timing_ctrl|Mux15~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux14~0 , u_i2c_timing_ctrl|Mux14~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr4~0 , u_i2c_timing_ctrl|WideOr4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr4~1 , u_i2c_timing_ctrl|WideOr4~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|current_state[0] , u_i2c_timing_ctrl|current_state[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~1 , u_i2c_timing_ctrl|Mux16~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~5 , u_i2c_timing_ctrl|Mux16~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux9~2 , u_i2c_timing_ctrl|Mux9~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux5~0 , u_i2c_timing_ctrl|Mux5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux9~0 , u_i2c_timing_ctrl|Mux9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux9~1 , u_i2c_timing_ctrl|Mux9~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux9~3 , u_i2c_timing_ctrl|Mux9~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[0]~1 , u_i2c_timing_ctrl|i2c_stream_cnt[0]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~7 , u_i2c_timing_ctrl|Mux16~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~8 , u_i2c_timing_ctrl|Mux16~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux1~4 , u_i2c_timing_ctrl|Mux1~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2 , u_i2c_timing_ctrl|i2c_stream_cnt[0]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[0]~6 , u_i2c_timing_ctrl|i2c_stream_cnt[0]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_stream_cnt[0] , u_i2c_timing_ctrl|i2c_stream_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux16~4 , u_i2c_timing_ctrl|Mux16~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|comb~0 , u_i2c_timing_ctrl|comb~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux19~0 , u_i2c_timing_ctrl|Mux19~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux3~0 , u_i2c_timing_ctrl|Mux3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux17~0 , u_i2c_timing_ctrl|Mux17~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr0 , u_i2c_timing_ctrl|WideOr0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|current_state[4] , u_i2c_timing_ctrl|current_state[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr14~3 , u_i2c_timing_ctrl|WideOr14~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux18~1 , u_i2c_timing_ctrl|Mux18~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux18~2 , u_i2c_timing_ctrl|Mux18~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr13~0 , u_i2c_timing_ctrl|WideOr13~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr1~0 , u_i2c_timing_ctrl|WideOr1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr3~2 , u_i2c_timing_ctrl|WideOr3~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr3 , u_i2c_timing_ctrl|WideOr3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|current_state[1] , u_i2c_timing_ctrl|current_state[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux15~1 , u_i2c_timing_ctrl|Mux15~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector0~0 , u_i2c_timing_ctrl|Selector0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector0~2 , u_i2c_timing_ctrl|Selector0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|WideOr13~2 , u_i2c_timing_ctrl|WideOr13~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector0~3 , u_i2c_timing_ctrl|Selector0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr2~0 , u_I2C_OV7725_RGB565_Config|WideOr2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr2~3 , u_I2C_OV7725_RGB565_Config|WideOr2~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr2~4 , u_I2C_OV7725_RGB565_Config|WideOr2~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_config_index[6] , u_i2c_timing_ctrl|i2c_config_index[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~4 , u_I2C_OV7725_RGB565_Config|WideOr10~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~5 , u_I2C_OV7725_RGB565_Config|WideOr10~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~6 , u_I2C_OV7725_RGB565_Config|WideOr10~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~7 , u_I2C_OV7725_RGB565_Config|WideOr10~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~8 , u_I2C_OV7725_RGB565_Config|WideOr10~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr10~9 , u_I2C_OV7725_RGB565_Config|WideOr10~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux5~1 , u_i2c_timing_ctrl|Mux5~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector7~1 , u_i2c_timing_ctrl|Selector7~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[0]~2 , u_i2c_timing_ctrl|i2c_wdata[0]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux11~1 , u_i2c_timing_ctrl|Mux11~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux7~0 , u_i2c_timing_ctrl|Mux7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[0]~3 , u_i2c_timing_ctrl|i2c_wdata[0]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[0]~6 , u_i2c_timing_ctrl|i2c_wdata[0]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[5] , u_i2c_timing_ctrl|i2c_wdata[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata~4 , u_i2c_timing_ctrl|i2c_wdata~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr3~1 , u_I2C_OV7725_RGB565_Config|WideOr3~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr3~0 , u_I2C_OV7725_RGB565_Config|WideOr3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr3~3 , u_I2C_OV7725_RGB565_Config|WideOr3~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr3~5 , u_I2C_OV7725_RGB565_Config|WideOr3~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector8~1 , u_i2c_timing_ctrl|Selector8~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector8~2 , u_i2c_timing_ctrl|Selector8~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[4] , u_i2c_timing_ctrl|i2c_wdata[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux22~3 , u_i2c_timing_ctrl|Mux22~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr15~0 , u_I2C_OV7725_RGB565_Config|WideOr15~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr13~8 , u_I2C_OV7725_RGB565_Config|WideOr13~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector10~0 , u_i2c_timing_ctrl|Selector10~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~7 , u_I2C_OV7725_RGB565_Config|WideOr5~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~5 , u_I2C_OV7725_RGB565_Config|WideOr5~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~6 , u_I2C_OV7725_RGB565_Config|WideOr5~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~8 , u_I2C_OV7725_RGB565_Config|WideOr5~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~2 , u_I2C_OV7725_RGB565_Config|WideOr5~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~10 , u_I2C_OV7725_RGB565_Config|WideOr5~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr5~9 , u_I2C_OV7725_RGB565_Config|WideOr5~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector10~1 , u_i2c_timing_ctrl|Selector10~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[2] , u_i2c_timing_ctrl|i2c_wdata[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux22~0 , u_i2c_timing_ctrl|Mux22~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector6~0 , u_i2c_timing_ctrl|Selector6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr14~0 , u_I2C_OV7725_RGB565_Config|WideOr14~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector11~0 , u_i2c_timing_ctrl|Selector11~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr14~3 , u_I2C_OV7725_RGB565_Config|WideOr14~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr14~4 , u_I2C_OV7725_RGB565_Config|WideOr14~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr14~5 , u_I2C_OV7725_RGB565_Config|WideOr14~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_I2C_OV7725_RGB565_Config|WideOr14~6 , u_I2C_OV7725_RGB565_Config|WideOr14~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector11~1 , u_i2c_timing_ctrl|Selector11~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector12~0 , u_i2c_timing_ctrl|Selector12~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector11~3 , u_i2c_timing_ctrl|Selector11~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector11~4 , u_i2c_timing_ctrl|Selector11~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_wdata[1] , u_i2c_timing_ctrl|i2c_wdata[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Mux22~1 , u_i2c_timing_ctrl|Mux22~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector0~1 , u_i2c_timing_ctrl|Selector0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector0~4 , u_i2c_timing_ctrl|Selector0~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_sdat_out , u_i2c_timing_ctrl|i2c_sdat_out, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|comb~1 , u_i2c_timing_ctrl|comb~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|comb~2 , u_i2c_timing_ctrl|comb~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1]~7 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[1]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[2]~9 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[2]~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~0 , Sdram_Top_inst|Sdram_Write_inst|Add2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~2 , Sdram_Top_inst|Sdram_Write_inst|Add2~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~4 , Sdram_Top_inst|Sdram_Write_inst|Add2~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~6 , Sdram_Top_inst|Sdram_Write_inst|Add2~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~8 , Sdram_Top_inst|Sdram_Write_inst|Add2~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~10 , Sdram_Top_inst|Sdram_Write_inst|Add2~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5]~2 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~12 , Sdram_Top_inst|Sdram_Write_inst|Add2~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~14 , Sdram_Top_inst|Sdram_Write_inst|Add2~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7]~0 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4]~3 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal6~0 , Sdram_Top_inst|Sdram_Write_inst|Equal6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3]~4 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~6 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal6~1 , Sdram_Top_inst|Sdram_Write_inst|Equal6~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal6~2 , Sdram_Top_inst|Sdram_Write_inst|Equal6~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2]~5 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[2] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[1] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[1] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[4] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~1 , Sdram_Top_inst|Sdram_Write_inst|always1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~7 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[0] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[0] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6]~1 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[5] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[5] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2]~9 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2]~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3]~11 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3]~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4]~13 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4]~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0 , Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 , Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag , Sdram_Top_inst|Sdram_Refresh_inst|ref_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1]~7 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal2~0 , Sdram_Top_inst|Sdram_Refresh_inst|Equal2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0 , Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq , Sdram_Top_inst|Sdram_Refresh_inst|ref_rq, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~0 , Sdram_Top_inst|Sdram_Write_inst|always1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~2 , Sdram_Top_inst|Sdram_Write_inst|always1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~3 , Sdram_Top_inst|Sdram_Write_inst|always1~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 , Sdram_Top_inst|Sdram_Write_inst|Selector0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00111, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 , Sdram_Top_inst|Sdram_Write_inst|Selector0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~2 , Sdram_Top_inst|Sdram_Write_inst|Selector0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991 , Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00001, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 , Sdram_Top_inst|Sdram_Write_inst|Selector1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 , Sdram_Top_inst|Sdram_Write_inst|Selector1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980 , Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00010, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 , Sdram_Top_inst|Sdram_Init_inst|LessThan0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 , Sdram_Top_inst|Sdram_Init_inst|LessThan0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~39 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~39, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14]~41 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14]~41, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 , Sdram_Top_inst|Sdram_Init_inst|Equal0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 , Sdram_Top_inst|Sdram_Init_inst|Equal0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~14 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 , Sdram_Top_inst|Sdram_Init_inst|Equal0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 , Sdram_Top_inst|Sdram_Init_inst|Equal0~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~19 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~19, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~18 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~14 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~16 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|next_state.00001~0 , Sdram_Top_inst|next_state.00001~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.00001 , Sdram_Top_inst|pre_state.00001, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|next_state.00010~0 , Sdram_Top_inst|next_state.00010~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.00010 , Sdram_Top_inst|pre_state.00010, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00110, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00111, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~0 , Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~2 , Sdram_Top_inst|Sdram_Read_inst|Add3~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~4 , Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] , Sdram_Top_inst|Sdram_Read_inst|row_addr[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~4 , Sdram_Top_inst|Sdram_Read_inst|Add3~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~3 , Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] , Sdram_Top_inst|Sdram_Read_inst|row_addr[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~1 , Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~5 , Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] , Sdram_Top_inst|Sdram_Read_inst|row_addr[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always16~0 , Sdram_Top_inst|Sdram_Read_inst|always16~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~10 , Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] , Sdram_Top_inst|Sdram_Read_inst|row_addr[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~12 , Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] , Sdram_Top_inst|Sdram_Read_inst|row_addr[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~11 , Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] , Sdram_Top_inst|Sdram_Read_inst|row_addr[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~13 , Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] , Sdram_Top_inst|Sdram_Read_inst|row_addr[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~16 , Sdram_Top_inst|Sdram_Read_inst|Add3~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~9 , Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] , Sdram_Top_inst|Sdram_Read_inst|row_addr[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~18 , Sdram_Top_inst|Sdram_Read_inst|Add3~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~8 , Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] , Sdram_Top_inst|Sdram_Read_inst|row_addr[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~20 , Sdram_Top_inst|Sdram_Read_inst|Add3~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~6 , Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] , Sdram_Top_inst|Sdram_Read_inst|row_addr[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~22 , Sdram_Top_inst|Sdram_Read_inst|Add3~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~7 , Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] , Sdram_Top_inst|Sdram_Read_inst|row_addr[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always16~1 , Sdram_Top_inst|Sdram_Read_inst|always16~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always16~3 , Sdram_Top_inst|Sdram_Read_inst|always16~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end~0 , Sdram_Top_inst|Sdram_Read_inst|rd_end~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end , Sdram_Top_inst|Sdram_Read_inst|rd_end, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00100, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 , Sdram_Top_inst|Sdram_Read_inst|Selector2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 , Sdram_Top_inst|Sdram_Read_inst|Selector2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955 , Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 , Sdram_Top_inst|Sdram_Read_inst|act_cnt~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~0 , Sdram_Top_inst|Sdram_Read_inst|Add1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~1 , Sdram_Top_inst|Sdram_Read_inst|Add1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~2 , Sdram_Top_inst|Sdram_Read_inst|Add1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal5~0 , Sdram_Top_inst|Sdram_Read_inst|Equal5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_end , Sdram_Top_inst|Sdram_Read_inst|act_end, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 , Sdram_Top_inst|Sdram_Read_inst|Selector3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944 , Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~6 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~0 , Sdram_Top_inst|Sdram_Read_inst|Add2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~4 , Sdram_Top_inst|Sdram_Read_inst|Add2~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~6 , Sdram_Top_inst|Sdram_Read_inst|Add2~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3]~4 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~7 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal6~1 , Sdram_Top_inst|Sdram_Read_inst|Equal6~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~8 , Sdram_Top_inst|Sdram_Read_inst|Add2~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~10 , Sdram_Top_inst|Sdram_Read_inst|Add2~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5]~2 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~12 , Sdram_Top_inst|Sdram_Read_inst|Add2~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~14 , Sdram_Top_inst|Sdram_Read_inst|Add2~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7]~0 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4]~3 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal6~0 , Sdram_Top_inst|Sdram_Read_inst|Equal6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal6~2 , Sdram_Top_inst|Sdram_Read_inst|Equal6~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_end~feeder , Sdram_Top_inst|Sdram_Read_inst|row_end~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_end , Sdram_Top_inst|Sdram_Read_inst|row_end, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[0] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[5] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2]~5 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[2] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[3] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~1 , Sdram_Top_inst|Sdram_Read_inst|always1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[1] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[7] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6]~1 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[6] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~0 , Sdram_Top_inst|Sdram_Read_inst|always1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state~1 , Sdram_Top_inst|Sdram_Read_inst|next_state~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state~2 , Sdram_Top_inst|Sdram_Read_inst|next_state~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 , Sdram_Top_inst|Sdram_Read_inst|Selector19~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933 , Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~2 , Sdram_Top_inst|Sdram_Read_inst|Selector4~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|break_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 , Sdram_Top_inst|Sdram_Read_inst|break_cnt~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|break_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector14~0 , Sdram_Top_inst|Sdram_Read_inst|Selector14~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl , Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 , Sdram_Top_inst|Sdram_Read_inst|rd_flag~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_flag , Sdram_Top_inst|Sdram_Read_inst|rd_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~3 , Sdram_Top_inst|Sdram_Read_inst|always1~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977 , Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00001, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~4 , VGA_Drive_inst|Add1~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt~2 , VGA_Drive_inst|vcnt~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_flag~0 , Sdram_Top_inst|Auto_Write_Read_inst|rd_flag~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_flag , Sdram_Top_inst|Auto_Write_Read_inst|rd_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready, OV7725_Sdram_VGA_Disp, 1
instance = comp, \comb~0 , comb~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~2 , VGA_Drive_inst|Add0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[1] , VGA_Drive_inst|hcnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~6 , VGA_Drive_inst|Add0~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~8 , VGA_Drive_inst|Add0~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[4] , VGA_Drive_inst|hcnt[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~10 , VGA_Drive_inst|Add0~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt~2 , VGA_Drive_inst|hcnt~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[5] , VGA_Drive_inst|hcnt[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~12 , VGA_Drive_inst|Add0~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[6] , VGA_Drive_inst|hcnt[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Equal0~2 , VGA_Drive_inst|Equal0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~14 , VGA_Drive_inst|Add0~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[7] , VGA_Drive_inst|hcnt[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[3] , VGA_Drive_inst|hcnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Equal0~0 , VGA_Drive_inst|Equal0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Equal0~3 , VGA_Drive_inst|Equal0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|lcd_vsen~feeder , VGA_Drive_inst|lcd_vsen~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|lcd_vsen , VGA_Drive_inst|lcd_vsen, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[2] , VGA_Drive_inst|vcnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Equal1~2 , VGA_Drive_inst|Equal1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~8 , VGA_Drive_inst|Add1~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[4] , VGA_Drive_inst|vcnt[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~2 , VGA_Drive_inst|Add1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[1] , VGA_Drive_inst|vcnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Equal1~1 , VGA_Drive_inst|Equal1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt~3 , VGA_Drive_inst|vcnt~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[0] , VGA_Drive_inst|vcnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~6 , VGA_Drive_inst|Add1~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt~1 , VGA_Drive_inst|vcnt~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[3] , VGA_Drive_inst|vcnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~10 , VGA_Drive_inst|Add1~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[5] , VGA_Drive_inst|vcnt[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~12 , VGA_Drive_inst|Add1~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[6] , VGA_Drive_inst|vcnt[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~14 , VGA_Drive_inst|Add1~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[7] , VGA_Drive_inst|vcnt[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan3~1 , VGA_Dispaly_inst|LessThan3~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~16 , VGA_Drive_inst|Add0~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~18 , VGA_Drive_inst|Add0~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt~0 , VGA_Drive_inst|hcnt~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[9] , VGA_Drive_inst|hcnt[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt~1 , VGA_Drive_inst|hcnt~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[8] , VGA_Drive_inst|hcnt[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan0~2 , VGA_Dispaly_inst|LessThan0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan1~0 , VGA_Dispaly_inst|LessThan1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan1~1 , VGA_Dispaly_inst|LessThan1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan2~0 , VGA_Dispaly_inst|LessThan2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan2~1 , VGA_Dispaly_inst|LessThan2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|disp_en~0 , VGA_Dispaly_inst|disp_en~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~20 , VGA_Drive_inst|Add0~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add0~22 , VGA_Drive_inst|Add0~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[11] , VGA_Drive_inst|hcnt[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~16 , VGA_Drive_inst|Add1~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[8] , VGA_Drive_inst|vcnt[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~18 , VGA_Drive_inst|Add1~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~20 , VGA_Drive_inst|Add1~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[10] , VGA_Drive_inst|vcnt[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|hcnt[10] , VGA_Drive_inst|hcnt[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|disp_en~1 , VGA_Dispaly_inst|disp_en~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|LessThan0~0 , VGA_Drive_inst|LessThan0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|disp_en~2 , VGA_Dispaly_inst|disp_en~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~11 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~13 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~15 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~15, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wr_trig , Sdram_Top_inst|Auto_Write_Read_inst|wr_trig, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~2 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~3 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r1 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 , Sdram_Top_inst|Sdram_Read_inst|Selector1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 , Sdram_Top_inst|Sdram_Read_inst|Selector1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~2 , Sdram_Top_inst|Sdram_Read_inst|Selector1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966 , Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00011, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.01000~feeder , Sdram_Top_inst|pre_state.01000~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.01000 , Sdram_Top_inst|pre_state.01000, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[0] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1]~feeder , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1]~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[2] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[3] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[4] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|next_state.01000~0 , Sdram_Top_inst|next_state.01000~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|rd_en~1 , Sdram_Top_inst|rd_en~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|rd_en , Sdram_Top_inst|rd_en, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector0~0 , Sdram_Top_inst|Selector0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector1~0 , Sdram_Top_inst|Selector1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|next_state.00100~0 , Sdram_Top_inst|next_state.00100~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.00100~feeder , Sdram_Top_inst|pre_state.00100~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.00100 , Sdram_Top_inst|pre_state.00100, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector0~2 , Sdram_Top_inst|Selector0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector0~3 , Sdram_Top_inst|Selector0~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|wr_en~0 , Sdram_Top_inst|wr_en~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|wr_en , Sdram_Top_inst|wr_en, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_end , Sdram_Top_inst|Sdram_Write_inst|row_end, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 , Sdram_Top_inst|Sdram_Write_inst|wr_flag~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_flag , Sdram_Top_inst|Sdram_Write_inst|wr_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~0 , Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~1 , Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~6 , Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] , Sdram_Top_inst|Sdram_Write_inst|row_addr[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~7 , Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] , Sdram_Top_inst|Sdram_Write_inst|row_addr[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~9 , Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] , Sdram_Top_inst|Sdram_Write_inst|row_addr[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always15~1 , Sdram_Top_inst|Sdram_Write_inst|always15~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~0 , Sdram_Top_inst|Sdram_Write_inst|Add3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~4 , Sdram_Top_inst|Sdram_Write_inst|Add3~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~6 , Sdram_Top_inst|Sdram_Write_inst|Add3~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~2 , Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] , Sdram_Top_inst|Sdram_Write_inst|row_addr[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~5 , Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] , Sdram_Top_inst|Sdram_Write_inst|row_addr[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~3 , Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] , Sdram_Top_inst|Sdram_Write_inst|row_addr[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always15~0 , Sdram_Top_inst|Sdram_Write_inst|always15~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always15~3 , Sdram_Top_inst|Sdram_Write_inst|always15~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end~0 , Sdram_Top_inst|Sdram_Write_inst|wr_end~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end , Sdram_Top_inst|Sdram_Write_inst|wr_end, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 , Sdram_Top_inst|Sdram_Write_inst|Selector20~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector20~1 , Sdram_Top_inst|Sdram_Write_inst|Selector20~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947 , Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[3]~11 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[3]~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[4]~13 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[4]~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[4] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal1~0 , Sdram_Top_inst|Sdram_Write_inst|Equal1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector15~0 , Sdram_Top_inst|Sdram_Write_inst|Selector15~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl , Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~4 , Sdram_Top_inst|Sdram_Write_inst|always1~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 , Sdram_Top_inst|Sdram_Write_inst|Selector2~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969 , Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00100, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state~1 , Sdram_Top_inst|Sdram_Write_inst|next_state~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 , Sdram_Top_inst|Sdram_Write_inst|Selector3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958 , Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00101, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_vsync~input , cmos_vsync~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \comb~1 , comb~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|Selector5~1 , u_i2c_timing_ctrl|Selector5~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \comb~2 , comb~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_vsync_r[0] , u_CMOS_Capture_RGB565|cmos_vsync_r[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_vsync_r[1] , u_CMOS_Capture_RGB565|cmos_vsync_r[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|LessThan0~0 , u_CMOS_Capture_RGB565|LessThan0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5 , u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] , u_CMOS_Capture_RGB565|cmos_fps_cnt[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3 , u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] , u_CMOS_Capture_RGB565|cmos_fps_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|Add0~0 , u_CMOS_Capture_RGB565|Add0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4 , u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] , u_CMOS_Capture_RGB565|cmos_fps_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|frame_sync_flag~0 , u_CMOS_Capture_RGB565|frame_sync_flag~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|frame_sync_flag , u_CMOS_Capture_RGB565|frame_sync_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_pclk~input , cmos_pclk~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_pclk~inputclkctrl , cmos_pclk~inputclkctrl, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[0]~input , cmos_data[0]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_href~input , cmos_href~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|byte_flag~0 , u_CMOS_Capture_RGB565|byte_flag~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|byte_flag , u_CMOS_Capture_RGB565|byte_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0 , u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[0] , u_CMOS_Capture_RGB565|cmos_frame_data_r[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_href_r[0] , u_CMOS_Capture_RGB565|cmos_href_r[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_href_r[1] , u_CMOS_Capture_RGB565|cmos_href_r[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[0]~0 , u_CMOS_Capture_RGB565|cmos_frame_data[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[1]~1 , u_CMOS_Capture_RGB565|cmos_frame_data[1]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 , u_CMOS_Capture_RGB565|cmos_frame_data[2]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[3]~input , cmos_data[3]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[3] , u_CMOS_Capture_RGB565|cmos_frame_data_r[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[3]~3 , u_CMOS_Capture_RGB565|cmos_frame_data[3]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[4]~input , cmos_data[4]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[4] , u_CMOS_Capture_RGB565|cmos_frame_data_r[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[4]~4 , u_CMOS_Capture_RGB565|cmos_frame_data[4]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[5]~input , cmos_data[5]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[5] , u_CMOS_Capture_RGB565|cmos_frame_data_r[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[5]~5 , u_CMOS_Capture_RGB565|cmos_frame_data[5]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[6]~input , cmos_data[6]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[6] , u_CMOS_Capture_RGB565|cmos_frame_data_r[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 , u_CMOS_Capture_RGB565|cmos_frame_data[6]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[7]~input , cmos_data[7]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[7] , u_CMOS_Capture_RGB565|cmos_frame_data_r[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 , u_CMOS_Capture_RGB565|cmos_frame_data[7]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~0 , u_CMOS_Capture_RGB565|cmos_data_r~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[0] , u_CMOS_Capture_RGB565|cmos_data_r[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[8] , u_CMOS_Capture_RGB565|cmos_frame_data_r[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[8]~8 , u_CMOS_Capture_RGB565|cmos_frame_data[8]~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \cmos_data[1]~input , cmos_data[1]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~1 , u_CMOS_Capture_RGB565|cmos_data_r~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[1] , u_CMOS_Capture_RGB565|cmos_data_r[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[9] , u_CMOS_Capture_RGB565|cmos_frame_data_r[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[9]~9 , u_CMOS_Capture_RGB565|cmos_frame_data[9]~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[10]~10 , u_CMOS_Capture_RGB565|cmos_frame_data[10]~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~3 , u_CMOS_Capture_RGB565|cmos_data_r~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[3] , u_CMOS_Capture_RGB565|cmos_data_r[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[11] , u_CMOS_Capture_RGB565|cmos_frame_data_r[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[11]~11 , u_CMOS_Capture_RGB565|cmos_frame_data[11]~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~4 , u_CMOS_Capture_RGB565|cmos_data_r~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[4] , u_CMOS_Capture_RGB565|cmos_data_r[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[12] , u_CMOS_Capture_RGB565|cmos_frame_data_r[12], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[12]~12 , u_CMOS_Capture_RGB565|cmos_frame_data[12]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~5 , u_CMOS_Capture_RGB565|cmos_data_r~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[5] , u_CMOS_Capture_RGB565|cmos_data_r[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[13] , u_CMOS_Capture_RGB565|cmos_frame_data_r[13], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[13]~13 , u_CMOS_Capture_RGB565|cmos_frame_data[13]~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~6 , u_CMOS_Capture_RGB565|cmos_data_r~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[6] , u_CMOS_Capture_RGB565|cmos_data_r[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[14] , u_CMOS_Capture_RGB565|cmos_frame_data_r[14], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[14]~14 , u_CMOS_Capture_RGB565|cmos_frame_data[14]~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r~7 , u_CMOS_Capture_RGB565|cmos_data_r~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_data_r[7] , u_CMOS_Capture_RGB565|cmos_data_r[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[15] , u_CMOS_Capture_RGB565|cmos_frame_data_r[15], OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[15]~15 , u_CMOS_Capture_RGB565|cmos_frame_data[15]~15, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector3~0 , Sdram_Top_inst|Selector3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Selector3~1 , Sdram_Top_inst|Selector3~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|next_state.10000~0 , Sdram_Top_inst|next_state.10000~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.10000~feeder , Sdram_Top_inst|pre_state.10000~feeder, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|pre_state.10000 , Sdram_Top_inst|pre_state.10000, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_capture_en~3 , u_i2c_timing_ctrl|i2c_capture_en~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_ctrl_clk~0 , u_i2c_timing_ctrl|i2c_ctrl_clk~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_ctrl_clk~1 , u_i2c_timing_ctrl|i2c_ctrl_clk~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_ctrl_clk , u_i2c_timing_ctrl|i2c_ctrl_clk, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_sclk~0 , u_i2c_timing_ctrl|i2c_sclk~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_sclk~1 , u_i2c_timing_ctrl|i2c_sclk~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \u_i2c_timing_ctrl|i2c_sclk~2 , u_i2c_timing_ctrl|i2c_sclk~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 , Sdram_Top_inst|Sdram_Read_inst|Selector5~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 , Sdram_Top_inst|Sdram_Read_inst|Selector4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[1]~1 , Sdram_Top_inst|sdram_cmd[1]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~2 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[9]~2 , Sdram_Top_inst|sdram_addr[9]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~2 , Sdram_Top_inst|sdram_cmd~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 , Sdram_Top_inst|Sdram_Write_inst|Selector4~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~1 , Sdram_Top_inst|Sdram_Write_inst|Add1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~0 , Sdram_Top_inst|Sdram_Write_inst|Add1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~2 , Sdram_Top_inst|Sdram_Write_inst|Add1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 , Sdram_Top_inst|Sdram_Write_inst|Selector6~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 , Sdram_Top_inst|Sdram_Write_inst|Selector6~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector4~1 , Sdram_Top_inst|Sdram_Write_inst|Selector4~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~3 , Sdram_Top_inst|sdram_cmd~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[2] , Sdram_Top_inst|sdram_cmd[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~2 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 , Sdram_Top_inst|Sdram_Init_inst|WideOr1~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~4 , Sdram_Top_inst|sdram_cmd~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[1]~0 , Sdram_Top_inst|sdram_cmd[1]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~5 , Sdram_Top_inst|sdram_cmd~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[1] , Sdram_Top_inst|sdram_cmd[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~2 , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~3 , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~1 , Sdram_Top_inst|Sdram_Read_inst|Selector4~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~6 , Sdram_Top_inst|sdram_cmd~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~8 , Sdram_Top_inst|sdram_cmd~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[0] , Sdram_Top_inst|sdram_cmd[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_bank_addr[0]~0 , Sdram_Top_inst|Sdram_Read_inst|rd_bank_addr[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_bank_addr[0] , Sdram_Top_inst|Sdram_Read_inst|rd_bank_addr[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_bank_addr[0]~0 , Sdram_Top_inst|Sdram_Write_inst|wr_bank_addr[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_bank_addr[0] , Sdram_Top_inst|Sdram_Write_inst|wr_bank_addr[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_bank[0]~0 , Sdram_Top_inst|sdram_bank[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~25 , Sdram_Top_inst|sdram_addr~25, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~6 , Sdram_Top_inst|sdram_addr~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 , Sdram_Top_inst|Sdram_Write_inst|Selector14~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~4 , Sdram_Top_inst|sdram_addr~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~7 , Sdram_Top_inst|sdram_addr~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[0] , Sdram_Top_inst|sdram_addr[0], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~9 , Sdram_Top_inst|sdram_addr~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[1] , Sdram_Top_inst|sdram_addr[1], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 , Sdram_Top_inst|Sdram_Read_inst|Selector11~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 , Sdram_Top_inst|Sdram_Write_inst|Selector12~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~10 , Sdram_Top_inst|sdram_addr~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~11 , Sdram_Top_inst|sdram_addr~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[2] , Sdram_Top_inst|sdram_addr[2], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[9]~12 , Sdram_Top_inst|sdram_addr[9]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 , Sdram_Top_inst|Sdram_Write_inst|Selector11~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~13 , Sdram_Top_inst|sdram_addr~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[3] , Sdram_Top_inst|sdram_addr[3], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 , Sdram_Top_inst|Sdram_Write_inst|Selector10~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~14 , Sdram_Top_inst|sdram_addr~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~15 , Sdram_Top_inst|sdram_addr~15, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[4] , Sdram_Top_inst|sdram_addr[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 , Sdram_Top_inst|Sdram_Read_inst|Selector8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~13 , Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] , Sdram_Top_inst|Sdram_Write_inst|row_addr[4], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~11 , Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] , Sdram_Top_inst|Sdram_Write_inst|row_addr[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 , Sdram_Top_inst|Sdram_Write_inst|Selector9~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~16 , Sdram_Top_inst|sdram_addr~16, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~17 , Sdram_Top_inst|sdram_addr~17, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[5] , Sdram_Top_inst|sdram_addr[5], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~12 , Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] , Sdram_Top_inst|Sdram_Write_inst|row_addr[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 , Sdram_Top_inst|Sdram_Write_inst|Selector8~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~18 , Sdram_Top_inst|sdram_addr~18, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[6] , Sdram_Top_inst|sdram_addr[6], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 , Sdram_Top_inst|Sdram_Write_inst|Selector7~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~19 , Sdram_Top_inst|sdram_addr~19, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[7] , Sdram_Top_inst|sdram_addr[7], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~20 , Sdram_Top_inst|sdram_addr~20, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[8] , Sdram_Top_inst|sdram_addr[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~21 , Sdram_Top_inst|sdram_addr~21, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[9] , Sdram_Top_inst|sdram_addr[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 , Sdram_Top_inst|Sdram_Read_inst|Selector5~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~22 , Sdram_Top_inst|sdram_addr~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~23 , Sdram_Top_inst|sdram_addr~23, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[10] , Sdram_Top_inst|sdram_addr[10], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr~24 , Sdram_Top_inst|sdram_addr~24, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|sdram_addr[11] , Sdram_Top_inst|sdram_addr[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|LessThan0~1 , VGA_Drive_inst|LessThan0~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt~0 , VGA_Drive_inst|vcnt~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[9] , VGA_Drive_inst|vcnt[9], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|LessThan1~2 , VGA_Drive_inst|LessThan1~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|lcd_blank , VGA_Drive_inst|lcd_blank, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[0]~input , sdram_data[0]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8], OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[1]~input , sdram_data[1]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[2]~input , sdram_data[2]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[3]~input , sdram_data[3]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[4]~input , sdram_data[4]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[5]~input , sdram_data[5]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[6]~input , sdram_data[6]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[7]~input , sdram_data[7]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[8]~input , sdram_data[8]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[9]~input , sdram_data[9]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[10]~input , sdram_data[10]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[11]~input , sdram_data[11]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[12]~input , sdram_data[12]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[13]~input , sdram_data[13]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[14]~input , sdram_data[14]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \sdram_data[15]~input , sdram_data[15]~input, OV7725_Sdram_VGA_Disp, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Add1~22 , VGA_Drive_inst|Add1~22, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|vcnt[11] , VGA_Drive_inst|vcnt[11], OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan3~0 , VGA_Dispaly_inst|LessThan3~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Drive_inst|Equal1~0 , VGA_Drive_inst|Equal1~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|LessThan2~2 , VGA_Dispaly_inst|LessThan2~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[0]~0 , VGA_Dispaly_inst|lcd_data[0]~0, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[1]~1 , VGA_Dispaly_inst|lcd_data[1]~1, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[2]~2 , VGA_Dispaly_inst|lcd_data[2]~2, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[3]~3 , VGA_Dispaly_inst|lcd_data[3]~3, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[4]~4 , VGA_Dispaly_inst|lcd_data[4]~4, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[5]~5 , VGA_Dispaly_inst|lcd_data[5]~5, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[6]~6 , VGA_Dispaly_inst|lcd_data[6]~6, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[7]~7 , VGA_Dispaly_inst|lcd_data[7]~7, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[8]~8 , VGA_Dispaly_inst|lcd_data[8]~8, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[9]~9 , VGA_Dispaly_inst|lcd_data[9]~9, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[10]~10 , VGA_Dispaly_inst|lcd_data[10]~10, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[11]~11 , VGA_Dispaly_inst|lcd_data[11]~11, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[12]~12 , VGA_Dispaly_inst|lcd_data[12]~12, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[13]~13 , VGA_Dispaly_inst|lcd_data[13]~13, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[14]~14 , VGA_Dispaly_inst|lcd_data[14]~14, OV7725_Sdram_VGA_Disp, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[15]~15 , VGA_Dispaly_inst|lcd_data[15]~15, OV7725_Sdram_VGA_Disp, 1
