<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUOut.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUOut.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUOut.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ARegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ARegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ARegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ImmediateShifter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ImmediateShifter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ImmediateShifter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ImmediateSignExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ImmediateSignExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ImmediateSignExtend.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MXALUSrcA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MXALUSrcA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MXALUSrcA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MXAluSrcB.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MXAluSrcB.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MXAluSrcB.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MXIorD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MXIorD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MXIorD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MXIorD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MXIorD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MXIorD.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MXIorD_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MXIorD_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MXIorD_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MXMemToReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MXMemToReg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MXMemToReg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MXPCSource.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MXPCSource.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MXPCSource.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MXRegDst.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MXRegDst.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MXRegDst.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryDataRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemoryDataRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemoryDataRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_MXALUSrcA_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_MXRegDst_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ValueShifter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ValueShifter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ValueShifter.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testControl_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testControl_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testImmediateSignExtend_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testInstructionRegister_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testInstructionRegister_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testInstructionRegister_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMXAluSrcB_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMXIorD_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testPCSetter_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testPC_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testValueShifter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1332147499" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1332147499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1332150715" xil_pn:in_ck="6236986091863108145" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1332150715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUOut.v"/>
      <outfile xil_pn:name="ARegister.v"/>
      <outfile xil_pn:name="BRegister.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="ImmediateShifter.v"/>
      <outfile xil_pn:name="ImmediateSignExtend.v"/>
      <outfile xil_pn:name="InstructionRegister.v"/>
      <outfile xil_pn:name="MXALUSrcA.v"/>
      <outfile xil_pn:name="MXAluSrcB.v"/>
      <outfile xil_pn:name="MXIorD.v"/>
      <outfile xil_pn:name="MXMemToReg.v"/>
      <outfile xil_pn:name="MXPCSource.v"/>
      <outfile xil_pn:name="MXRegDst.v"/>
      <outfile xil_pn:name="MemoryDataRegister.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCSetter.v"/>
      <outfile xil_pn:name="Test_MXALUSrcA.v"/>
      <outfile xil_pn:name="Test_MXMemToReg.v"/>
      <outfile xil_pn:name="Test_MXPCSource.v"/>
      <outfile xil_pn:name="Test_MXRegDst.v"/>
      <outfile xil_pn:name="ValueShifter.v"/>
      <outfile xil_pn:name="testControl.v"/>
      <outfile xil_pn:name="testImmediateSignExtend.v"/>
      <outfile xil_pn:name="testInstructionRegister.v"/>
      <outfile xil_pn:name="testMXAluSrcB.v"/>
      <outfile xil_pn:name="testMXIorD.v"/>
      <outfile xil_pn:name="testPC.v"/>
      <outfile xil_pn:name="testPCSetter.v"/>
      <outfile xil_pn:name="testValueShifter.v"/>
    </transform>
    <transform xil_pn:end_ts="1332150447" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8285303093709008062" xil_pn:start_ts="1332150447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1332150447" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-783554915081694714" xil_pn:start_ts="1332150447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1332147499" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5993120282758489252" xil_pn:start_ts="1332147499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1332150715" xil_pn:in_ck="6236986091863108145" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1332150715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUOut.v"/>
      <outfile xil_pn:name="ARegister.v"/>
      <outfile xil_pn:name="BRegister.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="ImmediateShifter.v"/>
      <outfile xil_pn:name="ImmediateSignExtend.v"/>
      <outfile xil_pn:name="InstructionRegister.v"/>
      <outfile xil_pn:name="MXALUSrcA.v"/>
      <outfile xil_pn:name="MXAluSrcB.v"/>
      <outfile xil_pn:name="MXIorD.v"/>
      <outfile xil_pn:name="MXMemToReg.v"/>
      <outfile xil_pn:name="MXPCSource.v"/>
      <outfile xil_pn:name="MXRegDst.v"/>
      <outfile xil_pn:name="MemoryDataRegister.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCSetter.v"/>
      <outfile xil_pn:name="Test_MXALUSrcA.v"/>
      <outfile xil_pn:name="Test_MXMemToReg.v"/>
      <outfile xil_pn:name="Test_MXPCSource.v"/>
      <outfile xil_pn:name="Test_MXRegDst.v"/>
      <outfile xil_pn:name="ValueShifter.v"/>
      <outfile xil_pn:name="testControl.v"/>
      <outfile xil_pn:name="testImmediateSignExtend.v"/>
      <outfile xil_pn:name="testInstructionRegister.v"/>
      <outfile xil_pn:name="testMXAluSrcB.v"/>
      <outfile xil_pn:name="testMXIorD.v"/>
      <outfile xil_pn:name="testPC.v"/>
      <outfile xil_pn:name="testPCSetter.v"/>
      <outfile xil_pn:name="testValueShifter.v"/>
    </transform>
    <transform xil_pn:end_ts="1332150719" xil_pn:in_ck="6236986091863108145" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2296466775810699385" xil_pn:start_ts="1332150715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testInstructionRegister_beh.prj"/>
      <outfile xil_pn:name="testInstructionRegister_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1332150720" xil_pn:in_ck="3728973701476612789" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3143799410051612932" xil_pn:start_ts="1332150719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testInstructionRegister_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1332096955" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1332096954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1332096955" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5933336587205741586" xil_pn:start_ts="1332096955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1332096955" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8933227129077876534" xil_pn:start_ts="1332096955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1332096955" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1332096955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1332096955" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6470824584893102358" xil_pn:start_ts="1332096955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1332096955" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1332096955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1332096955" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1268055132678910080" xil_pn:start_ts="1332096955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1332098580" xil_pn:in_ck="3398261983927" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3080556448224360633" xil_pn:start_ts="1332098573">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1332096966" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360494204053" xil_pn:start_ts="1332096966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1332097960" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-1355471522590900473" xil_pn:start_ts="1332097957">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
