
*** Running vivado
    with args -log design_1_path_thr_axis_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_path_thr_axis_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_path_thr_axis_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1446.785 ; gain = 160.340
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ITCL_video/movDataZynq/prj_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_path_thr_axis_0_0
Command: synth_design -top design_1_path_thr_axis_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2302.480 ; gain = 410.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_path_thr_axis_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/synth/design_1_path_thr_axis_0_0.vhd:98]
	Parameter C_S_AXI_AXI_LITE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:11' bound to instance 'U0' of component 'path_thr_axis' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/synth/design_1_path_thr_axis_0_0.vhd:208]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:56]
INFO: [Synth 8-3491] module 'path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1.vhd:11' bound to instance 'grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82' of component 'path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:250]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1.vhd:47]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_Axi_lite_s_axi' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_Axi_lite_s_axi.vhd:12' bound to instance 'Axi_lite_s_axi_U' of component 'path_thr_axis_Axi_lite_s_axi' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:284]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis_Axi_lite_s_axi' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_Axi_lite_s_axi.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis_Axi_lite_s_axi' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_Axi_lite_s_axi.vhd:54]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_in_V_data_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:312]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis_regslice_both' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_in_V_keep_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:326]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis_regslice_both__parameterized1' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis_regslice_both__parameterized1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_in_V_strb_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:340]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_in_V_user_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:354]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis_regslice_both__parameterized3' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis_regslice_both__parameterized3' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_in_V_last_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:368]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_in_V_id_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:382]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_in_V_dest_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:396]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_out_V_data_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:410]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis_regslice_both__parameterized5' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis_regslice_both__parameterized5' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_out_V_keep_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:424]
INFO: [Synth 8-638] synthesizing module 'path_thr_axis_regslice_both__parameterized7' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis_regslice_both__parameterized7' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:28]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_out_V_strb_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:438]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_out_V_user_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:452]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_out_V_last_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:466]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_out_V_id_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:480]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'path_thr_axis_regslice_both' declared at 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd:13' bound to instance 'regslice_both_strm_out_V_dest_V_U' of component 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:494]
INFO: [Synth 8-256] done synthesizing module 'path_thr_axis' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_path_thr_axis_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/synth/design_1_path_thr_axis_0_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element waddr_reg was removed.  [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_Axi_lite_s_axi.vhd:137]
WARNING: [Synth 8-7129] Port AWADDR[4] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[3] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[2] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[7] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[1] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[0] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[0] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[6] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[5] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[4] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[3] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[2] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[1] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TID[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TDEST[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2403.633 ; gain = 511.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2421.551 ; gain = 529.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2421.551 ; gain = 529.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2421.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/constraints/path_thr_axis_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/constraints/path_thr_axis_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2534.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2534.254 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'path_thr_axis_Axi_lite_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'path_thr_axis_Axi_lite_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'path_thr_axis_Axi_lite_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'path_thr_axis_Axi_lite_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[6] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[5] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[4] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[3] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[2] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[1] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[0] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[4] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[3] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[2] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[1] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[0] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[31] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[30] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[29] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[28] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[27] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[26] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[25] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[24] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[23] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[22] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[21] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[20] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[19] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[18] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[17] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[16] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[15] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[14] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[13] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[12] in module path_thr_axis is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Axi_lite_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module path_thr_axis.
WARNING: [Synth 8-3332] Sequential element (Axi_lite_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module path_thr_axis.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |     7|
|4     |LUT3   |    85|
|5     |LUT4   |    55|
|6     |LUT5   |    44|
|7     |LUT6   |    45|
|8     |FDRE   |   436|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 2534.254 ; gain = 529.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2534.254 ; gain = 641.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2534.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2db37e86
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.254 ; gain = 1046.688
INFO: [Common 17-1381] The checkpoint 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/design_1_path_thr_axis_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_path_thr_axis_0_0, cache-ID = 0c5de6efbd9699b7
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/design_1_path_thr_axis_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_path_thr_axis_0_0_utilization_synth.rpt -pb design_1_path_thr_axis_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 30 16:59:11 2023...
