// Seed: 1573937757
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  parameter id_4 = -1;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2
);
  wire id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wor id_6;
  wire id_7, id_8;
  assign id_6 = 1;
  wire id_9;
  wor  id_10 = 1;
endmodule
module module_2;
  assign id_1 = -1 & id_1;
  wire id_2;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  wire id_3;
endmodule
