# vsim -vopt work.top -voptargs="+acc=npr" -assertdebug -l simulation.log -coverage -c -do "coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb; run -all; exit" 
# Start time: 14:17:54 on Sep 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "master_bridge(fast)".
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.apb_pkg(fast)
# Loading work.top(fast)
# Loading work.apb_intf(fast)
# Loading work.APB_Protocol(fast)
# Loading work.master_bridge(fast)
# Loading work.slave1(fast)
# Loading work.slave2(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_regression_test...
# ** Info: PCLK is toggling
#    Time: 5 ns Started: 5 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 0 | write_addr = 287 | read_addr = 293 | wdata =  80 | rdata =   0 | pslverr = 0
# @ 15 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST FAILED @ 15                                
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 1
# Matches = 0
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 15 ns Started: 15 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 25 ns Started: 25 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 35 ns Started: 35 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 1 | write_addr = 276 | read_addr = 287 | wdata =   8 | rdata =   0 | pslverr = 0
# @ 45 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 45                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 2
# Matches = 1
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 45 ns Started: 45 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 55 ns Started: 55 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 65 ns Started: 65 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 0 | write_addr = 267 | read_addr = 198 | wdata =   0 | rdata =   0 | pslverr = 0
# @ 75 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 75                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 3
# Matches = 2
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 75 ns Started: 75 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 85 ns Started: 85 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 95 ns Started: 95 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 1 | write_addr = 502 | read_addr = 267 | wdata = 190 | rdata =   0 | pslverr = 0
# @ 105 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 105                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 4
# Matches = 3
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 105 ns Started: 105 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 115 ns Started: 115 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 125 ns Started: 125 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 0 | write_addr = 279 | read_addr =  80 | wdata = 236 | rdata =   0 | pslverr = 0
# @ 135 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 135                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 5
# Matches = 4
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 135 ns Started: 135 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 145 ns Started: 145 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 155 ns Started: 155 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 1 | write_addr = 339 | read_addr = 279 | wdata = 200 | rdata =   0 | pslverr = 0
# @ 165 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 165                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 6
# Matches = 5
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 165 ns Started: 165 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 175 ns Started: 175 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 185 ns Started: 185 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 0 | write_addr = 281 | read_addr = 446 | wdata = 168 | rdata =   0 | pslverr = 0
# @ 195 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 195                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 7
# Matches = 6
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 195 ns Started: 195 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 205 ns Started: 205 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 215 ns Started: 215 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 1 | write_addr = 358 | read_addr = 281 | wdata =  75 | rdata =   0 | pslverr = 0
# @ 225 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 225                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 8
# Matches = 7
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 225 ns Started: 225 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 235 ns Started: 235 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 245 ns Started: 245 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 0 | write_addr = 312 | read_addr = 309 | wdata = 142 | rdata =   0 | pslverr = 0
# @ 255 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 255                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 9
# Matches = 8
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 255 ns Started: 255 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 265 ns Started: 265 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 275 ns Started: 275 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 1 | write_addr =  54 | read_addr = 312 | wdata = 130 | rdata =   0 | pslverr = 0
# @ 285 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 285                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 10
# Matches = 9
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 285 ns Started: 285 ns  Scope: top.intf File: apb_interface.sv Line: 36
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 295: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# ------------------------- INPUT-COVERAGE ------------------------------
# 
#  !!!! INPUT COVERAGE = 75.00 % !!!!
# 
# ------------------------- INPUT-COVERAGE ------------------------------
# 
# ------------------------- OUPTUT-COVERAGE ------------------------------
# 
#  !!!! OUTPUT COVERAGE = 75.00 % !!!!
# 
# ------------------------- OUTPUT-COVERAGE ------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 295 ns  Iteration: 54  Instance: /top
# Saving coverage database on exit...
# End time: 14:17:59 on Sep 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
