<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2682992-A1" country="EP" doc-number="2682992" kind="A1" date="20140108" family-id="46758168" file-reference-id="314269" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146584760" ucid="EP-2682992-A1"><document-id><country>EP</country><doc-number>2682992</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12752035-A" is-representative="YES"><document-id mxw-id="PAPP154846952" load-source="docdb" format="epo"><country>EP</country><doc-number>12752035</doc-number><kind>A</kind><date>20120224</date><lang>KO</lang></document-id><document-id mxw-id="PAPP220439843" load-source="docdb" format="original"><country>EP</country><doc-number>12752035.1</doc-number><date>20120224</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140554539" ucid="KR-20110018923-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20110018923</doc-number><kind>A</kind><date>20110303</date></document-id></priority-claim><priority-claim mxw-id="PPC140556845" ucid="KR-2012001435-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>2012001435</doc-number><kind>W</kind><date>20120224</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL2104289861" load-source="docdb">H01L  33/20        20100101AFI20140729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL2104291173" load-source="docdb">H01L  33/22        20100101ALI20140729BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989637488" load-source="docdb" scheme="CPC">H01L  33/483       20130101 FI20131212BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989643605" load-source="docdb" scheme="CPC">H01L  33/0095      20130101 LA20131220BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989647580" load-source="docdb" scheme="CPC">H01L  33/22        20130101 LI20131220BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132358913" lang="DE" load-source="patent-office">LEUCHTDIODENCHIP</invention-title><invention-title mxw-id="PT132358914" lang="EN" load-source="patent-office">LIGHT-EMITTING DIODE CHIP</invention-title><invention-title mxw-id="PT132358915" lang="FR" load-source="patent-office">PUCE DE DIODE ÉLECTROLUMINESCENTE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919531194" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SEOUL OPTO DEVICE CO LTD</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR919536809" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SEOUL OPTO DEVICE CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR919013279" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Seoul Opto Device Co., Ltd.</last-name><iid>101296424</iid><address><street>1B-36, 727-5, Wonsi-dong Danwon-gu Ansan-si</street><city>Gyeonggi-do 425-851</city><country>KR</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919528172" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LEE KYU HO</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919526371" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LEE, KYU HO</last-name></addressbook></inventor><inventor mxw-id="PPAR919016791" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LEE, KYU HO</last-name><address><street>1B-36 727-5 Wonsi-dong Danwon-gu</street><city>Ansan-si Gyeonggi-do 425-851</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919523564" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SUH DAE WOONG</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919544768" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SUH, DAE WOONG</last-name></addressbook></inventor><inventor mxw-id="PPAR919011915" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>SUH, DAE WOONG</last-name><address><street>1B-36 727-5 Wonsi-dong Danwon-gu</street><city>Ansan-si Gyeonggi-do 425-851</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919534973" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>SEO WON CHEOL</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919545073" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>SEO, WON CHEOL</last-name></addressbook></inventor><inventor mxw-id="PPAR919009107" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>SEO, WON CHEOL</last-name><address><street>1B-36 727-5 Wonsi-dong Danwon-gu</street><city>Ansan-si Gyeonggi-do 425-851</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919523863" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>KIM CHANG HOON</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919533896" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>KIM, CHANG HOON</last-name></addressbook></inventor><inventor mxw-id="PPAR919008469" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>KIM, CHANG HOON</last-name><address><street>1B-36 727-5 Wonsi-dong Danwon-gu</street><city>Ansan-si Gyeonggi-do 425-851</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919546290" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>LEE SUNG HYUN</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919541833" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>LEE, SUNG HYUN</last-name></addressbook></inventor><inventor mxw-id="PPAR919013280" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>LEE, SUNG HYUN</last-name><address><street>1B-36 727-5 Wonsi-dong Danwon-gu</street><city>Ansan-si Gyeonggi-do 425-851</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919512509" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>IN CHI HYUN</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919510507" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>IN, CHI HYUN</last-name></addressbook></inventor><inventor mxw-id="PPAR919012187" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>IN, CHI HYUN</last-name><address><street>1B-36 727-5 Wonsi-dong Danwon-gu</street><city>Ansan-si Gyeonggi-do 425-851</city><country>KR</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919011352" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Stolmár Scheele &amp; Partner</last-name><iid>101155503</iid><address><street>Blumenstraße 17</street><city>80331 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="KR-2012001435-W"><document-id><country>KR</country><doc-number>2012001435</doc-number><kind>W</kind><date>20120224</date><lang>KO</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012118303-A1"><document-id><country>WO</country><doc-number>2012118303</doc-number><kind>A1</kind><date>20120907</date><lang>KO</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549737408" load-source="docdb">AL</country><country mxw-id="DS549736475" load-source="docdb">AT</country><country mxw-id="DS549737549" load-source="docdb">BE</country><country mxw-id="DS549737172" load-source="docdb">BG</country><country mxw-id="DS549906846" load-source="docdb">CH</country><country mxw-id="DS549736782" load-source="docdb">CY</country><country mxw-id="DS549736783" load-source="docdb">CZ</country><country mxw-id="DS549736688" load-source="docdb">DE</country><country mxw-id="DS549737550" load-source="docdb">DK</country><country mxw-id="DS549737551" load-source="docdb">EE</country><country mxw-id="DS549736704" load-source="docdb">ES</country><country mxw-id="DS549737189" load-source="docdb">FI</country><country mxw-id="DS549737190" load-source="docdb">FR</country><country mxw-id="DS549736689" load-source="docdb">GB</country><country mxw-id="DS549737552" load-source="docdb">GR</country><country mxw-id="DS549736690" load-source="docdb">HR</country><country mxw-id="DS549736784" load-source="docdb">HU</country><country mxw-id="DS549906847" load-source="docdb">IE</country><country mxw-id="DS549737553" load-source="docdb">IS</country><country mxw-id="DS549737191" load-source="docdb">IT</country><country mxw-id="DS549737554" load-source="docdb">LI</country><country mxw-id="DS549736691" load-source="docdb">LT</country><country mxw-id="DS549736476" load-source="docdb">LU</country><country mxw-id="DS549737192" load-source="docdb">LV</country><country mxw-id="DS549736692" load-source="docdb">MC</country><country mxw-id="DS549736477" load-source="docdb">MK</country><country mxw-id="DS549736478" load-source="docdb">MT</country><country mxw-id="DS549737555" load-source="docdb">NL</country><country mxw-id="DS549737149" load-source="docdb">NO</country><country mxw-id="DS549737556" load-source="docdb">PL</country><country mxw-id="DS549737193" load-source="docdb">PT</country><country mxw-id="DS549736785" load-source="docdb">RO</country><country mxw-id="DS549737194" load-source="docdb">RS</country><country mxw-id="DS549737557" load-source="docdb">SE</country><country mxw-id="DS549906848" load-source="docdb">SI</country><country mxw-id="DS549737150" load-source="docdb">SK</country><country mxw-id="DS549737151" load-source="docdb">SM</country><country mxw-id="DS549736479" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128672932" lang="EN" load-source="patent-office"><p id="pa01" num="0001">The present invention relates to a light emitting diode chip. According to the present invention, a light emitting diode chip including a substrate having a thickness exceeding 120 µm and a light emitting diode disposed on one surface of the substrate is provided.<img id="iaf01" file="imgaf001.tif" wi="119" he="73" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737077" lang="EN" source="EPO" load-source="docdb"><p>The present invention relates to a light emitting diode chip. According to the present invention, a light emitting diode chip including a substrate having a thickness exceeding 120 µm and a light emitting diode disposed on one surface of the substrate is provided.</p></abstract><description mxw-id="PDES63958920" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">[Technical Field]</heading><p id="p0001" num="0001">The present invention relates to a light emitting diode chip.</p><heading id="h0002">[Background Art]</heading><p id="p0002" num="0002">Light emitting diodes are basically PN junction diodes formed at a junction between p-type and n-type semiconductors.</p><p id="p0003" num="0003">When voltage is applied to p-type and n-type semiconductors of a light emitting diode, holes move from the p-type semiconductor toward the n-type semiconductor and electrons move from the n-type semiconductor toward the p-type semiconductor, such that both electrons and holes move into the PN junction.</p><p id="p0004" num="0004">Electrons moving into the PN junction are combined with the holes while dropping from a conduction band to a valence band. Here, an energy corresponding to a height difference between the conduction band and the valence band, that is, an energy difference, is emitted in the form of light.</p><p id="p0005" num="0005">Generally, light emitting diode chips are prepared through several processes. First, plural semiconductor layers including an n-type semiconductor layer, an active layer and a p-type semiconductor layer are formed on one surface of a substrate. Then, a plurality of light emitting diodes is formed on the one surface of the substrate by partial mesa etching of the plural semiconductor layers to expose the n-type semiconductor layer while performing separation etching to separate the plural semiconductor layers for formation of the plural light emitting diodes, and a plurality of light emitting diode chips is formed by dividing the substrate.</p><p id="p0006" num="0006">Here, a typical substrate of the light emitting diode chips has a thickness of 120 µm for dividing of the substrate and mounting on a sub-mount in flip chip form.</p><heading id="h0003">[Disclosure]</heading><heading id="h0004">[Technical Problem]</heading><p id="p0007" num="0007">It is an aspect of the present invention to provide a light emitting diode chip that includes a thick substrate to exhibit high light extraction efficiency.<!-- EPO <DP n="2"> --></p><heading id="h0005">[Technical Solution]</heading><p id="p0008" num="0008">In accordance with one aspect of the invention, a light emitting diode chip comprises a substrate having a thickness exceeding 120 µm, and a light emitting diode disposed on one surface of the substrate.</p><p id="p0009" num="0009">The substrate may comprise a plurality of protrusions on a side surface thereof.</p><p id="p0010" num="0010">The substrate may comprise concavo-convex structures on the other surface thereof.</p><p id="p0011" num="0011">The substrate may have a thickness from 200 µm to 400 µm.</p><p id="p0012" num="0012">The substrate may be a transparent substrate.</p><p id="p0013" num="0013">Light emitted from the light emitting diode may be at least partially extracted through the substrate.</p><p id="p0014" num="0014">The substrate may be a sapphire substrate.</p><heading id="h0006">[Advantageous Effects]</heading><p id="p0015" num="0015">Embodiments of the invention provide a light emitting diode chip that includes a thick substrate, thereby exhibiting high light extraction efficiency.</p><heading id="h0007">[Description of Drawings]</heading><p id="p0016" num="0016"><ul><li><figref idrefs="f0001">Fig. 1</figref> is a sectional view of a light emitting diode chip according to one embodiment of the present invention;</li><li><figref idrefs="f0001">Fig. 2</figref> is a sectional view of a light emitting diode assembly including a light emitting diode chip according to one embodiment of the present invention;</li><li><figref idrefs="f0001">Figs 3</figref> and <figref idrefs="f0002">4</figref> are sectional views showing a method for manufacturing a light emitting diode assembly according to one embodiment of the present invention; and</li><li><figref idrefs="f0002">Fig. 5</figref> is a graph depicting light emitting power (Po) depending on substrate thickness of a light emitting diode assembly according to one embodiment of the present invention.</li></ul></p><heading id="h0008">[Best Mode]</heading><p id="p0017" num="0017">Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.</p><p id="p0018" num="0018"><figref idrefs="f0001">Fig. 1</figref> is a sectional view of a light emitting diode chip according to one embodiment of the present invention.</p><p id="p0019" num="0019">Referring to <figref idrefs="f0001">Fig. 1</figref>, a light emitting diode chip 1000 according to one embodiment may comprise a substrate 100 and a light emitting diode 200.<!-- EPO <DP n="3"> --></p><p id="p0020" num="0020">The substrate 100 may be a growth substrate. In addition, the substrate 100 may be a transparent substrate allowing light emitted from the light emitting diode 200 to be at least partially transmitted and extracted outside. The transparent substrate may be a sapphire substrate.</p><p id="p0021" num="0021">The substrate 100 has a greater thickness than typical substrates for light emitting diode chips.</p><p id="p0022" num="0022">The substrate 100 may have a greater width than the light emitting diode 200. That is, as shown in <figref idrefs="f0001">Fig. 1</figref>, the substrate 100 may have a large enough size for the light emitting diode 200 to be disposed within a certain region on one surface of the substrate 100.</p><p id="p0023" num="0023">Since the substrate 100 has a greater width than the light emitting diode 200, light emitted from the light emitting diode 200 can be easily extracted from a side surface of the substrate 100, thereby improving luminous efficacy.</p><p id="p0024" num="0024">According to embodiments, since the substrate 100 is divided by various methods for dividing a thicker substrate than a typical substrate, such as internal processing laser beam processing, blasting, and the like, the substrate 100 may have a greater thickness than a typical substrate of light emitting diode chips. The light emitting diode chip 1000 according to one embodiment may comprise the substrate 100 having a greater thickness than the typical substrate of the light emitting diode chips having a thickness of 120 µm. That is, the substrate 100 may have a thickness exceeding 120 µm. Preferably, the substrate 100 has a thickness of 200 µm to 400 µm.</p><p id="p0025" num="0025">The substrate 100 may comprise a plurality of protrusions 110 on the side surface thereof. The protrusions 110 may be formed during formation of the light emitting diode chips 1000. Preferably, the protrusions 110 may be formed during division of the substrate 100. In addition, the protrusions 110 may be formed by processing the side surface of the substrate 100 of each of the light emitting diode chips 1000 after the substrate 100 is divided.</p><p id="p0026" num="0026">The protrusions 110 may be disposed at regular intervals or irregularly on the side surface of the substrate 100. In addition, the protrusions 110 may have the same shape or different shapes. Further, the protrusions 110 may have the same size or different sizes.</p><p id="p0027" num="0027">Here, as shown in <figref idrefs="f0001">Fig. 1</figref>, the protrusions 110 may be formed during division of the substrate 100. Preferably, the protrusions 110 may be formed by dividing the substrate 100 after irradiation with an internal processing laser beam three times at different depths, that is, after the internal processing laser beam is irradiated along three irradiation lines in a depth direction of the substrate 100. That is, the protrusions 110 may be formed on three protrusion regions 112, 114, 116 corresponding to the three irradiation lines formed by irradiating the<!-- EPO <DP n="4"> --> substrate 100 with the internal processing laser beam three times at different depths in order to divide the substrate 100. Namely, the protrusions 110 may be formed by irradiating the substrate 100 with the internal processing laser beam.</p><p id="p0028" num="0028">Here, other regions excluding the protrusion regions 112, 114, 116 from the side surface of the substrate 100, that is, regions to which the internal processing laser beam is not irradiated may be flatter than the protrusion regions 112, 114, 116. That is, the other regions excluding the protrusion regions may have lower roughness than the protrusion regions 112, 114, 116.</p><p id="p0029" num="0029">The light emitting diode 200 may be disposed on one surface of the substrate 100.</p><p id="p0030" num="0030">The light emitting diode 200 may be disposed on the one surface of the substrate 100, and may comprise a semiconductor structure layer 210, a passivation layer 220, pads 232, 234, and bumps 242, 244. Here, if the light emitting diode chip 1000 is not formed in flip chip form, the bumps 242, 244 and the like may be omitted.</p><p id="p0031" num="0031">The semiconductor structure layer 210 may comprise a buffer layer 212, a first type semiconductor layer 214, an active layer 216, and a second type semiconductor layer 218. The buffer layer 212 may be omitted.</p><p id="p0032" num="0032">The buffer layer 212 may be disposed on the one surface of the substrate 110. The buffer layer 212 may be disposed to mitigate lattice mismatch between the substrate 100 and the first type semiconductor layer 214. In addition, the buffer layer 212 may be formed as a single layer or multiple layers, and when formed as multiple layers, the buffer layer 212 may comprise low temperature buffer layers and high temperature buffer layers.</p><p id="p0033" num="0033">The first type semiconductor layer 214 may be disposed on the buffer layer 212, and partially exposed, as shown in <figref idrefs="f0001">Fig. 1</figref>. The first type semiconductor layer 214 may be partially exposed by partial mesa etching of the active layer 216 and the second type semiconductor layer 218. The first type semiconductor layer 214 may also be partially etched during mesa etching.</p><p id="p0034" num="0034">The first type semiconductor layer 214 may be formed of an (Al, In, Ga)N-based group-III nitride semiconductor doped with a first type impurity, for example, an n-type impurity, and may be formed as a single layer or multiple layers. For example, the first type semiconductor layer 214 may comprise a superlattice layer.</p><p id="p0035" num="0035">The active layer 216 may be disposed on the first type semiconductor layer 214, and may be formed as a single layer or multiple layers. In addition, the active layer 216 may be formed in a single quantum well structure including a single well layer (not shown), or in a multi-quantum well structure in which well layers (not shown) and barrier layers (not shown)<!-- EPO <DP n="5"> --> are alternately stacked. Here, the well layer (not shown) and/or the barrier layer (not shown) may have a superlattice structure.</p><p id="p0036" num="0036">The second type semiconductor layer 218 may be disposed on the active layer 216. In addition, the second type semiconductor layer 218 may be formed of an (Al, In, Ga)N-based group-III nitride semiconductor doped with a second type impurity, for example, a p-type impurity, and may be formed as a single layer or multiple layers. For example, the second type semiconductor layer 218 may comprise a superlattice layer.</p><p id="p0037" num="0037">In addition, the semiconductor structure layer 210 may comprise an electron blocking layer (not shown) between the active layer 216 and the second type semiconductor layer 218. The electron blocking layer (not shown) may be disposed to improve recombination efficiency of electrons and holes, and may be formed of a material having a relatively wide band gap. The electron blocking layer (not shown) may be formed of an (Al, In, Ga)N-based group-III nitride semiconductor, for example, may comprise AlGaN.</p><p id="p0038" num="0038">The passivation layer 220 may be disposed on the substrate 100 that semiconductor structure layer 210 is disposed thereon. The passivation layer 220 serves to protect the semiconductor structure layer 210 thereunder from external environment, and may be formed of an insulating film comprising a silicon oxide film or a silicon nitride film.</p><p id="p0039" num="0039">The passivation layer 220 may comprise openings through which surfaces of the first semiconductor layer 214 and second type semiconductor layer 218 exposed by mesa etching are partially exposed.</p><p id="p0040" num="0040">The pads 232, 234 may comprise first and second pads 232, 234. The first pad 232 may contact the first type semiconductor layer 214 exposed through the openings, and the second pad 234 may contact the second type semiconductor layer 218 exposed through the openings.</p><p id="p0041" num="0041">Here, although not shown in the drawings, the second type semiconductor layer 218 may comprise a high concentration semiconductor layer (not shown), an upper portion of which is doped with a second type impurity in a high concentration, and a contact electrode (not shown) for ohmic contact may be interposed between the second type semiconductor layer 218 and the second pad 234. The pads 232, 234 may comprise a material such as Ni, Cr, Ti, Al, Ag, Au, and the like. The contact electrode (not shown) may comprise TCO (Transparent Conductive Oxide) such as ITO, ZnO, IZO and the like, and contact materials such as Ni/Au, and the like.</p><p id="p0042" num="0042">The bumps 242, 244 may comprise first and second bumps 242, 244. The first bump 242 may be disposed on the first pad 232, and the second bump 244 may be disposed on the<!-- EPO <DP n="6"> --> second pad 234. The bumps 242, 244 support the substrate 100 when the substrate 100 that the semiconductor structure layer 210 is disposed thereon is mounted on a sub-mount (not shown), and may comprise Au.</p><p id="p0043" num="0043">The substrate 100 may have concavo-convex structures 120 on the other surface thereof. The concavo-convex structures 120 serve to improve light extraction efficiency of light extracted in the other surface direction. When light emitted from the semiconductor structure layer 210, precisely speaking, from the active layer 216 of the semiconductor structure layer 210 is extracted through the other surface direction, the concavo-convex structures 120 reduce total reflection on the other surface of the substrate 100, and thus improve a probability that the light is extracted from the other surface of the substrate 100, thereby improving light extraction efficiency.</p><p id="p0044" num="0044">The concavo-convex structures 120 may be formed in patterns, such as moth eye patterns, and the like, on the other surface of the substrate 100 in advance, may be formed during the process of dividing the substrate 100, or may be formed using a blasting or laser beam processing method after the process of dividing the substrate. The concavo-convex structures 120 may have a height of 100 nm to 1 µm. Here, the concavo-convex structures 120 may have other shapes depending on a wavelength range of light emitted from the light emitting diode chips 1000.</p><p id="p0045" num="0045">As such, the substrate 100 of the light emitting diode chip 1000 has a thickness exceeding 120 µm, so that the light emitting diode chip 1000 according to the embodiment exhibits higher luminous efficacy than typical light emitting diode chips. In addition, the substrate 100 has the protrusions 110 formed on the side surface thereof to improve light extraction efficiency of light traveling toward the side surface of the substrate 100, so that the light emitting diode chip 1000 according to the embodiment exhibits higher luminous efficacy than typical light emitting diode chips.</p><p id="p0046" num="0046"><figref idrefs="f0001">Fig. 2</figref> is a sectional view of a light emitting diode assembly comprising a light emitting diode chip according to one embodiment of the present invention.</p><p id="p0047" num="0047">Referring to <figref idrefs="f0001">Fig. 2</figref>, a light emitting diode assembly 2000 according to one embodiment may comprise the light emitting diode chip 1000 as described with reference to <figref idrefs="f0001">Fig. 1</figref> and a sub-mount 300.</p><p id="p0048" num="0048">Here, since the light emitting diode chip 1000 has been described in detail with reference to <figref idrefs="f0001">Fig. 1</figref>, descriptions thereof will be omitted.</p><p id="p0049" num="0049">The light emitting diode assembly 2000 may be prepared in a form in which the light emitting diode chip 1000 is mounted on the sub-mount 300. That is, the sub-mount 300<!-- EPO <DP n="7"> --> comprises first and second electrodes 310, 320 on one surface thereof, and the light emitting diode chip 1000 is mounted on the sub-mount 300 such that the first and second bumps 242, 244 of the light emitting diode chip 1000 are respectively connected to the first and second electrodes 310, 320, thereby preparing the light emitting diode assembly 2000.</p><p id="p0050" num="0050">Thus, the light emitting diode assembly 2000 according to the embodiment may have the substrate 100 having a greater thickness than 120 µm, that is, a thickness exceeding 120 µm at a side from which light emitted from the light emitting diode 200 is extracted. Preferably, the substrate 100 has a thickness from 200 µm to 400 µm.</p><p id="p0051" num="0051"><figref idrefs="f0001">Figs 3</figref> and <figref idrefs="f0002">4</figref> are sectional views showing a method for manufacturing a light emitting diode assembly according to one embodiment of the present invention.</p><p id="p0052" num="0052">Referring to <figref idrefs="f0001">Fig. 3</figref>, first, a method for manufacturing a light emitting diode assembly according to one embodiment may start with the preparation of a substrate 100. A plurality of semiconductor layers comprising a buffer layer 212, a first type semiconductor layer 214, an active layer 216 and a second type semiconductor layer 218 is formed in order. Here, the substrate 100 may be a sapphire substrate, and may have a thickness exceeding 120 µm. The substrate 100 may be a substrate having pre-formed concavo-convex structures 120 on the other surface thereof. In addition, although not shown in the drawings, the substrate 100 may be a substrate having no pre-formed concavo-convex structures 120 on the other surface thereof.</p><p id="p0053" num="0053">Here, the plurality of semiconductor layers, such as the buffer layer 212, the first type semiconductor layer 214, the active layer 216, the second type semiconductor layer 218, and the like, may be formed using methods for forming semiconductor layers known in the art, such as MOCVD, molecular beam growth, epitaxial growth, and the like.</p><p id="p0054" num="0054">Next, in order to form a plurality of light emitting diodes 200, the buffer layer 212, the first type semiconductor layer 214, the active layer 216 and the second type semiconductor layer 218 are separated by etching.</p><p id="p0055" num="0055">Next, mesa etching is performed such that the separated first type semiconductor layer 214 is partially exposed, thereby forming a plurality of semiconductor structure layers 210 including the buffer layer 212, the first type semiconductor layer 214, the active layer 216 and the second type semiconductor layer 218.</p><p id="p0056" num="0056">Next, after a passivation forming layer is formed on the overall surface of the substrate 100, a passivation layer 220 is formed by partial etching of the passivation forming layer to form openings through which the surfaces of the first and second type semiconductor layers 214, 218 are partially exposed.<!-- EPO <DP n="8"> --></p><p id="p0057" num="0057">Next, pads 232, 234 may be formed on the substrate 100. Here, the pads 232, 234 may comprise a first pad 232 contacting the first type semiconductor layer 214 through the openings through which the surface of the first type semiconductor layer is partially exposed, and a second pad 234 contacting the second type semiconductor layer 218 through the openings through which the surface of the second type semiconductor layer is partially exposed.</p><p id="p0058" num="0058">Here, although not shown in the drawings, before formation of the pads 232, 234, a contact electrode (not shown) contacting the second type semiconductor layer 218 through the openings is formed first, and then, the second pad 234 may be formed on the contact electrode (not shown).</p><p id="p0059" num="0059">Next, bumps 242, 244 including first and second bumps 242, 244 are formed on the first and second pads 232, 234, thereby forming the plurality of light emitting diodes 200 separated from each other on one surface of the substrate 100.</p><p id="p0060" num="0060">Next, in order to divide the light emitting diodes 200 from each other, a process of dividing the substrate 100 is performed. Here, a typical process of dividing light emitting diodes is performed after the other surface of the substrate is polished such that the substrate has a final thickness of 100 µm to 120 µm. As described above, when the substrate has a great thickness in the typical dividing process, failure, such as chipping, double chip, and the like, occurs during division of the substrate, and when the substrate has too thin a thickness, cracking or breakage due to ultrasonic waves, compression, and the like are generated in a subsequent process of mounting the light emitting diode chips on a sub-mount. Thus, the substrate is typically polished to a thickness from 100 µm to 120 µm.</p><p id="p0061" num="0061">However, unlike such a typical process, in the method for manufacturing a light emitting diode assembly according to the embodiment, since the substrate 100 is divided using methods which is possible to divide even the thick substrate 100, such as a laser beam processing method, blasting method, and the like, it is possible to omit a process of polishing a rear surface of the substrate 100.</p><p id="p0062" num="0062">During or after the process of dividing the substrate, a process of forming a plurality of protrusions 110 on the side surface of the substrate 100 may be performed.</p><p id="p0063" num="0063">Here, a process of forming protrusions 110 during the dividing process may be performed using the process of dividing the substrate 100 using an internal processing laser beam. That is, the substrate 100 is divided after irradiating the substrate with the internal processing laser beam multiple times along division lines at different depths, whereby the protrusions 110 may be formed within irradiation lines of the internal processing laser beam,<!-- EPO <DP n="9"> --> that is, protrusion regions 112,114,116.</p><p id="p0064" num="0064">In another process of forming the protrusions 110 during the dividing process, blast marks are formed on the side surface of the substrate 100 using a blasting method while the substrate 100 is divided, so that the protrusions 110 are formed by the blast marks. Here, the blasting method may be sand blasting. Sand blasting is a process using particles such as sand, and the like, and the process of dividing the substrate 100 and the process of forming the protrusions 110 may be simultaneously performed using, for example, particles having different particle sizes when dividing the substrate 100 and when forming the sand blast marks.</p><p id="p0065" num="0065">When the processes of dividing the substrate 100 and forming the protrusions 110 are separately performed, the protrusions 110 may be formed on the side surface of the substrate 100 by various methods after dividing the substrate 100. That is, the protrusions 110 may be formed by surface treatment of the side surface of the separated substrate 100 using the blasting method, or may be formed by etching the side surface of the substrate 100.</p><p id="p0066" num="0066">Although the other surface of the substrate 100 need not be polished, polishing may be performed such that the substrate 100 has a thickness exceeding 120 µm instead of a thickness from 100 µm to 120 µm as in a typical process.</p><p id="p0067" num="0067">Here, the substrate 100 has no pre-formed concavo-convex structures 120 on the other surface thereof, and the concavo-convex structures 120 may be formed during or after the process of dividing the substrate 100. The concavo-convex structures 120 may be formed during the process of dividing the substrate 100, while exposing the other surface of the substrate 100 when the substrate is divided using the blasting method. In addition, during or after the dividing process, the concavo-convex structures 120 may be formed by laser beam irradiation on the other surface of the substrate 100.</p><p id="p0068" num="0068">Referring to <figref idrefs="f0002">Fig. 4</figref>, independently of the preparation process of the light emitting diode chip 1000 by dividing the substrate, a sub-mount 300 having first and second electrodes 310, 320 on one surface thereof is prepared.</p><p id="p0069" num="0069">Next, after the sub-mount 300 is aligned with the light emitting diode chip 1000 such that the first and second bumps 242, 244 of the light emitting diode chip 1000 respectively correspond to the first and second electrodes 310, 320 of the sub mount 300, the light emitting diode assembly 2000 may be formed by flip bonding the electrodes 310, 320 to the bumps 242, 244, as shown in <figref idrefs="f0001">Fig. 2</figref>. Here, flip bonding may be performed using a thermal ultrasonic method or thermal compression method.</p><p id="p0070" num="0070"><figref idrefs="f0002">Fig. 5</figref> is a graph depicting light emitting power (Po) depending on substrate thickness<!-- EPO <DP n="10"> --> of a light emitting diode assembly according to one embodiment of the present invention.</p><p id="p0071" num="0071">Referring to <figref idrefs="f0002">Fig. 5</figref>, the light emitting diode assembly 2000 according to one embodiment as described with reference to <figref idrefs="f0001">Fig. 2</figref> is prepared, and light emitting power (Po (mW)) of the light emitting diode assembly 2000 was measured by applying a current of 20 mA thereto. In addition, after packaging the light emitting diode assembly 2000, light emitting power was measured under the same conditions.</p><p id="p0072" num="0072">When a current of 20 mA was applied to the light emitting diode assembly 2000, the light emitting power was 1.25 mW in the substrate 100 of the light emitting diode assembly 2000 having a thickness of 120 µm as in a typical substrate, 1.30 mW in the substrate having a thickness of 200 µm, and 1.57 mW in the substrate having a thickness of 370 µm. Thus, it could be seen that, when the substrate had thicknesses of 200 µm and 370 µm, greater than the typical 120 µm thick substrate, the light emitting power was increased by about 3.4% and 25.1%, respectively.</p><p id="p0073" num="0073">In addition, when a current of 20 mA was applied to a packaged light emitting diode assembly 2000, the light emitting power was 0.87 mW in the substrate 100 of the packaged light emitting diode assembly 2000 having a thickness of 120 µm as in the typical substrates, 0.98 mW in the substrate having a thickness of 200 µm, and 1.13 mW in the substrate having a thickness of 370 µm. Thus, it could be seen that, when the substrate had thicknesses of 200 µm and 370 µm, greater than the typical 120 µm thick substrate, the light emitting power was increased by about 13.2% and 29.5%, respectively.</p><p id="p0074" num="0074">Therefore, as described above, when the light emitting diode assembly 2000 according to the embodiment and the packaged light emitting diode assembly comprise the substrate having a thickness exceeding 120 µm, it could be confirmed that the light emitting power thereof was further increased.</p><p id="p0075" num="0075">Although the present invention has been described with reference to some embodiments, it should be understood that the foregoing embodiments are not to be in any way construed as limiting the present invention, and that various modifications, changes, alterations, and equivalent embodiments can be made by those skilled in the art without departing from the spirit and scope of the invention.</p></description><claims mxw-id="PCLM56981939" lang="EN" load-source="patent-office"><!-- EPO <DP n="11"> --><claim id="c-en-0001" num="0001"><claim-text>A light emitting diode chip comprising:
<claim-text>a substrate having a thickness exceeding 120 µm; and</claim-text>
<claim-text>a light emitting diode disposed on one surface of the substrate.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The light emitting diode chip of claim 1, wherein the substrate has a plurality of protrusions on a side surface thereof.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The light emitting diode chip of claim 1, wherein the substrate has concavo-convex structures on the other surface thereof.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The light emitting diode chip of claim 1, wherein the substrate has a thickness from 200 µm to 400 µm.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The light emitting diode chip of claim 1, wherein the substrate is a transparent substrate.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The light emitting diode chip of claim 5, wherein light emitted from the light emitting diode is at least partially extracted through the substrate.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The light emitting diode chip of claim 6, wherein the substrate is a sapphire substrate.</claim-text></claim></claims><drawings mxw-id="PDW16670338" load-source="patent-office"><!-- EPO <DP n="12"> --><figure id="f0001" num="1,2,3"><img id="if0001" file="imgf0001.tif" wi="155" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="13"> --><figure id="f0002" num="4,5"><img id="if0002" file="imgf0002.tif" wi="140" he="202" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="156" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="156" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
