if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/43-openroad-resizertimingpostgrt/mult_16x16.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/mult_16x16.sdc'…
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult_16x16
Die area:                 ( 0 0 ) ( 225000 225000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4769
Number of terminals:      68
Number of snets:          2
Number of nets:           2919

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 408.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 90911.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 10439.
[INFO DRT-0033] via shape region query size = 750.
[INFO DRT-0033] met2 shape region query size = 479.
[INFO DRT-0033] via2 shape region query size = 600.
[INFO DRT-0033] met3 shape region query size = 487.
[INFO DRT-0033] via3 shape region query size = 600.
[INFO DRT-0033] met4 shape region query size = 166.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1631 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 402 unique inst patterns.
[INFO DRT-0084]   Complete 1401 groups.
#scanned instances     = 4769
#unique  instances     = 408
#stdCellGenAp          = 12139
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 9346
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11113
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:04, memory = 162.77 (MB), peak = 161.25 (MB)

[INFO DRT-0157] Number of guides:     25209

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 32 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 32 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8947.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6763.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3528.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 386.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 98.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12573 vertical wires in 1 frboxes and 7149 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1412 vertical wires in 1 frboxes and 2716 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 222.58 (MB), peak = 221.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 222.64 (MB), peak = 221.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 352.42 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 362.65 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 323.20 (MB).
    Completing 40% with 394 violations.
    elapsed time = 00:00:05, memory = 450.68 (MB).
    Completing 50% with 394 violations.
    elapsed time = 00:00:09, memory = 415.99 (MB).
    Completing 60% with 394 violations.
    elapsed time = 00:00:10, memory = 349.74 (MB).
    Completing 70% with 831 violations.
    elapsed time = 00:00:12, memory = 486.10 (MB).
    Completing 80% with 831 violations.
    elapsed time = 00:00:15, memory = 492.72 (MB).
    Completing 90% with 1247 violations.
    elapsed time = 00:00:21, memory = 626.23 (MB).
    Completing 100% with 1752 violations.
    elapsed time = 00:00:22, memory = 583.08 (MB).
[INFO DRT-0199]   Number of violations = 2083.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing       27      0    368     67      8
Min Hole             0      0      2      0      0
Recheck              4      0    216    105      6
Short                0      0   1208     71      0
[INFO DRT-0267] cpu time = 00:01:21, elapsed time = 00:00:22, memory = 898.61 (MB), peak = 897.32 (MB)
Total wire length = 85686 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39537 um.
Total wire length on LAYER met2 = 34102 um.
Total wire length on LAYER met3 = 8740 um.
Total wire length on LAYER met4 = 3306 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26193.
Up-via summary (total 26193):

------------------------
 FR_MASTERSLICE        0
            li1    12242
           met1    12971
           met2      809
           met3      171
           met4        0
------------------------
                   26193


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2083 violations.
    elapsed time = 00:00:00, memory = 982.96 (MB).
    Completing 20% with 2083 violations.
    elapsed time = 00:00:01, memory = 1009.40 (MB).
    Completing 30% with 2083 violations.
    elapsed time = 00:00:02, memory = 1024.12 (MB).
    Completing 40% with 1945 violations.
    elapsed time = 00:00:04, memory = 1108.67 (MB).
    Completing 50% with 1945 violations.
    elapsed time = 00:00:05, memory = 1108.67 (MB).
    Completing 60% with 1945 violations.
    elapsed time = 00:00:08, memory = 1033.20 (MB).
    Completing 70% with 1765 violations.
    elapsed time = 00:00:11, memory = 1060.31 (MB).
    Completing 80% with 1765 violations.
    elapsed time = 00:00:12, memory = 1064.50 (MB).
    Completing 90% with 1601 violations.
    elapsed time = 00:00:18, memory = 1153.79 (MB).
    Completing 100% with 1325 violations.
    elapsed time = 00:00:19, memory = 1080.56 (MB).
[INFO DRT-0199]   Number of violations = 1325.
Viol/Layer        met1   met2   met3
Metal Spacing      202     61      1
Short              999     62      0
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:20, memory = 1083.57 (MB), peak = 1160.05 (MB)
Total wire length = 84911 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38993 um.
Total wire length on LAYER met2 = 33809 um.
Total wire length on LAYER met3 = 8824 um.
Total wire length on LAYER met4 = 3284 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26003.
Up-via summary (total 26003):

------------------------
 FR_MASTERSLICE        0
            li1    12233
           met1    12804
           met2      802
           met3      164
           met4        0
------------------------
                   26003


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1325 violations.
    elapsed time = 00:00:00, memory = 1083.57 (MB).
    Completing 20% with 1325 violations.
    elapsed time = 00:00:04, memory = 1122.08 (MB).
    Completing 30% with 1282 violations.
    elapsed time = 00:00:05, memory = 1083.57 (MB).
    Completing 40% with 1282 violations.
    elapsed time = 00:00:06, memory = 1200.15 (MB).
    Completing 50% with 1282 violations.
    elapsed time = 00:00:09, memory = 1124.95 (MB).
    Completing 60% with 1215 violations.
    elapsed time = 00:00:09, memory = 1124.95 (MB).
    Completing 70% with 1215 violations.
    elapsed time = 00:00:13, memory = 1169.17 (MB).
    Completing 80% with 1092 violations.
    elapsed time = 00:00:16, memory = 1128.88 (MB).
    Completing 90% with 1092 violations.
    elapsed time = 00:00:18, memory = 1205.02 (MB).
    Completing 100% with 1088 violations.
    elapsed time = 00:00:20, memory = 1133.27 (MB).
[INFO DRT-0199]   Number of violations = 1088.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    136     44
Short                0    868     38
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:20, memory = 1133.27 (MB), peak = 1234.23 (MB)
Total wire length = 84724 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39020 um.
Total wire length on LAYER met2 = 33680 um.
Total wire length on LAYER met3 = 8728 um.
Total wire length on LAYER met4 = 3295 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25877.
Up-via summary (total 25877):

------------------------
 FR_MASTERSLICE        0
            li1    12233
           met1    12715
           met2      764
           met3      165
           met4        0
------------------------
                   25877


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1088 violations.
    elapsed time = 00:00:00, memory = 1178.39 (MB).
    Completing 20% with 1088 violations.
    elapsed time = 00:00:00, memory = 1201.02 (MB).
    Completing 30% with 1088 violations.
    elapsed time = 00:00:02, memory = 1209.57 (MB).
    Completing 40% with 915 violations.
    elapsed time = 00:00:02, memory = 1209.57 (MB).
    Completing 50% with 915 violations.
    elapsed time = 00:00:05, memory = 1249.07 (MB).
    Completing 60% with 915 violations.
    elapsed time = 00:00:06, memory = 1211.50 (MB).
    Completing 70% with 653 violations.
    elapsed time = 00:00:07, memory = 1231.03 (MB).
    Completing 80% with 653 violations.
    elapsed time = 00:00:07, memory = 1238.83 (MB).
    Completing 90% with 403 violations.
    elapsed time = 00:00:10, memory = 1273.11 (MB).
    Completing 100% with 133 violations.
    elapsed time = 00:00:12, memory = 1238.83 (MB).
[INFO DRT-0199]   Number of violations = 133.
Viol/Layer        met1   met2
Metal Spacing       62      8
Short               58      5
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:12, memory = 1238.83 (MB), peak = 1281.41 (MB)
Total wire length = 84409 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36378 um.
Total wire length on LAYER met2 = 33598 um.
Total wire length on LAYER met3 = 11132 um.
Total wire length on LAYER met4 = 3301 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26423.
Up-via summary (total 26423):

------------------------
 FR_MASTERSLICE        0
            li1    12233
           met1    12784
           met2     1235
           met3      171
           met4        0
------------------------
                   26423


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 1238.83 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 1238.83 (MB).
    Completing 30% with 133 violations.
    elapsed time = 00:00:00, memory = 1238.83 (MB).
    Completing 40% with 100 violations.
    elapsed time = 00:00:01, memory = 1238.83 (MB).
    Completing 50% with 100 violations.
    elapsed time = 00:00:01, memory = 1238.83 (MB).
    Completing 60% with 100 violations.
    elapsed time = 00:00:02, memory = 1239.26 (MB).
    Completing 70% with 75 violations.
    elapsed time = 00:00:02, memory = 1239.26 (MB).
    Completing 80% with 75 violations.
    elapsed time = 00:00:02, memory = 1239.26 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:03, memory = 1276.44 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 1239.26 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:04, memory = 1239.26 (MB), peak = 1281.41 (MB)
Total wire length = 84404 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36210 um.
Total wire length on LAYER met2 = 33584 um.
Total wire length on LAYER met3 = 11308 um.
Total wire length on LAYER met4 = 3299 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26439.
Up-via summary (total 26439):

------------------------
 FR_MASTERSLICE        0
            li1    12233
           met1    12770
           met2     1263
           met3      173
           met4        0
------------------------
                   26439


[INFO DRT-0198] Complete detail routing.
Total wire length = 84404 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36210 um.
Total wire length on LAYER met2 = 33584 um.
Total wire length on LAYER met3 = 11308 um.
Total wire length on LAYER met4 = 3299 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26439.
Up-via summary (total 26439):

------------------------
 FR_MASTERSLICE        0
            li1    12233
           met1    12770
           met2     1263
           met3      173
           met4        0
------------------------
                   26439


[INFO DRT-0267] cpu time = 00:05:08, elapsed time = 00:01:19, memory = 1239.26 (MB), peak = 1281.41 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               148     555.53
  Tap cell                                608     760.73
  Antenna cell                           1121    2805.19
  Clock buffer                              9     225.22
  Timing Repair Buffer                    314    2442.34
  Inverter                                 61     269.01
  Clock inverter                            7      71.32
  Sequential cell                          64    1316.26
  Multi-Input combinational cell         2437   22925.74
  Total                                  4769   31371.34
Writing OpenROAD database to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/45-openroad-detailedrouting/mult_16x16.odb'…
Writing netlist to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/45-openroad-detailedrouting/mult_16x16.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/45-openroad-detailedrouting/mult_16x16.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/45-openroad-detailedrouting/mult_16x16.def'…
Writing timing constraints to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/45-openroad-detailedrouting/mult_16x16.sdc'…
