{"vcs1":{"timestamp_begin":1769507466.328606291, "rt":6.09, "ut":5.82, "st":0.19}}
{"vcselab":{"timestamp_begin":1769507472.473574314, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769507472.813035333, "rt":0.22, "ut":0.14, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769507466.072966009}
{"VCS_COMP_START_TIME": 1769507466.072966009}
{"VCS_COMP_END_TIME": 1769507473.130087603}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350104}}
{"vcselab": {"peak_mem": 173712}}
