INFO: [VRFC 10-163] Analyzing VHDL file "/home/josh/projects/ece1195/lab_2/lab_2.srcs/sim_1/new/ALU_Comp_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Comp_tb'
