{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1490654395028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1490654395035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:39:54 2017 " "Processing started: Mon Mar 27 16:39:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1490654395035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1490654395035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off electronic_engine_control -c electronic_engine_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off electronic_engine_control -c electronic_engine_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1490654395036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control_7_1200mv_85c_slow.vho /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control_7_1200mv_85c_slow.vho in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654397876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control_7_1200mv_0c_slow.vho /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control_7_1200mv_0c_slow.vho in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654400196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control_min_1200mv_0c_fast.vho /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control_min_1200mv_0c_fast.vho in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654401818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control.vho /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control.vho in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654403963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control_7_1200mv_85c_vhd_slow.sdo /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654405048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control_7_1200mv_0c_vhd_slow.sdo /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654406117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control_min_1200mv_0c_vhd_fast.sdo /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654407126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "electronic_engine_control_vhd.sdo /afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/ simulation " "Generated file electronic_engine_control_vhd.sdo in folder \"/afs/ualberta.ca/home/x/u/xuefei1/Desktop/eec_git/ElectronicEngineControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1490654408181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1490654408658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:40:08 2017 " "Processing ended: Mon Mar 27 16:40:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1490654408658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1490654408658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1490654408658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1490654408658 ""}
