    1.419142] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    5.944512] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    5.947060] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    5.947117] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    5.949801] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.066676] exFAT: Version 1.2.9
[    6.107636] usbcore: registered new interface driver usbserial
[    6.127502] usbcore: registered new interface driver ch341
[    6.130134] usbserial: USB Serial support registered for ch341-uart
[    6.144619] usbcore: registered new interface driver cp210x
[    6.147012] usbserial: USB Serial support registered for cp210x
[    6.172576] request spk en gpio 63 ok!
[    6.172587] jz_codec_register: probe() successful!
[    6.172661] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.172670] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.172687] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.172695] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    6.579337] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48f7000)
[    6.579627] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a47f4000)
[    6.579949] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48c7000)
[    6.609748] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.646887] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.649355] Additional GPIO keys device registered with 1 buttons
[    6.659355] The version of PWM driver is H20210412a
[    6.670189] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.148388] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.261562] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.320000] mmc1: new SDIO card at address 0001
[    7.538157] RTW: module init start
[    7.538171] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.538177] RTW: build time: Aug 28 2025 05:46:40
[    7.538401] RTW: == SDIO Card Info ==
[    7.538410] RTW:   card: 84299c00
[    7.538416] RTW:   clock: 24000000 Hz
[    7.538421] RTW:   timing spec: legacy
[    7.538429] RTW:   sd3_bus_mode: FALSE
[    7.538435] RTW:   func num: 1
[    7.538441] RTW:   func1: 84a12300 (*)
[    7.538446] RTW: ================
[    7.567829] RTW: HW EFUSE
[    7.567843] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.567875] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.567908] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567941] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567973] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568006] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568039] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568071] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568104] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568137] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568169] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568202] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.568235] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.568267] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.568299] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.568331] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.568363] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.568394] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.568426] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568459] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568491] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568524] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568557] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568589] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568622] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568655] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568687] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568720] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568753] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568785] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568818] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568851] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568893] RTW: hal_com_config_channel_plan chplan:0x20
[    7.652786] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.652800] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.652807] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.652814] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.652821] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.652827] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.652834] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.652841] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.652847] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.654092] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.674155] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.687415] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.702940] RTW: module init ret=0
[    8.331762] RTW: txpath=0x1, rxpath=0x1
[    8.331773] RTW: txpath_1ss:0x1, num:1
[    8.417616] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.103139] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.381791] RTW: start auth
[   10.386822] RTW: auth success, start assoc
[   10.392377] RTW: assoc success
[   10.392468] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.393947] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.393959] RTW: mac_id : 0
[   10.393964] RTW: wireless_mode : 0x0b
[   10.393970] RTW: mimo_type : 0
[   10.393975] RTW: static smps : N
[   10.393981] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.393987] RTW: rate_id : 3
[   10.393993] RTW: rssi : -1 (%), rssi_level : 0
[   10.393999] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.394005] RTW: disable_ra : N, disable_pt : N
[   10.394010] RTW: is_noisy : N
[   10.394015] RTW: txrx_state : 0
[   10.394022] RTW: curr_tx_rate : CCK_1M (L)
[   10.394027] RTW: curr_tx_bw : 20MHz
[   10.394033] RTW: curr_retry_ratio : 0
[   10.394039] RTW: ra_mask : 0x00000000000fffff
[   10.394039] 
[   10.396541] RTW: recv eapol packet 1/4
[   10.397695] RTW: send eapol packet 2/4
[   10.403017] RTW: recv eapol packet 3/4
[   10.403386] RTW: send eapol packet 4/4
[   10.404570] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.404866] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.390963] codec_codec_ctl: set repaly channel...
[   13.391001] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.391009] codec_codec_ctl: set sample rate...
[   13.391094] codec_codec_ctl: set device...
[   13.629153] codec_set_device: set device: speaker...
[   17.952818] ISP Register Monitor v1.3 initializing
[   17.952958] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   17.980584] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   17.982148] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   17.982285] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   20.218998] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   20.219389] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   20.219407] *** PROBE: ISP device allocated successfully: 80514000 ***
[   20.219424] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   20.219429] *** PROBE: ISP device mutex and spinlock initialized ***
[   20.219437] *** PROBE: Event callback structure initialized at 0x85534980 (offset 0xc from isp_dev) ***
[   20.219447] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   20.219454] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   20.219460] *** PROBE: Platform data: c06b5bc0 ***
[   20.219465] *** PROBE: Platform data validation passed ***
[   20.219471] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   20.219476] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   20.219482] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   20.219487] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   20.219493] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   20.239339] All ISP subdev platform drivers registered successfully
[   20.247341] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   20.247355] *** Registering platform device 0 from platform data ***
[   20.249498] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   20.249514] *** tx_isp_subdev_init: pdev=c06b58a0, sd=81164000, ops=c06b5ec0 ***
[   20.249520] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.249527] *** tx_isp_subdev_init: ops=c06b5ec0, ops->core=c06b5ef4 ***
[   20.249533] *** tx_isp_subdev_init: ops->core->init=c066c288 ***
[   20.249540] *** tx_isp_subdev_init: Set sd->dev=c06b58b0, sd->pdev=c06b58a0 ***
[   20.249546] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   20.249553] tx_isp_module_init: Module initialized for isp-w00
[   20.249558] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.249565] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   20.249571] tx_isp_subdev_init: platform_get_resource returned c06b5998 for device isp-w00
[   20.249579] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   20.249589] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   20.249595] isp_subdev_init_clks: Using platform data clock arrays: c06b5988
[   20.249601] isp_subdev_init_clks: Using platform data clock configs
[   20.249608] Platform data clock[0]: name=cgu_isp, rate=100000000
[   20.249619] Clock cgu_isp: set rate 100000000 Hz, result=0
[   20.249626] Clock cgu_isp enabled successfully
[   20.249633] Platform data clock[1]: name=isp, rate=65535
[   20.249640] Clock isp enabled successfully
[   20.254424] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   20.254439] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   20.254447] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.254457] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   20.254467] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.254476] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   20.254489] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.254499] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.254507] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   20.254517] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   20.254527] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   20.254537] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   20.254546] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   20.254555] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   20.254565] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   20.254573] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   20.254583] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   20.254592] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   20.254601] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   20.254612] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   20.254621] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   20.256441] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   20.256454] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   20.256464] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   20.256473] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.256482] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.256491] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   20.256501] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   20.256511] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   20.256536] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   20.256545] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   20.256556] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   20.256565] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.256577] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.256586] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.256595] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   20.256604] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.256613] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.256622] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   20.256633] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   20.256642] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   20.256895] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   20.256904] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.256913] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.256923] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.256932] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   20.256941] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.256951] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.256960] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.256969] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   20.256979] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   20.256988] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   20.256997] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   20.257007] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   20.257015] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   20.257107] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   20.257119] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   20.257130] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   20.257139] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   20.257149] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   20.257158] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   20.257167] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   20.279156] CPM clock gates configured
[   20.279169] isp_subdev_init_clks: Successfully initialized 2 clocks
[   20.279179] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b58a0, sd=81164000, ourISPdev=80514000 ***
[   20.279188] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   20.279193] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   20.279199] *** DEBUG: About to check device name matches ***
[   20.279205] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   20.279211] *** LINKED CSI device: 81164000, regs: b0022000 ***
[   20.279218] *** CSI PROBE: Set dev_priv to csi_dev 81164000 AFTER subdev_init ***
[   20.279225] *** CSI PROBE: Set host_priv to csi_dev 81164000 AFTER subdev_init ***
[   20.279231] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   20.279237] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   20.279259] *** Platform device 0 (isp-w00) registered successfully ***
[   20.279265] *** Registering platform device 1 from platform data ***
[   20.287639] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   20.287654] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   20.287661] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   20.287667] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   20.287673] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   20.287679] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   20.287685] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   20.287690] *** VIC will operate in FULL mode with complete buffer operations ***
[   20.287695] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   20.287702] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   20.287708] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   20.287714] *** VIC PROBE: Stored vic_dev pointer 81164400 in subdev dev_priv ***
[   20.287721] *** VIC PROBE: Set host_priv to vic_dev 81164400 for Binary Ninja compatibility ***
[   20.287726] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   20.287733] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   20.287741] *** tx_isp_subdev_init: pdev=c06b59b8, sd=81164400, ops=c06b5e40 ***
[   20.287747] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.287754] *** tx_isp_subdev_init: ops=c06b5e40, ops->core=c06b5e5c ***
[   20.287760] *** tx_isp_subdev_init: ops->core->init=c0681dac ***
[   20.287767] *** tx_isp_subdev_init: Set sd->dev=c06b59c8, sd->pdev=c06b59b8 ***
[   20.287773] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   20.287779] tx_isp_module_init: Module initialized for isp-w02
[   20.287785] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.287793] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   20.287799] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   20.287809] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674928, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   20.287817] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674928, thread=c0667584 ***
[   20.290190] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   20.290201] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   20.290208] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   20.290217] tx_isp_subdev_init: platform_get_resource returned c06b5ab0 for device isp-w02
[   20.290225] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   20.290234] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   20.290241] isp_subdev_init_clks: Using platform data clock arrays: c06b5aa0
[   20.290247] isp_subdev_init_clks: Using platform data clock configs
[   20.290254] Platform data clock[0]: name=cgu_isp, rate=100000000
[   20.290263] Clock cgu_isp: set rate 100000000 Hz, result=0
[   20.290269] Clock cgu_isp enabled successfully
[   20.290275] Platform data clock[1]: name=isp, rate=65535
[   20.290283] Clock isp enabled successfully
[   20.313318] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   20.313333] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   20.313342] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   20.313351] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   20.313363] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   20.313373] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   20.313382] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   20.313391] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   20.313403] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   20.313413] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   20.313422] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   20.313431] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   20.313441] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   20.313449] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   20.313459] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   20.313468] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   20.313477] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   20.313487] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   20.313496] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   20.313505] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   20.313514] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   20.313523] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   20.313533] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   20.313542] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   20.313551] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   20.313561] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   20.313570] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   20.313585] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   20.313817] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   20.313829] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   20.319155] CPM clock gates configured
[   20.319169] isp_subdev_init_clks: Successfully initialized 2 clocks
[   20.319179] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b59b8, sd=81164400, ourISPdev=80514000 ***
[   20.319187] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   20.319193] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   20.319198] *** DEBUG: About to check device name matches ***
[   20.319203] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   20.319210] *** DEBUG: Retrieved vic_dev from subdev data: 81164400 ***
[   20.319215] *** DEBUG: About to set ourISPdev->vic_dev = 81164400 ***
[   20.319221] *** DEBUG: ourISPdev before linking: 80514000 ***
[   20.319227] *** DEBUG: ourISPdev->vic_dev set to: 81164400 ***
[   20.319233] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   20.319239] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   20.319244] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   20.319251] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   20.319257] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   20.319263] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   20.319269] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   20.319289] *** Platform device 1 (isp-w02) registered successfully ***
[   20.319296] *** Registering platform device 2 from platform data ***
[   20.328101] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   20.328116] *** tx_isp_subdev_init: pdev=c06b57c8, sd=80492000, ops=c06b6d24 ***
[   20.328122] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.328129] *** tx_isp_subdev_init: ops=c06b6d24, ops->core=c06b6d44 ***
[   20.328135] *** tx_isp_subdev_init: ops->core->init=c068dfd8 ***
[   20.328141] *** tx_isp_subdev_init: Set sd->dev=c06b57d8, sd->pdev=c06b57c8 ***
[   20.328148] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6d24 ***
[   20.328155] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b5ec0 ***
[   20.328161] tx_isp_module_init: Module initialized for isp-w01
[   20.328166] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.328175] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b57c8, sd=80492000, ourISPdev=80514000 ***
[   20.328182] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   20.328187] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   20.328193] *** DEBUG: About to check device name matches ***
[   20.328198] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   20.328204] *** LINKED VIN device: 80492000 ***
[   20.328211] *** VIN SUBDEV OPS CONFIGURED: core=c06b6d44, video=c06b6d38, s_stream=c068e1d0 ***
[   20.328218] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   20.328225] *** VIN PROBE: Set dev_priv to vin_dev 80492000 AFTER subdev_init ***
[   20.328231] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   20.328249] *** Platform device 2 (isp-w01) registered successfully ***
[   20.328256] *** Registering platform device 3 from platform data ***
[   20.330829] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   20.330844] *** tx_isp_subdev_init: pdev=c06b5688, sd=80492400, ops=c06b5f74 ***
[   20.330851] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.330857] *** tx_isp_subdev_init: ops=c06b5f74, ops->core=c06bcdfc ***
[   20.330863] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   20.330869] *** tx_isp_subdev_init: Set sd->dev=c06b5698, sd->pdev=c06b5688 ***
[   20.330876] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5f74 ***
[   20.330883] *** tx_isp_subdev_init: ops->sensor=c06bcdf0, csi_subdev_ops=c06b5ec0 ***
[   20.330889] tx_isp_module_init: Module initialized for isp-fs
[   20.330895] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.330901] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   20.330908] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   20.330914] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   20.330921] *** FS PROBE: Set dev_priv to fs_dev 80492400 AFTER subdev_init ***
[   20.330927] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   20.330947] *** Platform device 3 (isp-fs) registered successfully ***
[   20.330953] *** Registering platform device 4 from platform data ***
[   20.333497] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   20.333511] *** tx_isp_create_core_device: Creating ISP core device ***
[   20.333521] *** tx_isp_create_core_device: Core device created successfully: 81164800 ***
[   20.333527] *** CORE PROBE: Set dev_priv to core_dev 81164800 ***
[   20.333533] *** CORE PROBE: Set host_priv to core_dev 81164800 - PREVENTS BadVA CRASH ***
[   20.333540] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   20.333547] *** tx_isp_subdev_init: pdev=c06b5550, sd=81164800, ops=c06b5c78 ***
[   20.333553] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.333560] *** tx_isp_subdev_init: ops=c06b5c78, ops->core=c06b5ca4 ***
[   20.333566] *** tx_isp_subdev_init: ops->core->init=c067e8fc ***
[   20.333573] *** tx_isp_subdev_init: Set sd->dev=c06b5560, sd->pdev=c06b5550 ***
[   20.333579] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   20.333585] tx_isp_module_init: Module initialized for isp-m0
[   20.333591] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.333599] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   20.333606] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   20.333615] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674928, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   20.333624] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674928, thread=c0667584 ***
[   20.335879] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   20.335890] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   20.335897] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   20.335906] tx_isp_subdev_init: platform_get_resource returned c06b5650 for device isp-m0
[   20.335914] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   20.335925] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   20.335931] isp_subdev_init_clks: Using platform data clock arrays: c06b5638
[   20.335937] isp_subdev_init_clks: Using platform data clock configs
[   20.335944] Platform data clock[0]: name=cgu_isp, rate=100000000
[   20.335953] Clock cgu_isp: set rate 100000000 Hz, result=0
[   20.335959] Clock cgu_isp enabled successfully
[   20.335966] Platform data clock[1]: name=isp, rate=65535
[   20.335973] Clock isp enabled successfully
[   20.335979] Platform data clock[2]: name=csi, rate=65535
[   20.335987] Clock csi enabled successfully
[   20.359149] CPM clock gates configured
[   20.359163] isp_subdev_init_clks: Successfully initialized 3 clocks
[   20.359173] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5550, sd=81164800, ourISPdev=80514000 ***
[   20.359181] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   20.359187] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   20.359192] *** DEBUG: About to check device name matches ***
[   20.359198] *** DEBUG: CORE device name matched! Setting up Core device ***
[   20.359204] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   20.359212] *** tx_isp_link_core_device: Linking core device 81164800 to ISP device 80514000 ***
[   20.359217] *** tx_isp_link_core_device: Core device linked successfully ***
[   20.359224] *** Core subdev already registered at slot 3: 81164800 ***
[   20.359230] *** LINKED CORE device: 81164800 ***
[   20.359235] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   20.359240] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   20.359247] *** tx_isp_core_device_init: Initializing core device: 81164800 ***
[   20.359259] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   20.359265] *** tx_isp_core_device_init: Core device initialized successfully ***
[   20.359270] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   20.359277] *** tx_isp_link_core_device: Linking core device 81164800 to ISP device 80514000 ***
[   20.359283] *** tx_isp_link_core_device: Core device linked successfully ***
[   20.359289] *** Core subdev already registered at slot 3: 81164800 ***
[   20.359303] *** tx_isp_core_probe: Assigned frame_channels=81164c00 to core_dev ***
[   20.359308] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   20.359314] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   20.359319] *** tx_isp_core_probe: Calling sensor_early_init ***
[   20.359325] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
d[   20.359330] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   20.359336] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   20.359342] ispcore_slake_module: VIC device=81164400, state=1ispcore_slake_module: Processing subdevices
[   20.359351] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   20.359359] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   20.359366] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   20.359373] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   20.359377] ispcore_slake_module: CSI slake success
[   20.359381] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   20.359388] *** tx_isp_vic_slake_subdev: ENTRY - sd=81164400 ***
[   20.359395] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=81164400, current state=1 ***
[   20.359401] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   20.359406] ispcore_slake_module: VIC slake success
[   20.359411] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   20.359416] ispcore_slake_module: Managing ISP clocks
[   20.359420] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   20.359428] ispcore_slake_module: Complete, result=0<6>[   20.359433] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   20.359439] *** tx_isp_core_probe: Core device setup complete ***
[   20.359444] ***   - Core device: 81164800 ***
[   20.359449] ***   - Channel count: 6 ***
[   20.359455] ***   - Linked to ISP device: 80514000 ***
[   20.359460] *** tx_isp_core_probe: Initializing core tuning system ***
[   20.359465] isp_core_tuning_init: Initializing tuning data structure
[   20.359477] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   20.359483] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   20.359488] *** SAFE: mode_flag properly initialized using struct member access ***
[   20.359493] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   20.359499] *** tx_isp_core_probe: Set platform driver data ***
[   20.359503] *** tx_isp_core_probe: Set global core device reference ***
[   20.359509] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   20.359515] ***   - Core device: 81164800 ***
[   20.359520] ***   - Tuning device: 84bf6000 ***
[   20.359525] *** tx_isp_core_probe: Creating frame channel devices ***
[   20.359530] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   20.368518] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   20.371161] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   20.373721] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   20.376247] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   20.376258] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   20.376263] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   20.376269] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   20.376275] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   20.376283] tisp_code_create_tuning_node: Allocated dynamic major 251
[   20.388769] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   20.388779] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   20.388785] *** tx_isp_core_probe: Core probe completed successfully ***
[   20.388805] *** Platform device 4 (isp-m0) registered successfully ***
[   20.388811] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   20.388833] *** Created /proc/jz/isp directory ***
[   20.388841] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   20.388850] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   20.388857] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   20.388863] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683a18 ***
[   20.388871] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 81164400 for isp-w02 ***
m[   20.388879] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   20.388886] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   20.388894] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   20.388903] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   20.388913] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   20.388918] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   20.388923] *** Misc device registration handled via main tx-isp device ***
[   20.388929] *** Misc device registration handled via main tx-isp device ***
[   20.388934] *** Misc device registration handled via main tx-isp device ***
[   20.388939] *** Misc device registration handled via main tx-isp device ***
[   20.388944] *** Misc device registration handled via main tx-isp device ***
[   20.388950] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   20.388958] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   20.388966] *** Frame channel 1 initialized: 640x360, state=2 ***
[   20.388971] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   20.388978] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 81164400 ***
[   20.388983] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   20.388988] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   20.388994] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   20.389000] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   20.389005] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   20.389011] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   20.389017] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   20.389022] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   20.389027] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   20.389033] *** PROBE: Binary Ninja reference implementation complete ***
[   20.391577] *** tx_isp_init: Platform device and driver registered successfully ***
[   20.401771] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   20.404701] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   20.404710] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.404719] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   20.410342] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   20.412181] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 160.000 ms)
[   20.412223] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 160.000 ms)
[   20.412232] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 160.000 ms)
[   28.613411] === gc2053 SENSOR MODULE INIT ===
[   28.615936] gc2053 I2C driver registered, waiting for device creation by ISP
[   34.080817] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   34.080831] === ISP Subdevice Array Status ===
[   34.080840]   [0]: isp-w00 (sd=81164000)
[   34.080847]   [1]: isp-w02 (sd=81164400)
[   34.080853]   [2]: isp-w01 (sd=80492000)
[   34.080860]   [3]: isp-m0 (sd=81164800)
[   34.080865]   [4]: (empty)
[   34.080871]   [5]: (empty)
[   34.080875]   [6]: (empty)
[   34.080881]   [7]: (empty)
[   34.080885]   [8]: (empty)
[   34.080890]   [9]: (empty)
[   34.080895]   [10]: (empty)
[   34.080901]   [11]: (empty)
[   34.080905]   [12]: (empty)
[   34.080911]   [13]: (empty)
[   34.080915]   [14]: (empty)
[   34.080921]   [15]: (empty)
[   34.080925] === End Subdevice Array ===
[   34.080931] *** tx_isp_open: Found core subdev 81164800, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   34.080939] *** DEBUG: core_sd->dev_priv=81164800, core_sd->host_priv=81164800 ***
[   34.080946] *** DEBUG: core_sd->pdev=c06b5550, core_sd->ops=c06b5c78 ***
[   34.080953] *** ispcore_core_ops_init: ENTRY - sd=81164800, on=1 ***
[   34.080959] *** ispcore_core_ops_init: sd->dev_priv=81164800, sd->host_priv=81164800 ***
[   34.080967] *** ispcore_core_ops_init: sd->pdev=c06b5550, sd->ops=c06b5c78 ***
	[   34.080973] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   34.080978] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   34.080987] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.080992] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   34.080998] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   34.081003] *** ispcore_core_ops_init: s0 (core_dev) = 81164800 from sd->host_priv ***
[   34.081011] ispcore_core_ops_init: core_dev=81164800, vic_dev=81164400, vic_state=1
[   34.081015] ispcore_core_ops_init: Complete, result=0<6>[   34.081021] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   34.081026] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   34.081365] ISP IOCTL: cmd=0x805056c1 arg=0x7725cd60
[   34.081380] subdev_sensor_ops_ioctl: cmd=0x2000000
[   34.081386] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   34.081392] *** Creating I2C sensor device on adapter 0 ***
[   34.081400] *** Creating I2C device: gc2053 at 0x37 ***
[   34.081405] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   34.081413] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   34.081419] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   34.084315] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   34.089369] === GC2053 SENSOR PROBE START ===
[   34.089386] sensor_probe: client=85560d00, addr=0x37, adapter=84074c10 (i2c0)
[   34.089392] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   34.089398] Requesting reset GPIO 18
[   34.089406] GPIO reset sequence: HIGH -> LOW -> HIGH
root@ing-wyze-cam3-a000 ~# dmesg 
[   34.490298] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   34.490612] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.490620] sensor_write: reg=0x7b val=0x2a, client=85560d00, adapter=i2c0, addr=0x37
[   34.490934] sensor_write: reg=0x7b val=0x2a SUCCESS
[   34.490942] sensor_write: reg=0x23 val=0x2d, client=85560d00, adapter=i2c0, addr=0x37
[   34.491256] sensor_write: reg=0x23 val=0x2d SUCCESS
[   34.491264] sensor_write: reg=0xfe val=0x03, client=85560d00, adapter=i2c0, addr=0x37
[   34.491577] sensor_write: reg=0xfe val=0x03 SUCCESS
[   34.491586] sensor_write: reg=0x01 val=0x27, client=85560d00, adapter=i2c0, addr=0x37
[   34.491898] sensor_write: reg=0x01 val=0x27 SUCCESS
[   34.491907] sensor_write: reg=0x02 val=0x56, client=85560d00, adapter=i2c0, addr=0x37
[   34.492220] sensor_write: reg=0x02 val=0x56 SUCCESS
[   34.492228] sensor_write: reg=0x03 val=0x8e, client=85560d00, adapter=i2c0, addr=0x37
[   34.492541] sensor_write: reg=0x03 val=0x8e SUCCESS
[   34.492550] sensor_write: reg=0x12 val=0x80, client=85560d00, adapter=i2c0, addr=0x37
[   34.492862] sensor_write: reg=0x12 val=0x80 SUCCESS
[   34.492871] sensor_write: reg=0x13 val=0x07, client=85560d00, adapter=i2c0, addr=0x37
[   34.493184] sensor_write: reg=0x13 val=0x07 SUCCESS
[   34.493192] sensor_write: reg=0x15 val=0x12, client=85560d00, adapter=i2c0, addr=0x37
[   34.493506] sensor_write: reg=0x15 val=0x12 SUCCESS
[   34.493514] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   34.493827] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.493836] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   34.494148] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.494155] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   34.494162] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   34.494168] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   34.494175] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   34.494182] *** SENSOR_INIT: gc2053 enable=1 ***
[   34.494188] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   34.494194] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   34.494200] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   34.494208] *** ispcore_core_ops_init: ENTRY - sd=81164800, on=1 ***
[   34.494214] *** ispcore_core_ops_init: sd->dev_priv=81164800, sd->host_priv=81164800 ***
[   34.494222] *** ispcore_core_ops_init: sd->pdev=c06b5550, sd->ops=c06b5c78 ***
[   34.494228] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   34.494234] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   34.494242] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.494250] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   34.494257] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   34.494263] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   34.494268] *** ispcore_core_ops_init: s0 (core_dev) = 81164800 from sd->host_priv ***
[   34.494276] ispcore_core_ops_init: core_dev=81164800, vic_dev=81164400, vic_state=2
[   34.494280] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   34.494289] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   34.494297] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.494304] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   34.494310] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   34.494316] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   34.494321] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   34.494326] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   34.494334] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   34.494340] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   34.494346] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.494351] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.494356] tisp_event_init: Initializing ISP event system
[   34.494364] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.494370] tisp_event_set_cb: Setting callback for event 4
[   34.494377] tisp_event_set_cb: Event 4 callback set to c0684658
[   34.494382] tisp_event_set_cb: Setting callback for event 5
[   34.494389] tisp_event_set_cb: Event 5 callback set to c0684b20
[   34.494394] tisp_event_set_cb: Setting callback for event 7
[   34.494400] tisp_event_set_cb: Event 7 callback set to c06846ec
[   34.494406] tisp_event_set_cb: Setting callback for event 9
[   34.494412] tisp_event_set_cb: Event 9 callback set to c0684774
[   34.494418] tisp_event_set_cb: Setting callback for event 8
[   34.494424] tisp_event_set_cb: Event 8 callback set to c0684838
[   34.494432] *** system_irq_func_set: Registered handler c067d558 at index 13 ***
[   34.512252] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.512268] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   34.512274] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   34.512282] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   34.512288] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   34.512295] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   34.512302] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   34.512308] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   34.512316] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   34.512322] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   34.512329] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   34.512336] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   34.512342] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   34.512350] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   34.512356] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   34.512363] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   34.512370] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   34.512375] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   34.512382] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   34.512388] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   34.512395] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   34.512402] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   34.512407] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   34.512412] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.512419] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   34.512426] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   34.512432] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   34.512439] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   34.512446] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   34.512452] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   34.512460] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   34.512466] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   34.512472] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.512478] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.512485] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   34.512492] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.512498] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   34.512505] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   34.512512] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   34.512518] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   34.512524] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   34.512531] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   34.512538] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   34.512544] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   34.512552] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   34.512558] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   34.512564] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   34.512571] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   34.512577] *** tisp_init: ISP control register set to enable processing pipeline ***
[   34.512583] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.512589] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   34.512596] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.512601] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   34.512608] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   34.512614] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   34.512620] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   34.512626] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   34.512633] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   34.512638] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   34.512644] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   34.512652] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   34.512659] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   34.512666] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   34.512672] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   34.512678] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   34.512684] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   34.512690] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   34.512697] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   34.512704] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   34.512710] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   34.512716] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   34.512723] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   34.512730] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   34.512738] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   34.512746] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   34.512752] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   34.512759] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   34.512766] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   34.512772] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   34.512778] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   34.512783] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   34.512789] *** This should eliminate green frames by enabling proper color processing ***
[   34.512795] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   34.512802] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   34.512808] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   34.512815] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   34.512822] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   34.512828] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   34.512834] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   34.512841] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   34.512848] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   34.512853] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   34.512858] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   34.512864] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   34.512869] *** tisp_init: Standard tuning parameters loaded successfully ***
[   34.512874] *** tisp_init: Custom tuning parameters loaded successfully ***
[   34.512880] tisp_set_csc_version: Setting CSC version 0
[   34.512887] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   34.512894] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   34.512899] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   34.512906] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.512912] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.512918] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   34.512923] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.512930] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   34.512936] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   34.512941] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   34.512948] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   34.512954] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   34.512959] *** tisp_init: ISP processing pipeline fully enabled ***
[   34.512966] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   34.512972] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   34.512978] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   34.512984] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.512991] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.512996] tisp_init: ISP memory buffers configured
[   34.513001] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.513008] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   34.513017] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.513028] tiziano_ae_params_refresh: AE parameters refreshed
[   34.513034] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.513040] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.513045] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.513050] tiziano_ae_para_addr: AE parameter addresses configured
[   34.513057] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.513064] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   34.513070] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   34.513077] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   34.513084] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   34.513091] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   34.513098] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   34.513104] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6c8814 (Binary Ninja EXACT) ***
[   34.513111] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   34.513118] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   34.513124] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   34.513131] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   34.513137] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.513143] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.513150] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   34.513156] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   34.513162] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   34.513169] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   34.513176] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   34.513182] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   34.513188] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   34.513195] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   34.513201] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   34.513208] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   34.513214] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   34.513220] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.513226] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   34.513233] *** system_irq_func_set: Registered handler c0685830 at index 10 ***
[   34.529162] *** system_irq_func_set: Registered handler c0685948 at index 27 ***
[   34.546516] *** system_irq_func_set: Registered handler c0685830 at index 26 ***
[   34.555711] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   34.555726] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   34.555735] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   34.555744] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   34.555764] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 14300.000 ms)
[   34.557896] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   34.561500] *** system_irq_func_set: Registered handler c0685a30 at index 29 ***
d[   34.579156] *** system_irq_func_set: Registered handler c06859bc at index 28 ***
[   34.596958] *** system_irq_func_set: Registered handler c0685aa4 at index 30 ***
[   34.607040] *** system_irq_func_set: Registered handler c0685af8 at index 20 ***
[   34.627250] *** system_irq_func_set: Registered handler c0685b4c at index 18 ***
[   34.647438] *** system_irq_func_set: Registered handler c0685ba0 at index 31 ***
[   34.655184] *** system_irq_func_set: Registered handler c0685bf4 at index 11 ***
[   34.672979] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   34.673001] tiziano_deflicker_expt: Generated 119 LUT entries
[   34.673008] tisp_event_set_cb: Setting callback for event 1
[   34.673016] tisp_event_set_cb: Event 1 callback set to c0685430
[   34.673021] tisp_event_set_cb: Setting callback for event 6
[   34.673028] tisp_event_set_cb: Event 6 callback set to c0684990
[   34.673033] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   34.673039] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   34.673046] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   34.673053] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   34.673060] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   34.673065] tiziano_awb_init: AWB hardware blocks enabled
[   34.673070] tiziano_gamma_init: Initializing Gamma processing
[   34.673076] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   34.673136] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   34.673141] tiziano_gib_init: Initializing GIB processing
[   34.673146] tiziano_lsc_init: Initializing LSC processing
[   34.673152] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   34.673158] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   34.673164] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   34.673172] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   34.673176] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   34.673234] tiziano_ccm_init: Initializing Color Correction Matrix
[   34.673240] tiziano_ccm_init: Using linear CCM parameters
[   34.673245] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   34.673251] jz_isp_ccm: EV=64, CT=9984
[   34.673258] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   34.673264] cm_control: saturation=128
[   34.673268] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   34.673275] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   34.673280] tiziano_ccm_init: CCM initialized successfully
[   34.673285] tiziano_dmsc_init: Initializing DMSC processing
[   34.673290] tiziano_sharpen_init: Initializing Sharpening
[   34.673296] tiziano_sharpen_init: Using linear sharpening parameters
[   34.673301] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   34.673308] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   34.673314] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   34.673340] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   34.673346] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   34.673352] tiziano_sharpen_init: Sharpening initialized successfully
[   34.673358] tiziano_sdns_init: Initializing SDNS processing
[   34.673366] tiziano_sdns_init: Using linear SDNS parameters
[   34.673371] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   34.673378] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   34.673383] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   34.673416] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   34.673422] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   34.673428] tiziano_sdns_init: SDNS processing initialized successfully
[   34.673434] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   34.673440] tiziano_mdns_init: Using linear MDNS parameters
[   34.673450] tiziano_mdns_init: MDNS processing initialized successfully
[   34.673455] tiziano_clm_init: Initializing CLM processing
[   34.673460] tiziano_dpc_init: Initializing DPC processing
[   34.673465] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   34.673471] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.673478] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.673483] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.673498] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.673504] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   34.673510] tiziano_hldc_init: Initializing HLDC processing
[   34.673516] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   34.673522] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.673529] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.673536] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   34.673543] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   34.673550] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   34.673557] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   34.673564] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   34.673570] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   34.673578] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   34.673584] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   34.673591] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   34.673598] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   34.673603] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.673609] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.673614] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.673621] tisp_adr_set_params: Writing ADR parameters to registers
[   34.673653] tisp_adr_set_params: ADR parameters written to hardware
[   34.673659] tisp_event_set_cb: Setting callback for event 18
[   34.673665] tisp_event_set_cb: Event 18 callback set to c0685b4c
[   34.673671] tisp_event_set_cb: Setting callback for event 2
[   34.673677] tisp_event_set_cb: Event 2 callback set to c068462c
[   34.673682] tiziano_adr_init: ADR processing initialized successfully
[   34.673688] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.673694] tiziano_bcsh_init: Initializing BCSH processing
[   34.673699] tiziano_ydns_init: Initializing YDNS processing
[   34.673704] tiziano_rdns_init: Initializing RDNS processing
[   34.673709] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   34.673722] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5c28000 (Binary Ninja EXACT) ***
[   34.673730] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5c29000 (Binary Ninja EXACT) ***
[   34.673736] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5c2a000 (Binary Ninja EXACT) ***
[   34.673743] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5c2b000 (Binary Ninja EXACT) ***
[   34.673750] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5c2c000 (Binary Ninja EXACT) ***
[   34.673757] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5c2c800 (Binary Ninja EXACT) ***
[   34.673764] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5c2d000 (Binary Ninja EXACT) ***
[   34.673770] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5c2d800 (Binary Ninja EXACT) ***
[   34.673777] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   34.673783] *** tisp_init: AE0 buffer allocated at 0x05c28000 ***
[   34.673790] *** CRITICAL FIX: data_b2f3c initialized to 0x85c28000 (prevents stack corruption) ***
[   34.673798] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11f0000 (Binary Ninja EXACT) ***
m[   34.673805] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11f1000 (Binary Ninja EXACT) ***
[   34.673812] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11f2000 (Binary Ninja EXACT) ***
[   34.673818] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11f3000 (Binary Ninja EXACT) ***
[   34.673826] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11f4000 (Binary Ninja EXACT) ***
[   34.673832] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11f4800 (Binary Ninja EXACT) ***
[   34.673839] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11f5000 (Binary Ninja EXACT) ***
[   34.673846] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11f5800 (Binary Ninja EXACT) ***
[   34.673852] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   34.673859] *** tisp_init: AE1 buffer allocated at 0x011f0000 ***
[   34.673864] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   34.673870] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   34.673877] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   34.673882] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   34.673889] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   34.673894] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   34.673902] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   34.673910] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.673921] tiziano_ae_params_refresh: AE parameters refreshed
[   34.673926] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.673932] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.673938] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.673943] tiziano_ae_para_addr: AE parameter addresses configured
[   34.673950] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.673956] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   34.673963] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   34.673970] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   34.673976] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   34.673984] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   34.673990] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   34.673997] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6c8814 (Binary Ninja EXACT) ***
[   34.674004] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   34.674011] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   34.674017] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   34.674024] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   34.674030] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.674036] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.674042] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   34.674049] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   34.674055] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   34.674062] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   34.674068] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   34.674075] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   34.674081] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   34.674088] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   34.674094] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   34.674101] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   34.674107] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   34.674113] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.674118] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   34.674126] *** system_irq_func_set: Registered handler c0685830 at index 10 ***
[   34.682945] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 14420.000 ms)
[   34.682960] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 14420.000 ms)
[   34.693191] *** system_irq_func_set: Registered handler c0685948 at index 27 ***
[   34.709152] *** system_irq_func_set: Registered handler c0685830 at index 26 ***
[   34.726953] *** system_irq_func_set: Registered handler c0685a30 at index 29 ***
[   34.737036] *** system_irq_func_set: Registered handler c06859bc at index 28 ***
[   34.753014] *** system_irq_func_set: Registered handler c0685aa4 at index 30 ***
[   34.769152] *** system_irq_func_set: Registered handler c0685af8 at index 20 ***
[   34.786441] *** system_irq_func_set: Registered handler c0685b4c at index 18 ***
[   34.801696] *** system_irq_func_set: Registered handler c0685ba0 at index 31 ***
[   34.819156] *** system_irq_func_set: Registered handler c0685bf4 at index 11 ***
[   34.836959] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   34.836981] tiziano_deflicker_expt: Generated 119 LUT entries
[   34.836988] tisp_event_set_cb: Setting callback for event 1
[   34.836995] tisp_event_set_cb: Event 1 callback set to c0685430
[   34.837001] tisp_event_set_cb: Setting callback for event 6
[   34.837007] tisp_event_set_cb: Event 6 callback set to c0684990
[   34.837013] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   34.837019] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   34.837026] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   34.837033] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   34.837040] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   34.837045] tiziano_awb_init: AWB hardware blocks enabled
[   34.837050] tiziano_gamma_init: Initializing Gamma processing
[   34.837055] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   34.837115] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   34.837121] tiziano_gib_init: Initializing GIB processing
[   34.837126] tiziano_lsc_init: Initializing LSC processing
[   34.837131] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   34.837138] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   34.837145] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   34.837151] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   34.837157] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   34.837213] tiziano_ccm_init: Initializing Color Correction Matrix
[   34.837219] tiziano_ccm_init: Using linear CCM parameters
[   34.837225] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   34.837231] jz_isp_ccm: EV=64, CT=9984
[   34.837237] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   34.837243] cm_control: saturation=128
[   34.837248] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   34.837255] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   34.837260] tiziano_ccm_init: CCM initialized successfully
[   34.837265] tiziano_dmsc_init: Initializing DMSC processing
[   34.837270] tiziano_sharpen_init: Initializing Sharpening
[   34.837275] tiziano_sharpen_init: Using linear sharpening parameters
[   34.837281] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   34.837287] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   34.837293] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   34.837320] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   34.837327] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   34.837332] tiziano_sharpen_init: Sharpening initialized successfully
[   34.837337] tiziano_sdns_init: Initializing SDNS processing
[   34.837345] tiziano_sdns_init: Using linear SDNS parameters
[   34.837351] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   34.837357] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   34.837363] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   34.837396] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   34.837403] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   34.837408] tiziano_sdns_init: SDNS processing initialized successfully
	[   34.837415] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   34.837419] tiziano_mdns_init: Using linear MDNS parameters
[   34.837429] tiziano_mdns_init: MDNS processing initialized successfully
[   34.837435] tiziano_clm_init: Initializing CLM processing
[   34.837440] tiziano_dpc_init: Initializing DPC processing
[   34.837445] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   34.837451] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.837458] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.837463] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.837478] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.837485] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   34.837490] tiziano_hldc_init: Initializing HLDC processing
[   34.837497] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   34.837503] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.837509] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.837516] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   34.837523] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   34.837530] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   34.837537] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   34.837543] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   34.837550] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   34.837557] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   34.837563] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   34.837571] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   34.837577] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   34.837583] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.837589] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.837594] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.837601] tisp_adr_set_params: Writing ADR parameters to registers
[   34.837633] tisp_adr_set_params: ADR parameters written to hardware
[   34.837639] tisp_event_set_cb: Setting callback for event 18
[   34.837645] tisp_event_set_cb: Event 18 callback set to c0685b4c
[   34.837651] tisp_event_set_cb: Setting callback for event 2
[   34.837657] tisp_event_set_cb: Event 2 callback set to c068462c
[   34.837662] tiziano_adr_init: ADR processing initialized successfully
[   34.837669] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.837673] tiziano_bcsh_init: Initializing BCSH processing
[   34.837679] tiziano_ydns_init: Initializing YDNS processing
[   34.837684] tiziano_rdns_init: Initializing RDNS processing
[   34.837689] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.837694] tisp_event_init: Initializing ISP event system
[   34.837701] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.837707] tisp_event_set_cb: Setting callback for event 4
[   34.837713] tisp_event_set_cb: Event 4 callback set to c0684658
[   34.837719] tisp_event_set_cb: Setting callback for event 5
[   34.837725] tisp_event_set_cb: Event 5 callback set to c0684b20
[   34.837731] tisp_event_set_cb: Setting callback for event 7
[   34.837737] tisp_event_set_cb: Event 7 callback set to c06846ec
[   34.837742] tisp_event_set_cb: Setting callback for event 9
[   34.837749] tisp_event_set_cb: Event 9 callback set to c0684774
[   34.837754] tisp_event_set_cb: Setting callback for event 8
[   34.837760] tisp_event_set_cb: Event 8 callback set to c0684838
[   34.837766] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   34.837771] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.837777] tisp_param_operate_init: Initializing parameter operations
[   34.837785] tisp_netlink_init: Initializing netlink communication
[   34.837790] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   34.837820] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   34.837831] tisp_netlink_init: Netlink socket created successfully
[   34.837837] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   34.837842] tisp_code_create_tuning_node: Device already created, skipping
[   34.837848] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   34.837854] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   34.837861] *** ispcore_core_ops_init: Second tisp_init completed ***
[   34.837866] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   34.837875] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   34.837883] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   34.837888] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   34.837893] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   34.837899] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   34.837904] ispcore_core_ops_init: Complete, result=0<6>[   34.837911] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   34.837917] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   34.837923] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.837933] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   34.837940] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   34.837947] VIN: tx_isp_vin_init: a0 (sensor) = 85f61400
[   34.837953] VIN: tx_isp_vin_init: using VIN device from global ISP: 80492000
[   34.837959] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   34.837967] *** SENSOR_INIT: gc2053 enable=1 ***
[   34.837973] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   34.837979] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   34.837985] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   34.837991] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   34.837996] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   34.838002] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   34.838009] *** vic_core_ops_init: ENTRY - sd=81164400, enable=1 ***
[   34.838015] *** vic_core_ops_init: vic_dev=81164400, current state check ***
[   34.838022] *** vic_core_ops_init: current_state=3, enable=1 ***
[   34.838028] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   34.838035] csi_core_ops_init: sd=81164000, csi_dev=81164000, enable=1
[   34.838041] *** VIC device final state set to 2 (fully activated) ***
[   34.838047] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   34.838053] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   34.838059] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   34.838065] *** vic_core_ops_init: ENTRY - sd=81164400, enable=1 ***
[   34.838071] *** vic_core_ops_init: vic_dev=81164400, current state check ***
[   34.838077] *** vic_core_ops_init: current_state=2, enable=1 ***
[   34.838083] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   34.838089] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   34.838094] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   34.838100] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   34.838106] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   34.838113] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   34.838119] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   34.838125] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   34.838131] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   34.838137] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.838143] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.838149] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.838156] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.838162] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.838167] *** tx_vic_enable_irq: completed successfully ***
[   34.838173] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   34.838179] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   34.838185] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   34.838192] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   34.838199] csi_core_ops_init: sd=81164000, csi_dev=81164000, enable=1
[   34.838205] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   34.838210] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   34.838217] *** vic_core_ops_init: ENTRY - sd=81164400, enable=1 ***
[   34.838223] *** vic_core_ops_init: vic_dev=81164400, current state check ***
[   34.838229] *** vic_core_ops_init: current_state=3, enable=1 ***
[   34.838234] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   34.838239] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   34.838246] *** ispcore_core_ops_init: ENTRY - sd=81164800, on=1 ***
[   34.838253] *** ispcore_core_ops_init: sd->dev_priv=81164800, sd->host_priv=81164800 ***
[   34.838260] *** ispcore_core_ops_init: sd->pdev=c06b5550, sd->ops=c06b5c78 ***
[   34.838265] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   34.838270] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   34.838278] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.838286] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   34.838292] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   34.838297] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   34.838303] *** ispcore_core_ops_init: s0 (core_dev) = 81164800 from sd->host_priv ***
[   34.838310] ispcore_core_ops_init: core_dev=81164800, vic_dev=81164400, vic_state=3
[   34.838314] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   34.838323] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   34.838331] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.838338] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   34.838345] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   34.838349] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   34.838354] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   34.838360] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   34.838367] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   34.838373] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   34.838379] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.838384] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.838389] tisp_event_init: Initializing ISP event system
[   34.838395] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.838401] tisp_event_set_cb: Setting callback for event 4
[   34.838407] tisp_event_set_cb: Event 4 callback set to c0684658
[   34.838413] tisp_event_set_cb: Setting callback for event 5
[   34.838419] tisp_event_set_cb: Event 5 callback set to c0684b20
[   34.838425] tisp_event_set_cb: Setting callback for event 7
[   34.838431] tisp_event_set_cb: Event 7 callback set to c06846ec
[   34.838437] tisp_event_set_cb: Setting callback for event 9
[   34.838443] tisp_event_set_cb: Event 9 callback set to c0684774
[   34.838449] tisp_event_set_cb: Setting callback for event 8
[   34.838455] tisp_event_set_cb: Event 8 callback set to c0684838
[   34.838462] *** system_irq_func_set: Registered handler c067d558 at index 13 ***
[   34.855349] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.855364] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   34.855371] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   34.855378] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   34.855385] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   34.855392] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   34.855399] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   34.855405] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   34.855413] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   34.855526] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   34.855534] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   34.855541] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   34.855548] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   34.855555] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   34.855561] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   34.855568] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   34.855575] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   34.855580] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   34.855587] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   34.855593] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   34.855600] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   34.855607] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   34.855612] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   34.855617] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.855624] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   34.855631] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   34.855638] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   34.855645] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   34.855651] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   34.855658] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   34.855665] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   34.855671] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   34.855677] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.855683] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.855691] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   34.855697] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.855704] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   34.855710] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   34.855717] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   34.855723] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   34.855730] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   34.855737] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   34.855743] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   34.855749] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   34.855757] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   34.855764] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   34.855770] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   34.855777] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   34.855782] *** tisp_init: ISP control register set to enable processing pipeline ***
[   34.855789] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.855795] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   34.855801] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.855807] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   34.855813] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   34.855820] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   34.855829] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   34.863283] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   34.863289] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   34.871011] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[   34.878461] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   34.886177] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   34.893713] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   34.899905] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   34.907983] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685830 ***
[   34.916237] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   34.925481] ae0_interrupt_static: Processing AE0 static interrupt
[   34.925488] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   34.925493] ae0_interrupt_static: AE0 static interrupt processed
[   34.925499] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   34.933660] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   34.970819] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 14720.000 ms)
[   34.970834] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 14720.000 ms)
[   34.970851] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   34.973401] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 300.000 ms)
[   34.973415] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 300.000 ms)
[   35.032497] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   35.032513] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   35.032519] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   35.032525] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   35.032531] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   35.032539] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   35.032546] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   35.032553] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   35.032559] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   35.032566] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   35.032571] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   35.032578] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   35.032585] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   35.032591] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   35.032597] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   35.032604] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   35.032611] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   35.032617] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   35.032626] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   35.032633] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   35.032640] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   35.032647] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   35.032653] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   35.032660] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   35.032665] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   35.032671] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   35.032677] *** This should eliminate green frames by enabling proper color processing ***
[   35.032683] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   35.032689] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   35.032696] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   35.032703] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   35.032709] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   35.032716] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   35.032722] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   35.032729] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   35.032735] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   35.032741] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   35.032746] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   35.032751] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   35.032757] *** tisp_init: Standard tuning parameters loaded successfully ***
[   35.032763] *** tisp_init: Custom tuning parameters loaded successfully ***
[   35.032769] tisp_set_csc_version: Setting CSC version 0
[   35.032775] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   35.032782] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   35.032787] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   35.032794] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   35.032801] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   35.032806] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   35.032811] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   35.032818] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   35.032825] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   35.032830] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   35.032836] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   35.032843] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   35.032848] *** tisp_init: ISP processing pipeline fully enabled ***
[   35.032855] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   35.032861] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   35.032867] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   35.032873] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   35.032880] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   35.032885] tisp_init: ISP memory buffers configured
[   35.032890] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   35.032897] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   35.032906] tiziano_ae_params_refresh: Refreshing AE parameters
[   35.032917] tiziano_ae_params_refresh: AE parameters refreshed
[   35.032923] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   35.032929] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   35.032934] tiziano_ae_para_addr: Setting up AE parameter addresses
[   35.032939] tiziano_ae_para_addr: AE parameter addresses configured
[   35.032946] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   35.032953] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   35.032959] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   35.032966] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   35.032973] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   35.032980] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   35.032987] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   35.032993] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6c8814 (Binary Ninja EXACT) ***
[   35.033001] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   35.033007] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   35.033014] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   35.033021] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   35.033026] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.033033] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.033039] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   35.033045] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   35.033052] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   35.033059] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   35.033065] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   35.033071] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   35.033078] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   35.033085] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   35.033091] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   35.033097] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   35.033104] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   35.033109] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.033115] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   35.033123] *** system_irq_func_set: Registered handler c0685830 at index 10 ***
[   35.049158] *** system_irq_func_set: Registered handler c0685948 at index 27 ***
[   35.066977] *** system_irq_func_set: Registered handler c0685830 at index 26 ***
[   35.087169] *** system_irq_func_set: Registered handler c0685a30 at index 29 ***
[   35.094832] *** system_irq_func_set: Registered handler c06859bc at index 28 ***
[   35.112605] *** system_irq_func_set: Registered handler c0685aa4 at index 30 ***
[   35.129150] *** system_irq_func_set: Registered handler c0685af8 at index 20 ***
[   35.143486] *** system_irq_func_set: Registered handler c0685b4c at index 18 ***
[   35.151586] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[   35.151601] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------

[   35.198019] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   35.198026] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   35.198033] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   35.198039] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.198045] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.198051] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   35.198058] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   35.198064] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   35.198071] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   35.198077] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   35.198084] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   35.198091] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   35.198097] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   35.198103] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   35.198110] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   35.198117] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   35.198122] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.198128] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   35.198135] *** system_irq_func_set: Registered handler c0685830 at index 10 ***
[   35.217189] *** system_irq_func_set: Registered handler c0685948 at index 27 ***
[   35.237375] *** system_irq_func_set: Registered handler c0685830 at index 26 ***
[   35.245041] *** system_irq_func_set: Registered handler c0685a30 at index 29 ***
[   35.259149] *** system_irq_func_set: Registered handler c06859bc at index 28 ***
[   35.275029] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   35.275043] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   35.277027] *** system_irq_func_set: Registered handler c0685aa4 at index 30 ***
[   35.297253] *** system_irq_func_set: Registered handler c0685af8 at index 20 ***
[   35.307336] *** system_irq_func_set: Registered handler c0685b4c at index 18 ***
[   35.327565] *** system_irq_func_set: Registered handler c0685ba0 at index 31 ***
[   35.337648] *** system_irq_func_set: Registered handler c0685bf4 at index 11 ***
[   35.357870] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   35.357892] tiziano_deflicker_expt: Generated 119 LUT entries
[   35.357899] tisp_event_set_cb: Setting callback for event 1
[   35.357906] tisp_event_set_cb: Event 1 callback set to c0685430
[   35.357912] tisp_event_set_cb: Setting callback for event 6
[   35.357918] tisp_event_set_cb: Event 6 callback set to c0684990
[   35.357924] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   35.357929] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   35.357937] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   35.357944] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   35.357951] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   35.357956] tiziano_awb_init: AWB hardware blocks enabled
[   35.357961] tiziano_gamma_init: Initializing Gamma processing
[   35.357967] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   35.358026] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   35.358031] tiziano_gib_init: Initializing GIB processing
[   35.358037] tiziano_lsc_init: Initializing LSC processing
[   35.358041] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   35.358048] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   35.358055] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   35.358061] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   35.358067] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   35.358123] tiziano_ccm_init: Initializing Color Correction Matrix
[   35.358129] tiziano_ccm_init: Using linear CCM parameters
[   35.358134] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   35.358141] jz_isp_ccm: EV=64, CT=9984
[   35.358147] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   35.358153] cm_control: saturation=128
[   35.358158] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   35.358165] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   35.358169] tiziano_ccm_init: CCM initialized successfully
[   35.358175] tiziano_dmsc_init: Initializing DMSC processing
[   35.358180] tiziano_sharpen_init: Initializing Sharpening
[   35.358185] tiziano_sharpen_init: Using linear sharpening parameters
[   35.358191] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   35.358197] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   35.358203] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   35.358229] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   35.358236] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   35.358241] tiziano_sharpen_init: Sharpening initialized successfully
[   35.358247] tiziano_sdns_init: Initializing SDNS processing
[   35.358255] tiziano_sdns_init: Using linear SDNS parameters
[   35.358260] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   35.358267] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   35.358273] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   35.358305] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   35.358312] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   35.358317] tiziano_sdns_init: SDNS processing initialized successfully
[   35.358324] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   35.358329] tiziano_mdns_init: Using linear MDNS parameters
[   35.358339] tiziano_mdns_init: MDNS processing initialized successfully
[   35.358344] tiziano_clm_init: Initializing CLM processing
[   35.358349] tiziano_dpc_init: Initializing DPC processing
[   35.358355] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   35.358361] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   35.358367] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   35.358373] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   35.358387] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   35.358394] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   35.358399] tiziano_hldc_init: Initializing HLDC processing
[   35.358405] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   35.358412] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   35.358419] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   35.358425] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   35.358433] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   35.358439] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   35.358446] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   35.358453] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   35.358459] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   35.358467] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   35.358473] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   35.358480] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   35.358487] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   35.358492] tiziano_adr_params_refresh: Refreshing ADR parameters
[   35.358498] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   35.358503] tiziano_adr_params_init: Initializing ADR parameter arrays
[   35.358510] tisp_adr_set_params: Writing ADR parameters to registers
[   35.358542] tisp_adr_set_params: ADR parameters written to hardware
[   35.358547] tisp_event_set_cb: Setting callback for event 18
[   35.358554] tisp_event_set_cb: Event 18 callback set to c0685b4c
[   35.358559] tisp_event_set_cb: Setting callback for event 2
[   35.358566] tisp_event_set_cb: Event 2 callback set to c068462c
[   35.358571] tiziano_adr_init: ADR processing initialized successfully
[   35.358577] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   35.358583] tiziano_bcsh_init: Initializing BCSH processing
[   35.358587] tiziano_ydns_init: Initializing YDNS processing
[   35.358593] tiziano_rdns_init: Initializing RDNS processing
[   35.358598] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   35.358603] tisp_event_init: Initializing ISP event system
[   35.358611] tisp_event_init: SAFE event system initialized with 20 nodes
[   35.358616] tisp_event_set_cb: Setting callback for event 4
[   35.358623] tisp_event_set_cb: Event 4 callback set to c0684658
[   35.358628] tisp_event_set_cb: Setting callback for event 5
[   35.358634] tisp_event_set_cb: Event 5 callback set to c0684b20
[   35.358640] tisp_event_set_cb: Setting callback for event 7
[   35.358646] tisp_event_set_cb: Event 7 callback set to c06846ec
[   35.358652] tisp_event_set_cb: Setting callback for event 9
[   35.358658] tisp_event_set_cb: Event 9 callback set to c0684774
[   35.358663] tisp_event_set_cb: Setting callback for event 8
[   35.358670] tisp_event_set_cb: Event 8 callback set to c0684838
[   35.358675] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   35.358681] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   35.358687] tisp_param_operate_init: Initializing parameter operations
[   35.358694] tisp_netlink_init: Initializing netlink communication
[   35.358699] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   35.358729] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   35.358742] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   35.358754] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   35.358760] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   35.358767] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   35.358772] tisp_code_create_tuning_node: Device already created, skipping
[   35.358778] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   35.358784] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   35.358790] *** ispcore_core_ops_init: Second tisp_init completed ***
[   35.358795] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   35.358805] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   35.358812] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   35.358818] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   35.358823] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.358829] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   35.358834] ispcore_core_ops_init: Complete, result=0<6>[   35.358840] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   35.358845] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   35.358853] *** SENSOR_INIT: gc2053 enable=1 ***
[   35.358860] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   35.358867] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   35.358872] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   35.358877] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   35.358885] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   35.358891] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.358897] csi_video_s_stream: sd=81164000, enable=1
[   35.358903] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.358911] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.358917] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.358923] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.358929] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   35.358935] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   35.358943] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.358949] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   35.358954] *** vic_core_s_stream: STREAM ON ***
[   35.358959] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   35.358965] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   35.358971] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.358978] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.358985] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.358990] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   35.358996] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.379165] STREAMING: CPM clocks configured for VIC access
[   35.379179] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   35.379186] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   35.379193] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.379198] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.379205] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.379211] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.379217] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.379223] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.379231] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.379238] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.379245] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.379251] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.379257] *** VIC unlock: Commands written, checking VIC status register ***
[   35.379263] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.379269] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.379275] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.379280] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.379286] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.379291] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.379369] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.379376] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.379383] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   35.379391] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   35.379398] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.379404] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.379411] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   35.379418] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.379423] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.379429] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.379435] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.379441] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.379447] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.379453] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.379459] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.379465] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.379471] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.379477] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.379483] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.379490] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.379495] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.379504] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   35.379513] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   35.379519] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.379525] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.379532] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   35.379538] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.379544] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.379549] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.379555] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.379561] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   35.379566] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   35.379572] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   35.398299] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   35.418515] *** VIC IRQ: Got vic_dev=81164400 ***
[   35.423401] *** VIC IRQ: Checking vic_dev validity: vic_dev=81164400 ***
[   35.439277] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   35.445361] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   35.455468] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   35.469141] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   35.486131] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.486145] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 15170.000 ms)
[   35.486155] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   35.486165] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 15170.000 ms)
[   35.486179] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.486194] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 15170.000 ms)
[   35.486204] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 15170.000 ms)
[   35.486220] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489163] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489176] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   35.489185] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   35.489195] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   35.489203] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   35.489213] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489222] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   35.489231] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   35.489240] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   35.489249] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   35.489259] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   35.489267] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   35.489277] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   35.489286] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   35.489295] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489304] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.489313] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.489323] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489331] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   35.489341] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   35.489349] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489359] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   35.489368] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   35.489377] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   35.489386] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   35.489395] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   35.489405] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   35.489414] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   35.489427] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   35.489435] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.489445] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.489454] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.489463] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.489472] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489481] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   35.489490] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489499] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   35.489509] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489517] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489527] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489536] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.489545] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.489554] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.489563] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489573] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.489581] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.489591] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489600] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.489609] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.489619] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.489627] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.489637] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.489646] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489655] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   35.489665] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.489674] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.489683] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.489692] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.489701] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489710] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   35.489719] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489729] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
d[   35.489737] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489747] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489755] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489765] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.489774] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.489783] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.489792] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489801] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.489811] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.489820] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489829] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.489838] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.489847] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.489857] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.489865] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.489875] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489884] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   35.489893] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.489903] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.489912] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.489921] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.489930] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489939] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   35.489948] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489957] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   35.489967] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489975] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489985] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489994] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.490003] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.490013] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.490021] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490031] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.490040] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.490049] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490059] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.490068] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.490077] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.490086] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.490095] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.490105] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.490114] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
m[   35.490123] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.490133] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.490142] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.490151] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.490160] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.490169] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   35.490178] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   35.490187] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   35.490197] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   35.490206] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   35.490215] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.490224] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.490233] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.490243] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.490251] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490261] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.490270] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.490279] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490289] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.490298] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.490307] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.490316] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.490325] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.490335] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.490493] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 15090.000 ms)
[   35.490503] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490512] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 15090.000 ms)
[   35.492112] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   35.508882] *** VIC IRQ: About to read reg 0x1e8 ***
[   35.514040] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   35.529146] *** VIC IRQ: About to read reg 0x1e0 ***
[   35.539147] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   35.544007] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   35.559130] *** VIC IRQ: Read v1_10 = 0x0 ***
[   35.563624] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   35.579160] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   35.595868] *** VIC IRQ: Register writes completed ***
[   35.601206] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   35.624924] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   35.638088] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   35.654760] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   35.669153] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   35.669164] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   35.669172] *** VIC FRAME DONE: Frame completion signaled ***
[   35.669178] *** VIC TEST 2: Manual frame done function returned -1066705252 ***
[   35.669184] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   35.669191] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   35.669197] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.669205] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   35.669212] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   35.669218] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   35.669224] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.669230] ispvic_frame_channel_s_stream: arg1=81164400, arg2=1
[   35.669236] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81164400
[   35.669243] ispvic_frame_channel_s_stream[2479]: streamon
[   35.669249] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.669255] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.669261] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.669266] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.669274] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   35.669280] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.669286] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.669292] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.669298] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.669304] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.669310] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   35.669316] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.669324] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   35.669332] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   35.669339] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   35.669346] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   35.669354] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   35.669360] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   35.669366] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.669372] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.669378] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.669384] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   35.669390] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.669396] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   35.669402] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   35.669411] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   35.669420] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   35.669430] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.669437] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.669446] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.669452] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.669458] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.669464] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.669469] tx_vic_enable_irq: VIC interrupts already enabled
[   35.669474] *** tx_vic_enable_irq: completed successfully ***
[   35.669480] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   35.669486] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   35.669492] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   35.669499] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   35.669506] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   35.669513] vin_s_stream: VIN state = 3, enable = 1
[   35.669518] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.669527] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.669534] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.669540] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.669546] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   35.669552] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   35.669558] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   35.669566] gc2053: s_stream called with enable=1
[   35.669572] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.669579] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.669585] gc2053: About to write streaming registers for interface 1
[   35.669591] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.669600] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.669922] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.669929] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.669938] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.670257] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.670264] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.670271] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.670277] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.670284] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.670290] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.670296] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   35.670302] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   35.670308] gc2053: s_stream called with enable=1
[   35.670314] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.670320] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.670326] gc2053: About to write streaming registers for interface 1
[   35.670332] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.670341] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.670653] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.670660] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.670668] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.670982] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.670989] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.670995] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.671002] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.671007] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.671013] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.671019] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   35.671058] ISP IOCTL: cmd=0x800456d0 arg=0x7fa31d00
[   35.671065] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.671071] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   35.671078] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.671084] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.671090] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.671097] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.671104] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.671109] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.671115] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.671122] csi_video_s_stream: sd=81164000, enable=1
[   35.671127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.671134] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.671141] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.671146] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.671154] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.671173] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   35.671179] *** vic_core_s_stream: STREAM ON ***
[   35.671184] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   35.671191] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   35.671197] vin_s_stream: VIN state = 4, enable = 1
[   35.671202] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.671210] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.671216] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.671221] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.671227] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   35.671233] gc2053: s_stream called with enable=1
[   35.671240] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.671246] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.671252] gc2053: About to write streaming registers for interface 1
[   35.671258] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.671266] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.671579] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.671586] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.671595] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.674560] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.674573] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.674580] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.674588] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.674594] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.674600] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.674607] gc2053: s_stream called with enable=1
[   35.674614] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.674620] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.674739] gc2053: About to write streaming registers for interface 1
[   35.674748] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.674758] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.675064] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.675073] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.675082] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.675395] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.675402] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.675408] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.675415] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.675421] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.675427] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.848427] ISP M0 device open called from pid 2304
[   35.848460] *** REFERENCE DRIVER IMPLEMENTATION ***
[   35.848468] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[   35.848474] tisp_par_ioctl global variable set: 805a0000
[   35.848529] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   35.848536] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   35.848542] isp_core_tuning_init: Initializing tuning data structure
[   35.848561] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[   35.848568] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   35.848573] *** SAFE: mode_flag properly initialized using struct member access ***
[   35.848580] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[   35.848586] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   35.848591] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   35.848598] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.848605] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.848611] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.848617] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.848622] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.848645] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.848652] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   35.848658] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   35.848666] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.848673] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   35.848679] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[   35.849182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849194] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.849201] Set control: cmd=0x980901 value=128
[   35.849351] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849360] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.849367] Set control: cmd=0x98091b value=128
[   35.849488] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849498] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.849504] Set control: cmd=0x980902 value=128
[   35.849511] tisp_bcsh_saturation: saturation=128
[   35.849516] tiziano_bcsh_update: Updating BCSH parameters
[   35.849524]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.849529] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.849648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849656] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.849663] Set control: cmd=0x980900 value=128
[   35.849806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849816] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.849823] Set control: cmd=0x980901 value=128
[   35.849947] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849957] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.849963] Set control: cmd=0x98091b value=128
[   35.850080] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850089] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.850096] Set control: cmd=0x980902 value=128
[   35.850102] tisp_bcsh_saturation: saturation=128
[   35.850107] tiziano_bcsh_update: Updating BCSH parameters
[   35.850114]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.850120] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.850238] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850248] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.850254] Set control: cmd=0x980900 value=128
[   35.850381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850390] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850396] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.850530] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850539] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850545] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.850678] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850687] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   35.850694] Set control: cmd=0x980914 value=0
[   35.850818] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850827] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   35.850834] Set control: cmd=0x980915 value=0
[   35.850954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850963] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850969] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.851184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.851195] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.851202] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.851207] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.851213] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.851374] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   35.851385] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   35.851392] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.851399] csi_video_s_stream: sd=81164000, enable=0
[   35.851405] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.851414] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.851421] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.851427] csi_video_s_stream: Stream OFF - CSI state set to 3
[   35.851434] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=0 ***
[   35.851441] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   35.851446] *** vic_core_s_stream: STREAM OFF ***
[   35.851451] vic_core_s_stream: Stream OFF - state 4 -> 3
[   35.851458] *** vin_s_stream: SAFE implementation - sd=80492000, enable=0 ***
[   35.851465] vin_s_stream: VIN state = 4, enable = 0
[   35.851470] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.851477] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.851483] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.851489] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.851495] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   35.851502] gc2053: s_stream called with enable=0
[   35.851510] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.851516] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.851522] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.851531] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.851852] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.851860] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.851868] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852188] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.852196] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.852202] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.852208] gc2053: Sensor hardware streaming stopped
[   35.852214] gc2053: s_stream called with enable=0
[   35.852221] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.852226] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.852232] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.852241] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852552] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.852559] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.852568] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852881] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.852888] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.852894] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.852900] gc2053: Sensor hardware streaming stopped
[   35.852909] ISP IOCTL: cmd=0x800456d1 arg=0x7fa31d00
[   35.852915] tx_isp_video_link_destroy: Destroying links for config 0
[   35.852923] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   35.852931] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.852938] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   35.852946] Set control: cmd=0x8000164 value=1
[   35.852953] ISP IOCTL: cmd=0x800456d0 arg=0x7fa31d00
[   35.852959] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.852965] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   35.852971] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   35.852978] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.852984] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.852989] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.852996] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.853002] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.853008] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.853014] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.853020] csi_video_s_stream: sd=81164000, enable=1
[   35.853026] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.853033] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.853039] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.853044] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.853051] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.853057] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   35.853062] *** vic_core_s_stream: STREAM ON ***
[   35.853068] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   35.853074] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   35.853079] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.853086] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.853093] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.853098] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   35.853104] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.879162] STREAMING: CPM clocks configured for VIC access
[   35.879176] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   35.879183] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   35.879190] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.879196] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.879202] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.879208] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.879214] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.879220] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.879228] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.879235] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.879242] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.879248] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.879254] *** VIC unlock: Commands written, checking VIC status register ***
[   35.879260] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.879266] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.879272] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.879277] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.879283] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.879288] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.879440] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.879449] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.879570] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   35.879581] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.879587] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.879595] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   35.879601] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.879607] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.879613] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.879619] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.879625] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.879630] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.879636] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.879642] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.879649] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.879655] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.879660] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.879666] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.879674] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.879679] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.879687] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   35.879696] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   35.879703] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.879708] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.879716] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   35.879722] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.879728] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.879734] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.879739] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.879745] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   35.879750] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   35.879756] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dm[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
[   35.358853] *** SENSOR_INIT: gc2053 enable=1 ***
[   35.358860] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   35.358867] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   35.358872] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   35.358877] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   35.358885] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   35.358891] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.358897] csi_video_s_stream: sd=81164000, enable=1
[   35.358903] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.358911] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.358917] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.358923] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.358929] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   35.358935] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   35.358943] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.358949] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   35.358954] *** vic_core_s_stream: STREAM ON ***
[   35.358959] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   35.358965] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   35.358971] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.358978] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.358985] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.358990] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   35.358996] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.379165] STREAMING: CPM clocks configured for VIC access
[   35.379179] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   35.379186] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   35.379193] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.379198] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.379205] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.379211] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.379217] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.379223] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.379231] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.379238] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.379245] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.379251] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.379257] *** VIC unlock: Commands written, checking VIC status register ***
[   35.379263] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.379269] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.379275] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.379280] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.379286] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.379291] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.379369] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.379376] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.379383] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   35.379391] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   35.379398] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.379404] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.379411] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   35.379418] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.379423] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.379429] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.379435] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.379441] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.379447] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.379453] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.379459] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.379465] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.379471] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.379477] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.379483] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.379490] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.379495] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.379504] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   35.379513] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   35.379519] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.379525] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.379532] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   35.379538] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.379544] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.379549] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.379555] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.379561] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   35.379566] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   35.379572] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   35.398299] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   35.418515] *** VIC IRQ: Got vic_dev=81164400 ***
[   35.423401] *** VIC IRQ: Checking vic_dev validity: vic_dev=81164400 ***
[   35.439277] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   35.445361] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   35.455468] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   35.469141] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   35.486131] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.486145] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 15170.000 ms)
[   35.486155] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   35.486165] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 15170.000 ms)
[   35.486179] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.486194] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 15170.000 ms)
[   35.486204] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 15170.000 ms)
[   35.486220] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489163] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489176] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   35.489185] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   35.489195] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   35.489203] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   35.489213] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489222] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   35.489231] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   35.489240] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   35.489249] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   35.489259] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   35.489267] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   35.489277] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   35.489286] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   35.489295] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489304] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.489313] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.489323] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489331] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   35.489341] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   35.489349] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489359] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   35.489368] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   35.489377] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   35.489386] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   35.489395] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   35.489405] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   35.489414] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   35.489427] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   35.489435] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.489445] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.489454] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.489463] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.489472] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489481] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   35.489490] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489499] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   35.489509] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489517] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489527] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489536] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.489545] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.489554] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.489563] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489573] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.489581] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.489591] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489600] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.489609] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.489619] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.489627] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.489637] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.489646] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489655] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   35.489665] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.489674] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.489683] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.489692] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.489701] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489710] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   35.489719] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489729] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   35.489737] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489747] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489755] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489765] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.489774] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.489783] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.489792] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489801] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.489811] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.489820] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.489829] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.489838] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.489847] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.489857] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.489865] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.489875] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489884] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   35.489893] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.489903] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.489912] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.489921] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.489930] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.489939] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   35.489948] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489957] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   35.489967] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489975] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   35.489985] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.489994] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.490003] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.490013] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.490021] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490031] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.490040] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.490049] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490059] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.490068] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.490077] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.490086] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.490095] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.490105] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.490114] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   35.490123] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   35.490133] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   35.490142] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   35.490151] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   35.490160] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.490169] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   35.490178] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   35.490187] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   35.490197] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   35.490206] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   35.490215] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   35.490224] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   35.490233] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   35.490243] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   35.490251] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490261] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   35.490270] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   35.490279] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490289] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   35.490298] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   35.490307] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   35.490316] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   35.490325] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   35.490335] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   35.490493] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 15090.000 ms)
[   35.490503] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.490512] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 15090.000 ms)
[   35.492112] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   35.508882] *** VIC IRQ: About to read reg 0x1e8 ***
[   35.514040] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   35.529146] *** VIC IRQ: About to read reg 0x1e0 ***
[   35.539147] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   35.544007] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   35.559130] *** VIC IRQ: Read v1_10 = 0x0 ***
[   35.563624] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   35.579160] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   35.595868] *** VIC IRQ: Register writes completed ***
[   35.601206] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   35.624924] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   35.638088] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   35.654760] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   35.669153] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   35.669164] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   35.669172] *** VIC FRAME DONE: Frame completion signaled ***
[   35.669178] *** VIC TEST 2: Manual frame done function returned -1066705252 ***
[   35.669184] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   35.669191] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   35.669197] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.669205] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   35.669212] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   35.669218] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   35.669224] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.669230] ispvic_frame_channel_s_stream: arg1=81164400, arg2=1
[   35.669236] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81164400
[   35.669243] ispvic_frame_channel_s_stream[2479]: streamon
[   35.669249] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.669255] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.669261] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.669266] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.669274] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   35.669280] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.669286] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.669292] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.669298] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.669304] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.669310] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   35.669316] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.669324] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   35.669332] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   35.669339] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   35.669346] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   35.669354] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   35.669360] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   35.669366] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.669372] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.669378] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.669384] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   35.669390] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.669396] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   35.669402] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   35.669411] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   35.669420] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   35.669430] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.669437] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.669446] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.669452] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.669458] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.669464] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.669469] tx_vic_enable_irq: VIC interrupts already enabled
[   35.669474] *** tx_vic_enable_irq: completed successfully ***
[   35.669480] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   35.669486] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   35.669492] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   35.669499] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   35.669506] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   35.669513] vin_s_stream: VIN state = 3, enable = 1
[   35.669518] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.669527] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.669534] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.669540] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.669546] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   35.669552] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   35.669558] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   35.669566] gc2053: s_stream called with enable=1
[   35.669572] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.669579] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.669585] gc2053: About to write streaming registers for interface 1
[   35.669591] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.669600] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.669922] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.669929] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.669938] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.670257] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.670264] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.670271] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.670277] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.670284] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.670290] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.670296] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   35.670302] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   35.670308] gc2053: s_stream called with enable=1
[   35.670314] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.670320] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.670326] gc2053: About to write streaming registers for interface 1
[   35.670332] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.670341] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.670653] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.670660] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.670668] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.670982] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.670989] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.670995] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.671002] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.671007] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.671013] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.671019] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   35.671058] ISP IOCTL: cmd=0x800456d0 arg=0x7fa31d00
[   35.671065] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.671071] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   35.671078] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.671084] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.671090] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.671097] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.671104] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.671109] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.671115] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.671122] csi_video_s_stream: sd=81164000, enable=1
[   35.671127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.671134] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.671141] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.671146] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.671154] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.671173] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   35.671179] *** vic_core_s_stream: STREAM ON ***
[   35.671184] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   35.671191] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   35.671197] vin_s_stream: VIN state = 4, enable = 1
[   35.671202] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.671210] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.671216] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.671221] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.671227] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   35.671233] gc2053: s_stream called with enable=1
[   35.671240] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.671246] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.671252] gc2053: About to write streaming registers for interface 1
[   35.671258] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.671266] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.671579] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.671586] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.671595] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.674560] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.674573] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.674580] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.674588] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.674594] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.674600] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.674607] gc2053: s_stream called with enable=1
[   35.674614] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.674620] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.674739] gc2053: About to write streaming registers for interface 1
[   35.674748] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.674758] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.675064] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.675073] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.675082] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.675395] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.675402] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.675408] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.675415] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.675421] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.675427] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.848427] ISP M0 device open called from pid 2304
[   35.848460] *** REFERENCE DRIVER IMPLEMENTATION ***
[   35.848468] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[   35.848474] tisp_par_ioctl global variable set: 805a0000
[   35.848529] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   35.848536] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   35.848542] isp_core_tuning_init: Initializing tuning data structure
[   35.848561] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[   35.848568] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   35.848573] *** SAFE: mode_flag properly initialized using struct member access ***
[   35.848580] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[   35.848586] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   35.848591] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   35.848598] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.848605] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.848611] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.848617] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.848622] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.848645] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.848652] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   35.848658] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   35.848666] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.848673] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   35.848679] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[   35.849182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849194] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.849201] Set control: cmd=0x980901 value=128
[   35.849351] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849360] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.849367] Set control: cmd=0x98091b value=128
[   35.849488] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849498] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.849504] Set control: cmd=0x980902 value=128
[   35.849511] tisp_bcsh_saturation: saturation=128
[   35.849516] tiziano_bcsh_update: Updating BCSH parameters
[   35.849524]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.849529] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.849648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849656] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.849663] Set control: cmd=0x980900 value=128
[   35.849806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849816] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.849823] Set control: cmd=0x980901 value=128
[   35.849947] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849957] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.849963] Set control: cmd=0x98091b value=128
[   35.850080] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850089] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.850096] Set control: cmd=0x980902 value=128
[   35.850102] tisp_bcsh_saturation: saturation=128
[   35.850107] tiziano_bcsh_update: Updating BCSH parameters
[   35.850114]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.850120] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.850238] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850248] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.850254] Set control: cmd=0x980900 value=128
[   35.850381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850390] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850396] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.850530] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850539] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850545] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.850678] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850687] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   35.850694] Set control: cmd=0x980914 value=0
[   35.850818] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850827] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   35.850834] Set control: cmd=0x980915 value=0
[   35.850954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850963] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850969] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.851184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.851195] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.851202] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.851207] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.851213] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.851374] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   35.851385] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   35.851392] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.851399] csi_video_s_stream: sd=81164000, enable=0
[   35.851405] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.851414] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.851421] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.851427] csi_video_s_stream: Stream OFF - CSI state set to 3
[   35.851434] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=0 ***
[   35.851441] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   35.851446] *** vic_core_s_stream: STREAM OFF ***
[   35.851451] vic_core_s_stream: Stream OFF - state 4 -> 3
[   35.851458] *** vin_s_stream: SAFE implementation - sd=80492000, enable=0 ***
[   35.851465] vin_s_stream: VIN state = 4, enable = 0
[   35.851470] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.851477] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.851483] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.851489] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.851495] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   35.851502] gc2053: s_stream called with enable=0
[   35.851510] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.851516] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.851522] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.851531] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.851852] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.851860] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.851868] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852188] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.852196] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.852202] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.852208] gc2053: Sensor hardware streaming stopped
[   35.852214] gc2053: s_stream called with enable=0
[   35.852221] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.852226] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.852232] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.852241] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852552] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.852559] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.852568] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852881] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.852888] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.852894] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.852900] gc2053: Sensor hardware streaming stopped
[   35.852909] ISP IOCTL: cmd=0x800456d1 arg=0x7fa31d00
[   35.852915] tx_isp_video_link_destroy: Destroying links for config 0
[   35.852923] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   35.852931] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.852938] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   35.852946] Set control: cmd=0x8000164 value=1
[   35.852953] ISP IOCTL: cmd=0x800456d0 arg=0x7fa31d00
[   35.852959] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.852965] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   35.852971] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   35.852978] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.852984] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.852989] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.852996] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.853002] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.853008] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.853014] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.853020] csi_video_s_stream: sd=81164000, enable=1
[   35.853026] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.853033] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.853039] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.853044] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.853051] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.853057] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   35.853062] *** vic_core_s_stream: STREAM ON ***
[   35.853068] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   35.853074] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   35.853079] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.853086] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.853093] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.853098] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   35.853104] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.879162] STREAMING: CPM clocks configured for VIC access
[   35.879176] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   35.879183] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   35.879190] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.879196] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.879202] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.879208] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.879214] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.879220] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.879228] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.879235] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.879242] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.879248] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.879254] *** VIC unlock: Commands written, checking VIC status register ***
[   35.879260] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.879266] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.879272] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.879277] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.879283] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.879288] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.879440] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.879449] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.879570] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   35.879581] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.879587] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.879595] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   35.879601] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.879607] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.879613] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.879619] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.879625] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.879630] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.879636] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.879642] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.879649] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.879655] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.879660] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.879666] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.879674] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.879679] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.879687] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   35.879696] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   35.879703] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.879708] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.879716] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   35.879722] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.879728] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.879734] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.879739] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.879745] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   35.879750] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   35.879756] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   35.904862] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   35.919158] *** VIC IRQ: Got vic_dev=81164400 ***
[   35.929150] *** VIC IRQ: Checking vic_dev validity: vic_dev=81164400 ***
[   35.946233] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   35.952286] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   35.967377] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   35.977451] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   35.997664] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   36.007767] *** VIC IRQ: About to read reg 0x1e8 ***
[   36.021068] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   36.026556] *** VIC IRQ: About to read reg 0x1e0 ***
[   36.041855] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   36.046711] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   36.062024] *** VIC IRQ: Read v1_10 = 0x0 ***
[   36.066514] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   36.082953] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   36.099156] *** VIC IRQ: Register writes completed ***
[   36.109146] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   36.123644] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   36.137228] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   36.149155] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   36.167947] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   36.167958] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   36.167965] *** VIC FRAME DONE: Frame completion signaled ***
[   36.167972] *** VIC TEST 2: Manual frame done function returned -1066705252 ***
[   36.167978] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   36.167984] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   36.167990] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.167998] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   36.168005] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   36.168010] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   36.168017] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   36.168023] ispvic_frame_channel_s_stream: arg1=81164400, arg2=1
[   36.168029] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81164400
[   36.168036] ispvic_frame_channel_s_stream[2479]: streamon
[   36.168042] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   36.168048] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   36.168054] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   36.168060] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   36.168067] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   36.168072] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   36.168080] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   36.168086] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   36.168091] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   36.168096] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   36.168102] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   36.168109] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   36.168116] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   36.168124] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   36.168132] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   36.168139] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   36.168146] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   36.168152] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   36.168158] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   36.168164] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   36.168171] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   36.168177] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   36.168182] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.168189] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   36.168194] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   36.168204] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   36.168212] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   36.168223] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   36.168230] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   36.168238] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   36.168245] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   36.168250] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   36.168256] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   36.168261] tx_vic_enable_irq: VIC interrupts already enabled
[   36.168266] *** tx_vic_enable_irq: completed successfully ***
[   36.168272] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   36.168278] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   36.168286] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   36.168293] vin_s_stream: VIN state = 3, enable = 1
[   36.168298] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.168307] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   36.168314] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   36.168320] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.168326] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.168333] gc2053: s_stream called with enable=1
[   36.168340] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.168346] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.168352] gc2053: About to write streaming registers for interface 1
[   36.168358] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.168368] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   36.168689] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.168696] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.168705] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   36.169024] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.169032] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.169038] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.169044] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.169051] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.169056] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.169063] gc2053: s_stream called with enable=1
[   36.169070] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.169076] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.169082] gc2053: About to write streaming registers for interface 1
[   36.169088] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.169096] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   36.169436] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.169443] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.169452] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   36.169767] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.169774] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.169781] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.169787] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.169793] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.169799] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.170036] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.170048] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   36.170055] Set control: cmd=0x980918 value=2
[   36.170197] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170206] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170212] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170344] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170353] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170359] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170482] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170490] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170496] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170603] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170612] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170618] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170762] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170771] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170777] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170896] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170905] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170911] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171029] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171038] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171043] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171162] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171171] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171176] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171387] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171393] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171520] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171529] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171534] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.478629] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   36.478641] codec_codec_ctl: set sample rate...
[   36.478771] codec_codec_ctl: set device...
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
dmset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   35.669411] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   35.669420] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   35.669430] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.669437] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.669446] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.669452] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.669458] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.669464] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.669469] tx_vic_enable_irq: VIC interrupts already enabled
[   35.669474] *** tx_vic_enable_irq: completed successfully ***
[   35.669480] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   35.669486] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   35.669492] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   35.669499] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   35.669506] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   35.669513] vin_s_stream: VIN state = 3, enable = 1
[   35.669518] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.669527] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.669534] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.669540] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.669546] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   35.669552] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   35.669558] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   35.669566] gc2053: s_stream called with enable=1
[   35.669572] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.669579] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.669585] gc2053: About to write streaming registers for interface 1
[   35.669591] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.669600] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.669922] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.669929] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.669938] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.670257] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.670264] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.670271] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.670277] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.670284] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.670290] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.670296] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   35.670302] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   35.670308] gc2053: s_stream called with enable=1
[   35.670314] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.670320] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.670326] gc2053: About to write streaming registers for interface 1
[   35.670332] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.670341] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.670653] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.670660] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.670668] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.670982] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.670989] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.670995] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.671002] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.671007] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.671013] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.671019] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   35.671058] ISP IOCTL: cmd=0x800456d0 arg=0x7fa31d00
[   35.671065] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.671071] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   35.671078] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.671084] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.671090] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.671097] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.671104] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.671109] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.671115] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.671122] csi_video_s_stream: sd=81164000, enable=1
[   35.671127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.671134] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.671141] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.671146] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.671154] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.671173] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   35.671179] *** vic_core_s_stream: STREAM ON ***
[   35.671184] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   35.671191] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   35.671197] vin_s_stream: VIN state = 4, enable = 1
[   35.671202] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.671210] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.671216] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.671221] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.671227] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   35.671233] gc2053: s_stream called with enable=1
[   35.671240] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.671246] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.671252] gc2053: About to write streaming registers for interface 1
[   35.671258] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.671266] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.671579] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.671586] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.671595] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.674560] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.674573] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.674580] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.674588] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.674594] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.674600] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.674607] gc2053: s_stream called with enable=1
[   35.674614] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.674620] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.674739] gc2053: About to write streaming registers for interface 1
[   35.674748] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.674758] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.675064] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.675073] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.675082] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   35.675395] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.675402] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.675408] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.675415] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.675421] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.675427] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.848427] ISP M0 device open called from pid 2304
[   35.848460] *** REFERENCE DRIVER IMPLEMENTATION ***
[   35.848468] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[   35.848474] tisp_par_ioctl global variable set: 805a0000
[   35.848529] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   35.848536] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   35.848542] isp_core_tuning_init: Initializing tuning data structure
[   35.848561] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[   35.848568] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   35.848573] *** SAFE: mode_flag properly initialized using struct member access ***
[   35.848580] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[   35.848586] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   35.848591] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   35.848598] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.848605] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.848611] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.848617] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.848622] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.848645] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.848652] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   35.848658] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   35.848666] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.848673] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   35.848679] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[   35.849182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849194] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.849201] Set control: cmd=0x980901 value=128
[   35.849351] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849360] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.849367] Set control: cmd=0x98091b value=128
[   35.849488] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849498] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.849504] Set control: cmd=0x980902 value=128
[   35.849511] tisp_bcsh_saturation: saturation=128
[   35.849516] tiziano_bcsh_update: Updating BCSH parameters
[   35.849524]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.849529] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.849648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849656] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.849663] Set control: cmd=0x980900 value=128
[   35.849806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849816] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.849823] Set control: cmd=0x980901 value=128
[   35.849947] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.849957] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.849963] Set control: cmd=0x98091b value=128
[   35.850080] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850089] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.850096] Set control: cmd=0x980902 value=128
[   35.850102] tisp_bcsh_saturation: saturation=128
[   35.850107] tiziano_bcsh_update: Updating BCSH parameters
[   35.850114]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.850120] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.850238] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850248] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.850254] Set control: cmd=0x980900 value=128
[   35.850381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850390] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850396] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.850530] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850539] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850545] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.850678] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850687] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   35.850694] Set control: cmd=0x980914 value=0
[   35.850818] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.850827] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   35.850834] Set control: cmd=0x980915 value=0
[   35.850954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.850963] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.850969] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.851184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.851195] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.851202] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.851207] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.851213] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.851374] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   35.851385] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   35.851392] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.851399] csi_video_s_stream: sd=81164000, enable=0
[   35.851405] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.851414] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.851421] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.851427] csi_video_s_stream: Stream OFF - CSI state set to 3
[   35.851434] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=0 ***
[   35.851441] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   35.851446] *** vic_core_s_stream: STREAM OFF ***
[   35.851451] vic_core_s_stream: Stream OFF - state 4 -> 3
[   35.851458] *** vin_s_stream: SAFE implementation - sd=80492000, enable=0 ***
[   35.851465] vin_s_stream: VIN state = 4, enable = 0
[   35.851470] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.851477] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.851483] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.851489] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   35.851495] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   35.851502] gc2053: s_stream called with enable=0
[   35.851510] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.851516] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.851522] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.851531] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.851852] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.851860] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.851868] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852188] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.852196] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.852202] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.852208] gc2053: Sensor hardware streaming stopped
[   35.852214] gc2053: s_stream called with enable=0
[   35.852221] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   35.852226] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.852232] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.852241] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852552] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.852559] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.852568] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   35.852881] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.852888] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.852894] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.852900] gc2053: Sensor hardware streaming stopped
[   35.852909] ISP IOCTL: cmd=0x800456d1 arg=0x7fa31d00
[   35.852915] tx_isp_video_link_destroy: Destroying links for config 0
[   35.852923] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   35.852931] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.852938] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   35.852946] Set control: cmd=0x8000164 value=1
[   35.852953] ISP IOCTL: cmd=0x800456d0 arg=0x7fa31d00
[   35.852959] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.852965] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   35.852971] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   35.852978] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.852984] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.852989] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.852996] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.853002] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.853008] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.853014] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   35.853020] csi_video_s_stream: sd=81164000, enable=1
[   35.853026] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.853033] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.853039] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.853044] csi_video_s_stream: Stream ON - CSI state set to 4
[   35.853051] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81164400, enable=1 ***
[   35.853057] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   35.853062] *** vic_core_s_stream: STREAM ON ***
[   35.853068] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   35.853074] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   35.853079] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.853086] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   35.853093] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   35.853098] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   35.853104] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.879162] STREAMING: CPM clocks configured for VIC access
[   35.879176] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   35.879183] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   35.879190] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.879196] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.879202] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.879208] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.879214] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.879220] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.879228] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.879235] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.879242] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.879248] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.879254] *** VIC unlock: Commands written, checking VIC status register ***
[   35.879260] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.879266] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.879272] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.879277] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.879283] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.879288] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.879440] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.879449] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.879570] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   35.879581] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.879587] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.879595] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   35.879601] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.879607] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.879613] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.879619] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.879625] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.879630] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.879636] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.879642] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.879649] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.879655] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.879660] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.879666] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.879674] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.879679] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.879687] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   35.879696] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   35.879703] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.879708] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.879716] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   35.879722] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.879728] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.879734] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.879739] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.879745] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   35.879750] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   35.879756] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   35.904862] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   35.919158] *** VIC IRQ: Got vic_dev=81164400 ***
[   35.929150] *** VIC IRQ: Checking vic_dev validity: vic_dev=81164400 ***
[   35.946233] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   35.952286] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   35.967377] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   35.977451] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   35.997664] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   36.007767] *** VIC IRQ: About to read reg 0x1e8 ***
[   36.021068] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   36.026556] *** VIC IRQ: About to read reg 0x1e0 ***
[   36.041855] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   36.046711] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   36.062024] *** VIC IRQ: Read v1_10 = 0x0 ***
[   36.066514] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   36.082953] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   36.099156] *** VIC IRQ: Register writes completed ***
[   36.109146] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   36.123644] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   36.137228] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   36.149155] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   36.167947] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   36.167958] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   36.167965] *** VIC FRAME DONE: Frame completion signaled ***
[   36.167972] *** VIC TEST 2: Manual frame done function returned -1066705252 ***
[   36.167978] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   36.167984] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   36.167990] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.167998] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   36.168005] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   36.168010] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   36.168017] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   36.168023] ispvic_frame_channel_s_stream: arg1=81164400, arg2=1
[   36.168029] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81164400
[   36.168036] ispvic_frame_channel_s_stream[2479]: streamon
[   36.168042] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   36.168048] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   36.168054] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   36.168060] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   36.168067] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   36.168072] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   36.168080] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   36.168086] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   36.168091] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   36.168096] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   36.168102] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   36.168109] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   36.168116] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   36.168124] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   36.168132] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   36.168139] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   36.168146] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   36.168152] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   36.168158] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   36.168164] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   36.168171] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   36.168177] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   36.168182] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.168189] ispvic_frame_channel_qbuf: arg1=81164400, arg2=  (null)
[   36.168194] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   36.168204] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   36.168212] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   36.168223] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   36.168230] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   36.168238] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   36.168245] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   36.168250] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   36.168256] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   36.168261] tx_vic_enable_irq: VIC interrupts already enabled
[   36.168266] *** tx_vic_enable_irq: completed successfully ***
[   36.168272] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   36.168278] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   36.168286] *** vin_s_stream: SAFE implementation - sd=80492000, enable=1 ***
[   36.168293] vin_s_stream: VIN state = 3, enable = 1
[   36.168298] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.168307] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   36.168314] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   36.168320] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.168326] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.168333] gc2053: s_stream called with enable=1
[   36.168340] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.168346] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.168352] gc2053: About to write streaming registers for interface 1
[   36.168358] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.168368] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   36.168689] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.168696] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.168705] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   36.169024] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.169032] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.169038] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.169044] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.169051] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.169056] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.169063] gc2053: s_stream called with enable=1
[   36.169070] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.169076] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.169082] gc2053: About to write streaming registers for interface 1
[   36.169088] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.169096] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   36.169436] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.169443] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.169452] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   36.169767] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.169774] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.169781] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.169787] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.169793] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.169799] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.170036] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.170048] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   36.170055] Set control: cmd=0x980918 value=2
[   36.170197] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170206] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170212] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170344] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170353] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170359] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170482] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170490] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170496] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170603] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170612] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170618] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170762] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170771] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170777] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.170896] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.170905] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.170911] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171029] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171038] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171043] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171162] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171171] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171176] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171387] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171393] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.171520] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.171529] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.171534] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.478629] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   36.478641] codec_codec_ctl: set sample rate...
[   36.478771] codec_codec_ctl: set device...
[   36.851499] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.851511] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.851518] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.851524] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.851529] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.929138] codec_set_device: set device: MIC...
[   37.069751] *** FRAME CHANNEL OPEN: minor=54 ***
[   37.069763] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   37.069769] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   37.069776] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   37.069782] *** SAFE: Frame channel device stored in file->private_data ***
[   37.069788] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   37.069796] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   37.069814] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   37.069821] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   37.069830] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   37.070518] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   37.070530] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   37.070537] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   37.070544] Channel 0: Request 4 buffers, type=1 memory=2
[   37.070550] Channel 0: USERPTR mode - client will provide buffers
[   37.070556] Channel 0: USERPTR mode - 4 user buffers expected
[   37.070566] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 8053fa80 ***
[   37.070573] *** Channel 0: VIC active_buffer_count set to 4 ***
[   37.070579] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   37.070585] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   37.070609] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.070617] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.070623] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.070629] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   37.070636] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   37.070644] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   37.070651] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.070658] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   37.070664] *** Channel 0: QBUF - Queue buffer index=0 ***
[   37.070670] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   37.070678] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   37.070684] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   37.070691] *** Channel 0: QBUF EVENT - No VIC callback ***
[   37.070698] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   37.070706] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   37.070714] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   37.070721] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8053fa80, vbm_buffer_count=1 ***
[   37.070728] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   37.070734] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   37.070742] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   37.070752] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.070759] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.070765] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.070771] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   37.070778] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   37.070786] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   37.070792] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.070799] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   37.070806] *** Channel 0: QBUF - Queue buffer index=1 ***
[   37.070812] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   37.070818] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   37.070824] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   37.070830] *** Channel 0: QBUF EVENT - No VIC callback ***
[   37.070837] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   37.070845] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   37.070852] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   37.070860] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8053fa80, vbm_buffer_count=2 ***
[   37.070866] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   37.070873] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   37.070879] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   37.070888] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.070894] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.070900] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.070906] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   37.070914] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   37.070921] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   37.070928] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.070934] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   37.070941] *** Channel 0: QBUF - Queue buffer index=2 ***
[   37.070946] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   37.070954] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   37.070960] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   37.070966] *** Channel 0: QBUF EVENT - No VIC callback ***
[   37.070972] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   37.070980] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   37.070988] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   37.070995] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8053fa80, vbm_buffer_count=3 ***
[   37.071002] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   37.071008] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   37.071014] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   37.071023] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.071030] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.071036] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.071041] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   37.071048] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   37.071056] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   37.071063] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.071070] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   37.071076] *** Channel 0: QBUF - Queue buffer index=3 ***
[   37.071082] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   37.071088] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   37.071095] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   37.071100] *** Channel 0: QBUF EVENT - No VIC callback ***
[   37.071107] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   37.071115] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   37.071123] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   37.071130] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8053fa80, vbm_buffer_count=4 ***
[   37.071136] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   37.071143] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   37.071150] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   37.071238] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   37.071247] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   37.071254] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   37.071260] Channel 0: STREAMON - Enqueuing buffers in driver
[   37.071266] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   37.079996] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.080010] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.080016] *** Channel 0: Frame completion wait ***
[   37.080022] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   37.080028] *** Channel 0: Frame wait returned 10 ***
[   37.080034] *** Channel 0: Frame was ready, consuming it ***
[   37.080138] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   37.080146] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   37.080152] *** Channel 0: DQBUF - dequeue buffer request ***
[   37.080158] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.080168] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   37.080176] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   37.080182] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   37.080388] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.080464] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.080472] *** Channel 0: Frame completion wait ***
[   37.080478] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   37.132132] *** FRAME CHANNEL OPEN: minor=53 ***
[   37.132144] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   37.132150] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   37.132157] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   37.132162] *** SAFE: Frame channel device stored in file->private_data ***
[   37.132168] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   37.132177] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   37.132194] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   37.132202] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   37.132210] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   37.133053] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   37.133063] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   37.133070] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   37.133077] Channel 1: Request 2 buffers, type=1 memory=2
[   37.133083] Channel 1: USERPTR mode - client will provide buffers
[   37.133089] Channel 1: USERPTR mode - 2 user buffers expected
[   37.133099] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8053f500 ***
[   37.133106] *** Channel 1: VIC active_buffer_count set to 2 ***
[   37.133111] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   37.133118] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   37.133132] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.133139] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.133145] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.133152] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   37.133159] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   37.133166] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   37.133173] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.133180] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   37.133186] *** Channel 1: QBUF - Queue buffer index=0 ***
[   37.133192] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   37.133200] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   37.133207] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   37.133216] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   37.133223] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   37.133230] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8053f500, vbm_buffer_count=1 ***
[   37.133237] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   37.133244] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   37.133251] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   37.133261] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.133268] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.133274] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.133280] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   37.133287] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   37.133294] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   37.133301] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.133308] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   37.133314] *** Channel 1: QBUF - Queue buffer index=1 ***
[   37.133320] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   37.133327] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   37.133334] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   37.133342] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   37.133350] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   37.133357] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8053f500, vbm_buffer_count=2 ***
[   37.133364] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   37.133370] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   37.133376] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   37.133468] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   37.133479] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   37.133486] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   37.133492] Channel 1: STREAMON - Enqueuing buffers in driver
[   37.133498] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   37.139856] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.139870] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.139876] *** Channel 1: Frame completion wait ***
[   37.139882] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   37.139888] *** Channel 1: Frame wait returned 10 ***
[   37.139894] *** Channel 1: Frame was ready, consuming it ***
[   37.139954] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   37.139962] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   37.139969] *** Channel 1: DQBUF - dequeue buffer request ***
[   37.139974] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.139985] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   37.139992] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   37.139998] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   37.140014] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.140020] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.140026] *** Channel 1: Frame completion wait ***
[   37.140032] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   37.179157] *** Channel 0: Frame wait returned 0 ***
[   37.179169] *** Channel 0: Frame wait timeout/error, generating frame ***
[   37.179191] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.179198] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.179205] *** Channel 0: Frame completion wait ***
[   37.179210] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   37.179216] *** Channel 0: Frame wait returned 10 ***
[   37.179222] *** Channel 0: Frame was ready, consuming it ***
[   37.179230] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.179236] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.179242] *** Channel 0: Frame completion wait ***
[   37.179248] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   37.239157] *** Channel 1: Frame wait returned 0 ***
[   37.239169] *** Channel 1: Frame wait timeout/error, generating frame ***
[   37.239192] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.239199] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.239205] *** Channel 1: Frame completion wait ***
[   37.239211] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   37.239217] *** Channel 1: Frame wait returned 10 ***
[   37.239222] *** Channel 1: Frame was ready, consuming it ***
[   37.239230] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.239237] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.239243] *** Channel 1: Frame completion wait ***
[   37.239248] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   37.279158] *** Channel 0: DQBUF wait returned 0 ***
[   37.279169] *** Channel 0: DQBUF timeout, generating frame ***
[   37.279178] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   37.279215] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.279222] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   37.279228] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   37.279234] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   37.279240] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   37.279364] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   37.279374] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   37.279381] *** Channel 0: DQBUF - dequeue buffer request ***
[   37.279386] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.279396] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   37.279403] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   37.279409] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   37.279428] *** Channel 0: Frame wait returned 0 ***
[   37.279434] *** Channel 0: Frame wait timeout/error, generating frame ***
[   37.279447] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.279454] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.279460] *** Channel 0: Frame completion wait ***
[   37.279466] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   37.279472] *** Channel 0: Frame wait returned 10 ***
[   37.279478] *** Channel 0: Frame was ready, consuming it ***
[   37.279486] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.279492] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.279498] *** Channel 0: Frame completion wait ***
[   37.279504] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   37.289621] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.289635] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.289642] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.289648] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   37.289656] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   37.289663] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   37.289670] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.289677] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   37.289684] *** Channel 0: QBUF - Queue buffer index=0 ***
[   37.289689] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   37.289697] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   37.289704] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   37.289710] *** Channel 0: QBUF EVENT - No VIC callback ***
[   37.289717] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   37.289726] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   37.289733] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   37.289742] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8053fa80, vbm_buffer_count=4 ***
[   37.289766] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   37.289774] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   37.289784] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   37.289876] *** Channel 0: Frame wait returned 9 ***
[   37.289884] *** Channel 0: Frame was ready, consuming it ***
[   37.289898] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.289905] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.289912] *** Channel 0: Frame completion wait ***
[   37.289917] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   37.339144] *** Channel 1: DQBUF wait returned 0 ***
[   37.339154] *** Channel 1: DQBUF timeout, generating frame ***
[   37.339164] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   37.339274] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   37.339282] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   37.339288] *** Channel 1: DQBUF - dequeue buffer request ***
[   37.339294] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.339304] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f61400 (name=gc2053) ***
[   37.339311] *** tx_isp_get_sensor: Found real sensor: 85f61400 ***
[   37.339318] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   37.339335] *** Channel 1: Frame wait returned 0 ***
[   37.339342] *** Channel 1: Frame wait timeout/error, generating frame ***
[   37.339353] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.339360] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.339366] *** Channel 1: Frame completion wait ***
[   37.339372] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   37.339378] *** Channel 1: Frame wait returned 10 ***
[   37.339384] *** Channel 1: Frame was ready, consuming it ***
[   37.339392] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.339398] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.339404] *** Channel 1: Frame completion wait ***
[   37.339410] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   37.341056] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   37.341084] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   37.341091] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   37.341098] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   37.341105] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   37.341112] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   37.341119] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   37.341126] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   37.341132] *** Channel 1: QBUF - Queue buffer index=0 ***
[   37.341138] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   37.341146] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   37.341153] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   37.341162] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   37.341169] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   37.341177] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8053f500, vbm_buffer_count=2 ***
[   37.341184] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   37.341191] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   37.341202] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   37.341423] *** Channel 1: Frame wait returned 10 ***
[   37.341432] *** Channel 1: Frame was ready, consuming it ***
[   37.341451] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   37.341459] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   37.341465] *** Channel 1: Frame completion wait ***
[   37.341471] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmes^C

root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      10384   jz-intc  jz-timerost
 14:         56   jz-intc  ipu
 15:      16334   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       6804   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        379   jz-intc  uart1
 68:        161   jz-intc  jz-i2c.0
 70:         20   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
