;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	DJN <-30, 9
	DJN -1, @-20
	DJN <-30, 4
	ADD 270, 63
	SUB @130, 9
	ADD @122, 6
	SUB @121, 103
	JMN <121, 106
	SUB @121, 106
	DJN <-30, 4
	SPL 0, <-20
	DJN 0, <2
	ADD 210, 60
	SUB @121, 103
	SPL 0, <753
	SLT <10, 7
	SUB <-2, 0
	SUB @121, 106
	MOV -1, <-26
	JMP 2, @-23
	SLT <10, 7
	MOV -7, <-20
	MOV -7, <-20
	SLT <10, 7
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB 2, 530
	CMP #-1, <-0
	SUB -0, 7
	SLT <10, 7
	MOV 1, <20
	JMP -7, @-20
	SUB 13, 0
	MOV -1, <-26
	SLT <10, 7
	SLT <10, 7
	CMP @121, 106
	JMN <127, 106
	JMN <127, 106
	JMN <127, 106
	SUB @130, 9
	JMP @72, #200
	SUB <-3, 0
	ADD 210, 60
	SPL 0, <753
