###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:46:06 2023
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.053
  Arrival Time                  0.101
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] ^    |            | 0.000 |       |   0.000 |   -0.048 | 
     | U0_ALU/FE_PHC17_SI_3_  | A ^ -> Y ^ | DLY1X1M    | 0.035 | 0.101 |   0.101 |    0.053 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI ^       | SDFFRHQX1M | 0.035 | 0.000 |   0.101 |    0.053 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.125 |       |   0.000 |    0.048 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |    0.051 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.125 | 0.003 |   0.003 |    0.051 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  0.915
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.163 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.211 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.402 |   0.775 |    0.612 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.140 | 0.139 |   0.914 |    0.751 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.140 | 0.002 |   0.915 |    0.753 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.162 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.180 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.202 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.247 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.294 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.343 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.391 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.439 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.486 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.537 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.565 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.613 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.633 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.739 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.841 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.157 | 0.044 |   0.723 |    0.886 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  0.915
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.166 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.207 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.402 |   0.775 |    0.609 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.140 | 0.139 |   0.914 |    0.748 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.140 | 0.002 |   0.915 |    0.749 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.166 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.183 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.205 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.250 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.298 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.346 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.394 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.442 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.490 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.541 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.568 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.617 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.636 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.742 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.845 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.157 | 0.044 |   0.723 |    0.889 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.611
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.640
  Arrival Time                  0.915
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.274 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.099 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.402 |   0.775 |    0.500 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.140 | 0.139 |   0.914 |    0.639 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.140 | 0.001 |   0.915 |    0.640 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.274 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.292 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.314 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.466 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.539 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.619 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.400 |    0.674 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^ | INVXLM     | 0.097 | 0.075 |   0.474 |    0.749 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v | INVX2M     | 0.039 | 0.032 |   0.506 |    0.780 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^ | INVX4M     | 0.161 | 0.101 |   0.607 |    0.882 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.161 | 0.004 |   0.611 |    0.885 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.611
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.640
  Arrival Time                  0.915
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.275 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.098 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.402 |   0.775 |    0.500 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.140 | 0.139 |   0.914 |    0.639 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.140 | 0.002 |   0.915 |    0.640 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.275 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.292 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.314 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.467 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.540 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.619 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.400 |    0.674 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^ | INVXLM     | 0.097 | 0.075 |   0.474 |    0.749 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v | INVX2M     | 0.039 | 0.032 |   0.506 |    0.781 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^ | INVX4M     | 0.161 | 0.101 |   0.607 |    0.882 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.161 | 0.004 |   0.611 |    0.886 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                           (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.750
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.788
  Arrival Time                  1.073
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | SI[0] ^    |           | 0.000 |       |   0.000 |   -0.284 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC2_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.354 |   0.354 |    0.070 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC3_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.350 |   0.705 |    0.420 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC4_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.080 | 0.368 |   1.072 |    0.788 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | SI ^       | SDFFRQX2M | 0.080 | 0.000 |   1.073 |    0.788 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.284 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.302 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.324 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.369 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.416 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.465 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.513 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.561 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.608 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.659 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.687 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.735 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.755 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.861 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.963 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | CK ^       | SDFFRQX2M  | 0.169 | 0.071 |   0.750 |    1.035 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.609
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  1.063
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.286 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |    0.069 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.463 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.768 | 
     | U0_ClkDiv/odd_edge_tog_reg  | SN ^       | SDFFSQX2M | 0.433 | 0.009 |   1.063 |    0.777 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.286 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.303 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.325 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.196 | 0.153 |   0.192 |    0.478 | 
     | UART_SCAN_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.073 |   0.265 |    0.551 | 
     | UART_SCAN_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.079 |   0.344 |    0.630 | 
     | UART_SCAN_CLK__L3_I1       | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.400 |    0.686 | 
     | UART_SCAN_CLK__L4_I2       | A v -> Y ^ | INVXLM     | 0.097 | 0.075 |   0.474 |    0.760 | 
     | UART_SCAN_CLK__L5_I2       | A ^ -> Y v | INVX2M     | 0.039 | 0.032 |   0.506 |    0.792 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y ^ | INVX4M     | 0.161 | 0.101 |   0.607 |    0.893 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.161 | 0.002 |   0.609 |    0.895 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.054
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] ^    |           | 0.000 |       |   0.000 |   -0.302 | 
     | U0_RegFile/FE_PHC8_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.053 | 0.349 |   0.349 |    0.047 | 
     | U0_RegFile/FE_PHC9_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.068 | 0.359 |   0.708 |    0.406 | 
     | U0_RegFile/FE_PHC10_SI_2_    | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.346 |   1.054 |    0.752 | 
     | U0_RegFile/\regArr_reg[6][4] | SI ^       | SDFFRQX2M | 0.049 | 0.000 |   1.054 |    0.752 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.302 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.319 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.341 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.386 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.434 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.483 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.530 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.578 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.626 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.677 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.705 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.753 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.772 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.878 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    0.983 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.145 | 0.032 |   0.712 |    1.015 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                                (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.697
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  1.051
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | SI[1] ^    |          | 0.000 |       |   0.000 |   -0.319 | 
     | U0_SYS_CTRL/FE_PHC5_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.048 | 0.341 |   0.341 |    0.022 | 
     | U0_SYS_CTRL/FE_PHC6_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.062 | 0.354 |   0.696 |    0.376 | 
     | U0_SYS_CTRL/FE_PHC7_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.062 | 0.356 |   1.051 |    0.732 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | SI ^       | SDFFRX1M | 0.062 | 0.000 |   1.051 |    0.732 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.319 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.337 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.358 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.404 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.451 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.500 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.548 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.595 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.643 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.694 | 
     | scan_clk__L10_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.722 | 
     | scan_clk__L11_I0                 | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.770 | 
     | scan_clk__L12_I0                 | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.789 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.896 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    0.998 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.127 | 0.018 |   0.697 |    1.016 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  1.116
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.032 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.433 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.768 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | RN ^       | SDFFRQX2M | 0.510 | 0.010 |   1.116 |    0.779 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.355 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.376 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.422 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.469 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.518 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.566 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.613 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.661 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.712 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.740 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.788 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.807 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.914 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.016 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | CK ^       | SDFFRQX2M  | 0.167 | 0.060 |   0.738 |    1.076 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  1.117
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.031 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.432 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.768 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] | RN ^       | SDFFRQX2M | 0.511 | 0.011 |   1.117 |    0.779 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.355 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.377 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.422 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.470 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.518 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.566 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.614 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.662 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.713 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.740 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.789 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.808 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.914 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.017 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] | CK ^       | SDFFRQX2M  | 0.167 | 0.060 |   0.738 |    1.076 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  1.118
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.339 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.030 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.431 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.767 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 0.511 | 0.012 |   1.118 |    0.779 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.356 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.378 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.423 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.471 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.519 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.567 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.615 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.663 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.714 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.741 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.790 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.809 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.915 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.018 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M  | 0.167 | 0.060 |   0.738 |    1.077 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  1.118
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.339 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.030 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.431 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.766 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 0.511 | 0.012 |   1.118 |    0.779 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.357 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.378 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.424 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.471 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.520 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.568 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.615 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.663 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.714 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.742 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.790 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.809 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.916 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.018 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.167 | 0.059 |   0.738 |    1.078 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  1.118
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.340 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.029 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.430 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.766 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] | RN ^       | SDFFRQX2M | 0.511 | 0.013 |   1.118 |    0.779 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.340 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.357 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.379 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.424 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.472 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.520 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.568 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.616 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.663 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.714 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.742 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.791 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.810 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.916 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.019 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] | CK ^       | SDFFRQX2M  | 0.167 | 0.059 |   0.738 |    1.078 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  1.118
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.340 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.029 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.430 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.766 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] | RN ^       | SDFFRQX2M | 0.511 | 0.013 |   1.118 |    0.778 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.340 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.357 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.379 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.424 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.472 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.520 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.568 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.616 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.664 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.715 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.742 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.791 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.810 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.916 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.019 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] | CK ^       | SDFFRQX2M  | 0.167 | 0.059 |   0.738 |    1.078 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  1.118
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.342 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.027 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.428 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.764 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] | RN ^       | SDFFRQX2M | 0.511 | 0.013 |   1.118 |    0.776 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.342 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.359 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.381 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.426 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.474 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.523 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.570 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.618 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.666 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.717 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.745 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.793 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.812 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.918 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.021 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] | CK ^       | SDFFRQX2M  | 0.166 | 0.057 |   0.736 |    1.078 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  1.127
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.015 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.417 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.752 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | RN ^       | SDFFRQX2M | 0.514 | 0.021 |   1.127 |    0.773 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.371 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.393 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.438 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.485 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.534 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.582 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.630 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.677 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.728 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.756 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.804 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.824 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.930 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.033 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | CK ^       | SDFFRQX2M  | 0.163 | 0.054 |   0.733 |    1.086 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  1.127
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.355 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.014 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.415 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.750 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] | RN ^       | SDFFRQX2M | 0.515 | 0.021 |   1.127 |    0.772 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.355 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.373 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.394 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.440 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.487 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.536 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.584 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.631 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.679 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.730 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.758 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.806 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.825 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.932 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.034 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] | CK ^       | SDFFRQX2M  | 0.162 | 0.052 |   0.731 |    1.087 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  1.127
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.355 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.013 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.415 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.750 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] | RN ^       | SDFFRQX2M | 0.515 | 0.021 |   1.127 |    0.771 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.355 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.373 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.395 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.440 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.487 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.536 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.584 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.632 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.679 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.730 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.758 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.806 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.826 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.932 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.034 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] | CK ^       | SDFFRQX2M  | 0.162 | 0.052 |   0.731 |    1.087 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.722
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.118
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.355 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.013 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.415 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.750 | 
     | U0_ref_sync/enable_flop_reg | RN ^       | SDFFRQX2M | 0.511 | 0.012 |   1.118 |    0.762 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.355 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.373 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.395 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.440 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.487 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.536 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.584 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.632 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.679 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.730 | 
     | scan_clk__L10_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.758 | 
     | scan_clk__L11_I0            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.806 | 
     | scan_clk__L12_I0            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.826 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.932 | 
     | REF_SCAN_CLK__L1_I1         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.034 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.158 | 0.043 |   0.722 |    1.078 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.722
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.118
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.013 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.414 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.750 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] | RN ^       | SDFFRQX2M | 0.511 | 0.012 |   1.118 |    0.762 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.373 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.395 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.440 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.488 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.536 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.584 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.632 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.680 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.731 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.758 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.807 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.826 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.932 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.035 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] | CK ^       | SDFFRQX2M  | 0.158 | 0.043 |   0.722 |    1.078 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.722
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.119
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.013 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.414 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.749 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | RN ^       | SDFFRQX2M | 0.511 | 0.013 |   1.119 |    0.762 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.374 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.395 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.441 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.488 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.537 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.585 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.632 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.680 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.731 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.759 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.807 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.826 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.933 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.035 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | CK ^       | SDFFRQX2M  | 0.158 | 0.043 |   0.722 |    1.079 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.722
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.121
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.358 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.010 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.412 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.747 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | RN ^       | SDFFRQX2M | 0.511 | 0.015 |   1.121 |    0.762 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.358 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.376 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.398 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.443 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.490 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.539 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.587 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.635 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.682 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.733 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.761 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.809 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.829 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.935 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.037 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | CK ^       | SDFFRQX2M  | 0.158 | 0.043 |   0.722 |    1.080 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.124
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.362 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.007 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.408 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.743 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | RN ^       | SDFFRQX2M | 0.511 | 0.018 |   1.124 |    0.761 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.362 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.380 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.401 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.447 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.494 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.543 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.591 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.638 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.686 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.737 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.765 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.813 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.832 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.939 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.041 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.124
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.363 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.006 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.407 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.743 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] | RN ^       | SDFFRQX2M | 0.512 | 0.018 |   1.124 |    0.761 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.363 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.380 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.402 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.447 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.495 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.544 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.591 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.639 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.687 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.738 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.766 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.814 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.833 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.939 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.042 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.722
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.125
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.363 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.006 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.407 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.742 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] | RN ^       | SDFFRQX2M | 0.513 | 0.019 |   1.125 |    0.762 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.363 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.381 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.402 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.448 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.495 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.544 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.592 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.639 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.687 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.738 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.766 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.814 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.833 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.940 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.042 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] | CK ^       | SDFFRQX2M  | 0.158 | 0.043 |   0.722 |    1.085 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.129
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.364 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.005 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.406 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.742 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | RN ^       | SDFFRQX2M | 0.517 | 0.024 |   1.129 |    0.766 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.364 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.381 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.403 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.448 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.496 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.544 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.592 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.640 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.687 | 
     | scan_clk__L9_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.738 | 
     | scan_clk__L10_I0                     | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.766 | 
     | scan_clk__L11_I0                     | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.815 | 
     | scan_clk__L12_I0                     | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.834 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.940 | 
     | REF_SCAN_CLK__L1_I1                  | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.043 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.161 | 0.046 |   0.725 |    1.089 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.127
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.366 | 
     | U5_mux2X1/FE_PHC13_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.003 | 
     | U5_mux2X1/FE_PHC16_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.404 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.740 | 
     | U0_SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 0.514 | 0.021 |   1.127 |    0.761 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.366 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.383 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.405 | 
     | scan_clk__L3_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.450 | 
     | scan_clk__L4_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.498 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.546 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.594 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.642 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.690 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.741 | 
     | scan_clk__L10_I0                  | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.768 | 
     | scan_clk__L11_I0                  | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.817 | 
     | scan_clk__L12_I0                  | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.836 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.942 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.045 | 
     | U0_SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.086 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[0] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.128
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.367 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.002 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.403 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.739 | 
     | U0_ref_sync/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 0.516 | 0.023 |   1.128 |    0.761 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.367 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.384 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.406 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.451 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.499 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.548 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.595 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.643 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.691 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.742 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.770 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.818 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.837 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.944 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.046 | 
     | U0_ref_sync/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.088 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.128
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.367 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.002 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.403 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.738 | 
     | U0_ref_sync/\sync_bus_reg[1] | RN ^       | SDFFRQX2M | 0.516 | 0.023 |   1.128 |    0.761 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.367 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.385 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.406 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.452 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.499 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.548 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.596 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.643 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.691 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.742 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.770 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.818 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.837 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.944 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.046 | 
     | U0_ref_sync/\sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.088 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[6] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.763
  Arrival Time                  1.131
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.367 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.001 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.403 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.738 | 
     | U0_ref_sync/\sync_bus_reg[6] | RN ^       | SDFFRQX2M | 0.518 | 0.025 |   1.131 |    0.763 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.367 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.385 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.407 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.452 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.499 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.548 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.596 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.644 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.691 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.742 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.770 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.818 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.838 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.944 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.046 | 
     | U0_ref_sync/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.157 | 0.044 |   0.723 |    1.090 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  1.129
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.368 | 
     | U5_mux2X1/FE_PHC13_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.001 | 
     | U5_mux2X1/FE_PHC16_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.402 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.738 | 
     | U0_ref_sync/enable_pulse_d_reg | RN ^       | SDFFRQX2M | 0.516 | 0.023 |   1.129 |    0.761 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.368 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.385 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.407 | 
     | scan_clk__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.452 | 
     | scan_clk__L4_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.500 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.548 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.596 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.644 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.692 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.743 | 
     | scan_clk__L10_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.770 | 
     | scan_clk__L11_I0               | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.819 | 
     | scan_clk__L12_I0               | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.838 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.944 | 
     | REF_SCAN_CLK__L1_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.047 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.088 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[2] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.716
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.756
  Arrival Time                  1.125
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.368 | 
     | U5_mux2X1/FE_PHC13_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.001 | 
     | U5_mux2X1/FE_PHC16_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.402 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.737 | 
     | U0_SYS_CTRL/\current_state_reg[2] | RN ^       | SDFFRQX2M | 0.512 | 0.019 |   1.125 |    0.756 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.368 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.386 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.407 | 
     | scan_clk__L3_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.453 | 
     | scan_clk__L4_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.500 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.549 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.597 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.644 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.692 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.743 | 
     | scan_clk__L10_I0                  | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.771 | 
     | scan_clk__L11_I0                  | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.819 | 
     | scan_clk__L12_I0                  | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.838 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.945 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.047 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.156 | 0.037 |   0.716 |    1.085 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  1.140
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.369 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.087 | 0.369 |   0.369 |    0.000 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.128 | 0.401 |   0.770 |    0.401 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.509 | 0.336 |   1.106 |    0.737 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | RN ^       | SDFFRX1M | 0.525 | 0.034 |   1.140 |    0.771 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.386 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.408 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.453 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.501 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.549 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.597 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.645 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.692 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.743 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.771 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.820 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.839 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.945 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.110 | 0.104 |   0.680 |    1.049 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M   | 0.161 | 0.058 |   0.738 |    1.107 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[0] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.763
  Arrival Time                  1.132
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.369 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |    0.000 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.401 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.737 | 
     | U0_ref_sync/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.520 | 0.026 |   1.132 |    0.763 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.386 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.408 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.453 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.501 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.549 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.597 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.645 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.692 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.743 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.771 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.820 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.839 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.945 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.048 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.157 | 0.044 |   0.723 |    1.092 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[7] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.763
  Arrival Time                  1.132
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.369 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |   -0.000 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.401 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.737 | 
     | U0_ref_sync/\sync_bus_reg[7] | RN ^       | SDFFRQX2M | 0.520 | 0.026 |   1.132 |    0.763 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.386 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.408 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.453 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.501 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.549 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.597 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.645 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.693 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.744 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.771 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.820 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.839 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.945 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.048 | 
     | U0_ref_sync/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.157 | 0.044 |   0.723 |    1.092 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.070
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.371 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.016 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.378 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.683 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | RN ^       | SDFFRQX2M | 0.435 | 0.016 |   1.070 |    0.699 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.371 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.388 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.410 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.455 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.503 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.551 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.599 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.647 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.695 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.746 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.773 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.822 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.841 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.949 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.029 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.006 |   0.664 |    1.035 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.072
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.371 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.016 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.378 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.683 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | RN ^       | SDFFRQX2M | 0.438 | 0.018 |   1.072 |    0.701 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.371 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.388 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.410 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.455 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.503 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.551 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.599 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.647 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.695 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.746 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.773 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.822 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.841 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.949 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.029 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    1.037 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.070
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.371 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.016 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.378 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.683 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | RN ^       | SDFFRQX2M | 0.435 | 0.016 |   1.070 |    0.699 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.371 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.388 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.410 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.455 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.503 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.551 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.599 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.647 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.695 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.746 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.773 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.822 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.841 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.949 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.029 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.006 |   0.664 |    1.035 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[5] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.133
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |   -0.003 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.399 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.734 | 
     | U0_ref_sync/\sync_bus_reg[5] | RN ^       | SDFFRQX2M | 0.520 | 0.027 |   1.133 |    0.762 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.389 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.411 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.456 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.503 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.552 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.600 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.648 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.695 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.746 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.774 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.822 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.842 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.948 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.051 | 
     | U0_ref_sync/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.073
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.017 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.377 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.682 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | RN ^       | SDFFRQX2M | 0.439 | 0.019 |   1.073 |    0.701 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.389 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.411 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.456 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.504 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.552 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.600 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.648 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.696 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.747 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.774 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.823 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.842 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.950 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.029 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    1.037 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[4] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.133
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |   -0.003 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.398 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.734 | 
     | U0_ref_sync/\sync_bus_reg[4] | RN ^       | SDFFRQX2M | 0.521 | 0.028 |   1.133 |    0.762 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.389 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.411 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.456 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.504 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.552 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.600 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.648 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.696 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.747 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.774 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.823 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.842 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.948 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.051 | 
     | U0_ref_sync/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.665
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.073
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.018 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.377 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.681 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.440 | 0.019 |   1.073 |    0.701 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.389 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.411 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.456 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.504 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.553 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.600 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.648 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.696 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.747 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.775 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.823 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.842 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.950 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.030 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.665 |    1.038 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.759
  Arrival Time                  1.131
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |   -0.003 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.398 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.734 | 
     | U0_ref_sync/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.519 | 0.026 |   1.131 |    0.759 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.390 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.411 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.457 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.504 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.553 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.601 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.648 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.696 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.747 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.775 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.823 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.842 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.949 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.051 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.158 | 0.044 |   0.723 |    1.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  1.125
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U5_mux2X1/FE_PHC13_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |   -0.004 | 
     | U5_mux2X1/FE_PHC16_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.398 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.733 | 
     | U0_SYS_CTRL/\current_state_reg[0] | RN ^       | SDFFRQX2M | 0.512 | 0.019 |   1.125 |    0.753 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.390 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.412 | 
     | scan_clk__L3_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.457 | 
     | scan_clk__L4_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.504 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.553 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.601 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.649 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.696 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.747 | 
     | scan_clk__L10_I0                  | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.775 | 
     | scan_clk__L11_I0                  | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.823 | 
     | scan_clk__L12_I0                  | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.843 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.949 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.051 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.152 | 0.034 |   0.713 |    1.085 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.074
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.373 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.018 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.376 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.681 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.441 | 0.020 |   1.074 |    0.701 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.373 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.390 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.412 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.457 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.505 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.553 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.601 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.649 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.696 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.747 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.775 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.824 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.843 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.951 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.030 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    1.038 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.074
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.373 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.018 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.376 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.681 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.441 | 0.020 |   1.074 |    0.701 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.373 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.390 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.412 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.457 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.505 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.553 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.601 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.649 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.697 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.748 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.775 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.824 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.843 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.951 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.031 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    1.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.074
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.373 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.019 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.376 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.680 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.442 | 0.021 |   1.074 |    0.701 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.373 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.390 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.412 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.457 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.505 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.554 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.601 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.649 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.697 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.748 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.776 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.824 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.843 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.951 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.031 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.666 |    1.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.665
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  1.074
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.374 | 
     | U6_mux2X1/FE_PHC12_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.355 |   0.355 |   -0.019 | 
     | U6_mux2X1/FE_PHC15_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.394 |   0.749 |    0.375 | 
     | U6_mux2X1/U1                               | B ^ -> Y ^ | CLKMX2X4M | 0.432 | 0.304 |   1.054 |    0.680 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] | RN ^       | SDFFRQX2M | 0.441 | 0.020 |   1.074 |    0.700 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.374 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.391 | 
     | scan_clk__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.413 | 
     | scan_clk__L3_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.458 | 
     | scan_clk__L4_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.506 | 
     | scan_clk__L5_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.554 | 
     | scan_clk__L6_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.602 | 
     | scan_clk__L7_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.650 | 
     | scan_clk__L8_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.697 | 
     | scan_clk__L9_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.748 | 
     | scan_clk__L10_I0                           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.776 | 
     | scan_clk__L11_I0                           | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.825 | 
     | scan_clk__L12_I0                           | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.844 | 
     | U3_mux2X1/U1                               | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.578 |    0.952 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.079 |   0.658 |    1.031 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.057 | 0.007 |   0.665 |    1.039 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[2] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.721
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  1.135
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.374 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.369 |   0.369 |   -0.005 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.128 | 0.401 |   0.770 |    0.396 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.509 | 0.336 |   1.106 |    0.732 | 
     | U0_ref_sync/\sync_bus_reg[2] | RN ^       | SDFFRQX2M | 0.522 | 0.030 |   1.135 |    0.762 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.374 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.017 |   0.017 |    0.391 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.039 |    0.413 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.045 |   0.084 |    0.458 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.132 |    0.506 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.049 |   0.180 |    0.554 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.228 |    0.602 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.276 |    0.650 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.048 |   0.324 |    0.697 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.051 |   0.375 |    0.748 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.028 |   0.402 |    0.776 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.019 | 0.049 |   0.451 |    0.825 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.016 | 0.019 |   0.470 |    0.844 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.106 |   0.576 |    0.950 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.104 | 0.103 |   0.679 |    1.053 | 
     | U0_ref_sync/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.158 | 0.042 |   0.721 |    1.095 | 
     +---------------------------------------------------------------------------------------------+ 

