{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649185581164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649185581168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 14:06:21 2022 " "Processing started: Tue Apr 05 14:06:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649185581168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185581168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MegaM4 -c MegaM4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MegaM4 -c MegaM4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185581168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649185581664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649185581664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/tristateout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/tristateout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TristateOut-TristateOutArch " "Found design unit 1: TristateOut-TristateOutArch" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587560 ""} { "Info" "ISGN_ENTITY_NAME" "1 TristateOut " "Found entity 1: TristateOut" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/tristatein.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/tristatein.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TristateIn-TristateInArch " "Found design unit 1: TristateIn-TristateInArch" {  } { { "VHDL/TristateIn.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateIn.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587563 ""} { "Info" "ISGN_ENTITY_NAME" "1 TristateIn " "Found entity 1: TristateIn" {  } { { "VHDL/TristateIn.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateIn.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/statetransform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/statetransform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateTransform-StateTransformArch " "Found design unit 1: StateTransform-StateTransformArch" {  } { { "VHDL/StateTransform.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateTransform.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587567 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateTransform " "Found entity 1: StateTransform" {  } { { "VHDL/StateTransform.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateTransform.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-StateMachineArch " "Found design unit 1: StateMachine-StateMachineArch" {  } { { "VHDL/StateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateMachine.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587571 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "VHDL/StateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateMachine.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sr-SrArch " "Found design unit 1: Sr-SrArch" {  } { { "VHDL/Sr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sr.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sr " "Found entity 1: Sr" {  } { { "VHDL/Sr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sp-SpArch " "Found design unit 1: Sp-SpArch" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sp.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sp " "Found entity 1: Sp" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sp.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/signalselectors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/signalselectors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalSelectors-SignalSelectorsArch " "Found design unit 1: SignalSelectors-SignalSelectorsArch" {  } { { "VHDL/SignalSelectors.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/SignalSelectors.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587581 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalSelectors " "Found entity 1: SignalSelectors" {  } { { "VHDL/SignalSelectors.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/SignalSelectors.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-ShiftRegisterArch " "Found design unit 1: ShiftRegister-ShiftRegisterArch" {  } { { "VHDL/ShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ShiftRegister.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587585 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "VHDL/ShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ShiftRegister.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-RegistersArch " "Found design unit 1: Registers-RegistersArch" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Registers.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Registers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PcArch " "Found design unit 1: PC-PcArch" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/PC.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587592 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/PC.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputSelect-OutputSelectArch " "Found design unit 1: OutputSelect-OutputSelectArch" {  } { { "VHDL/OutputSelect.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OutputSelect.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587596 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputSelect " "Found entity 1: OutputSelect" {  } { { "VHDL/OutputSelect.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OutputSelect.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/opcodeslut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/opcodeslut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCodesLuT-OpCodesLuTArch " "Found design unit 1: OpCodesLuT-OpCodesLuTArch" {  } { { "VHDL/OpCodesLuT.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OpCodesLuT.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587599 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCodesLuT " "Found entity 1: OpCodesLuT" {  } { { "VHDL/OpCodesLuT.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OpCodesLuT.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mypackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "VHDL/MyPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MyPackage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MyPackage-body " "Found design unit 2: MyPackage-body" {  } { { "VHDL/MyPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MyPackage.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiply-MultiplyArch " "Found design unit 1: Multiply-MultiplyArch" {  } { { "VHDL/Multiply.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "VHDL/Multiply.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/megam4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/megam4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MegaMarcoMarsupialMarkIV-MegaMarcoMarsupialMarkIVArch " "Found design unit 1: MegaMarcoMarsupialMarkIV-MegaMarcoMarsupialMarkIVArch" {  } { { "VHDL/MegaM4.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587610 ""} { "Info" "ISGN_ENTITY_NAME" "1 MegaMarcoMarsupialMarkIV " "Found entity 1: MegaMarcoMarsupialMarkIV" {  } { { "VHDL/MegaM4.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mdr-MdrArch " "Found design unit 1: Mdr-MdrArch" {  } { { "VHDL/Mdr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mdr.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mdr " "Found entity 1: Mdr" {  } { { "VHDL/Mdr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mdr.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mar-MarArch " "Found design unit 1: Mar-MarArch" {  } { { "VHDL/Mar.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mar.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mar " "Found entity 1: Mar" {  } { { "VHDL/Mar.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mar.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/logicfunctions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/logicfunctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicFunctions-LogicFunctionsArch " "Found design unit 1: LogicFunctions-LogicFunctionsArch" {  } { { "VHDL/LogicFunctions.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/LogicFunctions.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587620 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicFunctions " "Found entity 1: LogicFunctions" {  } { { "VHDL/LogicFunctions.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/LogicFunctions.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/irlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/irlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IrLogic-IrLogicArch " "Found design unit 1: IrLogic-IrLogicArch" {  } { { "VHDL/IrLogic.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/IrLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587624 ""} { "Info" "ISGN_ENTITY_NAME" "1 IrLogic " "Found entity 1: IrLogic" {  } { { "VHDL/IrLogic.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/IrLogic.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/irl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/irl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Irl-IrlArch " "Found design unit 1: Irl-IrlArch" {  } { { "VHDL/Irl.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Irl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Irl " "Found entity 1: Irl" {  } { { "VHDL/Irl.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Irl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ir-IrArch " "Found design unit 1: Ir-IrArch" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Ir.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ir " "Found entity 1: Ir" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Ir.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/gralregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/gralregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralRegister-GralRegisterArch " "Found design unit 1: GralRegister-GralRegisterArch" {  } { { "VHDL/GralRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralRegister.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587634 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralRegister " "Found entity 1: GralRegister" {  } { { "VHDL/GralRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralRegister.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/gralmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/gralmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralMux-GralMuxArch " "Found design unit 1: GralMux-GralMuxArch" {  } { { "VHDL/GralMux.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralMux.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587638 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralMux " "Found entity 1: GralMux" {  } { { "VHDL/GralMux.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralMux.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-FullAdderArch " "Found design unit 1: FullAdder-FullAdderArch" {  } { { "VHDL/FullAdder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FullAdder.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587641 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "VHDL/FullAdder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FullAdder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/flipflopre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/flipflopre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopRe-FlipFlopReArch " "Found design unit 1: FlipFlopRe-FlipFlopReArch" {  } { { "VHDL/FlipFlopRe.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlopRe.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587645 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopRe " "Found entity 1: FlipFlopRe" {  } { { "VHDL/FlipFlopRe.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlopRe.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-FlipFlopArch " "Found design unit 1: FlipFlop-FlipFlopArch" {  } { { "VHDL/FlipFlop.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlop.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587648 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "VHDL/FlipFlop.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlop.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/downcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/downcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DownCounter-DownCounterArch " "Found design unit 1: DownCounter-DownCounterArch" {  } { { "VHDL/DownCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/DownCounter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587652 ""} { "Info" "ISGN_ENTITY_NAME" "1 DownCounter " "Found entity 1: DownCounter" {  } { { "VHDL/DownCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/DownCounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cr-CrArch " "Found design unit 1: Cr-CrArch" {  } { { "VHDL/Cr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Cr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587656 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cr " "Found entity 1: Cr" {  } { { "VHDL/Cr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Cr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-ControlArch " "Found design unit 1: Control-ControlArch" {  } { { "VHDL/Control.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Control.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "VHDL/Control.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Control.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bitslicealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bitslicealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitSliceAlu-BitSliceAluArch " "Found design unit 1: BitSliceAlu-BitSliceAluArch" {  } { { "VHDL/BitSliceAlu.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSliceAlu.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587664 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitSliceAlu " "Found entity 1: BitSliceAlu" {  } { { "VHDL/BitSliceAlu.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSliceAlu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bitslice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bitslice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitSlice-BitSliceArch " "Found design unit 1: BitSlice-BitSliceArch" {  } { { "VHDL/BitSlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSlice.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587668 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitSlice " "Found entity 1: BitSlice" {  } { { "VHDL/BitSlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSlice.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bidir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bidir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir-BidirArch " "Found design unit 1: Bidir-BidirArch" {  } { { "VHDL/Bidir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Bidir.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587671 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir " "Found entity 1: Bidir" {  } { { "VHDL/Bidir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Bidir.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arithmeticshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRegister-ArithmeticShiftRegisterArch " "Found design unit 1: ArithmeticShiftRegister-ArithmeticShiftRegisterArch" {  } { { "VHDL/ArithmeticShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticShiftRegister.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587675 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRegister " "Found entity 1: ArithmeticShiftRegister" {  } { { "VHDL/ArithmeticShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticShiftRegister.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-ArithmeticLogicUnitArch " "Found design unit 1: ArithmeticLogicUnit-ArithmeticLogicUnitArch" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587678 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/andsblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/andsblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndsBlock-AndsBlockArch " "Found design unit 1: AndsBlock-AndsBlockArch" {  } { { "VHDL/AndsBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/AndsBlock.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587682 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndsBlock " "Found entity 1: AndsBlock" {  } { { "VHDL/AndsBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/AndsBlock.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/accumulator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/accumulator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator2-Accumulator2Arch " "Found design unit 1: Accumulator2-Accumulator2Arch" {  } { { "VHDL/Accumulator2.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587686 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator2 " "Found entity 1: Accumulator2" {  } { { "VHDL/Accumulator2.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator2.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator1-Accumulator1Arch " "Found design unit 1: Accumulator1-Accumulator1Arch" {  } { { "VHDL/Accumulator1.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator1 " "Found entity 1: Accumulator1" {  } { { "VHDL/Accumulator1.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185587689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587689 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "MegaM4 " "Top-level design entity \"MegaM4\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1649185587854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649185587966 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 14:06:27 2022 " "Processing ended: Tue Apr 05 14:06:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649185587966 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649185587966 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649185587966 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185587966 ""}
