// Seed: 3690726206
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    input uwire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri id_8
);
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4
);
  wire id_6;
  wire id_7;
  assign {1'b0, -1, id_2} = -1;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_4,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
