

================================================================
== Vitis HLS Report for 'dfr_inference'
================================================================
* Date:           Tue Sep  7 15:36:15 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        proj_dfr_core
* Solution:       dfr_core_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+-----------+-----------+------------+----------+-----------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |       Interval       | Pipeline|
    |    min   |    max    |    min    |     max    |    min   |    max    |   Type  |
    +----------+-----------+-----------+------------+----------+-----------+---------+
    |  67352428|  120205228|  6.735 sec|  12.021 sec|  67352429|  120205229|     none|
    +----------+-----------+-----------+------------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+-----------+-----------+-----------+-----------+--------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name      |    min   |    max    |  Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------------+----------+-----------+-----------+-----------+-----------+--------+----------+
        |- Loop 1             |       100|        100|          1|          1|          1|     100|       yes|
        |- Loop 2             |    508200|     508200|          1|          1|          1|  508200|       yes|
        |- VITIS_LOOP_51_1    |    214000|     214000|        107|          -|          -|    2000|        no|
        | + VITIS_LOOP_61_2   |        99|         99|          2|          1|          1|      99|       yes|
        |- VITIS_LOOP_70_3    |  66066000|  118918800|  130 ~ 234|          -|          -|  508200|        no|
        | + VITIS_LOOP_84_4   |        99|         99|          2|          1|          1|      99|       yes|
        | + VITIS_LOOP_97_5   |       100|        100|          2|          1|          1|     100|       yes|
        |- VITIS_LOOP_111_6   |    564103|     564103|        111|          -|          -|    5082|        no|
        | + VITIS_LOOP_113_7  |       101|        101|          3|          1|          1|     100|       yes|
        +---------------------+----------+-----------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 2, States = { 18 19 }
  Pipeline-3 : II = 1, D = 2, States = { 34 35 }
  Pipeline-4 : II = 1, D = 2, States = { 62 63 }
  Pipeline-5 : II = 1, D = 3, States = { 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 12 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 65 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 36 35 
35 --> 34 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 64 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 64 63 
63 --> 62 
64 --> 28 
65 --> 66 
66 --> 67 
67 --> 68 78 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 77 76 
76 --> 74 
77 --> 66 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputs, void @empty_14, i32 0, i32 0, void @empty_7, i32 0, i32 510200, void @empty_1, void @empty_2, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputs"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights, void @empty_14, i32 0, i32 0, void @empty_7, i32 0, i32 100, void @empty_3, void @empty_2, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weights"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_14, i32 0, i32 0, void @empty_7, i32 0, i32 5082, void @empty_12, void @empty_2, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outputs"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_5, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%reservoir = alloca i64 1" [dfr_core.cpp:43]   --->   Operation 90 'alloca' 'reservoir' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%reservoir_history = alloca i64 1" [dfr_core.cpp:44]   --->   Operation 91 'alloca' 'reservoir_history' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 508200> <RAM>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln43 = br void %memset.loop53" [dfr_core.cpp:43]   --->   Operation 92 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.74>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty = phi i7 0, void, i7 %empty_22, void %memset.loop53.split"   --->   Operation 93 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.87ns)   --->   "%empty_22 = add i7 %empty, i7 1"   --->   Operation 94 'add' 'empty_22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.48ns)   --->   "%exitcond7431 = icmp_eq  i7 %empty, i7 100"   --->   Operation 96 'icmp' 'exitcond7431' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 97 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7431, void %memset.loop53.split, void %memset.loop.preheader"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty"   --->   Operation 99 'zext' 'p_cast' <Predicate = (!exitcond7431)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%reservoir_addr = getelementptr i16 %reservoir, i64 0, i64 %p_cast"   --->   Operation 100 'getelementptr' 'reservoir_addr' <Predicate = (!exitcond7431)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i7 %reservoir_addr"   --->   Operation 101 'store' 'store_ln0' <Predicate = (!exitcond7431)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop53"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!exitcond7431)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.69>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_24 = phi i19 %empty_25, void %memset.loop.split, i19 0, void %memset.loop.preheader"   --->   Operation 104 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.16ns)   --->   "%empty_25 = add i19 %empty_24, i19 1"   --->   Operation 105 'add' 'empty_25' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.43ns)   --->   "%exitcond7330 = icmp_eq  i19 %empty_24, i19 508200"   --->   Operation 107 'icmp' 'exitcond7330' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 508200, i64 508200, i64 508200"   --->   Operation 108 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7330, void %memset.loop.split, void %split"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast1 = zext i19 %empty_24"   --->   Operation 110 'zext' 'p_cast1' <Predicate = (!exitcond7330)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%reservoir_history_addr = getelementptr i16 %reservoir_history, i64 0, i64 %p_cast1"   --->   Operation 111 'getelementptr' 'reservoir_history_addr' <Predicate = (!exitcond7330)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i19 %reservoir_history_addr"   --->   Operation 112 'store' 'store_ln0' <Predicate = (!exitcond7330)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 508200> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!exitcond7330)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 73.0>
ST_5 : Operation 114 [7/7] (73.0ns)   --->   "%inputs_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs, i32 2000" [dfr_core.cpp:57]   --->   Operation 114 'readreq' 'inputs_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 73.0>
ST_6 : Operation 115 [6/7] (73.0ns)   --->   "%inputs_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs, i32 2000" [dfr_core.cpp:57]   --->   Operation 115 'readreq' 'inputs_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 73.0>
ST_7 : Operation 116 [5/7] (73.0ns)   --->   "%inputs_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs, i32 2000" [dfr_core.cpp:57]   --->   Operation 116 'readreq' 'inputs_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 73.0>
ST_8 : Operation 117 [4/7] (73.0ns)   --->   "%inputs_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs, i32 2000" [dfr_core.cpp:57]   --->   Operation 117 'readreq' 'inputs_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 73.0>
ST_9 : Operation 118 [3/7] (73.0ns)   --->   "%inputs_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs, i32 2000" [dfr_core.cpp:57]   --->   Operation 118 'readreq' 'inputs_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 73.0>
ST_10 : Operation 119 [2/7] (73.0ns)   --->   "%inputs_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs, i32 2000" [dfr_core.cpp:57]   --->   Operation 119 'readreq' 'inputs_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 73.0>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%reservoir_addr_1 = getelementptr i16 %reservoir, i64 0, i64 99"   --->   Operation 120 'getelementptr' 'reservoir_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%reservoir_addr_2 = getelementptr i16 %reservoir, i64 0, i64 0"   --->   Operation 121 'getelementptr' 'reservoir_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/7] (73.0ns)   --->   "%inputs_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs, i32 2000" [dfr_core.cpp:57]   --->   Operation 122 'readreq' 'inputs_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 123 [1/1] (1.58ns)   --->   "%br_ln51 = br void" [dfr_core.cpp:51]   --->   Operation 123 'br' 'br_ln51' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%k = phi i11 %add_ln51, void, i11 0, void %split" [dfr_core.cpp:51]   --->   Operation 124 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.63ns)   --->   "%add_ln51 = add i11 %k, i11 1" [dfr_core.cpp:51]   --->   Operation 125 'add' 'add_ln51' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp_eq  i11 %k, i11 2000" [dfr_core.cpp:51]   --->   Operation 126 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000"   --->   Operation 127 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split28, void %.preheader4.preheader" [dfr_core.cpp:51]   --->   Operation 128 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [2/2] (3.25ns)   --->   "%reservoir_load = load i7 %reservoir_addr_1" [dfr_core.cpp:57]   --->   Operation 129 'load' 'reservoir_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 13 <SV = 12> <Delay = 73.0>
ST_13 : Operation 130 [1/1] (73.0ns)   --->   "%inputs_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %inputs" [dfr_core.cpp:57]   --->   Operation 130 'read' 'inputs_read' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 131 [1/2] (3.25ns)   --->   "%reservoir_load = load i7 %reservoir_addr_1" [dfr_core.cpp:57]   --->   Operation 131 'load' 'reservoir_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i16 %reservoir_load" [dfr_core.cpp:57]   --->   Operation 132 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (19.6ns)   --->   "%conv2 = sitodp i32 %zext_ln57" [dfr_core.cpp:57]   --->   Operation 133 'sitodp' 'conv2' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 52.0>
ST_14 : Operation 134 [2/2] (19.6ns)   --->   "%conv = sitodp i32 %inputs_read" [dfr_core.cpp:57]   --->   Operation 134 'sitodp' 'conv' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 135 [1/2] (19.6ns)   --->   "%conv2 = sitodp i32 %zext_ln57" [dfr_core.cpp:57]   --->   Operation 135 'sitodp' 'conv2' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 136 [2/2] (32.3ns)   --->   "%mul3 = dmul i64 %conv2, i64 0.0625" [dfr_core.cpp:57]   --->   Operation 136 'dmul' 'mul3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 63.4>
ST_15 : Operation 137 [1/2] (19.6ns)   --->   "%conv = sitodp i32 %inputs_read" [dfr_core.cpp:57]   --->   Operation 137 'sitodp' 'conv' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 138 [1/2] (32.3ns)   --->   "%mul3 = dmul i64 %conv2, i64 0.0625" [dfr_core.cpp:57]   --->   Operation 138 'dmul' 'mul3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [2/2] (31.0ns)   --->   "%dc = dadd i64 %conv, i64 %mul3" [dfr_core.cpp:57]   --->   Operation 139 'dadd' 'dc' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 44.1>
ST_16 : Operation 140 [1/2] (31.0ns)   --->   "%dc = dadd i64 %conv, i64 %mul3" [dfr_core.cpp:57]   --->   Operation 140 'dadd' 'dc' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 141 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 142 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 143 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %data_V"   --->   Operation 144 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_10, i1 0"   --->   Operation 145 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 146 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 147 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 148 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 149 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_9"   --->   Operation 150 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 151 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 152 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 153 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 154 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 155 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 156 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 157 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 158 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i137.i32.i32, i137 %r_V_1, i32 53, i32 68"   --->   Operation 159 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_1"   --->   Operation 160 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 161 'sub' 'result_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 162 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln65543 = zext i16 %result_V" [mackey_glass.cpp:65543]   --->   Operation 163 'zext' 'zext_ln65543' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%mg_data_addr = getelementptr i12 %mg_data, i64 0, i64 %zext_ln65543" [mackey_glass.cpp:65543]   --->   Operation 164 'getelementptr' 'mg_data_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [2/2] (3.25ns)   --->   "%mg_data_load = load i16 %mg_data_addr" [dfr_core.cpp:58]   --->   Operation 165 'load' 'mg_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 65536> <ROM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13]   --->   Operation 166 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/2] (3.25ns)   --->   "%mg_data_load = load i16 %mg_data_addr" [dfr_core.cpp:58]   --->   Operation 167 'load' 'mg_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 65536> <ROM>
ST_17 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln61 = br void" [dfr_core.cpp:61]   --->   Operation 168 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 18 <SV = 17> <Delay = 5.12>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%node_idx = phi i7 %add_ln61, void %.split26, i7 99, void %.split28" [dfr_core.cpp:61]   --->   Operation 169 'phi' 'node_idx' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp_eq  i7 %node_idx, i7 0" [dfr_core.cpp:61]   --->   Operation 171 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99"   --->   Operation 172 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split26, void" [dfr_core.cpp:61]   --->   Operation 173 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.87ns)   --->   "%add_ln61 = add i7 %node_idx, i7 127" [dfr_core.cpp:61]   --->   Operation 174 'add' 'add_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %add_ln61" [dfr_core.cpp:63]   --->   Operation 175 'zext' 'zext_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%reservoir_addr_3 = getelementptr i16 %reservoir, i64 0, i64 %zext_ln63" [dfr_core.cpp:63]   --->   Operation 176 'getelementptr' 'reservoir_addr_3' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_18 : Operation 177 [2/2] (3.25ns)   --->   "%reservoir_load_2 = load i7 %reservoir_addr_3" [dfr_core.cpp:63]   --->   Operation 177 'load' 'reservoir_load_2' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 19 <SV = 18> <Delay = 6.50>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%node_idx_cast2 = zext i7 %node_idx" [dfr_core.cpp:61]   --->   Operation 178 'zext' 'node_idx_cast2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [dfr_core.cpp:54]   --->   Operation 179 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_19 : Operation 180 [1/2] (3.25ns)   --->   "%reservoir_load_2 = load i7 %reservoir_addr_3" [dfr_core.cpp:63]   --->   Operation 180 'load' 'reservoir_load_2' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%reservoir_addr_4 = getelementptr i16 %reservoir, i64 0, i64 %node_idx_cast2" [dfr_core.cpp:63]   --->   Operation 181 'getelementptr' 'reservoir_addr_4' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %reservoir_load_2, i7 %reservoir_addr_4" [dfr_core.cpp:63]   --->   Operation 182 'store' 'store_ln63' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 183 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 3.25>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%mg_output = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %mg_data_load, i4 0" [dfr_core.cpp:58]   --->   Operation 184 'bitconcatenate' 'mg_output' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln66 = store i16 %mg_output, i7 %reservoir_addr_2" [dfr_core.cpp:66]   --->   Operation 185 'store' 'store_ln66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 186 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 12> <Delay = 73.0>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%reservoir_history_idx = alloca i32 1"   --->   Operation 187 'alloca' 'reservoir_history_idx' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr i32 %inputs, i64 2000" [dfr_core.cpp:80]   --->   Operation 188 'getelementptr' 'inputs_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [7/7] (73.0ns)   --->   "%inputs_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs_addr, i32 508200" [dfr_core.cpp:80]   --->   Operation 189 'readreq' 'inputs_addr_2_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 0, i32 %reservoir_history_idx" [dfr_core.cpp:70]   --->   Operation 190 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>

State 22 <SV = 13> <Delay = 73.0>
ST_22 : Operation 191 [6/7] (73.0ns)   --->   "%inputs_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs_addr, i32 508200" [dfr_core.cpp:80]   --->   Operation 191 'readreq' 'inputs_addr_2_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 14> <Delay = 73.0>
ST_23 : Operation 192 [5/7] (73.0ns)   --->   "%inputs_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs_addr, i32 508200" [dfr_core.cpp:80]   --->   Operation 192 'readreq' 'inputs_addr_2_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 15> <Delay = 73.0>
ST_24 : Operation 193 [4/7] (73.0ns)   --->   "%inputs_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs_addr, i32 508200" [dfr_core.cpp:80]   --->   Operation 193 'readreq' 'inputs_addr_2_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 16> <Delay = 73.0>
ST_25 : Operation 194 [3/7] (73.0ns)   --->   "%inputs_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs_addr, i32 508200" [dfr_core.cpp:80]   --->   Operation 194 'readreq' 'inputs_addr_2_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 17> <Delay = 73.0>
ST_26 : Operation 195 [2/7] (73.0ns)   --->   "%inputs_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs_addr, i32 508200" [dfr_core.cpp:80]   --->   Operation 195 'readreq' 'inputs_addr_2_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 18> <Delay = 73.0>
ST_27 : Operation 196 [1/7] (73.0ns)   --->   "%inputs_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %inputs_addr, i32 508200" [dfr_core.cpp:80]   --->   Operation 196 'readreq' 'inputs_addr_2_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln70 = br void %.preheader4" [dfr_core.cpp:70]   --->   Operation 197 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 28 <SV = 19> <Delay = 3.25>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%k_1 = phi i19 %add_ln92, void %._crit_edge, i19 0, void %.preheader4.preheader" [dfr_core.cpp:92]   --->   Operation 198 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (2.16ns)   --->   "%add_ln92 = add i19 %k_1, i19 1" [dfr_core.cpp:92]   --->   Operation 199 'add' 'add_ln92' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (2.43ns)   --->   "%icmp_ln70 = icmp_eq  i19 %k_1, i19 508200" [dfr_core.cpp:70]   --->   Operation 200 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 508200, i64 508200, i64 508200"   --->   Operation 201 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split24, void %.preheader.preheader" [dfr_core.cpp:70]   --->   Operation 202 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 203 [2/2] (3.25ns)   --->   "%reservoir_load_1 = load i7 %reservoir_addr_1" [dfr_core.cpp:80]   --->   Operation 203 'load' 'reservoir_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 29 <SV = 20> <Delay = 73.0>
ST_29 : Operation 204 [1/1] (73.0ns)   --->   "%inputs_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %inputs_addr" [dfr_core.cpp:80]   --->   Operation 204 'read' 'inputs_addr_read' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 205 [1/2] (3.25ns)   --->   "%reservoir_load_1 = load i7 %reservoir_addr_1" [dfr_core.cpp:80]   --->   Operation 205 'load' 'reservoir_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_29 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i16 %reservoir_load_1" [dfr_core.cpp:80]   --->   Operation 206 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 207 [2/2] (19.6ns)   --->   "%conv3 = sitodp i32 %zext_ln80" [dfr_core.cpp:80]   --->   Operation 207 'sitodp' 'conv3' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 52.0>
ST_30 : Operation 208 [2/2] (19.6ns)   --->   "%conv1 = sitodp i32 %inputs_addr_read" [dfr_core.cpp:80]   --->   Operation 208 'sitodp' 'conv1' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 209 [1/2] (19.6ns)   --->   "%conv3 = sitodp i32 %zext_ln80" [dfr_core.cpp:80]   --->   Operation 209 'sitodp' 'conv3' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 210 [2/2] (32.3ns)   --->   "%mul = dmul i64 %conv3, i64 0.0625" [dfr_core.cpp:80]   --->   Operation 210 'dmul' 'mul' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 63.4>
ST_31 : Operation 211 [1/2] (19.6ns)   --->   "%conv1 = sitodp i32 %inputs_addr_read" [dfr_core.cpp:80]   --->   Operation 211 'sitodp' 'conv1' <Predicate = true> <Delay = 19.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 19.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 212 [1/2] (32.3ns)   --->   "%mul = dmul i64 %conv3, i64 0.0625" [dfr_core.cpp:80]   --->   Operation 212 'dmul' 'mul' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [2/2] (31.0ns)   --->   "%dc_1 = dadd i64 %conv1, i64 %mul" [dfr_core.cpp:80]   --->   Operation 213 'dadd' 'dc_1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 44.1>
ST_32 : Operation 214 [1/2] (31.0ns)   --->   "%dc_1 = dadd i64 %conv1, i64 %mul" [dfr_core.cpp:80]   --->   Operation 214 'dadd' 'dc_1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 215 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 216 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 217 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %data_V_1"   --->   Operation 218 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_12, i1 0"   --->   Operation 219 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 220 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 221 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 222 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 223 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 223 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 224 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_11"   --->   Operation 224 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 225 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 226 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i37_cast_cast_cast = sext i12 %ush_1"   --->   Operation 227 'sext' 'sh_prom_i_i_i_i_i37_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i37_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i37_cast_cast_cast"   --->   Operation 228 'zext' 'sh_prom_i_i_i_i_i37_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i37_cast_cast_cast_cast"   --->   Operation 229 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i37_cast_cast_cast_cast"   --->   Operation 230 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_2, i32 53"   --->   Operation 231 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 232 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i137.i32.i32, i137 %r_V_3, i32 53, i32 68"   --->   Operation 233 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i16 %zext_ln662_1, i16 %tmp_6"   --->   Operation 234 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 235 [1/1] (2.07ns)   --->   "%result_V_6 = sub i16 0, i16 %val_1"   --->   Operation 235 'sub' 'result_V_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 236 [1/1] (0.80ns)   --->   "%result_V_7 = select i1 %p_Result_1, i16 %result_V_6, i16 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 236 'select' 'result_V_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln65543_1 = zext i16 %result_V_7" [mackey_glass.cpp:65543]   --->   Operation 237 'zext' 'zext_ln65543_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "%mg_data_addr_1 = getelementptr i12 %mg_data, i64 0, i64 %zext_ln65543_1" [mackey_glass.cpp:65543]   --->   Operation 238 'getelementptr' 'mg_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 239 [2/2] (3.25ns)   --->   "%mg_data_load_1 = load i16 %mg_data_addr_1" [dfr_core.cpp:81]   --->   Operation 239 'load' 'mg_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 65536> <ROM>

State 33 <SV = 24> <Delay = 3.25>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13]   --->   Operation 240 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 241 [1/2] (3.25ns)   --->   "%mg_data_load_1 = load i16 %mg_data_addr_1" [dfr_core.cpp:81]   --->   Operation 241 'load' 'mg_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 65536> <ROM>
ST_33 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln84 = br void" [dfr_core.cpp:84]   --->   Operation 242 'br' 'br_ln84' <Predicate = true> <Delay = 1.58>

State 34 <SV = 25> <Delay = 5.12>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%node_idx_1 = phi i7 %add_ln84, void %.split20, i7 99, void %.split24" [dfr_core.cpp:84]   --->   Operation 243 'phi' 'node_idx_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 244 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (1.48ns)   --->   "%icmp_ln84 = icmp_eq  i7 %node_idx_1, i7 0" [dfr_core.cpp:84]   --->   Operation 245 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99"   --->   Operation 246 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split20, void" [dfr_core.cpp:84]   --->   Operation 247 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (1.87ns)   --->   "%add_ln84 = add i7 %node_idx_1, i7 127" [dfr_core.cpp:84]   --->   Operation 248 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %add_ln84" [dfr_core.cpp:86]   --->   Operation 249 'zext' 'zext_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%reservoir_addr_5 = getelementptr i16 %reservoir, i64 0, i64 %zext_ln86" [dfr_core.cpp:86]   --->   Operation 250 'getelementptr' 'reservoir_addr_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_34 : Operation 251 [2/2] (3.25ns)   --->   "%reservoir_load_3 = load i7 %reservoir_addr_5" [dfr_core.cpp:86]   --->   Operation 251 'load' 'reservoir_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 35 <SV = 26> <Delay = 6.50>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%node_idx_1_cast3 = zext i7 %node_idx_1" [dfr_core.cpp:84]   --->   Operation 252 'zext' 'node_idx_1_cast3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dfr_core.cpp:73]   --->   Operation 253 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 254 [1/2] (3.25ns)   --->   "%reservoir_load_3 = load i7 %reservoir_addr_5" [dfr_core.cpp:86]   --->   Operation 254 'load' 'reservoir_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%reservoir_addr_6 = getelementptr i16 %reservoir, i64 0, i64 %node_idx_1_cast3" [dfr_core.cpp:86]   --->   Operation 255 'getelementptr' 'reservoir_addr_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (3.25ns)   --->   "%store_ln86 = store i16 %reservoir_load_3, i7 %reservoir_addr_6" [dfr_core.cpp:86]   --->   Operation 256 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_35 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 257 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 36 <SV = 26> <Delay = 3.74>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%mg_output_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %mg_data_load_1, i4 0" [dfr_core.cpp:81]   --->   Operation 258 'bitconcatenate' 'mg_output_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln89 = store i16 %mg_output_1, i7 %reservoir_addr_2" [dfr_core.cpp:89]   --->   Operation 259 'store' 'store_ln89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_36 : Operation 260 [23/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 260 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 27> <Delay = 3.74>
ST_37 : Operation 261 [22/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 261 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 28> <Delay = 3.74>
ST_38 : Operation 262 [21/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 262 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 29> <Delay = 3.74>
ST_39 : Operation 263 [20/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 263 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 30> <Delay = 3.74>
ST_40 : Operation 264 [19/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 264 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 31> <Delay = 3.74>
ST_41 : Operation 265 [18/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 265 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 32> <Delay = 3.74>
ST_42 : Operation 266 [17/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 266 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 33> <Delay = 3.74>
ST_43 : Operation 267 [16/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 267 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 34> <Delay = 3.74>
ST_44 : Operation 268 [15/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 268 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 35> <Delay = 3.74>
ST_45 : Operation 269 [14/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 269 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 36> <Delay = 3.74>
ST_46 : Operation 270 [13/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 270 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 37> <Delay = 3.74>
ST_47 : Operation 271 [12/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 271 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 38> <Delay = 3.74>
ST_48 : Operation 272 [11/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 272 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 39> <Delay = 3.74>
ST_49 : Operation 273 [10/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 273 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 40> <Delay = 3.74>
ST_50 : Operation 274 [9/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 274 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 41> <Delay = 3.74>
ST_51 : Operation 275 [8/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 275 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 42> <Delay = 3.74>
ST_52 : Operation 276 [7/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 276 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 43> <Delay = 3.74>
ST_53 : Operation 277 [6/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 277 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 44> <Delay = 3.74>
ST_54 : Operation 278 [5/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 278 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 45> <Delay = 3.74>
ST_55 : Operation 279 [4/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 279 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 46> <Delay = 3.74>
ST_56 : Operation 280 [3/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 280 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 47> <Delay = 3.74>
ST_57 : Operation 281 [2/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 281 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 48> <Delay = 5.23>
ST_58 : Operation 282 [1/23] (3.74ns)   --->   "%rem_urem = urem i19 %add_ln92, i19 100" [dfr_core.cpp:92]   --->   Operation 282 'urem' 'rem_urem' <Predicate = true> <Delay = 3.74> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 22> <II = 7> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i7 %rem_urem" [dfr_core.cpp:92]   --->   Operation 283 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 284 [1/1] (1.48ns)   --->   "%icmp_ln92 = icmp_eq  i7 %trunc_ln92, i7 0" [dfr_core.cpp:92]   --->   Operation 284 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge, void" [dfr_core.cpp:92]   --->   Operation 285 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 286 [1/1] (0.00ns)   --->   "%reservoir_history_idx_load = load i32 %reservoir_history_idx" [dfr_core.cpp:100]   --->   Operation 286 'load' 'reservoir_history_idx_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_58 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %reservoir_history_idx_load" [dfr_core.cpp:100]   --->   Operation 287 'trunc' 'trunc_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_58 : Operation 288 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln100 = mul i19 %trunc_ln100, i19 100" [dfr_core.cpp:100]   --->   Operation 288 'mul' 'mul_ln100' <Predicate = (icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 49> <Delay = 2.15>
ST_59 : Operation 289 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln100 = mul i19 %trunc_ln100, i19 100" [dfr_core.cpp:100]   --->   Operation 289 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 50> <Delay = 2.15>
ST_60 : Operation 290 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln100 = mul i19 %trunc_ln100, i19 100" [dfr_core.cpp:100]   --->   Operation 290 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 51> <Delay = 1.58>
ST_61 : Operation 291 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln100 = mul i19 %trunc_ln100, i19 100" [dfr_core.cpp:100]   --->   Operation 291 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [dfr_core.cpp:97]   --->   Operation 292 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 62 <SV = 52> <Delay = 5.12>
ST_62 : Operation 293 [1/1] (0.00ns)   --->   "%reservoir_node_idx = phi i7 %add_ln97, void %.split22, i7 0, void" [dfr_core.cpp:97]   --->   Operation 293 'phi' 'reservoir_node_idx' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 294 [1/1] (1.87ns)   --->   "%add_ln97 = add i7 %reservoir_node_idx, i7 1" [dfr_core.cpp:97]   --->   Operation 294 'add' 'add_ln97' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 295 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 295 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 296 [1/1] (1.48ns)   --->   "%icmp_ln97 = icmp_eq  i7 %reservoir_node_idx, i7 100" [dfr_core.cpp:97]   --->   Operation 296 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 297 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 297 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split22, void" [dfr_core.cpp:97]   --->   Operation 298 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 299 [1/1] (1.87ns)   --->   "%sub_ln100 = sub i7 99, i7 %reservoir_node_idx" [dfr_core.cpp:100]   --->   Operation 299 'sub' 'sub_ln100' <Predicate = (!icmp_ln97)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i7 %sub_ln100" [dfr_core.cpp:100]   --->   Operation 300 'zext' 'zext_ln100' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 301 [1/1] (0.00ns)   --->   "%reservoir_addr_7 = getelementptr i16 %reservoir, i64 0, i64 %zext_ln100" [dfr_core.cpp:100]   --->   Operation 301 'getelementptr' 'reservoir_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 302 [2/2] (3.25ns)   --->   "%reservoir_load_4 = load i7 %reservoir_addr_7" [dfr_core.cpp:100]   --->   Operation 302 'load' 'reservoir_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 63 <SV = 53> <Delay = 6.50>
ST_63 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %reservoir_node_idx" [dfr_core.cpp:100]   --->   Operation 303 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_63 : Operation 304 [1/1] (2.16ns)   --->   "%add_ln100 = add i19 %mul_ln100, i19 %zext_ln100_1" [dfr_core.cpp:100]   --->   Operation 304 'add' 'add_ln100' <Predicate = (!icmp_ln97)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i19 %add_ln100" [dfr_core.cpp:100]   --->   Operation 305 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_63 : Operation 306 [1/1] (0.00ns)   --->   "%reservoir_history_addr_2 = getelementptr i16 %reservoir_history, i64 0, i64 %zext_ln100_2" [dfr_core.cpp:100]   --->   Operation 306 'getelementptr' 'reservoir_history_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_63 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [dfr_core.cpp:94]   --->   Operation 307 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_63 : Operation 308 [1/2] (3.25ns)   --->   "%reservoir_load_4 = load i7 %reservoir_addr_7" [dfr_core.cpp:100]   --->   Operation 308 'load' 'reservoir_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_63 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln100 = store i16 %reservoir_load_4, i19 %reservoir_history_addr_2" [dfr_core.cpp:100]   --->   Operation 309 'store' 'store_ln100' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 508200> <RAM>
ST_63 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 310 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 64 <SV = 53> <Delay = 4.14>
ST_64 : Operation 311 [1/1] (0.00ns)   --->   "%reservoir_history_idx_load_1 = load i32 %reservoir_history_idx" [dfr_core.cpp:103]   --->   Operation 311 'load' 'reservoir_history_idx_load_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_64 : Operation 312 [1/1] (2.55ns)   --->   "%reservoir_history_idx_1 = add i32 %reservoir_history_idx_load_1, i32 1" [dfr_core.cpp:103]   --->   Operation 312 'add' 'reservoir_history_idx_1' <Predicate = (icmp_ln92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 313 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 %reservoir_history_idx_1, i32 %reservoir_history_idx" [dfr_core.cpp:104]   --->   Operation 313 'store' 'store_ln104' <Predicate = (icmp_ln92)> <Delay = 1.58>
ST_64 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln104 = br void %._crit_edge" [dfr_core.cpp:104]   --->   Operation 314 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_64 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 315 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 20> <Delay = 73.0>
ST_65 : Operation 316 [1/1] (73.0ns)   --->   "%outputs_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %outputs, i32 5082" [dfr_core.cpp:116]   --->   Operation 316 'writereq' 'outputs_wr_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 317 [1/1] (1.58ns)   --->   "%br_ln111 = br void %.preheader" [dfr_core.cpp:111]   --->   Operation 317 'br' 'br_ln111' <Predicate = true> <Delay = 1.58>

State 66 <SV = 21> <Delay = 2.09>
ST_66 : Operation 318 [1/1] (0.00ns)   --->   "%output_idx = phi i13 %add_ln111, void, i13 0, void %.preheader.preheader" [dfr_core.cpp:111]   --->   Operation 318 'phi' 'output_idx' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 319 [1/1] (1.67ns)   --->   "%add_ln111 = add i13 %output_idx, i13 1" [dfr_core.cpp:111]   --->   Operation 319 'add' 'add_ln111' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 320 [1/1] (2.09ns)   --->   "%icmp_ln111 = icmp_eq  i13 %output_idx, i13 5082" [dfr_core.cpp:111]   --->   Operation 320 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 22> <Delay = 73.0>
ST_67 : Operation 321 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 %add_ln111_1, void, i19 0, void %.preheader.preheader" [dfr_core.cpp:111]   --->   Operation 321 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 322 [1/1] (2.16ns)   --->   "%add_ln111_1 = add i19 %phi_mul, i19 100" [dfr_core.cpp:111]   --->   Operation 322 'add' 'add_ln111_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 323 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5082, i64 5082, i64 5082"   --->   Operation 323 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %.split18, void" [dfr_core.cpp:111]   --->   Operation 324 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 325 [7/7] (73.0ns)   --->   "%weights_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %weights, i32 100" [dfr_core.cpp:114]   --->   Operation 325 'readreq' 'weights_rd_req' <Predicate = (!icmp_ln111)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 326 [5/5] (73.0ns)   --->   "%outputs_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %outputs" [dfr_core.cpp:116]   --->   Operation 326 'writeresp' 'outputs_wr_resp' <Predicate = (icmp_ln111)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 23> <Delay = 73.0>
ST_68 : Operation 327 [6/7] (73.0ns)   --->   "%weights_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %weights, i32 100" [dfr_core.cpp:114]   --->   Operation 327 'readreq' 'weights_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 24> <Delay = 73.0>
ST_69 : Operation 328 [5/7] (73.0ns)   --->   "%weights_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %weights, i32 100" [dfr_core.cpp:114]   --->   Operation 328 'readreq' 'weights_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 25> <Delay = 73.0>
ST_70 : Operation 329 [4/7] (73.0ns)   --->   "%weights_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %weights, i32 100" [dfr_core.cpp:114]   --->   Operation 329 'readreq' 'weights_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 26> <Delay = 73.0>
ST_71 : Operation 330 [3/7] (73.0ns)   --->   "%weights_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %weights, i32 100" [dfr_core.cpp:114]   --->   Operation 330 'readreq' 'weights_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 27> <Delay = 73.0>
ST_72 : Operation 331 [2/7] (73.0ns)   --->   "%weights_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %weights, i32 100" [dfr_core.cpp:114]   --->   Operation 331 'readreq' 'weights_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 28> <Delay = 73.0>
ST_73 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [dfr_core.cpp:112]   --->   Operation 332 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 333 [1/7] (73.0ns)   --->   "%weights_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %weights, i32 100" [dfr_core.cpp:114]   --->   Operation 333 'readreq' 'weights_rd_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 334 [1/1] (1.58ns)   --->   "%br_ln113 = br void" [dfr_core.cpp:113]   --->   Operation 334 'br' 'br_ln113' <Predicate = true> <Delay = 1.58>

State 74 <SV = 29> <Delay = 1.87>
ST_74 : Operation 335 [1/1] (0.00ns)   --->   "%weight_idx = phi i7 %add_ln113, void %.split, i7 0, void %.split18" [dfr_core.cpp:113]   --->   Operation 335 'phi' 'weight_idx' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 336 [1/1] (1.87ns)   --->   "%add_ln113 = add i7 %weight_idx, i7 1" [dfr_core.cpp:113]   --->   Operation 336 'add' 'add_ln113' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 337 [1/1] (1.48ns)   --->   "%icmp_ln113 = icmp_eq  i7 %weight_idx, i7 100" [dfr_core.cpp:113]   --->   Operation 337 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %.split, void" [dfr_core.cpp:113]   --->   Operation 338 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 339 [1/1] (1.87ns)   --->   "%sub_ln114 = sub i7 99, i7 %weight_idx" [dfr_core.cpp:114]   --->   Operation 339 'sub' 'sub_ln114' <Predicate = (!icmp_ln113)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 30> <Delay = 73.0>
ST_75 : Operation 340 [1/1] (0.00ns)   --->   "%output_sum = phi i55 %output_sum_1, void %.split, i55 0, void %.split18"   --->   Operation 340 'phi' 'output_sum' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 341 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 341 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 342 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 342 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 343 [1/1] (73.0ns)   --->   "%weights_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %weights" [dfr_core.cpp:114]   --->   Operation 343 'read' 'weights_read' <Predicate = (!icmp_ln113)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i7 %sub_ln114" [dfr_core.cpp:114]   --->   Operation 344 'zext' 'zext_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_75 : Operation 345 [1/1] (2.16ns)   --->   "%add_ln114 = add i19 %phi_mul, i19 %zext_ln114" [dfr_core.cpp:114]   --->   Operation 345 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i19 %add_ln114" [dfr_core.cpp:114]   --->   Operation 346 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_75 : Operation 347 [1/1] (0.00ns)   --->   "%reservoir_history_addr_1 = getelementptr i16 %reservoir_history, i64 0, i64 %zext_ln114_2" [dfr_core.cpp:114]   --->   Operation 347 'getelementptr' 'reservoir_history_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_75 : Operation 348 [2/2] (3.25ns)   --->   "%reservoir_history_load = load i19 %reservoir_history_addr_1" [dfr_core.cpp:114]   --->   Operation 348 'load' 'reservoir_history_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 508200> <RAM>

State 76 <SV = 31> <Delay = 15.0>
ST_76 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dfr_core.cpp:109]   --->   Operation 349 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_76 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i32 %weights_read" [dfr_core.cpp:114]   --->   Operation 350 'sext' 'sext_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_76 : Operation 351 [1/2] (3.25ns)   --->   "%reservoir_history_load = load i19 %reservoir_history_addr_1" [dfr_core.cpp:114]   --->   Operation 351 'load' 'reservoir_history_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 508200> <RAM>
ST_76 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i16 %reservoir_history_load" [dfr_core.cpp:114]   --->   Operation 352 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_76 : Operation 353 [1/1] (8.51ns)   --->   "%mul_ln114 = mul i48 %zext_ln114_1, i48 %sext_ln114" [dfr_core.cpp:114]   --->   Operation 353 'mul' 'mul_ln114' <Predicate = (!icmp_ln113)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i48 %mul_ln114" [dfr_core.cpp:114]   --->   Operation 354 'sext' 'sext_ln114_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_76 : Operation 355 [1/1] (3.28ns)   --->   "%output_sum_1 = add i55 %sext_ln114_1, i55 %output_sum" [dfr_core.cpp:114]   --->   Operation 355 'add' 'output_sum_1' <Predicate = (!icmp_ln113)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 356 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 77 <SV = 31> <Delay = 73.0>
ST_77 : Operation 357 [1/1] (0.00ns)   --->   "%output_sum_cast = sext i55 %output_sum" [dfr_core.cpp:114]   --->   Operation 357 'sext' 'output_sum_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 358 [1/1] (73.0ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %outputs, i64 %output_sum_cast, i8 255" [dfr_core.cpp:116]   --->   Operation 358 'write' 'write_ln116' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 359 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 78 <SV = 23> <Delay = 73.0>
ST_78 : Operation 360 [4/5] (73.0ns)   --->   "%outputs_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %outputs" [dfr_core.cpp:116]   --->   Operation 360 'writeresp' 'outputs_wr_resp' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 24> <Delay = 73.0>
ST_79 : Operation 361 [3/5] (73.0ns)   --->   "%outputs_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %outputs" [dfr_core.cpp:116]   --->   Operation 361 'writeresp' 'outputs_wr_resp' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 25> <Delay = 73.0>
ST_80 : Operation 362 [2/5] (73.0ns)   --->   "%outputs_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %outputs" [dfr_core.cpp:116]   --->   Operation 362 'writeresp' 'outputs_wr_resp' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 26> <Delay = 73.0>
ST_81 : Operation 363 [1/5] (73.0ns)   --->   "%outputs_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %outputs" [dfr_core.cpp:116]   --->   Operation 363 'writeresp' 'outputs_wr_resp' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 364 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [dfr_core.cpp:120]   --->   Operation 364 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_22') [18]  (1.59 ns)

 <State 2>: 4.74ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_22') [18]  (0 ns)
	'getelementptr' operation ('reservoir_addr') [26]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'reservoir', dfr_core.cpp:43 [27]  (3.25 ns)
	blocking operation 1.49 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_24') with incoming values : ('empty_25') [32]  (1.59 ns)

 <State 4>: 5.69ns
The critical path consists of the following:
	'phi' operation ('empty_24') with incoming values : ('empty_25') [32]  (0 ns)
	'getelementptr' operation ('reservoir_history_addr') [40]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'reservoir_history', dfr_core.cpp:44 [41]  (3.25 ns)
	blocking operation 2.44 ns on control path)

 <State 5>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:57) [46]  (73 ns)

 <State 6>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:57) [46]  (73 ns)

 <State 7>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:57) [46]  (73 ns)

 <State 8>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:57) [46]  (73 ns)

 <State 9>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:57) [46]  (73 ns)

 <State 10>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:57) [46]  (73 ns)

 <State 11>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:57) [46]  (73 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('reservoir_load', dfr_core.cpp:57) on array 'reservoir', dfr_core.cpp:43 [58]  (3.25 ns)

 <State 13>: 73ns
The critical path consists of the following:
	bus read on port 'inputs' (dfr_core.cpp:57) [56]  (73 ns)

 <State 14>: 52ns
The critical path consists of the following:
	'sitodp' operation ('conv2', dfr_core.cpp:57) [60]  (19.7 ns)
	'dmul' operation ('mul3', dfr_core.cpp:57) [61]  (32.4 ns)

 <State 15>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('mul3', dfr_core.cpp:57) [61]  (32.4 ns)
	'dadd' operation ('x', dfr_core.cpp:57) [62]  (31.1 ns)

 <State 16>: 44.1ns
The critical path consists of the following:
	'dadd' operation ('x', dfr_core.cpp:57) [62]  (31.1 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [70]  (1.64 ns)
	'select' operation ('ush') [74]  (0.697 ns)
	'lshr' operation ('r.V') [77]  (0 ns)
	'select' operation ('val') [82]  (4.61 ns)
	'sub' operation ('result.V') [83]  (2.08 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [84]  (0.805 ns)
	'getelementptr' operation ('mg_data_addr', mackey_glass.cpp:65543) [86]  (0 ns)
	'load' operation ('mg_data_load', dfr_core.cpp:58) on array 'mg_data' [87]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('mg_data_load', dfr_core.cpp:58) on array 'mg_data' [87]  (3.25 ns)

 <State 18>: 5.12ns
The critical path consists of the following:
	'phi' operation ('node_idx', dfr_core.cpp:61) with incoming values : ('add_ln61', dfr_core.cpp:61) [90]  (0 ns)
	'add' operation ('add_ln61', dfr_core.cpp:61) [96]  (1.87 ns)
	'getelementptr' operation ('reservoir_addr_3', dfr_core.cpp:63) [100]  (0 ns)
	'load' operation ('reservoir_load_2', dfr_core.cpp:63) on array 'reservoir', dfr_core.cpp:43 [101]  (3.25 ns)

 <State 19>: 6.51ns
The critical path consists of the following:
	'load' operation ('reservoir_load_2', dfr_core.cpp:63) on array 'reservoir', dfr_core.cpp:43 [101]  (3.25 ns)
	'store' operation ('store_ln63', dfr_core.cpp:63) of variable 'reservoir_load_2', dfr_core.cpp:63 on array 'reservoir', dfr_core.cpp:43 [103]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln66', dfr_core.cpp:66) of variable 'mg_output', dfr_core.cpp:58 on array 'reservoir', dfr_core.cpp:43 [107]  (3.25 ns)

 <State 21>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('inputs_addr', dfr_core.cpp:80) [111]  (0 ns)
	bus request on port 'inputs' (dfr_core.cpp:80) [112]  (73 ns)

 <State 22>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:80) [112]  (73 ns)

 <State 23>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:80) [112]  (73 ns)

 <State 24>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:80) [112]  (73 ns)

 <State 25>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:80) [112]  (73 ns)

 <State 26>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:80) [112]  (73 ns)

 <State 27>: 73ns
The critical path consists of the following:
	bus request on port 'inputs' (dfr_core.cpp:80) [112]  (73 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('reservoir_load_1', dfr_core.cpp:80) on array 'reservoir', dfr_core.cpp:43 [125]  (3.25 ns)

 <State 29>: 73ns
The critical path consists of the following:
	bus read on port 'inputs' (dfr_core.cpp:80) [123]  (73 ns)

 <State 30>: 52ns
The critical path consists of the following:
	'sitodp' operation ('conv3', dfr_core.cpp:80) [127]  (19.7 ns)
	'dmul' operation ('mul', dfr_core.cpp:80) [128]  (32.4 ns)

 <State 31>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('mul', dfr_core.cpp:80) [128]  (32.4 ns)
	'dadd' operation ('x', dfr_core.cpp:80) [129]  (31.1 ns)

 <State 32>: 44.1ns
The critical path consists of the following:
	'dadd' operation ('x', dfr_core.cpp:80) [129]  (31.1 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [137]  (1.64 ns)
	'select' operation ('ush') [141]  (0.697 ns)
	'lshr' operation ('r.V') [144]  (0 ns)
	'select' operation ('val') [149]  (4.61 ns)
	'sub' operation ('result.V') [150]  (2.08 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [151]  (0.805 ns)
	'getelementptr' operation ('mg_data_addr_1', mackey_glass.cpp:65543) [153]  (0 ns)
	'load' operation ('mg_data_load_1', dfr_core.cpp:81) on array 'mg_data' [154]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('mg_data_load_1', dfr_core.cpp:81) on array 'mg_data' [154]  (3.25 ns)

 <State 34>: 5.12ns
The critical path consists of the following:
	'phi' operation ('node_idx', dfr_core.cpp:84) with incoming values : ('add_ln84', dfr_core.cpp:84) [157]  (0 ns)
	'add' operation ('add_ln84', dfr_core.cpp:84) [163]  (1.87 ns)
	'getelementptr' operation ('reservoir_addr_5', dfr_core.cpp:86) [167]  (0 ns)
	'load' operation ('reservoir_load_3', dfr_core.cpp:86) on array 'reservoir', dfr_core.cpp:43 [168]  (3.25 ns)

 <State 35>: 6.51ns
The critical path consists of the following:
	'load' operation ('reservoir_load_3', dfr_core.cpp:86) on array 'reservoir', dfr_core.cpp:43 [168]  (3.25 ns)
	'store' operation ('store_ln86', dfr_core.cpp:86) of variable 'reservoir_load_3', dfr_core.cpp:86 on array 'reservoir', dfr_core.cpp:43 [170]  (3.25 ns)

 <State 36>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 37>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 38>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 39>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 40>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 41>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 42>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 43>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 44>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 45>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 46>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 47>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 48>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 49>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 50>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 51>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 52>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 53>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 54>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 55>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 56>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 57>: 3.75ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)

 <State 58>: 5.24ns
The critical path consists of the following:
	'urem' operation ('rem_urem', dfr_core.cpp:92) [175]  (3.75 ns)
	'icmp' operation ('icmp_ln92', dfr_core.cpp:92) [177]  (1.49 ns)

 <State 59>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[182] ('mul_ln100', dfr_core.cpp:100) [182]  (2.15 ns)

 <State 60>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[182] ('mul_ln100', dfr_core.cpp:100) [182]  (2.15 ns)

 <State 61>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('reservoir_node_idx', dfr_core.cpp:97) with incoming values : ('add_ln97', dfr_core.cpp:97) [185]  (1.59 ns)

 <State 62>: 5.12ns
The critical path consists of the following:
	'phi' operation ('reservoir_node_idx', dfr_core.cpp:97) with incoming values : ('add_ln97', dfr_core.cpp:97) [185]  (0 ns)
	'sub' operation ('sub_ln100', dfr_core.cpp:100) [197]  (1.87 ns)
	'getelementptr' operation ('reservoir_addr_7', dfr_core.cpp:100) [199]  (0 ns)
	'load' operation ('reservoir_load_4', dfr_core.cpp:100) on array 'reservoir', dfr_core.cpp:43 [200]  (3.25 ns)

 <State 63>: 6.51ns
The critical path consists of the following:
	'load' operation ('reservoir_load_4', dfr_core.cpp:100) on array 'reservoir', dfr_core.cpp:43 [200]  (3.25 ns)
	'store' operation ('store_ln100', dfr_core.cpp:100) of variable 'reservoir_load_4', dfr_core.cpp:100 on array 'reservoir_history', dfr_core.cpp:44 [201]  (3.25 ns)

 <State 64>: 4.14ns
The critical path consists of the following:
	'load' operation ('reservoir_history_idx_load_1', dfr_core.cpp:103) on local variable 'reservoir_history_idx' [204]  (0 ns)
	'add' operation ('reservoir_history_idx', dfr_core.cpp:103) [205]  (2.55 ns)
	'store' operation ('store_ln104', dfr_core.cpp:104) of variable 'reservoir_history_idx', dfr_core.cpp:103 on local variable 'reservoir_history_idx' [206]  (1.59 ns)

 <State 65>: 73ns
The critical path consists of the following:
	bus request on port 'outputs' (dfr_core.cpp:116) [211]  (73 ns)

 <State 66>: 2.1ns
The critical path consists of the following:
	'phi' operation ('output_idx', dfr_core.cpp:111) with incoming values : ('add_ln111', dfr_core.cpp:111) [214]  (0 ns)
	'icmp' operation ('icmp_ln111', dfr_core.cpp:111) [218]  (2.1 ns)

 <State 67>: 73ns
The critical path consists of the following:
	bus response on port 'outputs' (dfr_core.cpp:116) [253]  (73 ns)

 <State 68>: 73ns
The critical path consists of the following:
	bus request on port 'weights' (dfr_core.cpp:114) [223]  (73 ns)

 <State 69>: 73ns
The critical path consists of the following:
	bus request on port 'weights' (dfr_core.cpp:114) [223]  (73 ns)

 <State 70>: 73ns
The critical path consists of the following:
	bus request on port 'weights' (dfr_core.cpp:114) [223]  (73 ns)

 <State 71>: 73ns
The critical path consists of the following:
	bus request on port 'weights' (dfr_core.cpp:114) [223]  (73 ns)

 <State 72>: 73ns
The critical path consists of the following:
	bus request on port 'weights' (dfr_core.cpp:114) [223]  (73 ns)

 <State 73>: 73ns
The critical path consists of the following:
	bus request on port 'weights' (dfr_core.cpp:114) [223]  (73 ns)

 <State 74>: 1.87ns
The critical path consists of the following:
	'phi' operation ('weight_idx', dfr_core.cpp:113) with incoming values : ('add_ln113', dfr_core.cpp:113) [226]  (0 ns)
	'add' operation ('add_ln113', dfr_core.cpp:113) [228]  (1.87 ns)

 <State 75>: 73ns
The critical path consists of the following:
	bus read on port 'weights' (dfr_core.cpp:114) [235]  (73 ns)

 <State 76>: 15.1ns
The critical path consists of the following:
	'load' operation ('reservoir_history_load', dfr_core.cpp:114) on array 'reservoir_history', dfr_core.cpp:44 [242]  (3.25 ns)
	'mul' operation ('mul_ln114', dfr_core.cpp:114) [244]  (8.51 ns)
	'add' operation ('output_sum', dfr_core.cpp:114) [246]  (3.29 ns)

 <State 77>: 73ns
The critical path consists of the following:
	bus write on port 'outputs' (dfr_core.cpp:116) [250]  (73 ns)

 <State 78>: 73ns
The critical path consists of the following:
	bus response on port 'outputs' (dfr_core.cpp:116) [253]  (73 ns)

 <State 79>: 73ns
The critical path consists of the following:
	bus response on port 'outputs' (dfr_core.cpp:116) [253]  (73 ns)

 <State 80>: 73ns
The critical path consists of the following:
	bus response on port 'outputs' (dfr_core.cpp:116) [253]  (73 ns)

 <State 81>: 73ns
The critical path consists of the following:
	bus response on port 'outputs' (dfr_core.cpp:116) [253]  (73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
