--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Procesador_32_bits.twx Procesador_32_bits.ncd -o
Procesador_32_bits.twr Procesador_32_bits.pcf

Design file:              Procesador_32_bits.ncd
Physical constraint file: Procesador_32_bits.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
PORT_A_OUT<0>|    7.683(R)|clk_BUFGP         |   0.000|
PORT_A_OUT<1>|    7.769(R)|clk_BUFGP         |   0.000|
PORT_A_OUT<2>|    7.325(R)|clk_BUFGP         |   0.000|
PORT_A_OUT<3>|    7.268(R)|clk_BUFGP         |   0.000|
PORT_B_OUT<0>|    8.044(R)|clk_BUFGP         |   0.000|
PORT_B_OUT<1>|    7.997(R)|clk_BUFGP         |   0.000|
PORT_B_OUT<2>|    7.806(R)|clk_BUFGP         |   0.000|
PORT_B_OUT<3>|    7.838(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<0>|    7.727(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<1>|    7.727(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<2>|    8.129(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<3>|    8.136(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<4>|    7.795(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<5>|    7.723(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<6>|    7.859(R)|clk_BUFGP         |   0.000|
PORT_C_OUT<7>|    7.918(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.700|    6.130|    4.653|    2.877|
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 14 21:19:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 202 MB



