# dadda_multiplier
 
Dadda multiplier of  16*16 is designed using Verilog. 
 Brent-Kung adder is used for final addition.
 Design files along with the test bench are provided.
 Random inputs are given in the test bench. A golden reference is generated and the actual result is compared with the golden result for the verification of the design.
 A flag=0 indicates the correctness of the design.
