
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//PageRankDelta_56500Mlength_208M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2847833 heartbeat IPC: 3.51144 cumulative IPC: 3.51144 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5704976 heartbeat IPC: 3.5 cumulative IPC: 3.50571 (Simulation time: 0 hr 0 min 55 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8509193 heartbeat IPC: 3.56606 cumulative IPC: 3.5256 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11009193 heartbeat IPC: 4 cumulative IPC: 3.63333 (Simulation time: 0 hr 2 min 0 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 11009193 (Simulation time: 0 hr 2 min 0 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 14277232 heartbeat IPC: 3.05994 cumulative IPC: 3.05994 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 17641152 heartbeat IPC: 2.97272 cumulative IPC: 3.0157 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 21005046 heartbeat IPC: 2.97275 cumulative IPC: 3.00124 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 26098231 heartbeat IPC: 1.96341 cumulative IPC: 2.65093 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 31221012 heartbeat IPC: 1.95206 cumulative IPC: 2.4738 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 36362246 heartbeat IPC: 1.94506 cumulative IPC: 2.36658 (Simulation time: 0 hr 7 min 52 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 41575931 heartbeat IPC: 1.91803 cumulative IPC: 2.29007 (Simulation time: 0 hr 9 min 13 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 46970297 heartbeat IPC: 1.85379 cumulative IPC: 2.22463 (Simulation time: 0 hr 10 min 29 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 52718530 heartbeat IPC: 1.73966 cumulative IPC: 2.15779 (Simulation time: 0 hr 11 min 49 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 58738976 heartbeat IPC: 1.66101 cumulative IPC: 2.09513 (Simulation time: 0 hr 13 min 11 sec) 
Finished CPU 0 instructions: 100000004 cycles: 47729784 cumulative IPC: 2.09513 (Simulation time: 0 hr 13 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.09513 instructions: 100000004 cycles: 47729784
cpu0_DTLB TOTAL     ACCESS:   18083153  HIT:   18060536  MISS:      22617
cpu0_DTLB LOAD      ACCESS:   13637186  HIT:   13622533  MISS:      14653
cpu0_DTLB RFO       ACCESS:    4445967  HIT:    4438003  MISS:       7964
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 138.891 cycles
cpu0_DTLB MSHR FULL EVENTS: 337 MSHR MERGE EVENTS: 212321
cpu0_ITLB TOTAL     ACCESS:    4061437  HIT:    4061432  MISS:          5
cpu0_ITLB LOAD      ACCESS:    4061437  HIT:    4061432  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 271.2 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        202  HIT:        134  MISS:         68
cpu0_L1I LOAD      ACCESS:        202  HIT:        134  MISS:         68
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 189.044 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      22622  HIT:       1057  MISS:      21565
cpu0_STLB LOAD      ACCESS:      14658  HIT:       1024  MISS:      13634
cpu0_STLB RFO       ACCESS:       7964  HIT:         33  MISS:       7931
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 137.288 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:    8796827  HIT:    7353293  MISS:    1443534
cpu0_L1D LOAD      ACCESS:    5445001  HIT:    4512079  MISS:     932922
cpu0_L1D RFO       ACCESS:    3330265  HIT:    2821204  MISS:     509061
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      21561  HIT:      20010  MISS:       1551
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 135.577 cycles
cpu0_L1D MSHR FULL EVENTS: 584926 MSHR MERGE EVENTS: 5856853
cpu0_L2C TOTAL     ACCESS:    1952574  HIT:     510554  MISS:    1442018
cpu0_L2C LOAD      ACCESS:     932990  HIT:         54  MISS:     932936
cpu0_L2C RFO       ACCESS:     509061  HIT:          5  MISS:     509056
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     508972  HIT:     508970  MISS:          2
cpu0_L2C TRANSLATION ACCESS:       1551  HIT:       1525  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.696 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2884038  HIT:     546568  MISS:     895450
LLC LOAD      ACCESS:     932936  HIT:     497190  MISS:     435746
LLC RFO       ACCESS:     509056  HIT:      49362  MISS:     459694
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1442020  HIT:          0  MISS:    1442020
LLC TRANSLATION ACCESS:         26  HIT:         16  MISS:         10
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 169.601 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      79124  ROW_BUFFER_MISS:     816125
 DBUS AVG_CONGESTED_CYCLE:    3.90398
 WQ ROW_BUFFER_HIT:       2535  ROW_BUFFER_MISS:      19686  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.9865% MPKI: 0.03057 Average ROB Occupancy at Mispredict: 140.677
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03008
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00017

