// Seed: 2018921251
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    output wire id_8,
    output tri1 id_9,
    input wand id_10,
    input uwire id_11,
    output tri0 id_12,
    output wor id_13,
    input supply1 id_14,
    input wire id_15,
    output wor id_16
);
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1,
    input wor  id_2
);
  assign id_4 = id_1;
  module_0(
      id_4,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_4
  );
endmodule
