sv xil_defaultlib --include "../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" \
"../../../bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" \

verilog xil_defaultlib --include "../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../bd/design_1/ipshared/0157/sim/axi_m_mem.v" \
"../../../bd/design_1/ipshared/0157/sim/rgb444_diff.v" \
"../../../bd/design_1/ipshared/0157/sim/IPU_top.v" \
"../../../bd/design_1/ipshared/0157/src/IPU_top.v" \
"../../../bd/design_1/ip/design_1_IPU_0_0/sim/design_1_IPU_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
