

================================================================
== Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_121_12'
================================================================
* Date:           Sun Jun 23 03:45:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49159|    49159|  0.246 ms|  0.246 ms|  49159|  49159|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_12  |    49157|    49157|        12|          6|          1|  8192|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     197|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     105|    -|
|Register             |        -|     -|      223|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      223|     302|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_139_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln122_fu_149_p2     |         +|   0|  0|  20|          13|          13|
    |and_ln124_1_fu_241_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln124_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_133_p2    |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln124_1_fu_191_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_2_fu_211_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln124_3_fu_217_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_fu_185_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln124_1_fu_237_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln124_2_fu_246_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln124_fu_228_p2      |        or|   0|  0|   2|           1|           1|
    |s_3_fu_256_p3           |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 197|         110|          74|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   14|         28|
    |grp_fu_111_p0            |  14|          3|   32|         96|
    |j_13_fu_60               |   9|          2|   14|         28|
    |s_3_3_fu_56              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   96|        229|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_1_load_reg_305             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln121_reg_285           |   1|   0|    1|          0|
    |icmp_ln124_1_reg_315         |   1|   0|    1|          0|
    |icmp_ln124_2_reg_320         |   1|   0|    1|          0|
    |icmp_ln124_3_reg_325         |   1|   0|    1|          0|
    |icmp_ln124_reg_310           |   1|   0|    1|          0|
    |j_13_fu_60                   |  14|   0|   14|          0|
    |mul_reg_351                  |  32|   0|   32|          0|
    |or_ln124_2_reg_346           |   1|   0|    1|          0|
    |s_3_3_fu_56                  |  32|   0|   32|          0|
    |s_3_3_load_reg_356           |  32|   0|   32|          0|
    |s_3_4_reg_362                |  32|   0|   32|          0|
    |temp_a_reg_299               |  32|   0|   32|          0|
    |tmp_52_reg_336               |   1|   0|    1|          0|
    |tmp_54_reg_341               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 223|   0|  223|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3756_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3756_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3756_p_opcode  |  out|    2|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3756_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3756_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3760_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3760_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3760_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3760_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3764_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3764_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3764_p_opcode  |  out|    5|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3764_p_dout0   |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|grp_fu_3764_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_121_12|  return value|
|zext_ln97_1           |   in|    5|     ap_none|                            zext_ln97_1|        scalar|
|A_3_address0          |  out|   13|   ap_memory|                                    A_3|         array|
|A_3_ce0               |  out|    1|   ap_memory|                                    A_3|         array|
|A_3_q0                |   in|   32|   ap_memory|                                    A_3|         array|
|B_1_address0          |  out|   13|   ap_memory|                                    B_1|         array|
|B_1_ce0               |  out|    1|   ap_memory|                                    B_1|         array|
|B_1_q0                |   in|   32|   ap_memory|                                    B_1|         array|
|s_3_3_out             |  out|   32|      ap_vld|                              s_3_3_out|       pointer|
|s_3_3_out_ap_vld      |  out|    1|      ap_vld|                              s_3_3_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

