================================================================================ 
Commit: da40f3b216951c3e9eff3471adc5a8a213602db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:45:20 2021 +0530 
-------------------------------------------------------------------------------- 
Updated files:
ClientOneSiliconPkg/SiPkg.dec
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1bd0bb3209997b5b6601fed6e2a232114a8f6b2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:38 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_18

Hsd-es-id: N/A
Original commit date: Thu Sep 2 07:06:07 2021 +0800
Change-Id: I1d8a6b6041e379e0ff27c7e785837b7399b768f7
Original commit hash: 92ae9275d9dc01294c1065a25ebcc045af9f9476

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7a531a58e08ea8f48e73d8871763cbec80fbd4ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]: Setup option string change for Game compatibility Mode

using "Legacy Game Compatibility Mode"

Hsd-es-id: 22013741465
Original commit date: Wed Sep 1 15:14:45 2021 -0700
Change-Id: I43797d162361b84dfb3e6111b38843dcfa84c235
Original commit hash: 9c3e5ca497fda8be8c341e9f79f4b96e8d33684b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 736a330c80c69e1cb254d72678e1d338d0bc0608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:35 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_17

Hsd-es-id: N/A
Original commit date: Wed Sep 1 14:29:08 2021 +0800
Change-Id: Ic3ad971c0f1594f9a38cc7e0b11ecd384b5987da
Original commit hash: d083b58748ced6d156571a5f63151690b0dcbb3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc14f164c59fdd123e87c9a17b767f51ba261c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS workaround for games that use Denuvo DRM
BIOS W/A for games that use a specific DRM
Core Parking Hint based on Scroll Lock
When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.

Hsd-es-id: 22013741465
Original commit date: Mon Aug 30 15:17:46 2021 +0800
Change-Id: I73a9eb8fb04e77e893c2f342d4ba9476278844d2
Original commit hash: 3b0940c96943a723907c175c9a1d18eb27e9f1f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: db709bdaeaafc4375e4c91f15d8748613c70f716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.169

Mon Aug 30 02:21:04 2021 +0000
Original commit date: Mon Aug 30 02:21:04 2021 +0000
Original commit hash: e1b12aa6af03a26ddbe46094f8562e3525f5b062

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa360b3d69f29397cfbd08acaf3af64b24de685b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509828546][ADL-S | DDR5] Not run PerBit1DCentering before ReadVoltageCentering2D

[Feature Description]
1. Not run PerBit1DCentering in ReadVoltageCentering2D

[Resolution]
1. Don't run PerBit1DCentering in MrcReadVoltageCentering2D before ReadVoltageCentering2D.
2. It's to fix one issue that system will assert in BIOS phase after MRC with 2DPC full population 3600.

[Impacted Area]
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509828546
Original commit date: Mon Aug 30 07:59:27 2021 +0800
Change-Id: I4e91e392a3339faddbd416230d8548f7634918c2
Original commit hash: 1f9c0932f195bae4a3ed0a661680eaa8764bafbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 1c624bc3dab52b34ddb5abd767b37426d1539cab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:27 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.168

Sun Aug 29 10:41:23 2021 +0000
Original commit date: Sun Aug 29 10:41:23 2021 +0000
Original commit hash: b5f5887bac3242387d686e312e8d7e239886e982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91d91977a682c5b6fb44cd28e6ec5ac22eedfbbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509833255][ADL-S ADL-P ADL-M| DDR5] Enable Tx DQS DCC training for all vendors.

[Feature Description]
1. Enable Tx DQS DCC training for all vendors.
2. Average the EW when choosing the Tx DQS DCC value.

[Resolution]
1. Disable the RunTxDqsDcc check in function MrcTxDqsDccTraining.
2. Average the EW when choosing the Tx DQS DCC value.
3. Run PerBit1DCentering before ReadVoltageCentering2D

[Impacted Area]
DDR5 TX and RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509833255
Original commit date: Wed Aug 25 22:42:29 2021 +0800
Change-Id: I3521849adc676bb8ce4846192e669314730fa5ab
Original commit hash: 0f41ead98616b7bfc97b44d7d405d0b7bde80da9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 1e886a0e1ce8945b792d6787339c76e00284149e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.167

Sat Aug 28 16:30:08 2021 +0000
Original commit date: Sat Aug 28 16:30:08 2021 +0000
Original commit hash: 6408371701386e04eaf6f7610c6a2d61708451f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51695d984307c9aa910e88bfaeaf94f620705d1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P ADL-M | DDR5 LP5 LP4 DDR4] Disable EnVttOdt, InternalClocksOn and ForceRxOn

[Resolution]
-> Program VttGenControl.EnVttOdt = 0 until VTT Mode is enabled
-> Program DataControl0.Bits.forcerxon = 0 for Lp5 Gear4
-> Set InternalClocksOn to 0 at the end of before moving to NormalMode

[Impacted Platform]
ADL-P ADL-M DDR-5 DDR-4 LP5 LP4

[Registers impacted]
  MC [ ] PHY [X] Both []

Hsd-es-id: 16014537175
Original commit date: Thu Aug 26 22:23:00 2021 +0530
Change-Id: I2aecc218eb300a2a2cba59b58bdb81da31f9be1e
Original commit hash: a1e4eb7352301ac5030057f2c8472cfc707c0ccb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a7d54eb6fd11235395469a77741268dd7342215b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:20 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.166

Thu Aug 26 04:02:44 2021 +0000
Original commit date: Thu Aug 26 04:02:44 2021 +0000
Original commit hash: 4dc4d466dc2e5fd5e38055a1326a46688a84e385

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a8644f0f2f49918d8a1f3a83d9cf3d2f88efb37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:18 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4"

Changes:
  Optimized ReadMpr pattern is causing regression in Gear4 sagv points on Dual Rank
  Reverting this changelist for now, will update after root causing the issue

[Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4

Register Impacted: None

Original commit date: Wed Aug 25 10:57:16 2021 +0530
Change-Id: I639b9db72778e2deacc667a0b61b0a6c97604680
Original commit hash: f57941df0ed7c3630ca9d9f58c19747076c7f272

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1289da88ad8ec026438f5f0d25a29b1da8db84e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:15 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.165

Wed Aug 25 13:45:20 2021 +0000
Original commit date: Wed Aug 25 13:45:20 2021 +0000
Original commit hash: 74eebb8e12c9451e9a3c93a00053a96c1735a5c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e90533e23fef33fff8af272c26e5be4b2b3fd471 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509818718][ADL | DDR4 DDR5] Don't check VccddqLimit if memory overclock is supported

[Feature Description]
McFrequencySet uses the smaller value of Outputs->VccddqLimit and
FinalVddq before sending command MC_BIOS_REQ_PCU_REG to PCU to change
freq and voltage.

As for OC case, by default, VccddqLimit is 1.2V and it blocks the OC
enabling at high freq.

[Resolution]
If memory overclock is supported, don't check VccddqLimit.

[Impacted Platform]
ADL DDR5 DDR4 OC.

Hsd-es-id: 1509818718
Original commit date: Thu Jul 22 22:33:40 2021 +0800
Change-Id: I37a67ce2580ee4c7b6863847f8401b68c0ab4976
Original commit hash: e0da5b9af50980e1c92eccf2821abb0a7f693104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5489231d334bc1d691f8d0c15c2d28fe538a3d17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.164

Wed Aug 25 04:07:25 2021 +0000
Original commit date: Wed Aug 25 04:07:25 2021 +0000
Original commit hash: 6775441e44ad53f364a2efc64b82ffc21a0e8a47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8178ba33977b27f1bfc65fef23c1dda30c93397 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:09 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage

Hsd-es-id: 16014513415
Original commit date: Tue Aug 24 13:27:45 2021 +0800
Change-Id: I598223a6e926f7cd979286a66f4a375cff07dd1b
Original commit hash: d6649aa4c220b9a54b82edd8ec726a8e6e49620c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc

================================================================================ 
Commit: 257108966903e04458aad3cbdebb4f84abb8a54b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.163

Mon Aug 23 10:29:23 2021 +0000
Original commit date: Mon Aug 23 10:29:23 2021 +0000
Original commit hash: 16e48c43fec27a4ab5d01191454d545a413df6be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e76e7c172741daf9d1d504a08d0b7fb90e1f67d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:05 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1308996970][ADL-S ADL-P ADL-M| DDR4 DDR5] tCKSRX not satisfied

[Issue Description]
1. tCKSRX not satisfied

[Resolution]
1. Change tCKCKEH value to meet DDR4 spec that requires tCKSRX = MAX(5tCK, 10ns)
2. Change tCKCKEH value to meet DDR5 spec that requires tCKSRX = max(3.5ns, 8tCK)

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 DDR4 Self Refresh

[Register Impacted]
MC

Hsd-es-id: 1308996970
Original commit date: Fri Aug 13 15:10:02 2021 +0800
Change-Id: I05a8592a17029c0ba24b0d75453fdc392de14a63
Original commit hash: 15da1b769d74ccb622309ea057c890ed36ae119f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 5961cedc37b9cd23348885c0142910ff44cc418d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:04 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.162

Sun Aug 22 17:14:53 2021 +0000
Original commit date: Sun Aug 22 17:14:53 2021 +0000
Original commit hash: 72ce277cbbe7752009ba06f95977bc853199ad16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13b55071646d0377354589ae5e84cfbf37f84c46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:40:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4

Changes:
  ReadMpr pattern needs to be updated for Lpddr protocols
  Update from Design is to use new Patterns
  0x55AA55AA, 0x6EDD6EDD, 0x91229122 (With and without inversion)

[Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4

Register Impacted: None

Hsd-es-id: 16014427386
Original commit date: Thu Aug 12 10:44:30 2021 +0530
Change-Id: If988c96671c9c8dbd556d0072ad6f94384a4ffb4
Original commit hash: f6de2613215b553f6d0aa8935f70d989828769f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ff3bc3fa496c6492c4bbef425e9f7522a7614953 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:39:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.161

Sun Aug 22 16:06:12 2021 +0000
Original commit date: Sun Aug 22 16:06:12 2021 +0000
Original commit hash: bcb7f1a403ce19b3e8c09ef7faad718b7982010b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 740f7b2231a24052902fd7bda49ad24376d029dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:39:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014473065][ADL-M ADL-P | LP5 LP4 DDR5 DDR4] Update in ReadODT Training Configs

[Issue/Feature Description]
  Update on Read ODT settings from EV to fix PKGC8 Memory Corruption Issue.
  Disabling DQSN Receive Enable Mode as per PHY Circuit Team recommendation for LP5/LP5.
  Update RxFIFO delay for LP5 Gear4 as per PHY Logic Team recommendation.

[Resolution]
  Update on Read ODT settings.

[Impacted Area]
  ADL-P ADL-M | LP5 LP4 DDR5 DDR4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014473065
Original commit date: Sun Aug 22 20:19:33 2021 +0530
Change-Id: Ie41f6ca9d383d2773d8a4e584843449d7f65fb3d
Original commit hash: 728fb3f8b601d0e3438394ca9109df7f37299f59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 470129b2e1fa82b2ebf86058203819c22f2f6660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:39:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.160

Sun Aug 22 14:15:54 2021 +0000
Original commit date: Sun Aug 22 14:15:54 2021 +0000
Original commit hash: 15fd7e74b60be9004260f7a63048a154f325dde2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dcc08144b77c84c3f38424dc9bbf555f782f6739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:39:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014422598][ADL-P/M | LP5] Need MRC to detect the T3 or T4 board configuration and train LP5 POR speeds based on board type.

[Feature Description] - MRC shall train LP5 POR speeds based on board type.
 - Update MrcBoardType enum with new board types 'btUlxUltType3' and 'btUlxUltType4' for Type3 and Type4 boards and pass
   board type info to MRC using gPlatformFspPkgTokenSpaceGuid.UserBd UPD or SA_MISC_PEI_PREMEM_CONFIG.UserBd polices.
 - MRC to limit maximum DDR speed based on board type.
     Type3: 4800 MHz
     Type4: 5200 MHz

[Impacted Area]:
ADL-P/ADL-M/ADL-N LPDDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16014422598
Original commit date: Mon Aug 16 12:50:50 2021 +0530
Change-Id: Id8b195b7880cf472b8694403691d2589f5d8a30e
Original commit hash: f819bde92b6037aaac228274eb9e214b471bf932

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

================================================================================ 
Commit: 70de1b1f22cf31fd2983757e440862a7386cf2ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:39:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Game Compatibility Mode
BIOS W/A for games that use a specific DRM
Core Parking Hint based on Scroll Lock
When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.

Hsd-es-id: 22013736422
Original commit date: Mon Aug 23 12:03:23 2021 -0700
Change-Id: I053b68292fe63ecc1cdbad4abd430c9035242043
Original commit hash: 20d6457f1e0da7365f95cfed4bb59447567121b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/Ps2IoTrapHandler.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 363dbf390352d1cf082b419b0972c323786ecb4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 2 12:39:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PS2 Keyboard option must be disabled by default

Hsd-es-id: 22013741455
Original commit date: Sun Aug 29 19:38:32 2021 -0700
Change-Id: Ifc93a0dfe88983b4876ef7131404ad5b2d19b939
Original commit hash: e2827ef145061051c9609aaba1add3bc0b63ee45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
