----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
----------------------------------------------------------------------------------
ENTITY rp_top IS
  GENERIC(
    G_DEB_PERIOD        : POSITIVE := 3
  );
  PORT(
    CLK                 : IN  STD_LOGIC;
    BTN                 : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
    SW                  : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
    LED                 : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    DISP_SEG            : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    DISP_DIG            : OUT STD_LOGIC_VECTOR (4 DOWNTO 0)
  );
END ENTITY rp_top;
----------------------------------------------------------------------------------
ARCHITECTURE Structural OF rp_top IS
----------------------------------------------------------------------------------

  COMPONENT seg_disp_driver
  PORT(
    CLK                 : IN  STD_LOGIC;
    DIG_1               : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
    DIG_2               : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
    DIG_3               : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
    DIG_4               : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
    DP                  : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);        -- [DP4 DP3 DP2 DP1]
    DOTS                : IN  STD_LOGIC_VECTOR (2 DOWNTO 0);        -- [L3 L2 L1]
    DISP_SEG            : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    DISP_DIG            : OUT STD_LOGIC_VECTOR (4 DOWNTO 0)
  );
  END COMPONENT seg_disp_driver;
  
  
  COMPONENT ce_gen
  GENERIC (
    G_DIV_FACT          : POSITIVE := 2
  );
  PORT (
    CLK                 : IN  STD_LOGIC;        -- clock signal
    SRST                : IN  STD_LOGIC;        -- synchronous reset
    CE                  : IN  STD_LOGIC;        -- input clock enable
    CE_O                : OUT STD_LOGIC         -- clock enable output
  );
  END COMPONENT ce_gen;
  
  
  COMPONENT btn_in IS
  GENERIC(
    G_DEB_PERIOD        : POSITIVE := 3
  );
  PORT(
    CLK                 : IN    STD_LOGIC;
    CE                  : IN    STD_LOGIC;
    BTN                 : IN    STD_LOGIC;
    BTN_DEBOUNCED       : OUT   STD_LOGIC;
    BTN_EDGE_POS        : OUT   STD_LOGIC;
    BTN_EDGE_NEG        : OUT   STD_LOGIC;
    BTN_EDGE_ANY        : OUT   STD_LOGIC
  );
  END COMPONENT btn_in;

  COMPONENT bcd_counter IS
  PORT (
    CLK                 : IN STD_LOGIC;
    CE_100HZ            : IN STD_LOGIC;
    CNT_ENABLE          : IN STD_LOGIC;
    DISP_ENABLE         : IN STD_LOGIC;
    CNT_RESET           : IN STD_LOGIC;
    CNT_0               : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    CNT_1               : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    CNT_2               : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    CNT_3               : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
  );
  END COMPONENT bcd_counter;
  
  
  COMPONENT stopwatch_fsm IS
  PORT (
    CLK                 : IN    STD_LOGIC;
    BTN_S_S             : IN    STD_LOGIC;
    BTN_L_C             : IN    STD_LOGIC;
    CNT_RESET           : OUT   STD_LOGIC;
    CNT_ENABLE          : OUT   STD_LOGIC;
    DISP_ENABLE         : OUT   STD_LOGIC
  );
  END COMPONENT stopwatch_fsm;

  ------------------------------------------------------------------------------

  SIGNAL ce_100hz       : STD_LOGIC;
  SIGNAL cnt_enable     : STD_LOGIC;
  SIGNAL disp_enable    : STD_LOGIC;
  SIGNAL cnt_reset      : STD_LOGIC;
  SIGNAL btn_debounced  : STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL cnt_0          : STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL cnt_1          : STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL cnt_2          : STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL cnt_3          : STD_LOGIC_VECTOR(3 DOWNTO 0);

----------------------------------------------------------------------------------
BEGIN
----------------------------------------------------------------------------------

  --------------------------------------------------------------------------------
  -- display driver
  --
  --       DIG 1       DIG 2       DIG 3       DIG 4
  --                                       L3
  --       -----       -----       -----   o   -----
  --      |     |     |     |  L1 |     |     |     |
  --      |     |     |     |  o  |     |     |     |
  --       -----       -----       -----       -----
  --      |     |     |     |  o  |     |     |     |
  --      |     |     |     |  L2 |     |     |     |
  --       -----  o    -----  o    -----  o    -----  o
  --             DP1         DP2         DP3         DP4
  --
  --------------------------------------------------------------------------------

  seg_disp_driver_i : seg_disp_driver
  PORT MAP(
    CLK                 => CLK,
    DIG_1               => cnt_3,
    DIG_2               => cnt_2,
    DIG_3               => cnt_1,
    DIG_4               => cnt_0,
    DP                  => "0000",
    DOTS                => "011",
    DISP_SEG            => DISP_SEG,
    DISP_DIG            => DISP_DIG
  );

  --------------------------------------------------------------------------------
  -- clock enable generator

  ce_gen_i : ce_gen
  GENERIC MAP (
    G_DIV_FACT          => G_DEB_PERIOD
  )
  PORT MAP (
    CLK                 => CLK,
    SRST                => '0',
    CE                  => '1',-- Always enable
    CE_O                => ce_100hz
  );

  --------------------------------------------------------------------------------
  -- button input module

  btn_in_0 : btn_in
  GENERIC MAP(
    G_DEB_PERIOD        => G_DEB_PERIOD
  )
  PORT MAP(
    CLK                 => CLK,
    CE                  => ce_100hz,
    BTN                 => btn(0),
    BTN_EDGE_POS        => btn_debounced(0)
  );
  
  btn_in_1 : btn_in
  GENERIC MAP(
    G_DEB_PERIOD        => G_DEB_PERIOD
  )
  PORT MAP(
    CLK                 => CLK,
    CE                  => ce_100hz,
    BTN                 => btn(1),
    BTN_EDGE_POS        => btn_debounced(1)
  );
  
  btn_in_2 : btn_in
  GENERIC MAP(
    G_DEB_PERIOD        => G_DEB_PERIOD
  )
  PORT MAP(
    CLK                 => CLK,
    CE                  => ce_100hz,
    BTN                 => btn(2),
    BTN_EDGE_POS        => btn_debounced(2)
  );
  
  btn_in_3 : btn_in
  GENERIC MAP(
    G_DEB_PERIOD        => G_DEB_PERIOD
  )
  PORT MAP(
    CLK                 => CLK,
    CE                  => ce_100hz,
    BTN                 => btn(3),
    BTN_EDGE_POS        => btn_debounced(3)
  );

  --------------------------------------------------------------------------------
  -- stopwatch module (4-decade BCD counter)

  bcd_counter_i : bcd_counter
  PORT MAP(
    CLK                 => CLK,
    CE_100HZ            => ce_100hz,
    CNT_ENABLE          => cnt_enable,
    DISP_ENABLE         => disp_enable,
    CNT_RESET           => cnt_reset,
    CNT_0               => cnt_0,
    CNT_1               => cnt_1,
    CNT_2               => cnt_2,
    CNT_3               => cnt_3
  );

  --------------------------------------------------------------------------------
  -- stopwatch control FSM

  stopwatch_fsm_i : stopwatch_fsm
  PORT MAP(
    CLK                 => clk,
    BTN_S_S             => btn_debounced(0),
    BTN_L_C             => btn_debounced(3),
    CNT_RESET           => cnt_reset,
    CNT_ENABLE          => cnt_enable,
    DISP_ENABLE         => disp_enable
  );

  --------------------------------------------------------------------------------
  -- LED connection

  LED <= cnt_3 & cnt_2;
  
  buttons: PROCESS (CLK)
  BEGIN
    
  END PROCESS;

----------------------------------------------------------------------------------
END ARCHITECTURE Structural;
----------------------------------------------------------------------------------
