<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="ShuffleNetV2" language="c" vlnv="xilinx.com:hls:ShuffleNetV2:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_DATA_INPUT_OUTPUT" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_OTHER_WEIGHTS" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_P3X3_1X1_WEIGHTS" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_BIAS" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="image_V" addressQualifier="1" id="0" port="M_AXI_DATA_INPUT_OUTPUT" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="conv1_weight_V" addressQualifier="1" id="1" port="M_AXI_DATA_OTHER_WEIGHTS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="shuffle_conv_3x3_V" addressQualifier="1" id="2" port="M_AXI_P3X3_1X1_WEIGHTS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="shuffle_conv_1x1_V" addressQualifier="1" id="3" port="M_AXI_P3X3_1X1_WEIGHTS" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="conv_last_weight_V" addressQualifier="1" id="4" port="M_AXI_DATA_OTHER_WEIGHTS" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="fc_weight_V" addressQualifier="1" id="5" port="M_AXI_DATA_OTHER_WEIGHTS" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="bias_V" addressQualifier="1" id="6" port="M_AXI_DATA_BIAS" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="fc_output_V" addressQualifier="1" id="7" port="M_AXI_DATA_INPUT_OUTPUT" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
