verilog work "C:/Users/garyo/Documents/School/Term 4/Computation Structures/Mini Hardware project/MOJO/FullBitAdder/work/planAhead/FullBitAdder/FullBitAdder.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/garyo/Documents/School/Term 4/Computation Structures/Mini Hardware project/MOJO/FullBitAdder/work/planAhead/FullBitAdder/FullBitAdder.srcs/sources_1/imports/verilog/counter_2.v"
verilog work "C:/Users/garyo/Documents/School/Term 4/Computation Structures/Mini Hardware project/MOJO/FullBitAdder/work/planAhead/FullBitAdder/FullBitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v"
