#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Feb 10 17:29:01 2017
# Process ID: 6380
# Current directory: C:/Users/saina/Fifobuffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7268 C:\Users\saina\Fifobuffer\Fifobuffer.xpr
# Log file: C:/Users/saina/Fifobuffer/vivado.log
# Journal file: C:/Users/saina/Fifobuffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saina/Fifobuffer/Fifobuffer.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/saina/Fifobuffer/Fifobuffer.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 728.773 ; gain = 75.852
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sources_1/new/Fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:31]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 55a7704ed3df43c48d15d6a6caabc7b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_tb_behav xil_defaultlib.Fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo
Compiling module xil_defaultlib.Fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 17:30:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 17:30:38 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_tb_behav -key {Behavioral:sim_1:Functional:Fifo_tb} -tclbatch {Fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed  10
Pushed  20
Pushed  30
Pushed  40
Pushed  50
Pushed  60
Pushed  70
---Cannot push: Buffer Full---
Pushed  90
---Cannot push: Buffer Full---
Pushed 110
---Cannot push: Buffer Full---
Pushed 130
---Cannot push: Buffer Full---
Pushed 145
---Cannot push: Buffer Full---
Pushed 155
---Cannot push: Buffer Full---
Pushed 165
---Cannot push: Buffer Full---
Pushed 171
---Cannot push: Buffer Full---
Pushed 172
---Cannot push: Buffer Full---
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 819.539 ; gain = 65.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sources_1/new/Fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:31]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 868.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 55a7704ed3df43c48d15d6a6caabc7b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_tb_behav xil_defaultlib.Fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo
Compiling module xil_defaultlib.Fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 10:57:49 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 10:57:49 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 868.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_tb_behav -key {Behavioral:sim_1:Functional:Fifo_tb} -tclbatch {Fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed  10
Pushed  20
Pushed  30
Pushed  40
Pushed  50
Pushed  60
Pushed  70
---Cannot push: Buffer Full---
Pushed  90
---Cannot push: Buffer Full---
Pushed 110
---Cannot push: Buffer Full---
Pushed 130
---Cannot push: Buffer Full---
Pushed 145
---Cannot push: Buffer Full---
Pushed 155
---Cannot push: Buffer Full---
Pushed 165
---Cannot push: Buffer Full---
Pushed 171
---Cannot push: Buffer Full---
Pushed 172
---Cannot push: Buffer Full---
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 868.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sources_1/new/Fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:31]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 55a7704ed3df43c48d15d6a6caabc7b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_tb_behav xil_defaultlib.Fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo
Compiling module xil_defaultlib.Fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 11:03:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 11:03:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_tb_behav -key {Behavioral:sim_1:Functional:Fifo_tb} -tclbatch {Fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed  10
Pushed  20
Pushed  30
Pushed  40
Pushed  50
Pushed  60
Pushed  70
Pushed  80
Pushed  90
Pushed 100
Pushed 110
Pushed 120
Pushed 130
Pushed 140
Pushed 145
Pushed 150
Pushed 155
Pushed 160
Pushed 165
Pushed 170
Pushed 171
Pushed 172
Pushed 172
Pushed 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 876.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sources_1/new/Fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:31]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 55a7704ed3df43c48d15d6a6caabc7b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_tb_behav xil_defaultlib.Fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo
Compiling module xil_defaultlib.Fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 11:25:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 11:25:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_tb_behav -key {Behavioral:sim_1:Functional:Fifo_tb} -tclbatch {Fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed   2
Pushed   3
Pushed   4
Pushed   5
Pushed   6
Pushed   7
Pushed   8
Pushed   9
Pushed  10
Pushed  11
Pushed  12
Pushed  13
Pushed  14
Pushed  15
Pushed  16
Pushed 150
Pushed 155
Pushed 160
Pushed 165
Pushed 170
Pushed 171
Pushed 172
Pushed 172
Pushed 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 953.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sources_1/new/Fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:31]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 55a7704ed3df43c48d15d6a6caabc7b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_tb_behav xil_defaultlib.Fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo
Compiling module xil_defaultlib.Fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 11:27:35 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 11:27:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_tb_behav -key {Behavioral:sim_1:Functional:Fifo_tb} -tclbatch {Fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed   2
Pushed   3
Pushed   4
Pushed   5
Pushed   6
Pushed   7
Pushed   8
Pushed   9
Pushed  10
Pushed  11
Pushed  12
Pushed  13
Pushed  14
Pushed  15
Pushed  16
Pushed 150
Pushed 155
Pushed 160
Pushed 165
Pushed 170
Pushed 171
Pushed 172
Pushed 172
Pushed 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 957.168 ; gain = 0.000
create_project Registers C:/Users/saina/Registers -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 977.656 ; gain = 13.801
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
file mkdir C:/Users/saina/Registers/Registers.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v w ]
add_files C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v
file mkdir C:/Users/saina/Registers/Registers.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v w ]
add_files -fileset sim_1 C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:34]
ERROR: [VRFC 10-1040] module reg_tb ignored due to previous errors [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:34]
ERROR: [VRFC 10-1040] module reg_tb ignored due to previous errors [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:34]
ERROR: [VRFC 10-1040] module reg_tb ignored due to previous errors [C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7bdfe794be5c459ba4ffa59b3583f88f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Registers/Registers.sim/sim_1/behav/xsim.dir/reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xsim.dir/reg_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 12:09:19 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 12:09:19 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.613 ; gain = 0.000
current_project Fifobuffer
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/Fifo_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sources_1/new/Fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:31]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 55a7704ed3df43c48d15d6a6caabc7b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_tb_behav xil_defaultlib.Fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo
Compiling module xil_defaultlib.Fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/xsim.dir/Fifo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 12:11:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 12:11:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_tb_behav -key {Behavioral:sim_1:Functional:Fifo_tb} -tclbatch {Fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed   2
Pushed   3
Pushed   4
Pushed   5
Pushed   6
Pushed   7
Pushed   8
Pushed   9
Pushed  10
Pushed  11
Pushed  12
Pushed  13
Pushed  14
Pushed  15
Pushed  16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 998.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project Registers
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Registers/Registers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7bdfe794be5c459ba4ffa59b3583f88f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Registers/Registers.sim/sim_1/behav/xsim.dir/reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Registers/Registers.sim/sim_1/behav/xsim.dir/reg_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 12:13:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 12:13:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Registers/Registers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Registers/Registers.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Registers/Registers.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Feb 11 12:16:07 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 12:16:07 2017...
create_project Fifo_test C:/Users/saina/Fifo_test -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property simulator_language Verilog [current_project]
file mkdir C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new
close [ open C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v w ]
add_files C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v
file mkdir C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v w ]
add_files -fileset sim_1 C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 24 for port buf_in [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 13:21:10 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 13:21:10 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed   2
Pushed   3
Pushed   4
Pushed   5
Pushed   6
Pushed   7
Pushed   8
Pushed   9
Pushed  10
Pushed  11
Pushed  12
Pushed  13
Pushed  14
Pushed  15
Pushed  16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 13:22:20 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 13:22:20 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 13:29:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 13:29:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 13:33:55 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 13:33:55 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 13:39:59 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 13:39:59 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 13:44:15 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 13:44:15 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:00:49 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:00:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:03:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:03:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:07:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:07:36 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
ERROR: [VRFC 10-1412] syntax error near Fifo_test [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:33]
ERROR: [VRFC 10-91] buf_full is not declared [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:90]
ERROR: [VRFC 10-1040] module Fifo_test_tb ignored due to previous errors [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:26]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:28:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:28:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:31:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:31:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:35:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:35:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:47:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:47:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 14:49:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 14:49:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 15:01:29 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 15:01:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
add_bp {C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v} 100
remove_bps -file {C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v} -line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 15:11:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 15:11:36 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 15:16:00 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 15:16:00 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 15:23:27 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 15:23:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fifo_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj Fifo_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav/xsim.dir/Fifo_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 11 15:40:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 15:40:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Fifo_test/Fifo_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fifo_test_tb_behav -key {Behavioral:sim_1:Functional:Fifo_test_tb} -tclbatch {Fifo_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Fifo_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fifo_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.941 ; gain = 0.000
