var g_data = {"name":"scheduler_buffer_if.vh","src":"`ifndef SCHEDULER_BUFFER_IF\n`define SCHEDULER_BUFFER_IF\n`include \"dram_command_if.vh\"\n\n\ninterface scheduler_buffer_if();\n    import dram_pack::*;\n\n    parameter WORD_W = 32;\n    logic dREN, dWEN, request_done; \n    logic [WORD_W - 1:0] ramaddr, memstore;\n    logic [WORD_W - 1:0] ramaddr_rq, ramstore_rq, ramaddr_rq_ft, ramstore_rq_ft;\n    logic [WORD_W - 1 : 0] memaddr_callback;\n\n\n    \n\n    logic iwait, dwait;\n    logic ramREN_curr, ramREN_ftrt, ramWEN_curr, ramWEN_ftrt;\n\n    modport scheduler (\n        input dREN, dWEN, ramaddr, memstore,request_done,\n        output ramaddr_rq, ramstore_rq, ramaddr_rq_ft, ramstore_rq_ft, memaddr_callback, ramREN_curr, ramREN_ftrt, ramWEN_curr, ramWEN_ftrt\n    );\n\n\n\nendinterface\n\n`endif\n","lang":"verilog"};
processSrcData(g_data);