INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/decoder4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/priority_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
