CAYMAN_RING_TYPE_DMA1_INDEX,VAR_0
CAYMAN_WB_DMA1_RPTR_OFFSET,VAR_1
R600_RING_TYPE_DMA_INDEX,VAR_2
R600_WB_DMA_RPTR_OFFSET,VAR_3
SDMA0_GFX_IB_CNTL,VAR_4
SDMA0_GFX_RB_BASE,VAR_5
SDMA0_GFX_RB_BASE_HI,VAR_6
SDMA0_GFX_RB_CNTL,VAR_7
SDMA0_GFX_RB_RPTR,VAR_8
SDMA0_GFX_RB_RPTR_ADDR_HI,VAR_9
SDMA0_GFX_RB_RPTR_ADDR_LO,VAR_10
SDMA0_GFX_RB_WPTR,VAR_11
SDMA0_REGISTER_OFFSET,VAR_12
SDMA0_SEM_INCOMPLETE_TIMER_CNTL,VAR_13
SDMA0_SEM_WAIT_FAIL_TIMER_CNTL,VAR_14
SDMA1_REGISTER_OFFSET,VAR_15
SDMA_IB_ENABLE,VAR_16
SDMA_IB_SWAP_ENABLE,VAR_17
SDMA_RB_ENABLE,VAR_18
SDMA_RB_SWAP_ENABLE,VAR_19
SDMA_RPTR_WRITEBACK_ENABLE,VAR_20
SDMA_RPTR_WRITEBACK_SWAP_ENABLE,VAR_21
WREG32,FUNC_0
order_base_2,FUNC_1
radeon_ring_test,FUNC_2
radeon_ttm_set_active_vram_size,FUNC_3
upper_32_bits,FUNC_4
cik_sdma_gfx_resume,FUNC_5
rdev,VAR_22
ring,VAR_23
rb_cntl,VAR_24
ib_cntl,VAR_25
rb_bufsz,VAR_26
reg_offset,VAR_27
wb_offset,VAR_28
i,VAR_29
r,VAR_30
