#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 17 00:53:39 2018
# Process ID: 2796
# Current directory: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/s/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_1' generated file not found 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/015bea9d316e1fe9.xci.baiduyun.uploading.cfg'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 406.355 ; gain = 99.340
Command: link_design -top design_1_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_UDP_1_0/design_1_UDP_1_0.dcp' for cell 'design_1_i/UDP_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.dcp' for cell 'design_1_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_1_0/design_1_c_counter_binary_1_0.dcp' for cell 'design_1_i/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_0_0/design_1_clk_0_0.dcp' for cell 'design_1_i/clk_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/design_1_control_0_0.dcp' for cell 'design_1_i/control_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/design_1_counter_0_0.dcp' for cell 'design_1_i/counter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/design_1_microblaze_0_xlconcat_1.dcp' for cell 'design_1_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.dcp' for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.dcp' for cell 'design_1_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 2128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1589.594 ; gain = 602.293
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/constrs_1/new/c.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 651 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 128 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 34 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 347 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 35 instances

38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1635.172 ; gain = 1228.816
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port eth_mdio expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1635.172 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 96 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22962aa47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 226 cells and removed 388 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 17 load pin(s).
Phase 2 Constant propagation | Checksum: 1da5ddd2c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1635.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 307 cells and removed 1299 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d2707e0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1635.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 49 cells and removed 2117 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/clocking_n_1_BUFG_inst to drive 5 load(s) on clock net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/clocking_n_1_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/C_BUFG_inst to drive 1 load(s) on clock net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/C_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 22821e212

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1635.172 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 2 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22821e212

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1635.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1635.172 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19c131901

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1635.172 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.280 | TNS=-47.217 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 52 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 104
Ending PowerOpt Patch Enables Task | Checksum: 1422aa29e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.459 . Memory (MB): peak = 2153.258 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1422aa29e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2153.258 ; gain = 518.086

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 1fcdf3073

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 8 cells and removed 16 cells
Ending Logic Optimization Task | Checksum: 1fcdf3073

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2153.258 ; gain = 518.086
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15eed1a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/doutctl_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7050fa5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: de9d4358

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: de9d4358

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: de9d4358

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 23fe18182

Time (s): cpu = 00:01:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23fe18182

Time (s): cpu = 00:01:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c6c835fd

Time (s): cpu = 00:01:37 ; elapsed = 00:01:03 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19b341486

Time (s): cpu = 00:01:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ac1440d7

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ac1440d7

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ddb667bd

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 23735a16d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19c5f6076

Time (s): cpu = 00:01:53 ; elapsed = 00:01:19 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 21df3aafd

Time (s): cpu = 00:01:53 ; elapsed = 00:01:19 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e880ddb2

Time (s): cpu = 00:01:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e880ddb2

Time (s): cpu = 00:01:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 170820e9d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net design_1_i/control_0/inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/clk_0/inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net reswww_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 170820e9d

Time (s): cpu = 00:02:13 ; elapsed = 00:01:33 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.668. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13ef82775

Time (s): cpu = 00:05:56 ; elapsed = 00:05:22 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13ef82775

Time (s): cpu = 00:05:57 ; elapsed = 00:05:22 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ef82775

Time (s): cpu = 00:05:57 ; elapsed = 00:05:22 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13ef82775

Time (s): cpu = 00:05:57 ; elapsed = 00:05:23 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 138b049f3

Time (s): cpu = 00:05:57 ; elapsed = 00:05:23 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 138b049f3

Time (s): cpu = 00:05:58 ; elapsed = 00:05:23 . Memory (MB): peak = 2153.258 ; gain = 0.000
Ending Placer Task | Checksum: 13146819f

Time (s): cpu = 00:05:58 ; elapsed = 00:05:23 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:03 ; elapsed = 00:05:27 . Memory (MB): peak = 2153.258 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.423 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2153.258 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2153.258 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.668 | TNS=-47.290 |
Phase 1 Physical Synthesis Initialization | Checksum: 1eab79bbf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.668 | TNS=-47.290 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1eab79bbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 44 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_2_dd0_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_dd1[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-47.073 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 2524da839

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 4 Rewire | Checksum: 2524da839

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 2524da839

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Fanout Optimization | Checksum: 2524da839

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 37 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-47.073 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 191e1f498

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 8 Rewire | Checksum: 191e1f498

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Critical Cell Optimization | Checksum: 191e1f498

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: 191e1f498

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 37 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: 1b2d6ddea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 12 Rewire | Checksum: 1b2d6ddea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: 1b2d6ddea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: 1b2d6ddea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: 1b2d6ddea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: 1b2d6ddea

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.326 | TNS=-46.411 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 17 Shift Register Optimization | Checksum: 11694a3cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 11694a3cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 11694a3cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 11694a3cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.286 | TNS=-45.539 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 21 Shift Register Optimization | Checksum: 15b7c58c0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 16 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 9 nets.  Swapped 285 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 285 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.149 | TNS=-45.210 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 22 Critical Pin Optimization | Checksum: 15b7c58c0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 15b7c58c0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 249 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[3].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_2_dd3_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_clk_p[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_2_dd0_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_63_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_63
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_62_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_62
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_59_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_59
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[8].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_58_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_58
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_dd3[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[6].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_clk_d[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[0].  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_72__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_72__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_reg.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_clk_d[3].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_73__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_73__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_clk_d[1].  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_clk_p[3].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_69__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_69__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_68__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_68__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_dd0[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[18].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[18]
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_dd0[6].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_62_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_62
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_clk_p[1].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[20].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[12].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[10].  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_clk_p[0].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_58_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_58
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_sample_c[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_2_sample_c_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_dd3[3].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_dd3[6].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_62_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_62
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_67
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_dd3[24].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_dd3[0].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_sample_tr[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_2_sample_tr_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_clk_p[10].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_64__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_64__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_i_72__2_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_i_72__2
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_reg.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_i_1__2
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[17].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_58_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_58
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[30].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_dd0[0].  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_65__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_65__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_2_sample_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_clk_p[2].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_72
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[29].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_64
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[11].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_70__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_70__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_57__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_57__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_66__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_70
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_dd0[18].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_reg[18]
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[9].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_61__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_61__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_71__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_71__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/out_i_64_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/out_i_64
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/out_reg.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/out_i_1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[26].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[5].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_53__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_53__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_i_64__1_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_i_64__1
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_reg.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_i_1__1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_66
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_i_72__1_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_i_72__1
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_dd0[14].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_60__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_60__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_i_68__2_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_i_68__2
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_i_64__2_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/out_i_64__2
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_71
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_67__0_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/out_i_67__0
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_dd0[8].  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_i_73__1_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/out_i_73__1
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[24].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_dd3[8].  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_73
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_clk_short[4].  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_69
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_60
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_61
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68_n_0.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_68
INFO: [Physopt 32-663] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_gen/out_clk_dac_d.  Re-placed instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_gen/out_reg
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_gen/out_clk_dac_p.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_gen/out_reg
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_gen/out_clk_dac.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_gen/out_reg
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_gen/out_dd2.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_gen/out_reg
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_n_3.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_3
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_n_4.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_4
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_n_2.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_2
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_n.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_n_1.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/srlopt_1
INFO: [Physopt 32-661] Optimized 39 nets.  Re-placed 39 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 39 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 39 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-45.131 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2153.258 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: 218a1ffb5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-45.131 |
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/crc_reg[16]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3].  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/slv_reg1_reg[11]
INFO: [Physopt 32-81] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-45.120 |
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/slv_reg1_reg[11]_replica
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-44.982 |
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[6].  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-45.080 |
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[9].  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-45.115 |
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[9].  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[9]
INFO: [Physopt 32-81] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.415 |
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[9]_repN.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[9]_replica
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_i_2_n_0.  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_i_2
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.200 |
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_i_2_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_i_2
INFO: [Physopt 32-242] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_i_2_n_0. Rewired (signal push) design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.154 |
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[2].  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.182 |
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0.  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.350 |
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[0].  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[0]
INFO: [Physopt 32-81] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.283 |
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[1].  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.277 |
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[0]_repN.  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[0]_replica
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.211 |
INFO: [Physopt 32-663] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8].  Re-placed instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.153 |
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2
INFO: [Physopt 32-134] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3
INFO: [Physopt 32-601] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0. Net driver design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-43.059 |
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8].  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[8]
INFO: [Physopt 32-572] Net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3
INFO: [Physopt 32-572] Net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/udp_clk_reg
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/crc_reg[16]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/slv_reg1_reg[11]_replica
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-42.921 |
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8].  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[8]
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/udp_clk_reg
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-42.921 |
Phase 25 Critical Path Optimization | Checksum: 1e661c936

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 26 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-42.921 |
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/crc_reg[16]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/slv_reg1_reg[11]_replica
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8].  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[8]
INFO: [Physopt 32-572] Net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2
INFO: [Physopt 32-134] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3
INFO: [Physopt 32-572] Net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/udp_clk_reg
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/crc_reg[16]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/slv_reg1_reg[11]_replica
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/data4[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/data/data[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8].  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr_reg[8]
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/addr[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0.  Did not re-place instance design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/counter3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP.  Did not re-place instance design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/udp_clk_reg
INFO: [Physopt 32-702] Processed net design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/clk_out_UDP. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-42.921 |
Phase 26 Critical Path Optimization | Checksum: 16f01d155

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 27 BRAM Enable Optimization
Phase 27 BRAM Enable Optimization | Checksum: 16f01d155

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2153.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.146 | TNS=-42.921 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Placement Based    |          0.014  |          0.296  |            0  |              0  |                    46  |           0  |           4  |  00:00:19  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.371  |          1.534  |            5  |              0  |                     5  |           0  |           2  |  00:00:01  |
|  Critical Pin       |          0.137  |          0.329  |            0  |              0  |                     9  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          2.209  |            3  |              0  |                    17  |           0  |           2  |  00:00:11  |
|  Total              |          0.522  |          4.368  |            8  |              0  |                    77  |           0  |          26  |  00:00:33  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 17866967f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
713 Infos, 2 Warnings, 9 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2153.258 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.258 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/interface/doutctl_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8fa3effc ConstDB: 0 ShapeSum: 7e56e59 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1067799aa

Time (s): cpu = 00:01:26 ; elapsed = 00:01:13 . Memory (MB): peak = 2153.258 ; gain = 0.000
Post Restoration Checksum: NetGraph: b4f8786d NumContArr: 517f213d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1067799aa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:14 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1067799aa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:14 . Memory (MB): peak = 2153.258 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1067799aa

Time (s): cpu = 00:01:27 ; elapsed = 00:01:14 . Memory (MB): peak = 2153.258 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e3a2a75d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:26 . Memory (MB): peak = 2153.258 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.155 | TNS=-42.865| WHS=-0.362 | THS=-912.960|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1979498fb

Time (s): cpu = 00:01:55 ; elapsed = 00:01:32 . Memory (MB): peak = 2288.578 ; gain = 135.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.155 | TNS=-41.507| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 124fe5dc1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:33 . Memory (MB): peak = 2288.578 ; gain = 135.320
Phase 2 Router Initialization | Checksum: cf7f370c

Time (s): cpu = 00:01:55 ; elapsed = 00:01:33 . Memory (MB): peak = 2288.578 ; gain = 135.320

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1016e2d45

Time (s): cpu = 00:02:23 ; elapsed = 00:01:48 . Memory (MB): peak = 2288.578 ; gain = 135.320

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3083
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.498 | TNS=-53.454| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ce73b1c1

Time (s): cpu = 00:06:57 ; elapsed = 00:04:54 . Memory (MB): peak = 2372.766 ; gain = 219.508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 478
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.764 | TNS=-55.727| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bd497712

Time (s): cpu = 00:27:54 ; elapsed = 00:16:43 . Memory (MB): peak = 2471.281 ; gain = 318.023
Phase 4 Rip-up And Reroute | Checksum: bd497712

Time (s): cpu = 00:27:54 ; elapsed = 00:16:43 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15d2ee0a6

Time (s): cpu = 00:27:56 ; elapsed = 00:16:44 . Memory (MB): peak = 2471.281 ; gain = 318.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.496 | TNS=-52.570| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 9ee50ed2

Time (s): cpu = 00:27:57 ; elapsed = 00:16:45 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9ee50ed2

Time (s): cpu = 00:27:57 ; elapsed = 00:16:45 . Memory (MB): peak = 2471.281 ; gain = 318.023
Phase 5 Delay and Skew Optimization | Checksum: 9ee50ed2

Time (s): cpu = 00:27:57 ; elapsed = 00:16:45 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 775c96a7

Time (s): cpu = 00:28:00 ; elapsed = 00:16:47 . Memory (MB): peak = 2471.281 ; gain = 318.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.496 | TNS=-51.544| WHS=-0.119 | THS=-0.119 |

Phase 6.1 Hold Fix Iter | Checksum: 1877f623e

Time (s): cpu = 00:28:00 ; elapsed = 00:16:47 . Memory (MB): peak = 2471.281 ; gain = 318.023
WARNING: [Route 35-468] The router encountered 4 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_reg/D
	design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/start_sending_reg_lopt_replica/D
	design_1_i/UDP_1/inst/UDP_v1_0_S00_AXI_inst/clk_1MHz_buffered_reg/D
	design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_uudp/udp_clk_reg_lopt_replica/D

Phase 6 Post Hold Fix | Checksum: 14442d610

Time (s): cpu = 00:28:01 ; elapsed = 00:16:47 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15d6ee621

Time (s): cpu = 00:28:06 ; elapsed = 00:16:50 . Memory (MB): peak = 2471.281 ; gain = 318.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.496 | TNS=-51.544| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 15d6ee621

Time (s): cpu = 00:28:06 ; elapsed = 00:16:50 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.70039 %
  Global Horizontal Routing Utilization  = 3.5725 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 8 Route finalize | Checksum: 15d6ee621

Time (s): cpu = 00:28:07 ; elapsed = 00:16:50 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15d6ee621

Time (s): cpu = 00:28:07 ; elapsed = 00:16:50 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f3bd1678

Time (s): cpu = 00:28:09 ; elapsed = 00:16:53 . Memory (MB): peak = 2471.281 ; gain = 318.023
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2471.281 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.243. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: c80a52f5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2471.281 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 1f3bd1678

Time (s): cpu = 00:28:45 ; elapsed = 00:17:19 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: f0b38a5d

Time (s): cpu = 00:28:59 ; elapsed = 00:17:33 . Memory (MB): peak = 2471.281 ; gain = 318.023
Post Restoration Checksum: NetGraph: 311927b5 NumContArr: 40cde0e8 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 71e7089d

Time (s): cpu = 00:29:01 ; elapsed = 00:17:35 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 71e7089d

Time (s): cpu = 00:29:01 ; elapsed = 00:17:36 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 18b86cb23

Time (s): cpu = 00:29:01 ; elapsed = 00:17:36 . Memory (MB): peak = 2471.281 ; gain = 318.023
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1ce50db64

Time (s): cpu = 00:29:19 ; elapsed = 00:17:46 . Memory (MB): peak = 2471.281 ; gain = 318.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.333 | TNS=-49.165| WHS=-0.362 | THS=-911.044|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 1526fed70

Time (s): cpu = 00:29:28 ; elapsed = 00:17:52 . Memory (MB): peak = 2471.281 ; gain = 318.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.333 | TNS=-48.113| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 2432230f5

Time (s): cpu = 00:29:28 ; elapsed = 00:17:52 . Memory (MB): peak = 2471.281 ; gain = 318.023
Phase 13 Router Initialization | Checksum: 24002e74d

Time (s): cpu = 00:29:28 ; elapsed = 00:17:52 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 131f988ed

Time (s): cpu = 00:29:32 ; elapsed = 00:17:54 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.440 | TNS=-52.302| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1338e93b9

Time (s): cpu = 00:31:54 ; elapsed = 00:19:32 . Memory (MB): peak = 2471.281 ; gain = 318.023

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.631 | TNS=-56.790| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 113225a33

Time (s): cpu = 00:40:56 ; elapsed = 00:24:13 . Memory (MB): peak = 2556.723 ; gain = 403.465
Phase 15 Rip-up And Reroute | Checksum: 113225a33

Time (s): cpu = 00:40:56 ; elapsed = 00:24:13 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: c2b1dcb5

Time (s): cpu = 00:40:58 ; elapsed = 00:24:15 . Memory (MB): peak = 2556.723 ; gain = 403.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.427 | TNS=-51.309| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1e06701c4

Time (s): cpu = 00:40:59 ; elapsed = 00:24:15 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1e06701c4

Time (s): cpu = 00:40:59 ; elapsed = 00:24:15 . Memory (MB): peak = 2556.723 ; gain = 403.465
Phase 16 Delay and Skew Optimization | Checksum: 1e06701c4

Time (s): cpu = 00:40:59 ; elapsed = 00:24:15 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 11f8960ce

Time (s): cpu = 00:41:02 ; elapsed = 00:24:17 . Memory (MB): peak = 2556.723 ; gain = 403.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.355 | TNS=-50.648| WHS=0.051  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1c3119abf

Time (s): cpu = 00:41:02 ; elapsed = 00:24:17 . Memory (MB): peak = 2556.723 ; gain = 403.465
Phase 17 Post Hold Fix | Checksum: 1c3119abf

Time (s): cpu = 00:41:02 ; elapsed = 00:24:17 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 150f57b9e

Time (s): cpu = 00:41:08 ; elapsed = 00:24:20 . Memory (MB): peak = 2556.723 ; gain = 403.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.355 | TNS=-50.648| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 150f57b9e

Time (s): cpu = 00:41:08 ; elapsed = 00:24:20 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.70374 %
  Global Horizontal Routing Utilization  = 3.57621 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 19 Route finalize | Checksum: 150f57b9e

Time (s): cpu = 00:41:08 ; elapsed = 00:24:20 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 150f57b9e

Time (s): cpu = 00:41:08 ; elapsed = 00:24:20 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: cdec5207

Time (s): cpu = 00:41:11 ; elapsed = 00:24:23 . Memory (MB): peak = 2556.723 ; gain = 403.465

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.352 | TNS=-50.536| WHS=0.053  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 10377e31a

Time (s): cpu = 00:41:24 ; elapsed = 00:24:30 . Memory (MB): peak = 2556.723 ; gain = 403.465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:41:24 ; elapsed = 00:24:30 . Memory (MB): peak = 2556.723 ; gain = 403.465

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
742 Infos, 13 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:41:32 ; elapsed = 00:24:35 . Memory (MB): peak = 2556.723 ; gain = 403.465
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2556.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2556.723 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2556.723 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.723 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
754 Infos, 14 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2556.723 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2556.723 ; gain = 0.000
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/buffer_upper0 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10 input design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10 multiplier stage design_1_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset, and design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 118 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar 17 01:28:39 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
774 Infos, 147 Warnings, 11 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2677.934 ; gain = 121.211
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 01:28:39 2018...
