{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742134286571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742134286571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 09:11:26 2025 " "Processing started: Sun Mar 16 09:11:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742134286571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742134286571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RippleCarrySubtractor -c RippleCarrySubtractor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RippleCarrySubtractor -c RippleCarrySubtractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742134286571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742134287032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742134287032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarrysubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarrysubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarrySubtractor " "Found entity 1: RippleCarrySubtractor" {  } { { "RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/Lab5/RippleCarrySub/RippleCarrySubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742134293647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742134293647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fabehav.sv 1 1 " "Found 1 design units, including 1 entities, in source file fabehav.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "FAbehav.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/Lab5/RippleCarrySub/FAbehav.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742134293649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742134293649 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S RippleCarrySubtractor.sv(12) " "Verilog HDL error at RippleCarrySubtractor.sv(12): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/Lab5/RippleCarrySub/RippleCarrySubtractor.sv" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742134293650 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S RippleCarrySubtractor.sv(13) " "Verilog HDL error at RippleCarrySubtractor.sv(13): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/Lab5/RippleCarrySub/RippleCarrySubtractor.sv" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742134293650 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S RippleCarrySubtractor.sv(14) " "Verilog HDL error at RippleCarrySubtractor.sv(14): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/Lab5/RippleCarrySub/RippleCarrySubtractor.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742134293651 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S RippleCarrySubtractor.sv(15) " "Verilog HDL error at RippleCarrySubtractor.sv(15): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/Lab5/RippleCarrySub/RippleCarrySubtractor.sv" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742134293651 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S RippleCarrySubtractor.sv(16) " "Verilog HDL error at RippleCarrySubtractor.sv(16): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/Lab5/RippleCarrySub/RippleCarrySubtractor.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742134293651 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742134293740 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 16 09:11:33 2025 " "Processing ended: Sun Mar 16 09:11:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742134293740 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742134293740 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742134293740 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742134293740 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742134294339 ""}
