0.7
2020.2
Nov  8 2024
22:36:55
/home/rezq/Documents/eecs/112l/lab3/lab2.sim/sim_1/behav/xsim/glbl.v,1761777397,verilog,,,,glbl,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sim_1/imports/lab2_files/tb_mips_32.v,1761777397,verilog,,,,tb_mips_32,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/ALU.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/ALUControl.v,,ALU,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/ALUControl.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/control.v,,ALUControl,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/control.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/data_memory.v,,control,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/data_memory.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/datapath.v,,data_memory,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/datapath.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/instruction_mem.v,,datapath,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/instruction_mem.v,1762321822,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/mips_32.v,,instruction_mem,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/mips_32.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/mux2.v,,mips_32,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/mux2.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/register_file.v,,mux2,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/register_file.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/sign_extend.v,,register_file,,,,,,,,
/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sources_1/imports/lab2_files/sign_extend.v,1761777397,verilog,,/home/rezq/Documents/eecs/112l/lab3/lab2.srcs/sim_1/imports/lab2_files/tb_mips_32.v,,sign_extend,,,,,,,,
