Analysis & Synthesis report for pruebas_algoritmo
Thu Sep 19 20:52:09 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_2|UART_RX:inst4|r_SM_Main
 10. State Machine - |top_2|Algoritmo_2:inst|state
 11. State Machine - |top_2|uart_tx:inst5|fsm_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram:inst1|altsyncram:mem_rtl_0|altsyncram_jg81:auto_generated
 18. Parameter Settings for User Entity Instance: uart_tx:inst5
 19. Parameter Settings for User Entity Instance: Algoritmo_2:inst
 20. Parameter Settings for User Entity Instance: ram:inst1
 21. Parameter Settings for User Entity Instance: uart_algo:inst8
 22. Parameter Settings for User Entity Instance: UART_RX:inst4
 23. Parameter Settings for Inferred Entity Instance: ram:inst1|altsyncram:mem_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 19 20:52:09 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; pruebas_algoritmo                              ;
; Top-level Entity Name              ; top_2                                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 424                                            ;
;     Total combinational functions  ; 400                                            ;
;     Dedicated logic registers      ; 172                                            ;
; Total registers                    ; 172                                            ;
; Total pins                         ; 19                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 22,528                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_2              ; pruebas_algoritmo  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; ram.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/ram.v                  ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/uart_tx.v              ;         ;
; UART_RX.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/UART_RX.vhd            ;         ;
; top_2.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/top_2.bdf              ;         ;
; uart_algo.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/uart_algo.vhd          ;         ;
; Algoritmo_2.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/Algoritmo_2.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_jg81.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/db/altsyncram_jg81.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 424       ;
;                                             ;           ;
; Total combinational functions               ; 400       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 181       ;
;     -- 3 input functions                    ; 59        ;
;     -- <=2 input functions                  ; 160       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 289       ;
;     -- arithmetic mode                      ; 111       ;
;                                             ;           ;
; Total registers                             ; 172       ;
;     -- Dedicated logic registers            ; 172       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
; Total memory bits                           ; 22528     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 183       ;
; Total fan-out                               ; 2013      ;
; Average fan-out                             ; 3.24      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; |top_2                                    ; 400 (1)             ; 172 (0)                   ; 22528       ; 0            ; 0       ; 0         ; 19   ; 0            ; |top_2                                                               ; top_2           ; work         ;
;    |Algoritmo_2:inst|                     ; 278 (278)           ; 87 (87)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|Algoritmo_2:inst                                              ; Algoritmo_2     ; work         ;
;    |UART_RX:inst4|                        ; 51 (51)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|UART_RX:inst4                                                 ; UART_RX         ; work         ;
;    |ram:inst1|                            ; 0 (0)               ; 0 (0)                     ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|ram:inst1                                                     ; ram             ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|ram:inst1|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_jg81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|ram:inst1|altsyncram:mem_rtl_0|altsyncram_jg81:auto_generated ; altsyncram_jg81 ; work         ;
;    |uart_algo:inst8|                      ; 30 (30)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|uart_algo:inst8                                               ; uart_algo       ; work         ;
;    |uart_tx:inst5|                        ; 40 (40)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|uart_tx:inst5                                                 ; uart_tx         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                         ;
+--------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; ram:inst1|altsyncram:mem_rtl_0|altsyncram_jg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 11           ; --           ; --           ; 22528 ; None ;
+--------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|UART_RX:inst4|r_SM_Main                                                                                                    ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+
; Name                     ; r_SM_Main.s_Cleanup ; r_SM_Main.s_RX_Stop_Bit ; r_SM_Main.s_RX_Data_Bits ; r_SM_Main.s_RX_Start_Bit ; r_SM_Main.s_Idle ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+
; r_SM_Main.s_Idle         ; 0                   ; 0                       ; 0                        ; 0                        ; 0                ;
; r_SM_Main.s_RX_Start_Bit ; 0                   ; 0                       ; 0                        ; 1                        ; 1                ;
; r_SM_Main.s_RX_Data_Bits ; 0                   ; 0                       ; 1                        ; 0                        ; 1                ;
; r_SM_Main.s_RX_Stop_Bit  ; 0                   ; 1                       ; 0                        ; 0                        ; 1                ;
; r_SM_Main.s_Cleanup      ; 1                   ; 0                       ; 0                        ; 0                        ; 1                ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|Algoritmo_2:inst|state                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+------------------------------+-----------------+----------------------------------+--------------------------------+-------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+----------------------+--------------------+-----------------+--------------------+-----------------+--------------+
; Name                             ; state.decremento_indice_FIFO ; state.escritura ; state.escritura_energia_cantidad ; state.lectura_energia_cantidad ; state.casos ; state.lectura_ancho_3 ; state.dir_ancho_3 ; state.lectura_ancho_2 ; state.dir_ancho_2 ; state.lectura_ancho_1 ; state.dir_ancho_1 ; state.lectura_FIFO_1 ; state.dir_anterior ; state.nuevo_pix ; state.trigger_wait ; state.wait_done ; state.errase ;
+----------------------------------+------------------------------+-----------------+----------------------------------+--------------------------------+-------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+----------------------+--------------------+-----------------+--------------------+-----------------+--------------+
; state.errase                     ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 0            ;
; state.wait_done                  ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 1               ; 1            ;
; state.trigger_wait               ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 1                  ; 0               ; 1            ;
; state.nuevo_pix                  ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 1               ; 0                  ; 0               ; 1            ;
; state.dir_anterior               ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 1                  ; 0               ; 0                  ; 0               ; 1            ;
; state.lectura_FIFO_1             ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 1                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.dir_ancho_1                ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 1                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.lectura_ancho_1            ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 1                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.dir_ancho_2                ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 1                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.lectura_ancho_2            ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 1                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.dir_ancho_3                ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 1                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.lectura_ancho_3            ; 0                            ; 0               ; 0                                ; 0                              ; 0           ; 1                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.casos                      ; 0                            ; 0               ; 0                                ; 0                              ; 1           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.lectura_energia_cantidad   ; 0                            ; 0               ; 0                                ; 1                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.escritura_energia_cantidad ; 0                            ; 0               ; 1                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.escritura                  ; 0                            ; 1               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
; state.decremento_indice_FIFO     ; 1                            ; 0               ; 0                                ; 0                              ; 0           ; 0                     ; 0                 ; 0                     ; 0                 ; 0                     ; 0                 ; 0                    ; 0                  ; 0               ; 0                  ; 0               ; 1            ;
+----------------------------------+------------------------------+-----------------+----------------------------------+--------------------------------+-------------+-----------------------+-------------------+-----------------------+-------------------+-----------------------+-------------------+----------------------+--------------------+-----------------+--------------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|uart_tx:inst5|fsm_state                                                           ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; fsm_state.FSM_STOP ; fsm_state.FSM_SEND ; fsm_state.FSM_START ; fsm_state.FSM_IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; fsm_state.FSM_IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; fsm_state.FSM_START ; 0                  ; 0                  ; 1                   ; 1                  ;
; fsm_state.FSM_SEND  ; 0                  ; 1                  ; 0                   ; 1                  ;
; fsm_state.FSM_STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; uart_tx:inst5|fsm_state~2             ; Lost fanout        ;
; uart_tx:inst5|fsm_state~3             ; Lost fanout        ;
; uart_tx:inst5|fsm_state~4             ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 172   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 79    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 114   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Algoritmo_2:inst|pix_previo[4]         ; 2       ;
; Algoritmo_2:inst|indice_FIFO[10]       ; 10      ;
; Algoritmo_2:inst|indice_FIFO[8]        ; 12      ;
; Algoritmo_2:inst|indice_FIFO[1]        ; 12      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------+
; Registers Packed Into Inferred Megafunctions       ;
+-----------------------+---------------------+------+
; Register Name         ; Megafunction        ; Type ;
+-----------------------+---------------------+------+
; ram:inst1|dout[0..10] ; ram:inst1|mem_rtl_0 ; RAM  ;
+-----------------------+---------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top_2|uart_algo:inst8|pix_count_int[15] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_2|uart_tx:inst5|data_to_send[1]     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_2|uart_tx:inst5|cycle_counter[0]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_2|uart_tx:inst5|bit_counter[1]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top_2|Algoritmo_2:inst|FIFO_0[0]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|Algoritmo_2:inst|indice_FIFO[6]   ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |top_2|Algoritmo_2:inst|pix_previo[16]   ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |top_2|UART_RX:inst4|r_Clk_Count[3]      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_2|Algoritmo_2:inst|cuenta[0]        ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |top_2|Algoritmo_2:inst|FIFO_dir_o[5]    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top_2|Algoritmo_2:inst|FIFO_dir_o[10]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_2|Algoritmo_2:inst|indice_FIFO[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_2|UART_RX:inst4|r_Bit_Index         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for ram:inst1|altsyncram:mem_rtl_0|altsyncram_jg81:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:inst5 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; BIT_RATE       ; 115200   ; Signed Integer                 ;
; CLK_HZ         ; 50000000 ; Signed Integer                 ;
; PAYLOAD_BITS   ; 8        ; Signed Integer                 ;
; STOP_BITS      ; 1        ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Algoritmo_2:inst ;
+------------------+---------+----------------------------------+
; Parameter Name   ; Value   ; Type                             ;
+------------------+---------+----------------------------------+
; umbral           ; 0       ; Signed Integer                   ;
; cantidad_eventos ; 2048    ; Signed Integer                   ;
; ancho            ; 1280    ; Signed Integer                   ;
; pixels           ; 1310720 ; Signed Integer                   ;
+------------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; addr_width     ; 11    ; Signed Integer                ;
; data_width     ; 11    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_algo:inst8 ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; pixels         ; 1310720 ; Signed Integer                    ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; g_clks_per_bit ; 434   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:inst1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped             ;
; WIDTH_A                            ; 11                   ; Untyped             ;
; WIDTHAD_A                          ; 11                   ; Untyped             ;
; NUMWORDS_A                         ; 2048                 ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 1                    ; Untyped             ;
; WIDTHAD_B                          ; 1                    ; Untyped             ;
; NUMWORDS_B                         ; 1                    ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_jg81      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                           ;
+-------------------------------------------+--------------------------------+
; Name                                      ; Value                          ;
+-------------------------------------------+--------------------------------+
; Number of entity instances                ; 1                              ;
; Entity Instance                           ; ram:inst1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                    ;
;     -- WIDTH_A                            ; 11                             ;
;     -- NUMWORDS_A                         ; 2048                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 1                              ;
;     -- NUMWORDS_B                         ; 1                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ;
+-------------------------------------------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 19                          ;
; cycloneiii_ff         ; 172                         ;
;     CLR               ; 19                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 39                          ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA SCLR          ; 21                          ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 10                          ;
;     SLD               ; 1                           ;
;     plain             ; 24                          ;
; cycloneiii_lcell_comb ; 401                         ;
;     arith             ; 111                         ;
;         2 data inputs ; 104                         ;
;         3 data inputs ; 7                           ;
;     normal            ; 290                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 181                         ;
; cycloneiii_ram_block  ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 8.30                        ;
; Average LUT depth     ; 3.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Sep 19 20:52:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pruebas_algoritmo -c pruebas_algoritmo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/ram.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file algoritmo.vhd
    Info (12022): Found design unit 1: Algoritmo-rtl File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/Algoritmo.vhd Line: 53
    Info (12023): Found entity 1: Algoritmo File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/Algoritmo.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file test_uart_tx_rx.v
    Info (12023): Found entity 1: test_uart_tx_rx File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/test_uart_tx_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/uart_tx.v Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-rtl File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/UART_RX.vhd Line: 31
    Info (12023): Found entity 1: UART_RX File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/UART_RX.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file top_2.bdf
    Info (12023): Found entity 1: top_2
Info (12021): Found 2 design units, including 1 entities, in source file uart_algo.vhd
    Info (12022): Found design unit 1: uart_algo-rtl File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/uart_algo.vhd Line: 26
    Info (12023): Found entity 1: uart_algo File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/uart_algo.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file algoritmo_2.vhd
    Info (12022): Found design unit 1: Algoritmo_2-rtl File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/Algoritmo_2.vhd Line: 53
    Info (12023): Found entity 1: Algoritmo_2 File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/Algoritmo_2.vhd Line: 11
Info (12127): Elaborating entity "top_2" for the top level hierarchy
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:inst5"
Warning (10230): Verilog HDL assignment warning at uart_tx.v(134): truncated value with size 10 to match size of target (4) File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/uart_tx.v Line: 134
Warning (10230): Verilog HDL assignment warning at uart_tx.v(136): truncated value with size 10 to match size of target (4) File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/uart_tx.v Line: 136
Info (12128): Elaborating entity "Algoritmo_2" for hierarchy "Algoritmo_2:inst"
Warning (10541): VHDL Signal Declaration warning at Algoritmo_2.vhd(64): used implicit default value for signal "reg_ancho_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/Algoritmo_2.vhd Line: 64
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst1"
Info (12128): Elaborating entity "uart_algo" for hierarchy "uart_algo:inst8"
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:inst4"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:inst1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "ram:inst1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ram:inst1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jg81.tdf
    Info (12023): Found entity 1: altsyncram_jg81 File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/db/altsyncram_jg81.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/Algoritmo_2.vhd Line: 78
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/output_files/pruebas_algoritmo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 456 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 426 logic cells
    Info (21064): Implemented 11 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Thu Sep 19 20:52:09 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/output_files/pruebas_algoritmo.map.smsg.


