// Seed: 89848817
module module_0 (
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
    , id_5,
    output logic id_6
);
  always @(posedge id_5) id_5 <= 1'b0;
endmodule
