{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649869940096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649869940096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 13:12:20 2022 " "Processing started: Wed Apr 13 13:12:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649869940096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869940096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869940096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649869940482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649869940482 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE10_LITE_Golden_Top.v " "Can't analyze file -- file DE10_LITE_Golden_Top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1649869948202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinball.v 4 4 " "Found 4 design units, including 4 entities, in source file pinball.v" { { "Info" "ISGN_ENTITY_NAME" "1 pinball " "Found entity 1: pinball" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649869948203 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD " "Found entity 2: BCD" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649869948203 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec_to_7_seg " "Found entity 3: dec_to_7_seg" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649869948203 ""} { "Info" "ISGN_ENTITY_NAME" "4 re_monostable " "Found entity 4: re_monostable" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649869948203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948203 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(16) " "Verilog HDL Instantiation warning at pinball.v(16): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1649869948203 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(17) " "Verilog HDL Instantiation warning at pinball.v(17): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1649869948203 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(18) " "Verilog HDL Instantiation warning at pinball.v(18): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1649869948207 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(19) " "Verilog HDL Instantiation warning at pinball.v(19): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1649869948207 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(20) " "Verilog HDL Instantiation warning at pinball.v(20): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1649869948207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pinball " "Elaborating entity \"pinball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649869948229 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst pinball.v(26) " "Verilog HDL Always Construct warning at pinball.v(26): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tick pinball.v(28) " "Verilog HDL Always Construct warning at pinball.v(28): variable \"tick\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score pinball.v(29) " "Verilog HDL Always Construct warning at pinball.v(29): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score pinball.v(30) " "Verilog HDL Always Construct warning at pinball.v(30): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pinball.v(30) " "Verilog HDL assignment warning at pinball.v(30): truncated value with size 32 to match size of target (16)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score pinball.v(25) " "Verilog HDL Always Construct warning at pinball.v(25): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] pinball.v(28) " "Inferred latch for \"score\[0\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] pinball.v(28) " "Inferred latch for \"score\[1\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] pinball.v(28) " "Inferred latch for \"score\[2\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] pinball.v(28) " "Inferred latch for \"score\[3\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] pinball.v(28) " "Inferred latch for \"score\[4\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948232 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[5\] pinball.v(28) " "Inferred latch for \"score\[5\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[6\] pinball.v(28) " "Inferred latch for \"score\[6\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[7\] pinball.v(28) " "Inferred latch for \"score\[7\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[8\] pinball.v(28) " "Inferred latch for \"score\[8\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[9\] pinball.v(28) " "Inferred latch for \"score\[9\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[10\] pinball.v(28) " "Inferred latch for \"score\[10\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[11\] pinball.v(28) " "Inferred latch for \"score\[11\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[12\] pinball.v(28) " "Inferred latch for \"score\[12\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[13\] pinball.v(28) " "Inferred latch for \"score\[13\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[14\] pinball.v(28) " "Inferred latch for \"score\[14\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[15\] pinball.v(28) " "Inferred latch for \"score\[15\]\" at pinball.v(28)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948236 "|pinball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:score_con " "Elaborating entity \"BCD\" for hierarchy \"BCD:score_con\"" {  } { { "pinball.v" "score_con" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649869948252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(59) " "Verilog HDL assignment warning at pinball.v(59): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649869948252 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(57) " "Verilog HDL assignment warning at pinball.v(57): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649869948252 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(55) " "Verilog HDL assignment warning at pinball.v(55): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649869948252 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(53) " "Verilog HDL assignment warning at pinball.v(53): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649869948252 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(51) " "Verilog HDL assignment warning at pinball.v(51): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649869948252 "|pinball|BCD:score_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_7_seg dec_to_7_seg:comb_3 " "Elaborating entity \"dec_to_7_seg\" for hierarchy \"dec_to_7_seg:comb_3\"" {  } { { "pinball.v" "comb_3" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec pinball.v(83) " "Verilog HDL Always Construct warning at pinball.v(83): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 "|pinball|dec_to_7_seg:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pinball.v(83) " "Verilog HDL Case Statement warning at pinball.v(83): incomplete case statement has no default case item" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 83 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 "|pinball|dec_to_7_seg:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot pinball.v(115) " "Verilog HDL Always Construct warning at pinball.v(115): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 "|pinball|dec_to_7_seg:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segs pinball.v(82) " "Verilog HDL Always Construct warning at pinball.v(82): inferring latch(es) for variable \"segs\", which holds its previous value in one or more paths through the always construct" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[0\] pinball.v(82) " "Inferred latch for \"segs\[0\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[1\] pinball.v(82) " "Inferred latch for \"segs\[1\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[2\] pinball.v(82) " "Inferred latch for \"segs\[2\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948272 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[3\] pinball.v(82) " "Inferred latch for \"segs\[3\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948277 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[4\] pinball.v(82) " "Inferred latch for \"segs\[4\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948277 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[5\] pinball.v(82) " "Inferred latch for \"segs\[5\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948277 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[6\] pinball.v(82) " "Inferred latch for \"segs\[6\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948277 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[7\] pinball.v(82) " "Inferred latch for \"segs\[7\]\" at pinball.v(82)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869948277 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "re_monostable re_monostable:inc_pulser " "Elaborating entity \"re_monostable\" for hierarchy \"re_monostable:inc_pulser\"" {  } { { "pinball.v" "inc_pulser" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649869948285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_7\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_7\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_6\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_6\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_5\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_5\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_4\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_4\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_3\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[0\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[0\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948677 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[1\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[1\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[2\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[2\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[3\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[3\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[4\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[4\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[5\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[5\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[6\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[6\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649869948682 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649869948872 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dec_to_7_seg:comb_7\|segs\[3\] dec_to_7_seg:comb_7\|segs\[0\] " "Duplicate LATCH primitive \"dec_to_7_seg:comb_7\|segs\[3\]\" merged with LATCH primitive \"dec_to_7_seg:comb_7\|segs\[0\]\"" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1649869948879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dec_to_7_seg:comb_7\|segs\[4\] dec_to_7_seg:comb_7\|segs\[0\] " "Duplicate LATCH primitive \"dec_to_7_seg:comb_7\|segs\[4\]\" merged with LATCH primitive \"dec_to_7_seg:comb_7\|segs\[0\]\"" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1649869948879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dec_to_7_seg:comb_7\|segs\[5\] dec_to_7_seg:comb_7\|segs\[2\] " "Duplicate LATCH primitive \"dec_to_7_seg:comb_7\|segs\[5\]\" merged with LATCH primitive \"dec_to_7_seg:comb_7\|segs\[2\]\"" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1649869948879 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1649869948879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[0\] " "Latch dec_to_7_seg:comb_7\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[1\] " "Latch dec_to_7_seg:comb_7\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[2\] " "Latch dec_to_7_seg:comb_7\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[6\] " "Latch dec_to_7_seg:comb_7\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[0\] " "Latch dec_to_7_seg:comb_6\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[1\] " "Latch dec_to_7_seg:comb_6\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[2\] " "Latch dec_to_7_seg:comb_6\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[3\] " "Latch dec_to_7_seg:comb_6\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[4\] " "Latch dec_to_7_seg:comb_6\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[5\] " "Latch dec_to_7_seg:comb_6\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[6\] " "Latch dec_to_7_seg:comb_6\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[0\] " "Latch dec_to_7_seg:comb_5\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[1\] " "Latch dec_to_7_seg:comb_5\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948880 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[2\] " "Latch dec_to_7_seg:comb_5\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[3\] " "Latch dec_to_7_seg:comb_5\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[4\] " "Latch dec_to_7_seg:comb_5\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[5\] " "Latch dec_to_7_seg:comb_5\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[6\] " "Latch dec_to_7_seg:comb_5\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[0\] " "Latch dec_to_7_seg:comb_4\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[1\] " "Latch dec_to_7_seg:comb_4\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[2\] " "Latch dec_to_7_seg:comb_4\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[3\] " "Latch dec_to_7_seg:comb_4\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[4\] " "Latch dec_to_7_seg:comb_4\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[5\] " "Latch dec_to_7_seg:comb_4\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[6\] " "Latch dec_to_7_seg:comb_4\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649869948882 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649869948882 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649869950246 "|pinball|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649869950246 "|pinball|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649869950246 "|pinball|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649869950246 "|pinball|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649869950246 "|pinball|HEX4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649869950246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649869950312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649869951712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649869951712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649869951777 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649869951777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649869951777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649869951777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649869951809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 13:12:31 2022 " "Processing ended: Wed Apr 13 13:12:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649869951809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649869951809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649869951809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649869951809 ""}
