--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MAIN.twx MAIN.ncd -o MAIN.twr MAIN.pcf -ucf MAIN.ucf

Design file:              MAIN.ncd
Physical constraint file: MAIN.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK37 = PERIOD TIMEGRP "CLK37" 26.665 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK37 = PERIOD TIMEGRP "CLK37" 26.665 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.664ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.665ns
  Low pulse: 13.332ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------
Slack: 10.664ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.665ns
  High pulse: 13.332ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------
Slack: 23.995ns (period - min period limit)
  Period: 26.665ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk2x = PERIOD TIMEGRP "clk2x" 8.88 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.430ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk2x = PERIOD TIMEGRP "clk2x" 8.88 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 8.880ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clkaq/CLK
  Logical resource: clkaq/CK
  Location pin: SLICE_X32Y60.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 8.880ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dv1<4>/CLK
  Logical resource: dv1_5/CK
  Location pin: SLICE_X36Y48.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.880ns
  High pulse: 4.440ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dv1<4>/SR
  Logical resource: dv1_5/SR
  Location pin: SLICE_X36Y48.SR
  Clock network: ][66382_302
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkb = PERIOD TIMEGRP "clkb" 35.554 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkb = PERIOD TIMEGRP "clkb" 35.554 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_front/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_front/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41298 paths analyzed, 2905 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.143ns.
--------------------------------------------------------------------------------

Paths for end point adwell6_7 (SLICE_X33Y29.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd3 (FF)
  Destination:          adwell6_7 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.954ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (0.339 - 0.493)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd3 to adwell6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.CQ      Tcko                  0.408   lumstp_FSM_FFd3
                                                       lumstp_FSM_FFd3
    SLICE_X20Y29.D2      net (fanout=28)       2.356   lumstp_FSM_FFd3
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.362   adwell6<6>
                                                       adwell6_7
    -------------------------------------------------  ---------------------------
    Total                                     12.954ns (2.011ns logic, 10.943ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd1 (FF)
  Destination:          adwell6_7 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.101ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.339 - 0.397)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd1 to adwell6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.AQ      Tcko                  0.447   lumstp_FSM_FFd1
                                                       lumstp_FSM_FFd1
    SLICE_X20Y29.D1      net (fanout=17)       1.464   lumstp_FSM_FFd1
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.362   adwell6<6>
                                                       adwell6_7
    -------------------------------------------------  ---------------------------
    Total                                     12.101ns (2.050ns logic, 10.051ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd2 (FF)
  Destination:          adwell6_7 (FF)
  Requirement:          106.665ns
  Data Path Delay:      11.965ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (0.339 - 0.483)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd2 to adwell6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.447   lumstp_FSM_FFd2
                                                       lumstp_FSM_FFd2
    SLICE_X20Y29.D4      net (fanout=34)       1.328   lumstp_FSM_FFd2
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.362   adwell6<6>
                                                       adwell6_7
    -------------------------------------------------  ---------------------------
    Total                                     11.965ns (2.050ns logic, 9.915ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point adwell6_4 (SLICE_X33Y29.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd3 (FF)
  Destination:          adwell6_4 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.952ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (0.339 - 0.493)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd3 to adwell6_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.CQ      Tcko                  0.408   lumstp_FSM_FFd3
                                                       lumstp_FSM_FFd3
    SLICE_X20Y29.D2      net (fanout=28)       2.356   lumstp_FSM_FFd3
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.360   adwell6<6>
                                                       adwell6_4
    -------------------------------------------------  ---------------------------
    Total                                     12.952ns (2.009ns logic, 10.943ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd1 (FF)
  Destination:          adwell6_4 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.099ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.339 - 0.397)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd1 to adwell6_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.AQ      Tcko                  0.447   lumstp_FSM_FFd1
                                                       lumstp_FSM_FFd1
    SLICE_X20Y29.D1      net (fanout=17)       1.464   lumstp_FSM_FFd1
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.360   adwell6<6>
                                                       adwell6_4
    -------------------------------------------------  ---------------------------
    Total                                     12.099ns (2.048ns logic, 10.051ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd2 (FF)
  Destination:          adwell6_4 (FF)
  Requirement:          106.665ns
  Data Path Delay:      11.963ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (0.339 - 0.483)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd2 to adwell6_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.447   lumstp_FSM_FFd2
                                                       lumstp_FSM_FFd2
    SLICE_X20Y29.D4      net (fanout=34)       1.328   lumstp_FSM_FFd2
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.360   adwell6<6>
                                                       adwell6_4
    -------------------------------------------------  ---------------------------
    Total                                     11.963ns (2.048ns logic, 9.915ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point adwell6_6 (SLICE_X33Y29.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd3 (FF)
  Destination:          adwell6_6 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (0.339 - 0.493)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd3 to adwell6_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.CQ      Tcko                  0.408   lumstp_FSM_FFd3
                                                       lumstp_FSM_FFd3
    SLICE_X20Y29.D2      net (fanout=28)       2.356   lumstp_FSM_FFd3
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.324   adwell6<6>
                                                       adwell6_6
    -------------------------------------------------  ---------------------------
    Total                                     12.916ns (1.973ns logic, 10.943ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd1 (FF)
  Destination:          adwell6_6 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.339 - 0.397)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd1 to adwell6_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.AQ      Tcko                  0.447   lumstp_FSM_FFd1
                                                       lumstp_FSM_FFd1
    SLICE_X20Y29.D1      net (fanout=17)       1.464   lumstp_FSM_FFd1
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.324   adwell6<6>
                                                       adwell6_6
    -------------------------------------------------  ---------------------------
    Total                                     12.063ns (2.012ns logic, 10.051ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd2 (FF)
  Destination:          adwell6_6 (FF)
  Requirement:          106.665ns
  Data Path Delay:      11.927ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (0.339 - 0.483)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd2 to adwell6_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.447   lumstp_FSM_FFd2
                                                       lumstp_FSM_FFd2
    SLICE_X20Y29.D4      net (fanout=34)       1.328   lumstp_FSM_FFd2
    SLICE_X20Y29.D       Tilo                  0.205   extellipevb_BRB0
                                                       lut9427_236
    SLICE_X32Y47.A6      net (fanout=28)       3.136   lut9427_236
    SLICE_X32Y47.A       Tilo                  0.205   lut22135_4637
                                                       lut22134_4636
    SLICE_X32Y47.B4      net (fanout=6)        0.387   lut22134_4636
    SLICE_X32Y47.B       Tilo                  0.205   lut22135_4637
                                                       lut22135_4637
    SLICE_X19Y37.C2      net (fanout=3)        1.700   lut22135_4637
    SLICE_X19Y37.CMUX    Tilo                  0.313   extevent_BRB0
                                                       lut22136_4638
    SLICE_X27Y34.C2      net (fanout=4)        1.236   lut22136_4638
    SLICE_X27Y34.CMUX    Tilo                  0.313   adwell7<5>
                                                       lut29263_6863
    SLICE_X33Y29.CE      net (fanout=4)        2.128   lut29263_6863
    SLICE_X33Y29.CLK     Tceck                 0.324   adwell6<6>
                                                       adwell6_6
    -------------------------------------------------  ---------------------------
    Total                                     11.927ns (2.012ns logic, 9.915ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_tabejetb16/DP.HIGH (SLICE_X26Y42.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ndumpf_2 (FF)
  Destination:          Mram_tabejetb16/DP.HIGH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.101 - 0.107)
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ndumpf_2 to Mram_tabejetb16/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.AQ      Tcko                  0.200   ndumpf<4>
                                                       ndumpf_2
    SLICE_X26Y42.D3      net (fanout=91)       0.354   ndumpf<2>
    SLICE_X26Y42.CLK     Tah         (-Th)     0.172   extellipeva_BRB2
                                                       Mram_tabejetb16/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.028ns logic, 0.354ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_tabejetb16/DP.LOW (SLICE_X26Y42.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ndumpf_2 (FF)
  Destination:          Mram_tabejetb16/DP.LOW (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.101 - 0.107)
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ndumpf_2 to Mram_tabejetb16/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.AQ      Tcko                  0.200   ndumpf<4>
                                                       ndumpf_2
    SLICE_X26Y42.D3      net (fanout=91)       0.354   ndumpf<2>
    SLICE_X26Y42.CLK     Tah         (-Th)     0.172   extellipeva_BRB2
                                                       Mram_tabejetb16/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.028ns logic, 0.354ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_tabejetb16/SP.HIGH (SLICE_X26Y42.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ndumpf_2 (FF)
  Destination:          Mram_tabejetb16/SP.HIGH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.101 - 0.107)
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ndumpf_2 to Mram_tabejetb16/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.AQ      Tcko                  0.200   ndumpf<4>
                                                       ndumpf_2
    SLICE_X26Y42.D3      net (fanout=91)       0.354   ndumpf<2>
    SLICE_X26Y42.CLK     Tah         (-Th)     0.172   extellipeva_BRB2
                                                       Mram_tabejetb16/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.028ns logic, 0.354ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 105.026ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LED1_OBUF/CLK0
  Logical resource: LED1/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------
Slack: 105.026ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: floorx/CLK0
  Logical resource: floorx/CK0
  Location pin: OLOGIC_X0Y56.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------
Slack: 105.606ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: FPGA_RSTCOM_IBUF/CLK0
  Logical resource: comrst/CLK0
  Location pin: ILOGIC_X0Y23.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203241 paths analyzed, 16539 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.834ns.
--------------------------------------------------------------------------------

Paths for end point flageb_15_BRB1 (SLICE_X49Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          flageb_15_BRB1 (FF)
  Requirement:          17.776ns
  Data Path Delay:      16.870ns (Levels of Logic = 2)
  Clock Path Skew:      0.071ns (0.338 - 0.267)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to flageb_15_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X9Y2.A5        net (fanout=227)      6.711   lut8554_0
    SLICE_X9Y2.A         Tilo                  0.259   i_MEAN_16K/s_acc_transluc<38>
                                                       ][IN_virtPIBox_37771_20980_INV_0
    SLICE_X49Y62.SR      net (fanout=183)      7.851   ][IN_virtPIBox_37771_20980
    SLICE_X49Y62.CLK     Trck                  0.267   flageb_15_BRB1
                                                       flageb_15_BRB1
    -------------------------------------------------  ---------------------------
    Total                                     16.870ns (1.122ns logic, 15.748ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point flagxb_15_BRB2 (SLICE_X46Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          flagxb_15_BRB2 (FF)
  Requirement:          17.776ns
  Data Path Delay:      16.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.062ns (0.329 - 0.267)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to flagxb_15_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X9Y2.A5        net (fanout=227)      6.711   lut8554_0
    SLICE_X9Y2.A         Tilo                  0.259   i_MEAN_16K/s_acc_transluc<38>
                                                       ][IN_virtPIBox_37771_20980_INV_0
    SLICE_X46Y60.SR      net (fanout=183)      7.875   ][IN_virtPIBox_37771_20980
    SLICE_X46Y60.CLK     Trck                  0.228   flagxb_22_BRB0
                                                       flagxb_15_BRB2
    -------------------------------------------------  ---------------------------
    Total                                     16.855ns (1.083ns logic, 15.772ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point flagxb_22_BRB0 (SLICE_X46Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          flagxb_22_BRB0 (FF)
  Requirement:          17.776ns
  Data Path Delay:      16.852ns (Levels of Logic = 2)
  Clock Path Skew:      0.062ns (0.329 - 0.267)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to flagxb_22_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X9Y2.A5        net (fanout=227)      6.711   lut8554_0
    SLICE_X9Y2.A         Tilo                  0.259   i_MEAN_16K/s_acc_transluc<38>
                                                       ][IN_virtPIBox_37771_20980_INV_0
    SLICE_X46Y60.SR      net (fanout=183)      7.875   ][IN_virtPIBox_37771_20980
    SLICE_X46Y60.CLK     Trck                  0.225   flagxb_22_BRB0
                                                       flagxb_22_BRB0
    -------------------------------------------------  ---------------------------
    Total                                     16.852ns (1.080ns logic, 15.772ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point flageb_14_BRB0 (SLICE_X48Y55.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               flageb_14_BRB1 (FF)
  Destination:          flageb_14_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: flageb_14_BRB1 to flageb_14_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y55.DQ      Tcko                  0.198   flageb_14_BRB1
                                                       flageb_14_BRB1
    SLICE_X48Y55.C6      net (fanout=1)        0.017   flageb_14_BRB1
    SLICE_X48Y55.CLK     Tah         (-Th)    -0.190   flagxb_6_BRB0
                                                       lut32642_3379
                                                       flageb_14_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point CCD_CLK1_1 (SLICE_X4Y71.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CCD_CLK1_1 (FF)
  Destination:          CCD_CLK1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CCD_CLK1_1 to CCD_CLK1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.DQ       Tcko                  0.200   CCD_CLK1_1
                                                       CCD_CLK1_1
    SLICE_X4Y71.D6       net (fanout=1)        0.017   CCD_CLK1_1
    SLICE_X4Y71.CLK      Tah         (-Th)    -0.190   CCD_CLK1_1
                                                       lut9046_151
                                                       CCD_CLK1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_input_data_10_1 (SLICE_X40Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_input_data_10_1 (FF)
  Destination:          s_sram_input_data_10_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_input_data_10_1 to s_sram_input_data_10_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.AQ      Tcko                  0.200   s_sram_input_data_14_1
                                                       s_sram_input_data_10_1
    SLICE_X40Y30.A6      net (fanout=1)        0.017   s_sram_input_data_10_1
    SLICE_X40Y30.CLK     Tah         (-Th)    -0.190   s_sram_input_data_14_1
                                                       lut8971_125
                                                       s_sram_input_data_10_1
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y11.CLKBRDCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y5.CLKAWRCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 94 paths analyzed, 76 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.291ns.
--------------------------------------------------------------------------------

Paths for end point dv1_3 (SLICE_X37Y47.D2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_5 (FF)
  Destination:          dv1_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.125ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.454 - 0.469)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_5 to dv1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.BMUX    Tshcko                0.455   dv1<4>
                                                       dv1_5
    SLICE_X37Y47.B1      net (fanout=2)        0.646   dv1<5>
    SLICE_X37Y47.B       Tilo                  0.259   dv1<3>
                                                       lut19670_3681
    SLICE_X37Y47.D2      net (fanout=5)        0.443   lut19670_3681
    SLICE_X37Y47.CLK     Tas                   0.322   dv1<3>
                                                       lut19686_3689
                                                       dv1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (1.036ns logic, 1.089ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_4 (FF)
  Destination:          dv1_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.454 - 0.469)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_4 to dv1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.BQ      Tcko                  0.408   dv1<4>
                                                       dv1_4
    SLICE_X37Y47.B5      net (fanout=2)        0.358   dv1<4>
    SLICE_X37Y47.B       Tilo                  0.259   dv1<3>
                                                       lut19670_3681
    SLICE_X37Y47.D2      net (fanout=5)        0.443   lut19670_3681
    SLICE_X37Y47.CLK     Tas                   0.322   dv1<3>
                                                       lut19686_3689
                                                       dv1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.790ns (0.989ns logic, 0.801ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point ck1us (SLICE_X37Y48.D4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_5 (FF)
  Destination:          ck1us (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_5 to ck1us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.BMUX    Tshcko                0.455   dv1<4>
                                                       dv1_5
    SLICE_X37Y47.B1      net (fanout=2)        0.646   dv1<5>
    SLICE_X37Y47.B       Tilo                  0.259   dv1<3>
                                                       lut19670_3681
    SLICE_X37Y48.D4      net (fanout=5)        0.418   lut19670_3681
    SLICE_X37Y48.CLK     Tas                   0.322   ck1us
                                                       lut50027_14533
                                                       ck1us
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (1.036ns logic, 1.064ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_4 (FF)
  Destination:          ck1us (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_4 to ck1us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.BQ      Tcko                  0.408   dv1<4>
                                                       dv1_4
    SLICE_X37Y47.B5      net (fanout=2)        0.358   dv1<4>
    SLICE_X37Y47.B       Tilo                  0.259   dv1<3>
                                                       lut19670_3681
    SLICE_X37Y48.D4      net (fanout=5)        0.418   lut19670_3681
    SLICE_X37Y48.CLK     Tas                   0.322   ck1us
                                                       lut50027_14533
                                                       ck1us
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.989ns logic, 0.776ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point dv1_0 (SLICE_X37Y48.B5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_5 (FF)
  Destination:          dv1_0 (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.056ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_5 to dv1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.BMUX    Tshcko                0.455   dv1<4>
                                                       dv1_5
    SLICE_X37Y47.B1      net (fanout=2)        0.646   dv1<5>
    SLICE_X37Y47.B       Tilo                  0.259   dv1<3>
                                                       lut19670_3681
    SLICE_X37Y48.B5      net (fanout=5)        0.374   lut19670_3681
    SLICE_X37Y48.CLK     Tas                   0.322   ck1us
                                                       lut19671_3682
                                                       dv1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (1.036ns logic, 1.020ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_4 (FF)
  Destination:          dv1_0 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_4 to dv1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.BQ      Tcko                  0.408   dv1<4>
                                                       dv1_4
    SLICE_X37Y47.B5      net (fanout=2)        0.358   dv1<4>
    SLICE_X37Y47.B       Tilo                  0.259   dv1<3>
                                                       lut19670_3681
    SLICE_X37Y48.B5      net (fanout=5)        0.374   lut19670_3681
    SLICE_X37Y48.CLK     Tas                   0.322   ck1us
                                                       lut19671_3682
                                                       dv1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.989ns logic, 0.732ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkxx (SLICE_X41Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv3_1 (FF)
  Destination:          clkxx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv3_1 to clkxx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.BQ      Tcko                  0.198   dv3<0>
                                                       dv3_1
    SLICE_X41Y48.B5      net (fanout=2)        0.073   dv3<1>
    SLICE_X41Y48.CLK     Tah         (-Th)    -0.155   dv3<0>
                                                       lut50017_14527
                                                       clkxx
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point dv1_3 (SLICE_X37Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv1_3 (FF)
  Destination:          dv1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv1_3 to dv1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.DQ      Tcko                  0.198   dv1<3>
                                                       dv1_3
    SLICE_X37Y47.D6      net (fanout=6)        0.034   dv1<3>
    SLICE_X37Y47.CLK     Tah         (-Th)    -0.215   dv1<3>
                                                       lut19686_3689
                                                       dv1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point dv1_1 (SLICE_X37Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv1_1 (FF)
  Destination:          dv1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv1_1 to dv1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.198   dv1<3>
                                                       dv1_1
    SLICE_X37Y47.A6      net (fanout=6)        0.037   dv1<1>
    SLICE_X37Y47.CLK     Tah         (-Th)    -0.215   dv1<3>
                                                       lut19676_3684
                                                       dv1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.158ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst/I0
  Logical resource: BUFG_inst/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clkfx
--------------------------------------------------------------------------------
Slack: 8.458ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clkaq/CLK
  Logical resource: clkaq/CK
  Location pin: SLICE_X32Y60.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.458ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dv1<4>/CLK
  Logical resource: dv1_5/CK
  Location pin: SLICE_X36Y48.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_reading_sram_active_LDC = MAXDELAY TO TIMEGRP        
 "TO_s_reading_sram_active_LDC" TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.254ns.
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X37Y36.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.254ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10617_378 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X37Y36.D2      net (fanout=227)      2.920   lut8554_0
    SLICE_X37Y36.D       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut10615_377
    SLICE_X37Y36.SR      net (fanout=2)        0.307   lut10615_377
    SLICE_X37Y36.CLK     Trck                  0.280   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.254ns (1.135ns logic, 7.119ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10617_378 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X37Y36.D2      net (fanout=227)      2.920   lut8554_0
    SLICE_X37Y36.D       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut10615_377
    SLICE_X37Y36.SR      net (fanout=2)        0.307   lut10615_377
    SLICE_X37Y36.CLK     Trck                  0.280   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (1.135ns logic, 4.413ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10617_378 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X37Y36.D1      net (fanout=1030)     3.532   i_MAIN_RESET/s_main_reset_1
    SLICE_X37Y36.D       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut10615_377
    SLICE_X37Y36.SR      net (fanout=2)        0.307   lut10615_377
    SLICE_X37Y36.CLK     Trck                  0.280   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.930ns logic, 3.839ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X37Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.238ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.538ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X37Y36.D1      net (fanout=1030)     3.532   i_MAIN_RESET/s_main_reset_1
    SLICE_X37Y36.DMUX    Tilo                  0.313   s_reading_sram_active_LDC
                                                       lut10617_378
    SLICE_X37Y36.CLK     net (fanout=2)        0.302   lut10617_378
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (0.704ns logic, 3.834ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.121ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.655ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X37Y36.D5      net (fanout=87)       1.649   canincfifoline
    SLICE_X37Y36.DMUX    Tilo                  0.313   s_reading_sram_active_LDC
                                                       lut10617_378
    SLICE_X37Y36.CLK     net (fanout=2)        0.302   lut10617_378
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.704ns logic, 1.951ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.856ns (requirement - data path)
  Source:               s_reading_sram_active_P (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      1.920ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_reading_sram_active_P to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y36.AQ      Tcko                  0.408   s_reading_sram_active_P
                                                       s_reading_sram_active_P
    SLICE_X36Y36.B2      net (fanout=1)        0.449   s_reading_sram_active_P
    SLICE_X36Y36.B       Tilo                  0.205   s_reading_sram_active_P
                                                       lut9197_180
    SLICE_X37Y36.D4      net (fanout=3)        0.243   lut9197_180
    SLICE_X37Y36.DMUX    Tilo                  0.313   s_reading_sram_active_LDC
                                                       lut10617_378
    SLICE_X37Y36.CLK     net (fanout=2)        0.302   lut10617_378
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.926ns logic, 0.994ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_reading_sram_active_LDC = MAXDELAY TO TIMEGRP         "TO_s_reading_sram_active_LDC" TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X37Y36.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_reading_sram_active_LDC (LATCH)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10617_378 falling
  Destination Clock:    lut10617_378 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_LDC to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y36.AQ      Tcklo                 0.235   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    SLICE_X36Y36.B6      net (fanout=1)        0.017   s_reading_sram_active_LDC
    SLICE_X36Y36.B       Tilo                  0.142   s_reading_sram_active_P
                                                       lut9197_180
    SLICE_X37Y36.D4      net (fanout=3)        0.106   lut9197_180
    SLICE_X37Y36.D       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut10615_377
    SLICE_X37Y36.SR      net (fanout=2)        0.162   lut10615_377
    SLICE_X37Y36.CLK     Tremck      (-Th)    -0.155   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.688ns logic, 0.285ns route)
                                                       (70.7% logic, 29.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_reading_sram_active_C (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10617_378 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_C to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y36.AQ      Tcko                  0.198   s_reading_sram_active_C
                                                       s_reading_sram_active_C
    SLICE_X36Y36.B5      net (fanout=1)        0.176   s_reading_sram_active_C
    SLICE_X36Y36.B       Tilo                  0.142   s_reading_sram_active_P
                                                       lut9197_180
    SLICE_X37Y36.D4      net (fanout=3)        0.106   lut9197_180
    SLICE_X37Y36.D       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut10615_377
    SLICE_X37Y36.SR      net (fanout=2)        0.162   lut10615_377
    SLICE_X37Y36.CLK     Tremck      (-Th)    -0.155   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.651ns logic, 0.444ns route)
                                                       (59.5% logic, 40.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_reading_sram_active_P (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.157ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10617_378 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_P to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y36.AQ      Tcko                  0.200   s_reading_sram_active_P
                                                       s_reading_sram_active_P
    SLICE_X36Y36.B2      net (fanout=1)        0.236   s_reading_sram_active_P
    SLICE_X36Y36.B       Tilo                  0.142   s_reading_sram_active_P
                                                       lut9197_180
    SLICE_X37Y36.D4      net (fanout=3)        0.106   lut9197_180
    SLICE_X37Y36.D       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut10615_377
    SLICE_X37Y36.SR      net (fanout=2)        0.162   lut10615_377
    SLICE_X37Y36.CLK     Tremck      (-Th)    -0.155   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.653ns logic, 0.504ns route)
                                                       (56.4% logic, 43.6% route)
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X37Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.862ns (data path)
  Source:               s_reading_sram_active_LDC (LATCH)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Data Path Delay:      0.862ns (Levels of Logic = 2)
  Source Clock:         lut10617_378 falling

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_LDC to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y36.AQ      Tcklo                 0.235   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    SLICE_X36Y36.B6      net (fanout=1)        0.017   s_reading_sram_active_LDC
    SLICE_X36Y36.B       Tilo                  0.142   s_reading_sram_active_P
                                                       lut9197_180
    SLICE_X37Y36.D4      net (fanout=3)        0.106   lut9197_180
    SLICE_X37Y36.DMUX    Tilo                  0.203   s_reading_sram_active_LDC
                                                       lut10617_378
    SLICE_X37Y36.CLK     net (fanout=2)        0.159   lut10617_378
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.580ns logic, 0.282ns route)
                                                       (67.3% logic, 32.7% route)
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X37Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.984ns (data path)
  Source:               s_reading_sram_active_C (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Data Path Delay:      0.984ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_C to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y36.AQ      Tcko                  0.198   s_reading_sram_active_C
                                                       s_reading_sram_active_C
    SLICE_X36Y36.B5      net (fanout=1)        0.176   s_reading_sram_active_C
    SLICE_X36Y36.B       Tilo                  0.142   s_reading_sram_active_P
                                                       lut9197_180
    SLICE_X37Y36.D4      net (fanout=3)        0.106   lut9197_180
    SLICE_X37Y36.DMUX    Tilo                  0.203   s_reading_sram_active_LDC
                                                       lut10617_378
    SLICE_X37Y36.CLK     net (fanout=2)        0.159   lut10617_378
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.543ns logic, 0.441ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X37Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.046ns (data path)
  Source:               s_reading_sram_active_P (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Data Path Delay:      1.046ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_P to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y36.AQ      Tcko                  0.200   s_reading_sram_active_P
                                                       s_reading_sram_active_P
    SLICE_X36Y36.B2      net (fanout=1)        0.236   s_reading_sram_active_P
    SLICE_X36Y36.B       Tilo                  0.142   s_reading_sram_active_P
                                                       lut9197_180
    SLICE_X37Y36.D4      net (fanout=3)        0.106   lut9197_180
    SLICE_X37Y36.DMUX    Tilo                  0.203   s_reading_sram_active_LDC
                                                       lut10617_378
    SLICE_X37Y36.CLK     net (fanout=2)        0.159   lut10617_378
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.545ns logic, 0.501ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_writing_sram_active_LDC = MAXDELAY TO TIMEGRP        
 "TO_s_writing_sram_active_LDC" TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.652ns.
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X38Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10621_380 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y34.A4      net (fanout=227)      2.926   lut8554_0
    SLICE_X38Y34.A       Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut10619_379
    SLICE_X38Y34.SR      net (fanout=2)        0.820   lut10619_379
    SLICE_X38Y34.CLK     Trck                  0.215   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.652ns (1.014ns logic, 7.638ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10621_380 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y34.A4      net (fanout=227)      2.926   lut8554_0
    SLICE_X38Y34.A       Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut10619_379
    SLICE_X38Y34.SR      net (fanout=2)        0.820   lut10619_379
    SLICE_X38Y34.CLK     Trck                  0.215   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.946ns (1.014ns logic, 4.932ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10621_380 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y34.A3      net (fanout=1030)     3.646   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y34.A       Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut10619_379
    SLICE_X38Y34.SR      net (fanout=2)        0.820   lut10619_379
    SLICE_X38Y34.CLK     Trck                  0.215   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (0.809ns logic, 4.466ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X38Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.976ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.800ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y34.A3      net (fanout=1030)     3.646   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y34.AMUX    Tilo                  0.261   s_writing_sram_active_LDC
                                                       lut10621_380
    SLICE_X38Y34.CLK     net (fanout=2)        0.502   lut10621_380
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.652ns logic, 4.148ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.576ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.200ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X38Y34.A1      net (fanout=87)       2.046   canincfifoline
    SLICE_X38Y34.AMUX    Tilo                  0.261   s_writing_sram_active_LDC
                                                       lut10621_380
    SLICE_X38Y34.CLK     net (fanout=2)        0.502   lut10621_380
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.652ns logic, 2.548ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.009ns (requirement - data path)
  Source:               s_writing_sram_active_C (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.767ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_writing_sram_active_C to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.AQ      Tcko                  0.391   s_writing_sram_active_C
                                                       s_writing_sram_active_C
    SLICE_X36Y34.B1      net (fanout=1)        0.638   s_writing_sram_active_C
    SLICE_X36Y34.B       Tilo                  0.205   s_writing_sram_active_P
                                                       lut8872_43
    SLICE_X38Y34.A2      net (fanout=29)       0.770   lut8872_43
    SLICE_X38Y34.AMUX    Tilo                  0.261   s_writing_sram_active_LDC
                                                       lut10621_380
    SLICE_X38Y34.CLK     net (fanout=2)        0.502   lut10621_380
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.857ns logic, 1.910ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_writing_sram_active_LDC = MAXDELAY TO TIMEGRP         "TO_s_writing_sram_active_LDC" TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X38Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_P (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.632ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10621_380 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_P to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y34.DQ      Tcko                  0.200   s_writing_sram_active_P
                                                       s_writing_sram_active_P
    SLICE_X36Y34.B3      net (fanout=1)        0.160   s_writing_sram_active_P
    SLICE_X36Y34.B       Tilo                  0.142   s_writing_sram_active_P
                                                       lut8872_43
    SLICE_X38Y34.A2      net (fanout=29)       0.463   lut8872_43
    SLICE_X38Y34.A       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut10619_379
    SLICE_X38Y34.SR      net (fanout=2)        0.426   lut10619_379
    SLICE_X38Y34.CLK     Tremck      (-Th)    -0.085   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.583ns logic, 1.049ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.725ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10621_380 falling
  Destination Clock:    lut10621_380 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y34.AQ      Tcklo                 0.277   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X36Y34.B5      net (fanout=1)        0.176   s_writing_sram_active_LDC
    SLICE_X36Y34.B       Tilo                  0.142   s_writing_sram_active_P
                                                       lut8872_43
    SLICE_X38Y34.A2      net (fanout=29)       0.463   lut8872_43
    SLICE_X38Y34.A       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut10619_379
    SLICE_X38Y34.SR      net (fanout=2)        0.426   lut10619_379
    SLICE_X38Y34.CLK     Tremck      (-Th)    -0.085   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.725ns (0.660ns logic, 1.065ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_C (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.829ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10621_380 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_C to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.AQ      Tcko                  0.198   s_writing_sram_active_C
                                                       s_writing_sram_active_C
    SLICE_X36Y34.B1      net (fanout=1)        0.359   s_writing_sram_active_C
    SLICE_X36Y34.B       Tilo                  0.142   s_writing_sram_active_P
                                                       lut8872_43
    SLICE_X38Y34.A2      net (fanout=29)       0.463   lut8872_43
    SLICE_X38Y34.A       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut10619_379
    SLICE_X38Y34.SR      net (fanout=2)        0.426   lut10619_379
    SLICE_X38Y34.CLK     Tremck      (-Th)    -0.085   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.581ns logic, 1.248ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X38Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.457ns (data path)
  Source:               s_writing_sram_active_P (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.457ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_P to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y34.DQ      Tcko                  0.200   s_writing_sram_active_P
                                                       s_writing_sram_active_P
    SLICE_X36Y34.B3      net (fanout=1)        0.160   s_writing_sram_active_P
    SLICE_X36Y34.B       Tilo                  0.142   s_writing_sram_active_P
                                                       lut8872_43
    SLICE_X38Y34.A2      net (fanout=29)       0.463   lut8872_43
    SLICE_X38Y34.AMUX    Tilo                  0.191   s_writing_sram_active_LDC
                                                       lut10621_380
    SLICE_X38Y34.CLK     net (fanout=2)        0.301   lut10621_380
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.533ns logic, 0.924ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X38Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.550ns (data path)
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.550ns (Levels of Logic = 2)
  Source Clock:         lut10621_380 falling

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y34.AQ      Tcklo                 0.277   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X36Y34.B5      net (fanout=1)        0.176   s_writing_sram_active_LDC
    SLICE_X36Y34.B       Tilo                  0.142   s_writing_sram_active_P
                                                       lut8872_43
    SLICE_X38Y34.A2      net (fanout=29)       0.463   lut8872_43
    SLICE_X38Y34.AMUX    Tilo                  0.191   s_writing_sram_active_LDC
                                                       lut10621_380
    SLICE_X38Y34.CLK     net (fanout=2)        0.301   lut10621_380
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.610ns logic, 0.940ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X38Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.654ns (data path)
  Source:               s_writing_sram_active_C (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.654ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_C to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.AQ      Tcko                  0.198   s_writing_sram_active_C
                                                       s_writing_sram_active_C
    SLICE_X36Y34.B1      net (fanout=1)        0.359   s_writing_sram_active_C
    SLICE_X36Y34.B       Tilo                  0.142   s_writing_sram_active_P
                                                       lut8872_43
    SLICE_X38Y34.A2      net (fanout=29)       0.463   lut8872_43
    SLICE_X38Y34.AMUX    Tilo                  0.191   s_writing_sram_active_LDC
                                                       lut10621_380
    SLICE_X38Y34.CLK     net (fanout=2)        0.301   lut10621_380
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.531ns logic, 1.123ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_release_line_inc_counter_LDC = MAXDELAY TO TIMEGRP   
      "TO_s_release_line_inc_counter_LDC" TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.331ns.
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X40Y36.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.331ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10634_383 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y36.D2      net (fanout=227)      2.918   lut8554_0
    SLICE_X38Y36.D       Tilo                  0.203   s_release_line_inc_counter_P
                                                       lut10632_382
    SLICE_X40Y36.SR      net (fanout=2)        0.492   lut10632_382
    SLICE_X40Y36.CLK     Trck                  0.230   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (1.029ns logic, 7.302ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.625ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10634_383 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y36.D2      net (fanout=227)      2.918   lut8554_0
    SLICE_X38Y36.D       Tilo                  0.203   s_release_line_inc_counter_P
                                                       lut10632_382
    SLICE_X40Y36.SR      net (fanout=2)        0.492   lut10632_382
    SLICE_X40Y36.CLK     Trck                  0.230   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (1.029ns logic, 4.596ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10634_383 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y36.D4      net (fanout=1030)     3.523   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y36.D       Tilo                  0.203   s_release_line_inc_counter_P
                                                       lut10632_382
    SLICE_X40Y36.SR      net (fanout=2)        0.492   lut10632_382
    SLICE_X40Y36.CLK     Trck                  0.230   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (0.824ns logic, 4.015ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X40Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.914ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.862ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y36.D4      net (fanout=1030)     3.523   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y36.DMUX    Tilo                  0.261   s_release_line_inc_counter_P
                                                       lut10634_383
    SLICE_X40Y36.CLK     net (fanout=2)        0.687   lut10634_383
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (0.652ns logic, 4.210ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.844ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X38Y36.D5      net (fanout=87)       1.593   canincfifoline
    SLICE_X38Y36.DMUX    Tilo                  0.261   s_release_line_inc_counter_P
                                                       lut10634_383
    SLICE_X40Y36.CLK     net (fanout=2)        0.687   lut10634_383
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.652ns logic, 2.280ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.198ns (requirement - data path)
  Source:               s_release_line_inc_counter_C (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.578ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_release_line_inc_counter_C to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.AQ      Tcko                  0.391   s_release_line_inc_counter_C
                                                       s_release_line_inc_counter_C
    SLICE_X38Y36.C1      net (fanout=1)        0.617   s_release_line_inc_counter_C
    SLICE_X38Y36.C       Tilo                  0.204   s_release_line_inc_counter_P
                                                       lut10631_381
    SLICE_X38Y36.D3      net (fanout=3)        0.418   lut10631_381
    SLICE_X38Y36.DMUX    Tilo                  0.261   s_release_line_inc_counter_P
                                                       lut10634_383
    SLICE_X40Y36.CLK     net (fanout=2)        0.687   lut10634_383
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.856ns logic, 1.722ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_release_line_inc_counter_LDC = MAXDELAY TO TIMEGRP         "TO_s_release_line_inc_counter_LDC" TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X40Y36.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_release_line_inc_counter_LDC (LATCH)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10634_383 falling
  Destination Clock:    lut10634_383 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_LDC to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y36.AQ      Tcklo                 0.237   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    SLICE_X38Y36.C6      net (fanout=1)        0.151   s_release_line_inc_counter_LDC
    SLICE_X38Y36.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10631_381
    SLICE_X38Y36.D3      net (fanout=3)        0.226   lut10631_381
    SLICE_X38Y36.D       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10632_382
    SLICE_X40Y36.SR      net (fanout=2)        0.268   lut10632_382
    SLICE_X40Y36.CLK     Tremck      (-Th)    -0.107   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.656ns logic, 0.645ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_release_line_inc_counter_P (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10634_383 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_P to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.234   s_release_line_inc_counter_P
                                                       s_release_line_inc_counter_P
    SLICE_X38Y36.C3      net (fanout=1)        0.168   s_release_line_inc_counter_P
    SLICE_X38Y36.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10631_381
    SLICE_X38Y36.D3      net (fanout=3)        0.226   lut10631_381
    SLICE_X38Y36.D       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10632_382
    SLICE_X40Y36.SR      net (fanout=2)        0.268   lut10632_382
    SLICE_X40Y36.CLK     Tremck      (-Th)    -0.107   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.653ns logic, 0.662ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_release_line_inc_counter_C (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.455ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10634_383 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_C to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.AQ      Tcko                  0.198   s_release_line_inc_counter_C
                                                       s_release_line_inc_counter_C
    SLICE_X38Y36.C1      net (fanout=1)        0.344   s_release_line_inc_counter_C
    SLICE_X38Y36.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10631_381
    SLICE_X38Y36.D3      net (fanout=3)        0.226   lut10631_381
    SLICE_X38Y36.D       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10632_382
    SLICE_X40Y36.SR      net (fanout=2)        0.268   lut10632_382
    SLICE_X40Y36.CLK     Tremck      (-Th)    -0.107   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.617ns logic, 0.838ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X40Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.368ns (data path)
  Source:               s_release_line_inc_counter_LDC (LATCH)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Data Path Delay:      1.368ns (Levels of Logic = 2)
  Source Clock:         lut10634_383 falling

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_LDC to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y36.AQ      Tcklo                 0.237   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    SLICE_X38Y36.C6      net (fanout=1)        0.151   s_release_line_inc_counter_LDC
    SLICE_X38Y36.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10631_381
    SLICE_X38Y36.D3      net (fanout=3)        0.226   lut10631_381
    SLICE_X38Y36.DMUX    Tilo                  0.191   s_release_line_inc_counter_P
                                                       lut10634_383
    SLICE_X40Y36.CLK     net (fanout=2)        0.407   lut10634_383
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.584ns logic, 0.784ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X40Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.382ns (data path)
  Source:               s_release_line_inc_counter_P (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Data Path Delay:      1.382ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_P to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.234   s_release_line_inc_counter_P
                                                       s_release_line_inc_counter_P
    SLICE_X38Y36.C3      net (fanout=1)        0.168   s_release_line_inc_counter_P
    SLICE_X38Y36.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10631_381
    SLICE_X38Y36.D3      net (fanout=3)        0.226   lut10631_381
    SLICE_X38Y36.DMUX    Tilo                  0.191   s_release_line_inc_counter_P
                                                       lut10634_383
    SLICE_X40Y36.CLK     net (fanout=2)        0.407   lut10634_383
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.581ns logic, 0.801ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X40Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.522ns (data path)
  Source:               s_release_line_inc_counter_C (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Data Path Delay:      1.522ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_C to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.AQ      Tcko                  0.198   s_release_line_inc_counter_C
                                                       s_release_line_inc_counter_C
    SLICE_X38Y36.C1      net (fanout=1)        0.344   s_release_line_inc_counter_C
    SLICE_X38Y36.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut10631_381
    SLICE_X38Y36.D3      net (fanout=3)        0.226   lut10631_381
    SLICE_X38Y36.DMUX    Tilo                  0.191   s_release_line_inc_counter_P
                                                       lut10634_383
    SLICE_X40Y36.CLK     net (fanout=2)        0.407   lut10634_383
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.545ns logic, 0.977ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_6_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.945ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X47Y23.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.945ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10638_385 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X43Y24.B1      net (fanout=227)      4.176   lut8554_0
    SLICE_X43Y24.B       Tilo                  0.259   s_ramdata_3<15>
                                                       lut10636_384
    SLICE_X47Y23.SR      net (fanout=2)        0.742   lut10636_384
    SLICE_X47Y23.CLK     Trck                  0.280   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (1.135ns logic, 8.810ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.239ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10638_385 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X43Y24.B1      net (fanout=227)      4.176   lut8554_0
    SLICE_X43Y24.B       Tilo                  0.259   s_ramdata_3<15>
                                                       lut10636_384
    SLICE_X47Y23.SR      net (fanout=2)        0.742   lut10636_384
    SLICE_X47Y23.CLK     Trck                  0.280   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (1.135ns logic, 6.104ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10638_385 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y24.B4      net (fanout=1030)     4.872   i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y24.B       Tilo                  0.259   s_ramdata_3<15>
                                                       lut10636_384
    SLICE_X47Y23.SR      net (fanout=2)        0.742   lut10636_384
    SLICE_X47Y23.CLK     Trck                  0.280   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.544ns (0.930ns logic, 5.614ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X47Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.404ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.372ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y24.B4      net (fanout=1030)     4.872   i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y24.BMUX    Tilo                  0.313   s_ramdata_3<15>
                                                       lut10638_385
    SLICE_X47Y23.CLK     net (fanout=2)        0.796   lut10638_385
    -------------------------------------------------  ---------------------------
    Total                                      6.372ns (0.704ns logic, 5.668ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.312ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X43Y24.B2      net (fanout=87)       2.964   canincfifoline
    SLICE_X43Y24.BMUX    Tilo                  0.313   s_ramdata_3<15>
                                                       lut10638_385
    SLICE_X47Y23.CLK     net (fanout=2)        0.796   lut10638_385
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (0.704ns logic, 3.760ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.368ns (requirement - data path)
  Source:               s_sram_line_6_C_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.408ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_6_C_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y23.AQ      Tcko                  0.391   s_sram_line_6_C_6
                                                       s_sram_line_6_C_6
    SLICE_X43Y24.A1      net (fanout=1)        0.809   s_sram_line_6_C_6
    SLICE_X43Y24.A       Tilo                  0.259   s_ramdata_3<15>
                                                       lut8876_47
    SLICE_X43Y24.B3      net (fanout=3)        0.840   ][10617_6424
    SLICE_X43Y24.BMUX    Tilo                  0.313   s_ramdata_3<15>
                                                       lut10638_385
    SLICE_X47Y23.CLK     net (fanout=2)        0.796   lut10638_385
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (0.963ns logic, 2.445ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_6_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_6_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X47Y23.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_P_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10638_385 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_P_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y23.AQ      Tcko                  0.200   s_sram_line_6_P_6
                                                       s_sram_line_6_P_6
    SLICE_X43Y24.A6      net (fanout=1)        0.191   s_sram_line_6_P_6
    SLICE_X43Y24.A       Tilo                  0.156   s_ramdata_3<15>
                                                       lut8876_47
    SLICE_X43Y24.B3      net (fanout=3)        0.467   ][10617_6424
    SLICE_X43Y24.B       Tilo                  0.156   s_ramdata_3<15>
                                                       lut10636_384
    SLICE_X47Y23.SR      net (fanout=2)        0.407   lut10636_384
    SLICE_X47Y23.CLK     Tremck      (-Th)    -0.155   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.667ns logic, 1.065ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.964ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10638_385 falling
  Destination Clock:    lut10638_385 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.AQ      Tcklo                 0.235   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X43Y24.A5      net (fanout=1)        0.388   s_sram_line_6_LDC
    SLICE_X43Y24.A       Tilo                  0.156   s_ramdata_3<15>
                                                       lut8876_47
    SLICE_X43Y24.B3      net (fanout=3)        0.467   ][10617_6424
    SLICE_X43Y24.B       Tilo                  0.156   s_ramdata_3<15>
                                                       lut10636_384
    SLICE_X47Y23.SR      net (fanout=2)        0.407   lut10636_384
    SLICE_X47Y23.CLK     Tremck      (-Th)    -0.155   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (0.702ns logic, 1.262ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_C_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10638_385 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_C_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y23.AQ      Tcko                  0.198   s_sram_line_6_C_6
                                                       s_sram_line_6_C_6
    SLICE_X43Y24.A1      net (fanout=1)        0.481   s_sram_line_6_C_6
    SLICE_X43Y24.A       Tilo                  0.156   s_ramdata_3<15>
                                                       lut8876_47
    SLICE_X43Y24.B3      net (fanout=3)        0.467   ][10617_6424
    SLICE_X43Y24.B       Tilo                  0.156   s_ramdata_3<15>
                                                       lut10636_384
    SLICE_X47Y23.SR      net (fanout=2)        0.407   lut10636_384
    SLICE_X47Y23.CLK     Tremck      (-Th)    -0.155   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (0.665ns logic, 1.355ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X47Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.658ns (data path)
  Source:               s_sram_line_6_P_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.658ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_P_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y23.AQ      Tcko                  0.200   s_sram_line_6_P_6
                                                       s_sram_line_6_P_6
    SLICE_X43Y24.A6      net (fanout=1)        0.191   s_sram_line_6_P_6
    SLICE_X43Y24.A       Tilo                  0.156   s_ramdata_3<15>
                                                       lut8876_47
    SLICE_X43Y24.B3      net (fanout=3)        0.467   ][10617_6424
    SLICE_X43Y24.BMUX    Tilo                  0.203   s_ramdata_3<15>
                                                       lut10638_385
    SLICE_X47Y23.CLK     net (fanout=2)        0.441   lut10638_385
    -------------------------------------------------  ---------------------------
    Total                                      1.658ns (0.559ns logic, 1.099ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X47Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.890ns (data path)
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.890ns (Levels of Logic = 2)
  Source Clock:         lut10638_385 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.AQ      Tcklo                 0.235   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X43Y24.A5      net (fanout=1)        0.388   s_sram_line_6_LDC
    SLICE_X43Y24.A       Tilo                  0.156   s_ramdata_3<15>
                                                       lut8876_47
    SLICE_X43Y24.B3      net (fanout=3)        0.467   ][10617_6424
    SLICE_X43Y24.BMUX    Tilo                  0.203   s_ramdata_3<15>
                                                       lut10638_385
    SLICE_X47Y23.CLK     net (fanout=2)        0.441   lut10638_385
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.594ns logic, 1.296ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X47Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.946ns (data path)
  Source:               s_sram_line_6_C_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.946ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_C_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y23.AQ      Tcko                  0.198   s_sram_line_6_C_6
                                                       s_sram_line_6_C_6
    SLICE_X43Y24.A1      net (fanout=1)        0.481   s_sram_line_6_C_6
    SLICE_X43Y24.A       Tilo                  0.156   s_ramdata_3<15>
                                                       lut8876_47
    SLICE_X43Y24.B3      net (fanout=3)        0.467   ][10617_6424
    SLICE_X43Y24.BMUX    Tilo                  0.203   s_ramdata_3<15>
                                                       lut10638_385
    SLICE_X47Y23.CLK     net (fanout=2)        0.441   lut10638_385
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.557ns logic, 1.389ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_5_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.335ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X35Y21.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.335ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10642_387 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X33Y21.B5      net (fanout=227)      3.997   lut8554_0
    SLICE_X33Y21.B       Tilo                  0.259   s_sram_line_5_C_5
                                                       lut10640_386
    SLICE_X35Y21.SR      net (fanout=2)        0.311   lut10640_386
    SLICE_X35Y21.CLK     Trck                  0.280   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.335ns (1.135ns logic, 8.200ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.629ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10642_387 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X33Y21.B5      net (fanout=227)      3.997   lut8554_0
    SLICE_X33Y21.B       Tilo                  0.259   s_sram_line_5_C_5
                                                       lut10640_386
    SLICE_X35Y21.SR      net (fanout=2)        0.311   lut10640_386
    SLICE_X35Y21.CLK     Trck                  0.280   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.135ns logic, 5.494ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10642_387 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y21.B4      net (fanout=1030)     4.640   i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y21.B       Tilo                  0.259   s_sram_line_5_C_5
                                                       lut10640_386
    SLICE_X35Y21.SR      net (fanout=2)        0.311   lut10640_386
    SLICE_X35Y21.CLK     Trck                  0.280   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (0.930ns logic, 4.951ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X35Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.937ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.839ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y21.B4      net (fanout=1030)     4.640   i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y21.BMUX    Tilo                  0.313   s_sram_line_5_C_5
                                                       lut10642_387
    SLICE_X35Y21.CLK     net (fanout=2)        0.495   lut10642_387
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (0.704ns logic, 5.135ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.564ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.212ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X33Y21.B3      net (fanout=87)       3.013   canincfifoline
    SLICE_X33Y21.BMUX    Tilo                  0.313   s_sram_line_5_C_5
                                                       lut10642_387
    SLICE_X35Y21.CLK     net (fanout=2)        0.495   lut10642_387
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (0.704ns logic, 3.508ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.405ns (requirement - data path)
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.371ns (Levels of Logic = 2)
  Source Clock:         lut10642_387 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y21.AQ      Tcklo                 0.442   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X31Y22.B3      net (fanout=1)        0.695   s_sram_line_5_LDC
    SLICE_X31Y22.B       Tilo                  0.259   s_ramdata_3<5>
                                                       lut8873_44
    SLICE_X33Y21.B2      net (fanout=3)        1.167   ][10613_6421
    SLICE_X33Y21.BMUX    Tilo                  0.313   s_sram_line_5_C_5
                                                       lut10642_387
    SLICE_X35Y21.CLK     net (fanout=2)        0.495   lut10642_387
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.014ns logic, 2.357ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_5_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_5_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X35Y21.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_P_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.595ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10642_387 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_P_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.AQ      Tcko                  0.200   s_sram_line_5_P_5
                                                       s_sram_line_5_P_5
    SLICE_X31Y22.B6      net (fanout=1)        0.123   s_sram_line_5_P_5
    SLICE_X31Y22.B       Tilo                  0.156   s_ramdata_3<5>
                                                       lut8873_44
    SLICE_X33Y21.B2      net (fanout=3)        0.681   ][10613_6421
    SLICE_X33Y21.B       Tilo                  0.156   s_sram_line_5_C_5
                                                       lut10640_386
    SLICE_X35Y21.SR      net (fanout=2)        0.124   lut10640_386
    SLICE_X35Y21.CLK     Tremck      (-Th)    -0.155   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.667ns logic, 0.928ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_C_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10642_387 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_C_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.AQ      Tcko                  0.198   s_sram_line_5_C_5
                                                       s_sram_line_5_C_5
    SLICE_X31Y22.B1      net (fanout=1)        0.391   s_sram_line_5_C_5
    SLICE_X31Y22.B       Tilo                  0.156   s_ramdata_3<5>
                                                       lut8873_44
    SLICE_X33Y21.B2      net (fanout=3)        0.681   ][10613_6421
    SLICE_X33Y21.B       Tilo                  0.156   s_sram_line_5_C_5
                                                       lut10640_386
    SLICE_X35Y21.SR      net (fanout=2)        0.124   lut10640_386
    SLICE_X35Y21.CLK     Tremck      (-Th)    -0.155   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.665ns logic, 1.196ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10642_387 falling
  Destination Clock:    lut10642_387 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y21.AQ      Tcklo                 0.235   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X31Y22.B3      net (fanout=1)        0.395   s_sram_line_5_LDC
    SLICE_X31Y22.B       Tilo                  0.156   s_ramdata_3<5>
                                                       lut8873_44
    SLICE_X33Y21.B2      net (fanout=3)        0.681   ][10613_6421
    SLICE_X33Y21.B       Tilo                  0.156   s_sram_line_5_C_5
                                                       lut10640_386
    SLICE_X35Y21.SR      net (fanout=2)        0.124   lut10640_386
    SLICE_X35Y21.CLK     Tremck      (-Th)    -0.155   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.702ns logic, 1.200ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X35Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.636ns (data path)
  Source:               s_sram_line_5_P_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.636ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_P_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.AQ      Tcko                  0.200   s_sram_line_5_P_5
                                                       s_sram_line_5_P_5
    SLICE_X31Y22.B6      net (fanout=1)        0.123   s_sram_line_5_P_5
    SLICE_X31Y22.B       Tilo                  0.156   s_ramdata_3<5>
                                                       lut8873_44
    SLICE_X33Y21.B2      net (fanout=3)        0.681   ][10613_6421
    SLICE_X33Y21.BMUX    Tilo                  0.203   s_sram_line_5_C_5
                                                       lut10642_387
    SLICE_X35Y21.CLK     net (fanout=2)        0.273   lut10642_387
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.559ns logic, 1.077ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X35Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.902ns (data path)
  Source:               s_sram_line_5_C_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.902ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_C_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.AQ      Tcko                  0.198   s_sram_line_5_C_5
                                                       s_sram_line_5_C_5
    SLICE_X31Y22.B1      net (fanout=1)        0.391   s_sram_line_5_C_5
    SLICE_X31Y22.B       Tilo                  0.156   s_ramdata_3<5>
                                                       lut8873_44
    SLICE_X33Y21.B2      net (fanout=3)        0.681   ][10613_6421
    SLICE_X33Y21.BMUX    Tilo                  0.203   s_sram_line_5_C_5
                                                       lut10642_387
    SLICE_X35Y21.CLK     net (fanout=2)        0.273   lut10642_387
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.557ns logic, 1.345ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X35Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.943ns (data path)
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.943ns (Levels of Logic = 2)
  Source Clock:         lut10642_387 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y21.AQ      Tcklo                 0.235   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X31Y22.B3      net (fanout=1)        0.395   s_sram_line_5_LDC
    SLICE_X31Y22.B       Tilo                  0.156   s_ramdata_3<5>
                                                       lut8873_44
    SLICE_X33Y21.B2      net (fanout=3)        0.681   ][10613_6421
    SLICE_X33Y21.BMUX    Tilo                  0.203   s_sram_line_5_C_5
                                                       lut10642_387
    SLICE_X35Y21.CLK     net (fanout=2)        0.273   lut10642_387
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.594ns logic, 1.349ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_4_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.772ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X33Y20.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10646_389 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X32Y20.C4      net (fanout=227)      4.325   lut8554_0
    SLICE_X32Y20.C       Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10644_388
    SLICE_X33Y20.SR      net (fanout=2)        0.474   lut10644_388
    SLICE_X33Y20.CLK     Trck                  0.280   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.772ns (1.081ns logic, 8.691ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.066ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10646_389 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X32Y20.C4      net (fanout=227)      4.325   lut8554_0
    SLICE_X32Y20.C       Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10644_388
    SLICE_X33Y20.SR      net (fanout=2)        0.474   lut10644_388
    SLICE_X33Y20.CLK     Trck                  0.280   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.066ns (1.081ns logic, 5.985ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10646_389 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X32Y20.C5      net (fanout=1030)     4.687   i_MAIN_RESET/s_main_reset_1
    SLICE_X32Y20.C       Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10644_388
    SLICE_X33Y20.SR      net (fanout=2)        0.474   lut10644_388
    SLICE_X33Y20.CLK     Trck                  0.280   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (0.876ns logic, 5.161ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X33Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.738ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.038ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X32Y20.C5      net (fanout=1030)     4.687   i_MAIN_RESET/s_main_reset_1
    SLICE_X32Y20.CMUX    Tilo                  0.251   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10646_389
    SLICE_X33Y20.CLK     net (fanout=2)        0.709   lut10646_389
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (0.642ns logic, 5.396ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.230ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.546ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X32Y20.C3      net (fanout=87)       3.195   canincfifoline
    SLICE_X32Y20.CMUX    Tilo                  0.251   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10646_389
    SLICE_X33Y20.CLK     net (fanout=2)        0.709   lut10646_389
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (0.642ns logic, 3.904ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.678ns (requirement - data path)
  Source:               s_sram_line_4_LDC (LATCH)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.098ns (Levels of Logic = 2)
  Source Clock:         lut10646_389 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_4_LDC to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.AQ      Tcklo                 0.442   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    SLICE_X31Y21.B1      net (fanout=1)        0.631   s_sram_line_4_LDC
    SLICE_X31Y21.B       Tilo                  0.259   s_ramdata_3<4>
                                                       lut8874_45
    SLICE_X32Y20.C1      net (fanout=4)        0.806   ][10609_6418
    SLICE_X32Y20.CMUX    Tilo                  0.251   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10646_389
    SLICE_X33Y20.CLK     net (fanout=2)        0.709   lut10646_389
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.952ns logic, 2.146ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_4_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_4_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X33Y20.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_C_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10646_389 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_C_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.AQ      Tcko                  0.234   s_sram_line_4_C_4
                                                       s_sram_line_4_C_4
    SLICE_X31Y21.B6      net (fanout=1)        0.113   s_sram_line_4_C_4
    SLICE_X31Y21.B       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8874_45
    SLICE_X32Y20.C1      net (fanout=4)        0.454   ][10609_6418
    SLICE_X32Y20.C       Tilo                  0.142   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10644_388
    SLICE_X33Y20.SR      net (fanout=2)        0.291   lut10644_388
    SLICE_X33Y20.CLK     Tremck      (-Th)    -0.155   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.687ns logic, 0.858ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.659ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10646_389 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y21.AQ      Tcko                  0.200   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X31Y21.B3      net (fanout=1)        0.261   s_sram_line_4_P_4
    SLICE_X31Y21.B       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8874_45
    SLICE_X32Y20.C1      net (fanout=4)        0.454   ][10609_6418
    SLICE_X32Y20.C       Tilo                  0.142   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10644_388
    SLICE_X33Y20.SR      net (fanout=2)        0.291   lut10644_388
    SLICE_X33Y20.CLK     Tremck      (-Th)    -0.155   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.653ns logic, 1.006ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_LDC (LATCH)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.824ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10646_389 falling
  Destination Clock:    lut10646_389 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_LDC to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.AQ      Tcklo                 0.235   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    SLICE_X31Y21.B1      net (fanout=1)        0.391   s_sram_line_4_LDC
    SLICE_X31Y21.B       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8874_45
    SLICE_X32Y20.C1      net (fanout=4)        0.454   ][10609_6418
    SLICE_X32Y20.C       Tilo                  0.142   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10644_388
    SLICE_X33Y20.SR      net (fanout=2)        0.291   lut10644_388
    SLICE_X33Y20.CLK     Tremck      (-Th)    -0.155   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.688ns logic, 1.136ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X33Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.504ns (data path)
  Source:               s_sram_line_4_C_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.504ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_C_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.AQ      Tcko                  0.234   s_sram_line_4_C_4
                                                       s_sram_line_4_C_4
    SLICE_X31Y21.B6      net (fanout=1)        0.113   s_sram_line_4_C_4
    SLICE_X31Y21.B       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8874_45
    SLICE_X32Y20.C1      net (fanout=4)        0.454   ][10609_6418
    SLICE_X32Y20.CMUX    Tilo                  0.183   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10646_389
    SLICE_X33Y20.CLK     net (fanout=2)        0.364   lut10646_389
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.573ns logic, 0.931ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X33Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.618ns (data path)
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.618ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y21.AQ      Tcko                  0.200   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X31Y21.B3      net (fanout=1)        0.261   s_sram_line_4_P_4
    SLICE_X31Y21.B       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8874_45
    SLICE_X32Y20.C1      net (fanout=4)        0.454   ][10609_6418
    SLICE_X32Y20.CMUX    Tilo                  0.183   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10646_389
    SLICE_X33Y20.CLK     net (fanout=2)        0.364   lut10646_389
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.539ns logic, 1.079ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X33Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.783ns (data path)
  Source:               s_sram_line_4_LDC (LATCH)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.783ns (Levels of Logic = 2)
  Source Clock:         lut10646_389 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_4_LDC to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.AQ      Tcklo                 0.235   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    SLICE_X31Y21.B1      net (fanout=1)        0.391   s_sram_line_4_LDC
    SLICE_X31Y21.B       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8874_45
    SLICE_X32Y20.C1      net (fanout=4)        0.454   ][10609_6418
    SLICE_X32Y20.CMUX    Tilo                  0.183   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/DEF_CNT_o_5_BRB1
                                                       lut10646_389
    SLICE_X33Y20.CLK     net (fanout=2)        0.364   lut10646_389
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.574ns logic, 1.209ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_3_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.658ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X32Y19.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.658ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10650_391 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X33Y20.D4      net (fanout=227)      4.214   lut8554_0
    SLICE_X33Y20.D       Tilo                  0.259   s_sram_line_4_LDC
                                                       lut10648_390
    SLICE_X32Y19.SR      net (fanout=2)        0.467   lut10648_390
    SLICE_X32Y19.CLK     Trck                  0.230   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.658ns (1.085ns logic, 8.573ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.952ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10650_391 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X33Y20.D4      net (fanout=227)      4.214   lut8554_0
    SLICE_X33Y20.D       Tilo                  0.259   s_sram_line_4_LDC
                                                       lut10648_390
    SLICE_X32Y19.SR      net (fanout=2)        0.467   lut10648_390
    SLICE_X32Y19.CLK     Trck                  0.230   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (1.085ns logic, 5.867ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10650_391 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y20.D5      net (fanout=1030)     4.708   i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y20.D       Tilo                  0.259   s_sram_line_4_LDC
                                                       lut10648_390
    SLICE_X32Y19.SR      net (fanout=2)        0.467   lut10648_390
    SLICE_X32Y19.CLK     Trck                  0.230   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (0.880ns logic, 5.175ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X32Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.894ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.882ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y20.D5      net (fanout=1030)     4.708   i_MAIN_RESET/s_main_reset_1
    SLICE_X33Y20.DMUX    Tilo                  0.313   s_sram_line_4_LDC
                                                       lut10650_391
    SLICE_X32Y19.CLK     net (fanout=2)        0.470   lut10650_391
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (0.704ns logic, 5.178ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.295ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.481ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X33Y20.D2      net (fanout=87)       3.307   canincfifoline
    SLICE_X33Y20.DMUX    Tilo                  0.313   s_sram_line_4_LDC
                                                       lut10650_391
    SLICE_X32Y19.CLK     net (fanout=2)        0.470   lut10650_391
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (0.704ns logic, 3.777ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.980ns (requirement - data path)
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.796ns (Levels of Logic = 2)
  Source Clock:         lut10650_391 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.AQ      Tcklo                 0.426   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X31Y21.A2      net (fanout=1)        0.783   s_sram_line_3_LDC
    SLICE_X31Y21.A       Tilo                  0.259   s_ramdata_3<4>
                                                       lut8879_50
    SLICE_X33Y20.D3      net (fanout=5)        0.545   ][10605_6415
    SLICE_X33Y20.DMUX    Tilo                  0.313   s_sram_line_4_LDC
                                                       lut10650_391
    SLICE_X32Y19.CLK     net (fanout=2)        0.470   lut10650_391
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.998ns logic, 1.798ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_3_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_3_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X32Y19.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_C_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.431ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10650_391 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_C_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.AQ      Tcko                  0.234   s_sram_line_3_C_3
                                                       s_sram_line_3_C_3
    SLICE_X31Y21.A4      net (fanout=1)        0.202   s_sram_line_3_C_3
    SLICE_X31Y21.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8879_50
    SLICE_X33Y20.D3      net (fanout=5)        0.318   ][10605_6415
    SLICE_X33Y20.D       Tilo                  0.156   s_sram_line_4_LDC
                                                       lut10648_390
    SLICE_X32Y19.SR      net (fanout=2)        0.258   lut10648_390
    SLICE_X32Y19.CLK     Tremck      (-Th)    -0.107   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.653ns logic, 0.778ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.578ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10650_391 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y19.AQ      Tcko                  0.198   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X31Y21.A3      net (fanout=1)        0.385   s_sram_line_3_P_3
    SLICE_X31Y21.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8879_50
    SLICE_X33Y20.D3      net (fanout=5)        0.318   ][10605_6415
    SLICE_X33Y20.D       Tilo                  0.156   s_sram_line_4_LDC
                                                       lut10648_390
    SLICE_X32Y19.SR      net (fanout=2)        0.258   lut10648_390
    SLICE_X32Y19.CLK     Tremck      (-Th)    -0.107   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (0.617ns logic, 0.961ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.696ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10650_391 falling
  Destination Clock:    lut10650_391 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.AQ      Tcklo                 0.237   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X31Y21.A2      net (fanout=1)        0.464   s_sram_line_3_LDC
    SLICE_X31Y21.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8879_50
    SLICE_X33Y20.D3      net (fanout=5)        0.318   ][10605_6415
    SLICE_X33Y20.D       Tilo                  0.156   s_sram_line_4_LDC
                                                       lut10648_390
    SLICE_X32Y19.SR      net (fanout=2)        0.258   lut10648_390
    SLICE_X32Y19.CLK     Tremck      (-Th)    -0.107   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.656ns logic, 1.040ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X32Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.376ns (data path)
  Source:               s_sram_line_3_C_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.376ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_C_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.AQ      Tcko                  0.234   s_sram_line_3_C_3
                                                       s_sram_line_3_C_3
    SLICE_X31Y21.A4      net (fanout=1)        0.202   s_sram_line_3_C_3
    SLICE_X31Y21.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8879_50
    SLICE_X33Y20.D3      net (fanout=5)        0.318   ][10605_6415
    SLICE_X33Y20.DMUX    Tilo                  0.203   s_sram_line_4_LDC
                                                       lut10650_391
    SLICE_X32Y19.CLK     net (fanout=2)        0.263   lut10650_391
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.593ns logic, 0.783ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X32Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.523ns (data path)
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.523ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y19.AQ      Tcko                  0.198   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X31Y21.A3      net (fanout=1)        0.385   s_sram_line_3_P_3
    SLICE_X31Y21.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8879_50
    SLICE_X33Y20.D3      net (fanout=5)        0.318   ][10605_6415
    SLICE_X33Y20.DMUX    Tilo                  0.203   s_sram_line_4_LDC
                                                       lut10650_391
    SLICE_X32Y19.CLK     net (fanout=2)        0.263   lut10650_391
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.557ns logic, 0.966ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X32Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.641ns (data path)
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.641ns (Levels of Logic = 2)
  Source Clock:         lut10650_391 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.AQ      Tcklo                 0.237   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X31Y21.A2      net (fanout=1)        0.464   s_sram_line_3_LDC
    SLICE_X31Y21.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut8879_50
    SLICE_X33Y20.D3      net (fanout=5)        0.318   ][10605_6415
    SLICE_X33Y20.DMUX    Tilo                  0.203   s_sram_line_4_LDC
                                                       lut10650_391
    SLICE_X32Y19.CLK     net (fanout=2)        0.263   lut10650_391
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.596ns logic, 1.045ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_2_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.169ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X41Y25.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.169ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10654_393 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X41Y25.A3      net (fanout=227)      3.668   lut8554_0
    SLICE_X41Y25.A       Tilo                  0.259   s_sram_line_2_LDC
                                                       lut10652_392
    SLICE_X41Y25.SR      net (fanout=2)        0.474   lut10652_392
    SLICE_X41Y25.CLK     Trck                  0.280   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (1.135ns logic, 8.034ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.463ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10654_393 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X41Y25.A3      net (fanout=227)      3.668   lut8554_0
    SLICE_X41Y25.A       Tilo                  0.259   s_sram_line_2_LDC
                                                       lut10652_392
    SLICE_X41Y25.SR      net (fanout=2)        0.474   lut10652_392
    SLICE_X41Y25.CLK     Trck                  0.280   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (1.135ns logic, 5.328ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10654_393 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y25.A2      net (fanout=1030)     4.767   i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y25.A       Tilo                  0.259   s_sram_line_2_LDC
                                                       lut10652_392
    SLICE_X41Y25.SR      net (fanout=2)        0.474   lut10652_392
    SLICE_X41Y25.CLK     Trck                  0.280   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (0.930ns logic, 5.241ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X41Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.982ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.794ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y25.A2      net (fanout=1030)     4.767   i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y25.AMUX    Tilo                  0.313   s_sram_line_2_LDC
                                                       lut10654_393
    SLICE_X41Y25.CLK     net (fanout=2)        0.323   lut10654_393
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (0.704ns logic, 5.090ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.828ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X41Y25.A1      net (fanout=87)       2.921   canincfifoline
    SLICE_X41Y25.AMUX    Tilo                  0.313   s_sram_line_2_LDC
                                                       lut10654_393
    SLICE_X41Y25.CLK     net (fanout=2)        0.323   lut10654_393
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.704ns logic, 3.244ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.415ns (requirement - data path)
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.361ns (Levels of Logic = 2)
  Source Clock:         lut10654_393 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y25.AQ      Tcklo                 0.442   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X39Y25.B5      net (fanout=1)        0.544   s_sram_line_2_LDC
    SLICE_X39Y25.B       Tilo                  0.259   s_ramdata_3<2>
                                                       lut8877_48
    SLICE_X41Y25.A4      net (fanout=6)        0.480   ][10601_6412
    SLICE_X41Y25.AMUX    Tilo                  0.313   s_sram_line_2_LDC
                                                       lut10654_393
    SLICE_X41Y25.CLK     net (fanout=2)        0.323   lut10654_393
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (1.014ns logic, 1.347ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_2_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_2_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X41Y25.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_P_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.474ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10654_393 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_P_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y25.AQ      Tcko                  0.200   s_sram_line_2_P_2
                                                       s_sram_line_2_P_2
    SLICE_X39Y25.B3      net (fanout=1)        0.289   s_sram_line_2_P_2
    SLICE_X39Y25.B       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8877_48
    SLICE_X41Y25.A4      net (fanout=6)        0.227   ][10601_6412
    SLICE_X41Y25.A       Tilo                  0.156   s_sram_line_2_LDC
                                                       lut10652_392
    SLICE_X41Y25.SR      net (fanout=2)        0.291   lut10652_392
    SLICE_X41Y25.CLK     Tremck      (-Th)    -0.155   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.667ns logic, 0.807ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_C_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10654_393 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_C_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y23.AQ      Tcko                  0.198   s_sram_line_2_C_2
                                                       s_sram_line_2_C_2
    SLICE_X39Y25.B6      net (fanout=1)        0.297   s_sram_line_2_C_2
    SLICE_X39Y25.B       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8877_48
    SLICE_X41Y25.A4      net (fanout=6)        0.227   ][10601_6412
    SLICE_X41Y25.A       Tilo                  0.156   s_sram_line_2_LDC
                                                       lut10652_392
    SLICE_X41Y25.SR      net (fanout=2)        0.291   lut10652_392
    SLICE_X41Y25.CLK     Tremck      (-Th)    -0.155   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.665ns logic, 0.815ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.522ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10654_393 falling
  Destination Clock:    lut10654_393 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y25.AQ      Tcklo                 0.235   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X39Y25.B5      net (fanout=1)        0.302   s_sram_line_2_LDC
    SLICE_X39Y25.B       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8877_48
    SLICE_X41Y25.A4      net (fanout=6)        0.227   ][10601_6412
    SLICE_X41Y25.A       Tilo                  0.156   s_sram_line_2_LDC
                                                       lut10652_392
    SLICE_X41Y25.SR      net (fanout=2)        0.291   lut10652_392
    SLICE_X41Y25.CLK     Tremck      (-Th)    -0.155   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.702ns logic, 0.820ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X41Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.255ns (data path)
  Source:               s_sram_line_2_P_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      1.255ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_P_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y25.AQ      Tcko                  0.200   s_sram_line_2_P_2
                                                       s_sram_line_2_P_2
    SLICE_X39Y25.B3      net (fanout=1)        0.289   s_sram_line_2_P_2
    SLICE_X39Y25.B       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8877_48
    SLICE_X41Y25.A4      net (fanout=6)        0.227   ][10601_6412
    SLICE_X41Y25.AMUX    Tilo                  0.203   s_sram_line_2_LDC
                                                       lut10654_393
    SLICE_X41Y25.CLK     net (fanout=2)        0.180   lut10654_393
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.559ns logic, 0.696ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X41Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.261ns (data path)
  Source:               s_sram_line_2_C_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      1.261ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_C_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y23.AQ      Tcko                  0.198   s_sram_line_2_C_2
                                                       s_sram_line_2_C_2
    SLICE_X39Y25.B6      net (fanout=1)        0.297   s_sram_line_2_C_2
    SLICE_X39Y25.B       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8877_48
    SLICE_X41Y25.A4      net (fanout=6)        0.227   ][10601_6412
    SLICE_X41Y25.AMUX    Tilo                  0.203   s_sram_line_2_LDC
                                                       lut10654_393
    SLICE_X41Y25.CLK     net (fanout=2)        0.180   lut10654_393
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.557ns logic, 0.704ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X41Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.303ns (data path)
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      1.303ns (Levels of Logic = 2)
  Source Clock:         lut10654_393 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y25.AQ      Tcklo                 0.235   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X39Y25.B5      net (fanout=1)        0.302   s_sram_line_2_LDC
    SLICE_X39Y25.B       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8877_48
    SLICE_X41Y25.A4      net (fanout=6)        0.227   ][10601_6412
    SLICE_X41Y25.AMUX    Tilo                  0.203   s_sram_line_2_LDC
                                                       lut10654_393
    SLICE_X41Y25.CLK     net (fanout=2)        0.180   lut10654_393
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.594ns logic, 0.709ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_1_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.110ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X42Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.110ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10658_395 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X41Y24.B3      net (fanout=227)      3.837   lut8554_0
    SLICE_X41Y24.B       Tilo                  0.259   s_sram_line_1_C_1
                                                       lut10656_394
    SLICE_X42Y24.SR      net (fanout=2)        0.311   lut10656_394
    SLICE_X42Y24.CLK     Trck                  0.215   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.110ns (1.070ns logic, 8.040ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.404ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10658_395 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X41Y24.B3      net (fanout=227)      3.837   lut8554_0
    SLICE_X41Y24.B       Tilo                  0.259   s_sram_line_1_C_1
                                                       lut10656_394
    SLICE_X42Y24.SR      net (fanout=2)        0.311   lut10656_394
    SLICE_X42Y24.CLK     Trck                  0.215   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.070ns logic, 5.334ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10658_395 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y24.B4      net (fanout=1030)     4.683   i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y24.B       Tilo                  0.259   s_sram_line_1_C_1
                                                       lut10656_394
    SLICE_X42Y24.SR      net (fanout=2)        0.311   lut10656_394
    SLICE_X42Y24.CLK     Trck                  0.215   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.859ns (0.865ns logic, 4.994ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X42Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.893ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.883ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y24.B4      net (fanout=1030)     4.683   i_MAIN_RESET/s_main_reset_1
    SLICE_X41Y24.BMUX    Tilo                  0.313   s_sram_line_1_C_1
                                                       lut10658_395
    SLICE_X42Y24.CLK     net (fanout=2)        0.496   lut10658_395
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (0.704ns logic, 5.179ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.602ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X41Y24.B1      net (fanout=87)       2.974   canincfifoline
    SLICE_X41Y24.BMUX    Tilo                  0.313   s_sram_line_1_C_1
                                                       lut10658_395
    SLICE_X42Y24.CLK     net (fanout=2)        0.496   lut10658_395
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.704ns logic, 3.470ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.769ns (requirement - data path)
  Source:               s_sram_line_1_LDC (LATCH)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.007ns (Levels of Logic = 2)
  Source Clock:         lut10658_395 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_1_LDC to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.AQ      Tcklo                 0.498   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    SLICE_X39Y25.A4      net (fanout=1)        0.885   s_sram_line_1_LDC
    SLICE_X39Y25.A       Tilo                  0.259   s_ramdata_3<2>
                                                       lut8878_49
    SLICE_X41Y24.B5      net (fanout=6)        0.556   ][10597_6409
    SLICE_X41Y24.BMUX    Tilo                  0.313   s_sram_line_1_C_1
                                                       lut10658_395
    SLICE_X42Y24.CLK     net (fanout=2)        0.496   lut10658_395
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (1.070ns logic, 1.937ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_1_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_1_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X42Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.154ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10658_395 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.200   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X39Y25.A6      net (fanout=1)        0.151   s_sram_line_1_P_1
    SLICE_X39Y25.A       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8878_49
    SLICE_X41Y24.B5      net (fanout=6)        0.282   ][10597_6409
    SLICE_X41Y24.B       Tilo                  0.156   s_sram_line_1_C_1
                                                       lut10656_394
    SLICE_X42Y24.SR      net (fanout=2)        0.124   lut10656_394
    SLICE_X42Y24.CLK     Tremck      (-Th)    -0.085   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.597ns logic, 0.557ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_C_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10658_395 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_C_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y24.AQ      Tcko                  0.198   s_sram_line_1_C_1
                                                       s_sram_line_1_C_1
    SLICE_X39Y25.A5      net (fanout=1)        0.271   s_sram_line_1_C_1
    SLICE_X39Y25.A       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8878_49
    SLICE_X41Y24.B5      net (fanout=6)        0.282   ][10597_6409
    SLICE_X41Y24.B       Tilo                  0.156   s_sram_line_1_C_1
                                                       lut10656_394
    SLICE_X42Y24.SR      net (fanout=2)        0.124   lut10656_394
    SLICE_X42Y24.CLK     Tremck      (-Th)    -0.085   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.595ns logic, 0.677ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_LDC (LATCH)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10658_395 falling
  Destination Clock:    lut10658_395 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_LDC to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.AQ      Tcklo                 0.277   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    SLICE_X39Y25.A4      net (fanout=1)        0.475   s_sram_line_1_LDC
    SLICE_X39Y25.A       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8878_49
    SLICE_X41Y24.B5      net (fanout=6)        0.282   ][10597_6409
    SLICE_X41Y24.B       Tilo                  0.156   s_sram_line_1_C_1
                                                       lut10656_394
    SLICE_X42Y24.SR      net (fanout=2)        0.124   lut10656_394
    SLICE_X42Y24.CLK     Tremck      (-Th)    -0.085   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.674ns logic, 0.881ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X42Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.266ns (data path)
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.266ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.200   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X39Y25.A6      net (fanout=1)        0.151   s_sram_line_1_P_1
    SLICE_X39Y25.A       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8878_49
    SLICE_X41Y24.B5      net (fanout=6)        0.282   ][10597_6409
    SLICE_X41Y24.BMUX    Tilo                  0.203   s_sram_line_1_C_1
                                                       lut10658_395
    SLICE_X42Y24.CLK     net (fanout=2)        0.274   lut10658_395
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.559ns logic, 0.707ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X42Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.384ns (data path)
  Source:               s_sram_line_1_C_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.384ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_C_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y24.AQ      Tcko                  0.198   s_sram_line_1_C_1
                                                       s_sram_line_1_C_1
    SLICE_X39Y25.A5      net (fanout=1)        0.271   s_sram_line_1_C_1
    SLICE_X39Y25.A       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8878_49
    SLICE_X41Y24.B5      net (fanout=6)        0.282   ][10597_6409
    SLICE_X41Y24.BMUX    Tilo                  0.203   s_sram_line_1_C_1
                                                       lut10658_395
    SLICE_X42Y24.CLK     net (fanout=2)        0.274   lut10658_395
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.557ns logic, 0.827ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X42Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.667ns (data path)
  Source:               s_sram_line_1_LDC (LATCH)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.667ns (Levels of Logic = 2)
  Source Clock:         lut10658_395 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_1_LDC to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.AQ      Tcklo                 0.277   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    SLICE_X39Y25.A4      net (fanout=1)        0.475   s_sram_line_1_LDC
    SLICE_X39Y25.A       Tilo                  0.156   s_ramdata_3<2>
                                                       lut8878_49
    SLICE_X41Y24.B5      net (fanout=6)        0.282   ][10597_6409
    SLICE_X41Y24.BMUX    Tilo                  0.203   s_sram_line_1_C_1
                                                       lut10658_395
    SLICE_X42Y24.CLK     net (fanout=2)        0.274   lut10658_395
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.636ns logic, 1.031ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_30_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_30_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.213ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X49Y37.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.213ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10671_398 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X49Y37.D5      net (fanout=227)      2.879   lut8554_0
    SLICE_X49Y37.D       Tilo                  0.259   s_has_grain_A_30_LDC
                                                       lut10669_397
    SLICE_X49Y37.SR      net (fanout=2)        0.307   lut10669_397
    SLICE_X49Y37.CLK     Trck                  0.280   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.213ns (1.135ns logic, 7.078ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10671_398 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y37.D4      net (fanout=1030)     4.341   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y37.D       Tilo                  0.259   s_has_grain_A_30_LDC
                                                       lut10669_397
    SLICE_X49Y37.SR      net (fanout=2)        0.307   lut10669_397
    SLICE_X49Y37.CLK     Trck                  0.280   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (0.930ns logic, 4.648ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.507ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10671_398 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X49Y37.D5      net (fanout=227)      2.879   lut8554_0
    SLICE_X49Y37.D       Tilo                  0.259   s_has_grain_A_30_LDC
                                                       lut10669_397
    SLICE_X49Y37.SR      net (fanout=2)        0.307   lut10669_397
    SLICE_X49Y37.CLK     Trck                  0.280   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (1.135ns logic, 4.372ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X49Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.421ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.355ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y37.D4      net (fanout=1030)     4.341   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y37.DMUX    Tilo                  0.313   s_has_grain_A_30_LDC
                                                       lut10671_398
    SLICE_X49Y37.CLK     net (fanout=2)        0.310   lut10671_398
    -------------------------------------------------  ---------------------------
    Total                                      5.355ns (0.704ns logic, 4.651ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.755ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.021ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X49Y37.D1      net (fanout=87)       3.007   canincfifoline
    SLICE_X49Y37.DMUX    Tilo                  0.313   s_has_grain_A_30_LDC
                                                       lut10671_398
    SLICE_X49Y37.CLK     net (fanout=2)        0.310   lut10671_398
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.704ns logic, 3.317ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.349ns (requirement - data path)
  Source:               s_has_grain_A_30_P_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.427ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_30_P_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y37.CQ      Tcko                  0.447   s_has_grain_A_30_P_30
                                                       s_has_grain_A_30_P_30
    SLICE_X49Y37.C1      net (fanout=1)        0.605   s_has_grain_A_30_P_30
    SLICE_X49Y37.C       Tilo                  0.259   s_has_grain_A_30_LDC
                                                       lut10668_396
    SLICE_X49Y37.D3      net (fanout=3)        0.493   lut10668_396
    SLICE_X49Y37.DMUX    Tilo                  0.313   s_has_grain_A_30_LDC
                                                       lut10671_398
    SLICE_X49Y37.CLK     net (fanout=2)        0.310   lut10671_398
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (1.019ns logic, 1.408ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_30_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_30_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X49Y37.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_30_C_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10671_398 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_C_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.DQ      Tcko                  0.198   s_has_grain_A_30_C_30
                                                       s_has_grain_A_30_C_30
    SLICE_X49Y37.C6      net (fanout=1)        0.113   s_has_grain_A_30_C_30
    SLICE_X49Y37.C       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10668_396
    SLICE_X49Y37.D3      net (fanout=3)        0.304   lut10668_396
    SLICE_X49Y37.D       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10669_397
    SLICE_X49Y37.SR      net (fanout=2)        0.162   lut10669_397
    SLICE_X49Y37.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.665ns logic, 0.579ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_30_LDC (LATCH)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10671_398 falling
  Destination Clock:    lut10671_398 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_LDC to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcklo                 0.235   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    SLICE_X49Y37.C3      net (fanout=1)        0.144   s_has_grain_A_30_LDC
    SLICE_X49Y37.C       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10668_396
    SLICE_X49Y37.D3      net (fanout=3)        0.304   lut10668_396
    SLICE_X49Y37.D       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10669_397
    SLICE_X49Y37.SR      net (fanout=2)        0.162   lut10669_397
    SLICE_X49Y37.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.702ns logic, 0.610ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_30_P_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10671_398 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_P_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y37.CQ      Tcko                  0.234   s_has_grain_A_30_P_30
                                                       s_has_grain_A_30_P_30
    SLICE_X49Y37.C1      net (fanout=1)        0.349   s_has_grain_A_30_P_30
    SLICE_X49Y37.C       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10668_396
    SLICE_X49Y37.D3      net (fanout=3)        0.304   lut10668_396
    SLICE_X49Y37.D       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10669_397
    SLICE_X49Y37.SR      net (fanout=2)        0.162   lut10669_397
    SLICE_X49Y37.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (0.701ns logic, 0.815ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X49Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.141ns (data path)
  Source:               s_has_grain_A_30_C_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Data Path Delay:      1.141ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_C_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.DQ      Tcko                  0.198   s_has_grain_A_30_C_30
                                                       s_has_grain_A_30_C_30
    SLICE_X49Y37.C6      net (fanout=1)        0.113   s_has_grain_A_30_C_30
    SLICE_X49Y37.C       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10668_396
    SLICE_X49Y37.D3      net (fanout=3)        0.304   lut10668_396
    SLICE_X49Y37.DMUX    Tilo                  0.203   s_has_grain_A_30_LDC
                                                       lut10671_398
    SLICE_X49Y37.CLK     net (fanout=2)        0.167   lut10671_398
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.557ns logic, 0.584ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X49Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.209ns (data path)
  Source:               s_has_grain_A_30_LDC (LATCH)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Data Path Delay:      1.209ns (Levels of Logic = 2)
  Source Clock:         lut10671_398 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_LDC to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcklo                 0.235   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    SLICE_X49Y37.C3      net (fanout=1)        0.144   s_has_grain_A_30_LDC
    SLICE_X49Y37.C       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10668_396
    SLICE_X49Y37.D3      net (fanout=3)        0.304   lut10668_396
    SLICE_X49Y37.DMUX    Tilo                  0.203   s_has_grain_A_30_LDC
                                                       lut10671_398
    SLICE_X49Y37.CLK     net (fanout=2)        0.167   lut10671_398
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.594ns logic, 0.615ns route)
                                                       (49.1% logic, 50.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X49Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.413ns (data path)
  Source:               s_has_grain_A_30_P_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_P_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y37.CQ      Tcko                  0.234   s_has_grain_A_30_P_30
                                                       s_has_grain_A_30_P_30
    SLICE_X49Y37.C1      net (fanout=1)        0.349   s_has_grain_A_30_P_30
    SLICE_X49Y37.C       Tilo                  0.156   s_has_grain_A_30_LDC
                                                       lut10668_396
    SLICE_X49Y37.D3      net (fanout=3)        0.304   lut10668_396
    SLICE_X49Y37.DMUX    Tilo                  0.203   s_has_grain_A_30_LDC
                                                       lut10671_398
    SLICE_X49Y37.CLK     net (fanout=2)        0.167   lut10671_398
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.593ns logic, 0.820ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_24_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_24_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.448ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X51Y51.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10756_413 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X49Y51.B5      net (fanout=227)      1.747   lut8554_0
    SLICE_X49Y51.B       Tilo                  0.259   flagxa_26_BRB2
                                                       lut10754_412
    SLICE_X51Y51.SR      net (fanout=2)        0.674   lut10754_412
    SLICE_X51Y51.CLK     Trck                  0.280   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (1.135ns logic, 6.313ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.854ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10756_413 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y51.B3      net (fanout=1030)     4.250   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y51.B       Tilo                  0.259   flagxa_26_BRB2
                                                       lut10754_412
    SLICE_X51Y51.SR      net (fanout=2)        0.674   lut10754_412
    SLICE_X51Y51.CLK     Trck                  0.280   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (0.930ns logic, 4.924ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.742ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10756_413 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X49Y51.B5      net (fanout=227)      1.747   lut8554_0
    SLICE_X49Y51.B       Tilo                  0.259   flagxa_26_BRB2
                                                       lut10754_412
    SLICE_X51Y51.SR      net (fanout=2)        0.674   lut10754_412
    SLICE_X51Y51.CLK     Trck                  0.280   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (1.135ns logic, 3.607ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X51Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.190ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.586ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y51.B3      net (fanout=1030)     4.250   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y51.BMUX    Tilo                  0.313   flagxa_26_BRB2
                                                       lut10756_413
    SLICE_X51Y51.CLK     net (fanout=2)        0.632   lut10756_413
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (0.704ns logic, 4.882ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.403ns (requirement - data path)
  Source:               s_has_grain_A_24_P_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.373ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_24_P_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.AQ      Tcko                  0.408   s_has_grain_A_24_P_24
                                                       s_has_grain_A_24_P_24
    SLICE_X49Y51.A2      net (fanout=1)        0.605   s_has_grain_A_24_P_24
    SLICE_X49Y51.A       Tilo                  0.259   flagxa_26_BRB2
                                                       lut10753_411
    SLICE_X49Y51.B2      net (fanout=3)        1.156   lut10753_411
    SLICE_X49Y51.BMUX    Tilo                  0.313   flagxa_26_BRB2
                                                       lut10756_413
    SLICE_X51Y51.CLK     net (fanout=2)        0.632   lut10756_413
    -------------------------------------------------  ---------------------------
    Total                                      3.373ns (0.980ns logic, 2.393ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.419ns (requirement - data path)
  Source:               s_has_grain_A_24_LDC (LATCH)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.357ns (Levels of Logic = 2)
  Source Clock:         lut10756_413 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.AQ      Tcklo                 0.442   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    SLICE_X49Y51.A5      net (fanout=1)        0.555   s_has_grain_A_24_LDC
    SLICE_X49Y51.A       Tilo                  0.259   flagxa_26_BRB2
                                                       lut10753_411
    SLICE_X49Y51.B2      net (fanout=3)        1.156   lut10753_411
    SLICE_X49Y51.BMUX    Tilo                  0.313   flagxa_26_BRB2
                                                       lut10756_413
    SLICE_X51Y51.CLK     net (fanout=2)        0.632   lut10756_413
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.014ns logic, 2.343ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_24_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_24_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X51Y51.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_24_C_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10756_413 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_C_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.AQ      Tcko                  0.198   s_has_grain_A_24_C_24
                                                       s_has_grain_A_24_C_24
    SLICE_X49Y51.A3      net (fanout=1)        0.251   s_has_grain_A_24_C_24
    SLICE_X49Y51.A       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10753_411
    SLICE_X49Y51.B2      net (fanout=3)        0.681   lut10753_411
    SLICE_X49Y51.B       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10754_412
    SLICE_X51Y51.SR      net (fanout=2)        0.444   lut10754_412
    SLICE_X51Y51.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.665ns logic, 1.376ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_24_LDC (LATCH)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10756_413 falling
  Destination Clock:    lut10756_413 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.AQ      Tcklo                 0.235   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    SLICE_X49Y51.A5      net (fanout=1)        0.354   s_has_grain_A_24_LDC
    SLICE_X49Y51.A       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10753_411
    SLICE_X49Y51.B2      net (fanout=3)        0.681   lut10753_411
    SLICE_X49Y51.B       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10754_412
    SLICE_X51Y51.SR      net (fanout=2)        0.444   lut10754_412
    SLICE_X51Y51.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.702ns logic, 1.479ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_24_P_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10756_413 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_P_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.AQ      Tcko                  0.200   s_has_grain_A_24_P_24
                                                       s_has_grain_A_24_P_24
    SLICE_X49Y51.A2      net (fanout=1)        0.391   s_has_grain_A_24_P_24
    SLICE_X49Y51.A       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10753_411
    SLICE_X49Y51.B2      net (fanout=3)        0.681   lut10753_411
    SLICE_X49Y51.B       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10754_412
    SLICE_X51Y51.SR      net (fanout=2)        0.444   lut10754_412
    SLICE_X51Y51.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.667ns logic, 1.516ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X51Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.508ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Data Path Delay:      1.508ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X49Y51.B4      net (fanout=87)       0.739   canincfifoline
    SLICE_X49Y51.BMUX    Tilo                  0.203   flagxa_26_BRB2
                                                       lut10756_413
    SLICE_X51Y51.CLK     net (fanout=2)        0.368   lut10756_413
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.401ns logic, 1.107ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X51Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.857ns (data path)
  Source:               s_has_grain_A_24_C_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Data Path Delay:      1.857ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_C_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.AQ      Tcko                  0.198   s_has_grain_A_24_C_24
                                                       s_has_grain_A_24_C_24
    SLICE_X49Y51.A3      net (fanout=1)        0.251   s_has_grain_A_24_C_24
    SLICE_X49Y51.A       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10753_411
    SLICE_X49Y51.B2      net (fanout=3)        0.681   lut10753_411
    SLICE_X49Y51.BMUX    Tilo                  0.203   flagxa_26_BRB2
                                                       lut10756_413
    SLICE_X51Y51.CLK     net (fanout=2)        0.368   lut10756_413
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.557ns logic, 1.300ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X51Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.997ns (data path)
  Source:               s_has_grain_A_24_LDC (LATCH)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Data Path Delay:      1.997ns (Levels of Logic = 2)
  Source Clock:         lut10756_413 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.AQ      Tcklo                 0.235   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    SLICE_X49Y51.A5      net (fanout=1)        0.354   s_has_grain_A_24_LDC
    SLICE_X49Y51.A       Tilo                  0.156   flagxa_26_BRB2
                                                       lut10753_411
    SLICE_X49Y51.B2      net (fanout=3)        0.681   lut10753_411
    SLICE_X49Y51.BMUX    Tilo                  0.203   flagxa_26_BRB2
                                                       lut10756_413
    SLICE_X51Y51.CLK     net (fanout=2)        0.368   lut10756_413
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.594ns logic, 1.403ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_21_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_21_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.471ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X53Y45.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.471ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10793_420 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y45.B1      net (fanout=227)      3.142   lut8554_0
    SLICE_X53Y45.B       Tilo                  0.259   s_has_grain_A_21_LDC
                                                       lut10791_419
    SLICE_X53Y45.SR      net (fanout=2)        0.302   lut10791_419
    SLICE_X53Y45.CLK     Trck                  0.280   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.471ns (1.135ns logic, 7.336ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10793_420 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y45.B2      net (fanout=1030)     5.178   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y45.B       Tilo                  0.259   s_has_grain_A_21_LDC
                                                       lut10791_419
    SLICE_X53Y45.SR      net (fanout=2)        0.302   lut10791_419
    SLICE_X53Y45.CLK     Trck                  0.280   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (0.930ns logic, 5.480ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10793_420 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y45.B1      net (fanout=227)      3.142   lut8554_0
    SLICE_X53Y45.B       Tilo                  0.259   s_has_grain_A_21_LDC
                                                       lut10791_419
    SLICE_X53Y45.SR      net (fanout=2)        0.302   lut10791_419
    SLICE_X53Y45.CLK     Trck                  0.280   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.135ns logic, 4.630ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X53Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.075ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.701ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y45.B2      net (fanout=1030)     5.178   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y45.BMUX    Tilo                  0.313   s_has_grain_A_21_LDC
                                                       lut10793_420
    SLICE_X53Y45.CLK     net (fanout=2)        0.819   lut10793_420
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (0.704ns logic, 5.997ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.514ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.262ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y45.B3      net (fanout=87)       2.739   canincfifoline
    SLICE_X53Y45.BMUX    Tilo                  0.313   s_has_grain_A_21_LDC
                                                       lut10793_420
    SLICE_X53Y45.CLK     net (fanout=2)        0.819   lut10793_420
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.704ns logic, 3.558ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.509ns (requirement - data path)
  Source:               s_has_grain_A_21_LDC (LATCH)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.267ns (Levels of Logic = 2)
  Source Clock:         lut10793_420 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcklo                 0.442   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    SLICE_X53Y45.A5      net (fanout=1)        0.787   s_has_grain_A_21_LDC
    SLICE_X53Y45.A       Tilo                  0.259   s_has_grain_A_21_LDC
                                                       lut10790_418
    SLICE_X53Y45.B5      net (fanout=3)        0.647   lut10790_418
    SLICE_X53Y45.BMUX    Tilo                  0.313   s_has_grain_A_21_LDC
                                                       lut10793_420
    SLICE_X53Y45.CLK     net (fanout=2)        0.819   lut10793_420
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.014ns logic, 2.253ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_21_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_21_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X53Y45.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_P_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10793_420 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_P_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y44.AQ      Tcko                  0.198   s_has_grain_A_21_P_21
                                                       s_has_grain_A_21_P_21
    SLICE_X53Y45.A6      net (fanout=1)        0.113   s_has_grain_A_21_P_21
    SLICE_X53Y45.A       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10790_418
    SLICE_X53Y45.B5      net (fanout=3)        0.337   lut10790_418
    SLICE_X53Y45.B       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10791_419
    SLICE_X53Y45.SR      net (fanout=2)        0.157   lut10791_419
    SLICE_X53Y45.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.665ns logic, 0.607ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_C_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10793_420 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_C_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.200   s_has_grain_A_21_C_21
                                                       s_has_grain_A_21_C_21
    SLICE_X53Y45.A2      net (fanout=1)        0.391   s_has_grain_A_21_C_21
    SLICE_X53Y45.A       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10790_418
    SLICE_X53Y45.B5      net (fanout=3)        0.337   lut10790_418
    SLICE_X53Y45.B       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10791_419
    SLICE_X53Y45.SR      net (fanout=2)        0.157   lut10791_419
    SLICE_X53Y45.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.667ns logic, 0.885ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_LDC (LATCH)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.615ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10793_420 falling
  Destination Clock:    lut10793_420 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcklo                 0.235   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    SLICE_X53Y45.A5      net (fanout=1)        0.419   s_has_grain_A_21_LDC
    SLICE_X53Y45.A       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10790_418
    SLICE_X53Y45.B5      net (fanout=3)        0.337   lut10790_418
    SLICE_X53Y45.B       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10791_419
    SLICE_X53Y45.SR      net (fanout=2)        0.157   lut10791_419
    SLICE_X53Y45.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (0.702ns logic, 0.913ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X53Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.434ns (data path)
  Source:               s_has_grain_A_21_P_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.434ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_P_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y44.AQ      Tcko                  0.198   s_has_grain_A_21_P_21
                                                       s_has_grain_A_21_P_21
    SLICE_X53Y45.A6      net (fanout=1)        0.113   s_has_grain_A_21_P_21
    SLICE_X53Y45.A       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10790_418
    SLICE_X53Y45.B5      net (fanout=3)        0.337   lut10790_418
    SLICE_X53Y45.BMUX    Tilo                  0.203   s_has_grain_A_21_LDC
                                                       lut10793_420
    SLICE_X53Y45.CLK     net (fanout=2)        0.427   lut10793_420
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.557ns logic, 0.877ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X53Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.714ns (data path)
  Source:               s_has_grain_A_21_C_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.714ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_C_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.200   s_has_grain_A_21_C_21
                                                       s_has_grain_A_21_C_21
    SLICE_X53Y45.A2      net (fanout=1)        0.391   s_has_grain_A_21_C_21
    SLICE_X53Y45.A       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10790_418
    SLICE_X53Y45.B5      net (fanout=3)        0.337   lut10790_418
    SLICE_X53Y45.BMUX    Tilo                  0.203   s_has_grain_A_21_LDC
                                                       lut10793_420
    SLICE_X53Y45.CLK     net (fanout=2)        0.427   lut10793_420
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.559ns logic, 1.155ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X53Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.777ns (data path)
  Source:               s_has_grain_A_21_LDC (LATCH)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.777ns (Levels of Logic = 2)
  Source Clock:         lut10793_420 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcklo                 0.235   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    SLICE_X53Y45.A5      net (fanout=1)        0.419   s_has_grain_A_21_LDC
    SLICE_X53Y45.A       Tilo                  0.156   s_has_grain_A_21_LDC
                                                       lut10790_418
    SLICE_X53Y45.B5      net (fanout=3)        0.337   lut10790_418
    SLICE_X53Y45.BMUX    Tilo                  0.203   s_has_grain_A_21_LDC
                                                       lut10793_420
    SLICE_X53Y45.CLK     net (fanout=2)        0.427   lut10793_420
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (0.594ns logic, 1.183ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_16_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_16_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.720ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X50Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.720ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10854_431 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y33.B5      net (fanout=227)      3.456   lut8554_0
    SLICE_X51Y33.B       Tilo                  0.259   s_has_grain_A_16_C_16
                                                       lut10852_430
    SLICE_X50Y33.SR      net (fanout=2)        0.302   lut10852_430
    SLICE_X50Y33.CLK     Trck                  0.215   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.720ns (1.070ns logic, 7.650ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10854_431 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y33.B2      net (fanout=1030)     5.176   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y33.B       Tilo                  0.259   s_has_grain_A_16_C_16
                                                       lut10852_430
    SLICE_X50Y33.SR      net (fanout=2)        0.302   lut10852_430
    SLICE_X50Y33.CLK     Trck                  0.215   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (0.865ns logic, 5.478ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10854_431 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y33.B5      net (fanout=227)      3.456   lut8554_0
    SLICE_X51Y33.B       Tilo                  0.259   s_has_grain_A_16_C_16
                                                       lut10852_430
    SLICE_X50Y33.SR      net (fanout=2)        0.302   lut10852_430
    SLICE_X50Y33.CLK     Trck                  0.215   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.014ns (1.070ns logic, 4.944ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X50Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.162ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.614ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y33.B2      net (fanout=1030)     5.176   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y33.BMUX    Tilo                  0.313   s_has_grain_A_16_C_16
                                                       lut10854_431
    SLICE_X50Y33.CLK     net (fanout=2)        0.734   lut10854_431
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (0.704ns logic, 5.910ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.623ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.153ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y33.B4      net (fanout=87)       2.715   canincfifoline
    SLICE_X51Y33.BMUX    Tilo                  0.313   s_has_grain_A_16_C_16
                                                       lut10854_431
    SLICE_X50Y33.CLK     net (fanout=2)        0.734   lut10854_431
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (0.704ns logic, 3.449ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.107ns (requirement - data path)
  Source:               s_has_grain_A_16_LDC (LATCH)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.669ns (Levels of Logic = 2)
  Source Clock:         lut10854_431 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_16_LDC to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y33.AQ      Tcklo                 0.498   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    SLICE_X50Y32.D3      net (fanout=1)        0.457   s_has_grain_A_16_LDC
    SLICE_X50Y32.D       Tilo                  0.203   s_has_grain_A_4_C_4
                                                       lut10851_429
    SLICE_X51Y33.B3      net (fanout=3)        0.464   lut10851_429
    SLICE_X51Y33.BMUX    Tilo                  0.313   s_has_grain_A_16_C_16
                                                       lut10854_431
    SLICE_X50Y33.CLK     net (fanout=2)        0.734   lut10854_431
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (1.014ns logic, 1.655ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_16_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_16_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X50Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_16_P_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.124ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10854_431 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_P_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y32.CQ      Tcko                  0.198   s_has_grain_A_16_P_16
                                                       s_has_grain_A_16_P_16
    SLICE_X50Y32.D6      net (fanout=1)        0.123   s_has_grain_A_16_P_16
    SLICE_X50Y32.D       Tilo                  0.156   s_has_grain_A_4_C_4
                                                       lut10851_429
    SLICE_X51Y33.B3      net (fanout=3)        0.249   lut10851_429
    SLICE_X51Y33.B       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut10852_430
    SLICE_X50Y33.SR      net (fanout=2)        0.157   lut10852_430
    SLICE_X50Y33.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (0.595ns logic, 0.529ns route)
                                                       (52.9% logic, 47.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_16_C_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10854_431 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_C_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.AQ      Tcko                  0.198   s_has_grain_A_16_C_16
                                                       s_has_grain_A_16_C_16
    SLICE_X50Y32.D5      net (fanout=1)        0.170   s_has_grain_A_16_C_16
    SLICE_X50Y32.D       Tilo                  0.156   s_has_grain_A_4_C_4
                                                       lut10851_429
    SLICE_X51Y33.B3      net (fanout=3)        0.249   lut10851_429
    SLICE_X51Y33.B       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut10852_430
    SLICE_X50Y33.SR      net (fanout=2)        0.157   lut10852_430
    SLICE_X50Y33.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.595ns logic, 0.576ns route)
                                                       (50.8% logic, 49.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_16_LDC (LATCH)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10854_431 falling
  Destination Clock:    lut10854_431 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_LDC to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y33.AQ      Tcklo                 0.277   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    SLICE_X50Y32.D3      net (fanout=1)        0.253   s_has_grain_A_16_LDC
    SLICE_X50Y32.D       Tilo                  0.156   s_has_grain_A_4_C_4
                                                       lut10851_429
    SLICE_X51Y33.B3      net (fanout=3)        0.249   lut10851_429
    SLICE_X51Y33.B       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut10852_430
    SLICE_X50Y33.SR      net (fanout=2)        0.157   lut10852_430
    SLICE_X50Y33.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.674ns logic, 0.659ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X50Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.272ns (data path)
  Source:               s_has_grain_A_16_P_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Data Path Delay:      1.272ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_P_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y32.CQ      Tcko                  0.198   s_has_grain_A_16_P_16
                                                       s_has_grain_A_16_P_16
    SLICE_X50Y32.D6      net (fanout=1)        0.123   s_has_grain_A_16_P_16
    SLICE_X50Y32.D       Tilo                  0.156   s_has_grain_A_4_C_4
                                                       lut10851_429
    SLICE_X51Y33.B3      net (fanout=3)        0.249   lut10851_429
    SLICE_X51Y33.BMUX    Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut10854_431
    SLICE_X50Y33.CLK     net (fanout=2)        0.343   lut10854_431
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.557ns logic, 0.715ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X50Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.319ns (data path)
  Source:               s_has_grain_A_16_C_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Data Path Delay:      1.319ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_C_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.AQ      Tcko                  0.198   s_has_grain_A_16_C_16
                                                       s_has_grain_A_16_C_16
    SLICE_X50Y32.D5      net (fanout=1)        0.170   s_has_grain_A_16_C_16
    SLICE_X50Y32.D       Tilo                  0.156   s_has_grain_A_4_C_4
                                                       lut10851_429
    SLICE_X51Y33.B3      net (fanout=3)        0.249   lut10851_429
    SLICE_X51Y33.BMUX    Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut10854_431
    SLICE_X50Y33.CLK     net (fanout=2)        0.343   lut10854_431
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.557ns logic, 0.762ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X50Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.481ns (data path)
  Source:               s_has_grain_A_16_LDC (LATCH)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Data Path Delay:      1.481ns (Levels of Logic = 2)
  Source Clock:         lut10854_431 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_LDC to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y33.AQ      Tcklo                 0.277   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    SLICE_X50Y32.D3      net (fanout=1)        0.253   s_has_grain_A_16_LDC
    SLICE_X50Y32.D       Tilo                  0.156   s_has_grain_A_4_C_4
                                                       lut10851_429
    SLICE_X51Y33.B3      net (fanout=3)        0.249   lut10851_429
    SLICE_X51Y33.BMUX    Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut10854_431
    SLICE_X50Y33.CLK     net (fanout=2)        0.343   lut10854_431
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.636ns logic, 0.845ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_12_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_12_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.763ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X51Y39.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10903_440 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y39.A5      net (fanout=227)      3.194   lut8554_0
    SLICE_X52Y39.A       Tilo                  0.205   s_has_grain_A_12_C_12
                                                       lut10901_439
    SLICE_X51Y39.SR      net (fanout=2)        0.596   lut10901_439
    SLICE_X51Y39.CLK     Trck                  0.280   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.763ns (1.081ns logic, 7.682ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10903_440 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y39.A2      net (fanout=1030)     5.773   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y39.A       Tilo                  0.205   s_has_grain_A_12_C_12
                                                       lut10901_439
    SLICE_X51Y39.SR      net (fanout=2)        0.596   lut10901_439
    SLICE_X51Y39.CLK     Trck                  0.280   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (0.876ns logic, 6.369ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10903_440 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y39.A5      net (fanout=227)      3.194   lut8554_0
    SLICE_X52Y39.A       Tilo                  0.205   s_has_grain_A_12_C_12
                                                       lut10901_439
    SLICE_X51Y39.SR      net (fanout=2)        0.596   lut10901_439
    SLICE_X51Y39.CLK     Trck                  0.280   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.081ns logic, 4.976ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X51Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.840ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.936ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y39.A2      net (fanout=1030)     5.773   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y39.AMUX    Tilo                  0.251   s_has_grain_A_12_C_12
                                                       lut10903_440
    SLICE_X51Y39.CLK     net (fanout=2)        0.521   lut10903_440
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (0.642ns logic, 6.294ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.660ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.116ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y39.A3      net (fanout=87)       2.953   canincfifoline
    SLICE_X52Y39.AMUX    Tilo                  0.251   s_has_grain_A_12_C_12
                                                       lut10903_440
    SLICE_X51Y39.CLK     net (fanout=2)        0.521   lut10903_440
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.642ns logic, 3.474ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.357ns (requirement - data path)
  Source:               s_has_grain_A_12_C_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.419ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_12_C_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.AQ      Tcko                  0.408   s_has_grain_A_12_C_12
                                                       s_has_grain_A_12_C_12
    SLICE_X51Y39.B3      net (fanout=1)        0.543   s_has_grain_A_12_C_12
    SLICE_X51Y39.B       Tilo                  0.259   s_has_grain_A_12_LDC
                                                       lut10900_438
    SLICE_X52Y39.A4      net (fanout=3)        0.437   lut10900_438
    SLICE_X52Y39.AMUX    Tilo                  0.251   s_has_grain_A_12_C_12
                                                       lut10903_440
    SLICE_X51Y39.CLK     net (fanout=2)        0.521   lut10903_440
    -------------------------------------------------  ---------------------------
    Total                                      2.419ns (0.918ns logic, 1.501ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_12_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_12_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X51Y39.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_12_P_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10903_440 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_P_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.198   s_has_grain_A_12_P_12
                                                       s_has_grain_A_12_P_12
    SLICE_X51Y39.B6      net (fanout=1)        0.123   s_has_grain_A_12_P_12
    SLICE_X51Y39.B       Tilo                  0.156   s_has_grain_A_12_LDC
                                                       lut10900_438
    SLICE_X52Y39.A4      net (fanout=3)        0.210   lut10900_438
    SLICE_X52Y39.A       Tilo                  0.142   s_has_grain_A_12_C_12
                                                       lut10901_439
    SLICE_X51Y39.SR      net (fanout=2)        0.375   lut10901_439
    SLICE_X51Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.651ns logic, 0.708ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_12_LDC (LATCH)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.530ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10903_440 falling
  Destination Clock:    lut10903_440 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_LDC to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.AQ      Tcklo                 0.235   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    SLICE_X51Y39.B1      net (fanout=1)        0.257   s_has_grain_A_12_LDC
    SLICE_X51Y39.B       Tilo                  0.156   s_has_grain_A_12_LDC
                                                       lut10900_438
    SLICE_X52Y39.A4      net (fanout=3)        0.210   lut10900_438
    SLICE_X52Y39.A       Tilo                  0.142   s_has_grain_A_12_C_12
                                                       lut10901_439
    SLICE_X51Y39.SR      net (fanout=2)        0.375   lut10901_439
    SLICE_X51Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.688ns logic, 0.842ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_12_C_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.557ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10903_440 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_C_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.AQ      Tcko                  0.200   s_has_grain_A_12_C_12
                                                       s_has_grain_A_12_C_12
    SLICE_X51Y39.B3      net (fanout=1)        0.319   s_has_grain_A_12_C_12
    SLICE_X51Y39.B       Tilo                  0.156   s_has_grain_A_12_LDC
                                                       lut10900_438
    SLICE_X52Y39.A4      net (fanout=3)        0.210   lut10900_438
    SLICE_X52Y39.A       Tilo                  0.142   s_has_grain_A_12_C_12
                                                       lut10901_439
    SLICE_X51Y39.SR      net (fanout=2)        0.375   lut10901_439
    SLICE_X51Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.653ns logic, 0.904ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X51Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.149ns (data path)
  Source:               s_has_grain_A_12_P_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Data Path Delay:      1.149ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_P_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.198   s_has_grain_A_12_P_12
                                                       s_has_grain_A_12_P_12
    SLICE_X51Y39.B6      net (fanout=1)        0.123   s_has_grain_A_12_P_12
    SLICE_X51Y39.B       Tilo                  0.156   s_has_grain_A_12_LDC
                                                       lut10900_438
    SLICE_X52Y39.A4      net (fanout=3)        0.210   lut10900_438
    SLICE_X52Y39.AMUX    Tilo                  0.183   s_has_grain_A_12_C_12
                                                       lut10903_440
    SLICE_X51Y39.CLK     net (fanout=2)        0.279   lut10903_440
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.537ns logic, 0.612ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X51Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.320ns (data path)
  Source:               s_has_grain_A_12_LDC (LATCH)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Data Path Delay:      1.320ns (Levels of Logic = 2)
  Source Clock:         lut10903_440 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_LDC to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.AQ      Tcklo                 0.235   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    SLICE_X51Y39.B1      net (fanout=1)        0.257   s_has_grain_A_12_LDC
    SLICE_X51Y39.B       Tilo                  0.156   s_has_grain_A_12_LDC
                                                       lut10900_438
    SLICE_X52Y39.A4      net (fanout=3)        0.210   lut10900_438
    SLICE_X52Y39.AMUX    Tilo                  0.183   s_has_grain_A_12_C_12
                                                       lut10903_440
    SLICE_X51Y39.CLK     net (fanout=2)        0.279   lut10903_440
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.574ns logic, 0.746ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X51Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.347ns (data path)
  Source:               s_has_grain_A_12_C_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Data Path Delay:      1.347ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_C_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.AQ      Tcko                  0.200   s_has_grain_A_12_C_12
                                                       s_has_grain_A_12_C_12
    SLICE_X51Y39.B3      net (fanout=1)        0.319   s_has_grain_A_12_C_12
    SLICE_X51Y39.B       Tilo                  0.156   s_has_grain_A_12_LDC
                                                       lut10900_438
    SLICE_X52Y39.A4      net (fanout=3)        0.210   lut10900_438
    SLICE_X52Y39.AMUX    Tilo                  0.183   s_has_grain_A_12_C_12
                                                       lut10903_440
    SLICE_X51Y39.CLK     net (fanout=2)        0.279   lut10903_440
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.539ns logic, 0.808ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_11_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_11_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.417ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X50Y19.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.417ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10916_443 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y21.B4      net (fanout=227)      5.009   lut8554_0
    SLICE_X51Y21.B       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut10914_442
    SLICE_X50Y19.SR      net (fanout=2)        0.446   lut10914_442
    SLICE_X50Y19.CLK     Trck                  0.215   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.417ns (1.070ns logic, 9.347ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10916_443 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y21.B2      net (fanout=1030)     6.561   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y21.B       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut10914_442
    SLICE_X50Y19.SR      net (fanout=2)        0.446   lut10914_442
    SLICE_X50Y19.CLK     Trck                  0.215   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (0.865ns logic, 7.007ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.711ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10916_443 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y21.B4      net (fanout=227)      5.009   lut8554_0
    SLICE_X51Y21.B       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut10914_442
    SLICE_X50Y19.SR      net (fanout=2)        0.446   lut10914_442
    SLICE_X50Y19.CLK     Trck                  0.215   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (1.070ns logic, 6.641ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X50Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.063ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.713ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y21.B2      net (fanout=1030)     6.561   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y21.BMUX    Tilo                  0.313   s_has_grain_A_0_LDC
                                                       lut10916_443
    SLICE_X50Y19.CLK     net (fanout=2)        0.448   lut10916_443
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (0.704ns logic, 7.009ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.632ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.144ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y21.B5      net (fanout=87)       3.992   canincfifoline
    SLICE_X51Y21.BMUX    Tilo                  0.313   s_has_grain_A_0_LDC
                                                       lut10916_443
    SLICE_X50Y19.CLK     net (fanout=2)        0.448   lut10916_443
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (0.704ns logic, 4.440ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.526ns (requirement - data path)
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.250ns (Levels of Logic = 2)
  Source Clock:         lut10916_443 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.AQ      Tcklo                 0.498   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X51Y21.A2      net (fanout=1)        1.046   s_has_grain_A_11_LDC
    SLICE_X51Y21.A       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut10913_441
    SLICE_X51Y21.B1      net (fanout=4)        0.686   lut10913_441
    SLICE_X51Y21.BMUX    Tilo                  0.313   s_has_grain_A_0_LDC
                                                       lut10916_443
    SLICE_X50Y19.CLK     net (fanout=2)        0.448   lut10916_443
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.070ns logic, 2.180ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_11_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_11_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X50Y19.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_C_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10916_443 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_C_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y21.AQ      Tcko                  0.200   s_has_grain_A_11_C_11
                                                       s_has_grain_A_11_C_11
    SLICE_X51Y21.A5      net (fanout=1)        0.178   s_has_grain_A_11_C_11
    SLICE_X51Y21.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10913_441
    SLICE_X51Y21.B1      net (fanout=4)        0.306   lut10913_441
    SLICE_X51Y21.B       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10914_442
    SLICE_X50Y19.SR      net (fanout=2)        0.210   lut10914_442
    SLICE_X50Y19.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.597ns logic, 0.694ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_P_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.349ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10916_443 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_P_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.234   s_has_grain_A_11_P_11
                                                       s_has_grain_A_11_P_11
    SLICE_X51Y21.A4      net (fanout=1)        0.202   s_has_grain_A_11_P_11
    SLICE_X51Y21.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10913_441
    SLICE_X51Y21.B1      net (fanout=4)        0.306   lut10913_441
    SLICE_X51Y21.B       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10914_442
    SLICE_X50Y19.SR      net (fanout=2)        0.210   lut10914_442
    SLICE_X50Y19.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.631ns logic, 0.718ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.818ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10916_443 falling
  Destination Clock:    lut10916_443 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.AQ      Tcklo                 0.277   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X51Y21.A2      net (fanout=1)        0.628   s_has_grain_A_11_LDC
    SLICE_X51Y21.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10913_441
    SLICE_X51Y21.B1      net (fanout=4)        0.306   lut10913_441
    SLICE_X51Y21.B       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10914_442
    SLICE_X50Y19.SR      net (fanout=2)        0.210   lut10914_442
    SLICE_X50Y19.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.674ns logic, 1.144ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X50Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.257ns (data path)
  Source:               s_has_grain_A_11_C_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.257ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_C_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y21.AQ      Tcko                  0.200   s_has_grain_A_11_C_11
                                                       s_has_grain_A_11_C_11
    SLICE_X51Y21.A5      net (fanout=1)        0.178   s_has_grain_A_11_C_11
    SLICE_X51Y21.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10913_441
    SLICE_X51Y21.B1      net (fanout=4)        0.306   lut10913_441
    SLICE_X51Y21.BMUX    Tilo                  0.203   s_has_grain_A_0_LDC
                                                       lut10916_443
    SLICE_X50Y19.CLK     net (fanout=2)        0.214   lut10916_443
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.559ns logic, 0.698ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X50Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.315ns (data path)
  Source:               s_has_grain_A_11_P_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.315ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_P_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.234   s_has_grain_A_11_P_11
                                                       s_has_grain_A_11_P_11
    SLICE_X51Y21.A4      net (fanout=1)        0.202   s_has_grain_A_11_P_11
    SLICE_X51Y21.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10913_441
    SLICE_X51Y21.B1      net (fanout=4)        0.306   lut10913_441
    SLICE_X51Y21.BMUX    Tilo                  0.203   s_has_grain_A_0_LDC
                                                       lut10916_443
    SLICE_X50Y19.CLK     net (fanout=2)        0.214   lut10916_443
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.593ns logic, 0.722ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X50Y19.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.784ns (data path)
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.784ns (Levels of Logic = 2)
  Source Clock:         lut10916_443 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.AQ      Tcklo                 0.277   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X51Y21.A2      net (fanout=1)        0.628   s_has_grain_A_11_LDC
    SLICE_X51Y21.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut10913_441
    SLICE_X51Y21.B1      net (fanout=4)        0.306   lut10913_441
    SLICE_X51Y21.BMUX    Tilo                  0.203   s_has_grain_A_0_LDC
                                                       lut10916_443
    SLICE_X50Y19.CLK     net (fanout=2)        0.214   lut10916_443
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.636ns logic, 1.148ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_10_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_10_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.329ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X48Y22.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10929_446 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X48Y22.C4      net (fanout=227)      4.589   lut8554_0
    SLICE_X48Y22.C       Tilo                  0.205   s_has_grain_A_10_LDC
                                                       lut10927_445
    SLICE_X48Y22.SR      net (fanout=2)        0.817   lut10927_445
    SLICE_X48Y22.CLK     Trck                  0.230   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.329ns (1.031ns logic, 9.298ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.623ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10929_446 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X48Y22.C4      net (fanout=227)      4.589   lut8554_0
    SLICE_X48Y22.C       Tilo                  0.205   s_has_grain_A_10_LDC
                                                       lut10927_445
    SLICE_X48Y22.SR      net (fanout=2)        0.817   lut10927_445
    SLICE_X48Y22.CLK     Trck                  0.230   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (1.031ns logic, 6.592ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10929_446 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y22.C5      net (fanout=1030)     5.590   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y22.C       Tilo                  0.205   s_has_grain_A_10_LDC
                                                       lut10927_445
    SLICE_X48Y22.SR      net (fanout=2)        0.817   lut10927_445
    SLICE_X48Y22.CLK     Trck                  0.230   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (0.826ns logic, 6.407ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X48Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.042ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.734ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y22.C5      net (fanout=1030)     5.590   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y22.CMUX    Tilo                  0.251   s_has_grain_A_10_LDC
                                                       lut10929_446
    SLICE_X48Y22.CLK     net (fanout=2)        0.502   lut10929_446
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (0.642ns logic, 6.092ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.902ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.874ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X48Y22.C2      net (fanout=87)       3.730   canincfifoline
    SLICE_X48Y22.CMUX    Tilo                  0.251   s_has_grain_A_10_LDC
                                                       lut10929_446
    SLICE_X48Y22.CLK     net (fanout=2)        0.502   lut10929_446
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (0.642ns logic, 4.232ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.537ns (requirement - data path)
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.239ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.AQ      Tcko                  0.391   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X50Y23.B2      net (fanout=1)        1.030   s_has_grain_A_10_P_10
    SLICE_X50Y23.B       Tilo                  0.203   s_has_grain_A_9_C_9
                                                       lut10926_444
    SLICE_X48Y22.C3      net (fanout=4)        0.862   lut10926_444
    SLICE_X48Y22.CMUX    Tilo                  0.251   s_has_grain_A_10_LDC
                                                       lut10929_446
    SLICE_X48Y22.CLK     net (fanout=2)        0.502   lut10929_446
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (0.845ns logic, 2.394ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_10_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_10_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X48Y22.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_C_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10929_446 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_C_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.AQ      Tcko                  0.198   s_has_grain_A_10_C_10
                                                       s_has_grain_A_10_C_10
    SLICE_X50Y23.B3      net (fanout=1)        0.266   s_has_grain_A_10_C_10
    SLICE_X50Y23.B       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10926_444
    SLICE_X48Y22.C3      net (fanout=4)        0.560   lut10926_444
    SLICE_X48Y22.C       Tilo                  0.142   s_has_grain_A_10_LDC
                                                       lut10927_445
    SLICE_X48Y22.SR      net (fanout=2)        0.423   lut10927_445
    SLICE_X48Y22.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.603ns logic, 1.249ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_LDC (LATCH)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10929_446 falling
  Destination Clock:    lut10929_446 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AQ      Tcklo                 0.237   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    SLICE_X50Y23.B6      net (fanout=1)        0.406   s_has_grain_A_10_LDC
    SLICE_X50Y23.B       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10926_444
    SLICE_X48Y22.C3      net (fanout=4)        0.560   lut10926_444
    SLICE_X48Y22.C       Tilo                  0.142   s_has_grain_A_10_LDC
                                                       lut10927_445
    SLICE_X48Y22.SR      net (fanout=2)        0.423   lut10927_445
    SLICE_X48Y22.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.642ns logic, 1.389ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10929_446 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.AQ      Tcko                  0.198   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X50Y23.B2      net (fanout=1)        0.641   s_has_grain_A_10_P_10
    SLICE_X50Y23.B       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10926_444
    SLICE_X48Y22.C3      net (fanout=4)        0.560   lut10926_444
    SLICE_X48Y22.C       Tilo                  0.142   s_has_grain_A_10_LDC
                                                       lut10927_445
    SLICE_X48Y22.SR      net (fanout=2)        0.423   lut10927_445
    SLICE_X48Y22.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.603ns logic, 1.624ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X48Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.664ns (data path)
  Source:               s_has_grain_A_10_C_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.664ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_C_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.AQ      Tcko                  0.198   s_has_grain_A_10_C_10
                                                       s_has_grain_A_10_C_10
    SLICE_X50Y23.B3      net (fanout=1)        0.266   s_has_grain_A_10_C_10
    SLICE_X50Y23.B       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10926_444
    SLICE_X48Y22.C3      net (fanout=4)        0.560   lut10926_444
    SLICE_X48Y22.CMUX    Tilo                  0.183   s_has_grain_A_10_LDC
                                                       lut10929_446
    SLICE_X48Y22.CLK     net (fanout=2)        0.301   lut10929_446
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.537ns logic, 1.127ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X48Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.843ns (data path)
  Source:               s_has_grain_A_10_LDC (LATCH)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.843ns (Levels of Logic = 2)
  Source Clock:         lut10929_446 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AQ      Tcklo                 0.237   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    SLICE_X50Y23.B6      net (fanout=1)        0.406   s_has_grain_A_10_LDC
    SLICE_X50Y23.B       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10926_444
    SLICE_X48Y22.C3      net (fanout=4)        0.560   lut10926_444
    SLICE_X48Y22.CMUX    Tilo                  0.183   s_has_grain_A_10_LDC
                                                       lut10929_446
    SLICE_X48Y22.CLK     net (fanout=2)        0.301   lut10929_446
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.576ns logic, 1.267ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X48Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.039ns (data path)
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      2.039ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.AQ      Tcko                  0.198   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X50Y23.B2      net (fanout=1)        0.641   s_has_grain_A_10_P_10
    SLICE_X50Y23.B       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10926_444
    SLICE_X48Y22.C3      net (fanout=4)        0.560   lut10926_444
    SLICE_X48Y22.CMUX    Tilo                  0.183   s_has_grain_A_10_LDC
                                                       lut10929_446
    SLICE_X48Y22.CLK     net (fanout=2)        0.301   lut10929_446
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.537ns logic, 1.502ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_9_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_9_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.903ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X50Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.903ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10942_449 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y23.D2      net (fanout=227)      5.502   lut8554_0
    SLICE_X50Y23.D       Tilo                  0.203   s_has_grain_A_9_C_9
                                                       lut10940_448
    SLICE_X50Y24.SR      net (fanout=2)        0.495   lut10940_448
    SLICE_X50Y24.CLK     Trck                  0.215   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.903ns (1.014ns logic, 9.889ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.197ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10942_449 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y23.D2      net (fanout=227)      5.502   lut8554_0
    SLICE_X50Y23.D       Tilo                  0.203   s_has_grain_A_9_C_9
                                                       lut10940_448
    SLICE_X50Y24.SR      net (fanout=2)        0.495   lut10940_448
    SLICE_X50Y24.CLK     Trck                  0.215   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.197ns (1.014ns logic, 7.183ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10942_449 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y23.D4      net (fanout=1030)     6.011   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y23.D       Tilo                  0.203   s_has_grain_A_9_C_9
                                                       lut10940_448
    SLICE_X50Y24.SR      net (fanout=2)        0.495   lut10940_448
    SLICE_X50Y24.CLK     Trck                  0.215   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (0.809ns logic, 6.506ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X50Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.543ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y23.D4      net (fanout=1030)     6.011   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y23.DMUX    Tilo                  0.261   s_has_grain_A_9_C_9
                                                       lut10942_449
    SLICE_X50Y24.CLK     net (fanout=2)        0.570   lut10942_449
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (0.652ns logic, 6.581ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.271ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.505ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y23.D1      net (fanout=87)       4.283   canincfifoline
    SLICE_X50Y23.DMUX    Tilo                  0.261   s_has_grain_A_9_C_9
                                                       lut10942_449
    SLICE_X50Y24.CLK     net (fanout=2)        0.570   lut10942_449
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (0.652ns logic, 4.853ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.524ns (requirement - data path)
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.252ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.CQ      Tcko                  0.391   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X50Y23.C1      net (fanout=1)        0.617   s_has_grain_A_9_P_9
    SLICE_X50Y23.C       Tilo                  0.204   s_has_grain_A_9_C_9
                                                       lut10939_447
    SLICE_X50Y23.D5      net (fanout=4)        0.209   lut10939_447
    SLICE_X50Y23.DMUX    Tilo                  0.261   s_has_grain_A_9_C_9
                                                       lut10942_449
    SLICE_X50Y24.CLK     net (fanout=2)        0.570   lut10942_449
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (0.856ns logic, 1.396ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_9_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_9_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X50Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_C_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10942_449 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_C_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y23.AQ      Tcko                  0.234   s_has_grain_A_9_C_9
                                                       s_has_grain_A_9_C_9
    SLICE_X50Y23.C3      net (fanout=1)        0.168   s_has_grain_A_9_C_9
    SLICE_X50Y23.C       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10939_447
    SLICE_X50Y23.D5      net (fanout=4)        0.081   lut10939_447
    SLICE_X50Y23.D       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10940_448
    SLICE_X50Y24.SR      net (fanout=2)        0.286   lut10940_448
    SLICE_X50Y24.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.631ns logic, 0.535ns route)
                                                       (54.1% logic, 45.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10942_449 falling
  Destination Clock:    lut10942_449 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y24.AQ      Tcklo                 0.277   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X50Y23.C4      net (fanout=1)        0.261   s_has_grain_A_9_LDC
    SLICE_X50Y23.C       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10939_447
    SLICE_X50Y23.D5      net (fanout=4)        0.081   lut10939_447
    SLICE_X50Y23.D       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10940_448
    SLICE_X50Y24.SR      net (fanout=2)        0.286   lut10940_448
    SLICE_X50Y24.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.674ns logic, 0.628ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10942_449 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.CQ      Tcko                  0.198   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X50Y23.C1      net (fanout=1)        0.344   s_has_grain_A_9_P_9
    SLICE_X50Y23.C       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10939_447
    SLICE_X50Y23.D5      net (fanout=4)        0.081   lut10939_447
    SLICE_X50Y23.D       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10940_448
    SLICE_X50Y24.SR      net (fanout=2)        0.286   lut10940_448
    SLICE_X50Y24.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.595ns logic, 0.711ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X50Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.119ns (data path)
  Source:               s_has_grain_A_9_C_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.119ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_C_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y23.AQ      Tcko                  0.234   s_has_grain_A_9_C_9
                                                       s_has_grain_A_9_C_9
    SLICE_X50Y23.C3      net (fanout=1)        0.168   s_has_grain_A_9_C_9
    SLICE_X50Y23.C       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10939_447
    SLICE_X50Y23.D5      net (fanout=4)        0.081   lut10939_447
    SLICE_X50Y23.DMUX    Tilo                  0.191   s_has_grain_A_9_C_9
                                                       lut10942_449
    SLICE_X50Y24.CLK     net (fanout=2)        0.289   lut10942_449
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.581ns logic, 0.538ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X50Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.255ns (data path)
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.255ns (Levels of Logic = 2)
  Source Clock:         lut10942_449 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y24.AQ      Tcklo                 0.277   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X50Y23.C4      net (fanout=1)        0.261   s_has_grain_A_9_LDC
    SLICE_X50Y23.C       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10939_447
    SLICE_X50Y23.D5      net (fanout=4)        0.081   lut10939_447
    SLICE_X50Y23.DMUX    Tilo                  0.191   s_has_grain_A_9_C_9
                                                       lut10942_449
    SLICE_X50Y24.CLK     net (fanout=2)        0.289   lut10942_449
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.624ns logic, 0.631ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X50Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.259ns (data path)
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.CQ      Tcko                  0.198   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X50Y23.C1      net (fanout=1)        0.344   s_has_grain_A_9_P_9
    SLICE_X50Y23.C       Tilo                  0.156   s_has_grain_A_9_C_9
                                                       lut10939_447
    SLICE_X50Y23.D5      net (fanout=4)        0.081   lut10939_447
    SLICE_X50Y23.DMUX    Tilo                  0.191   s_has_grain_A_9_C_9
                                                       lut10942_449
    SLICE_X50Y24.CLK     net (fanout=2)        0.289   lut10942_449
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.545ns logic, 0.714ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_8_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_8_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.508ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X51Y26.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.508ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10955_452 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y26.D5      net (fanout=227)      4.230   lut8554_0
    SLICE_X50Y26.D       Tilo                  0.203   s_has_grain_A_7_LDC
                                                       lut10953_451
    SLICE_X51Y26.SR      net (fanout=2)        0.307   lut10953_451
    SLICE_X51Y26.CLK     Trck                  0.280   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.508ns (1.079ns logic, 8.429ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10955_452 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.D2      net (fanout=1030)     5.978   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.D       Tilo                  0.203   s_has_grain_A_7_LDC
                                                       lut10953_451
    SLICE_X51Y26.SR      net (fanout=2)        0.307   lut10953_451
    SLICE_X51Y26.CLK     Trck                  0.280   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.159ns (0.874ns logic, 6.285ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.802ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10955_452 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y26.D5      net (fanout=227)      4.230   lut8554_0
    SLICE_X50Y26.D       Tilo                  0.203   s_has_grain_A_7_LDC
                                                       lut10953_451
    SLICE_X51Y26.SR      net (fanout=2)        0.307   lut10953_451
    SLICE_X51Y26.CLK     Trck                  0.280   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.802ns (1.079ns logic, 5.723ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X51Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.644ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.132ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.D2      net (fanout=1030)     5.978   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.DMUX    Tilo                  0.261   s_has_grain_A_7_LDC
                                                       lut10955_452
    SLICE_X51Y26.CLK     net (fanout=2)        0.502   lut10955_452
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (0.652ns logic, 6.480ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.727ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.049ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y26.D3      net (fanout=87)       3.895   canincfifoline
    SLICE_X50Y26.DMUX    Tilo                  0.261   s_has_grain_A_7_LDC
                                                       lut10955_452
    SLICE_X51Y26.CLK     net (fanout=2)        0.502   lut10955_452
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (0.652ns logic, 4.397ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.244ns (requirement - data path)
  Source:               s_has_grain_A_8_C_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_8_C_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.AQ      Tcko                  0.408   s_has_grain_A_8_C_8
                                                       s_has_grain_A_8_C_8
    SLICE_X50Y26.B1      net (fanout=1)        0.676   s_has_grain_A_8_C_8
    SLICE_X50Y26.B       Tilo                  0.203   s_has_grain_A_7_LDC
                                                       lut10952_450
    SLICE_X50Y26.D1      net (fanout=4)        0.482   lut10952_450
    SLICE_X50Y26.DMUX    Tilo                  0.261   s_has_grain_A_7_LDC
                                                       lut10955_452
    SLICE_X51Y26.CLK     net (fanout=2)        0.502   lut10955_452
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.872ns logic, 1.660ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_8_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_8_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X51Y26.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.148ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10955_452 falling
  Destination Clock:    lut10955_452 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.AQ      Tcklo                 0.235   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X50Y26.B6      net (fanout=1)        0.017   s_has_grain_A_8_LDC
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10952_450
    SLICE_X50Y26.D1      net (fanout=4)        0.267   lut10952_450
    SLICE_X50Y26.D       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10953_451
    SLICE_X51Y26.SR      net (fanout=2)        0.162   lut10953_451
    SLICE_X51Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.148ns (0.702ns logic, 0.446ns route)
                                                       (61.1% logic, 38.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_P_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10955_452 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_P_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y26.AQ      Tcko                  0.198   s_has_grain_A_8_P_8
                                                       s_has_grain_A_8_P_8
    SLICE_X50Y26.B3      net (fanout=1)        0.276   s_has_grain_A_8_P_8
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10952_450
    SLICE_X50Y26.D1      net (fanout=4)        0.267   lut10952_450
    SLICE_X50Y26.D       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10953_451
    SLICE_X51Y26.SR      net (fanout=2)        0.162   lut10953_451
    SLICE_X51Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.665ns logic, 0.705ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_C_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.479ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10955_452 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_C_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.AQ      Tcko                  0.200   s_has_grain_A_8_C_8
                                                       s_has_grain_A_8_C_8
    SLICE_X50Y26.B1      net (fanout=1)        0.383   s_has_grain_A_8_C_8
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10952_450
    SLICE_X50Y26.D1      net (fanout=4)        0.267   lut10952_450
    SLICE_X50Y26.D       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10953_451
    SLICE_X51Y26.SR      net (fanout=2)        0.162   lut10953_451
    SLICE_X51Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.667ns logic, 0.812ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X51Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.167ns (data path)
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.167ns (Levels of Logic = 2)
  Source Clock:         lut10955_452 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.AQ      Tcklo                 0.235   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X50Y26.B6      net (fanout=1)        0.017   s_has_grain_A_8_LDC
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10952_450
    SLICE_X50Y26.D1      net (fanout=4)        0.267   lut10952_450
    SLICE_X50Y26.DMUX    Tilo                  0.191   s_has_grain_A_7_LDC
                                                       lut10955_452
    SLICE_X51Y26.CLK     net (fanout=2)        0.301   lut10955_452
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.582ns logic, 0.585ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X51Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.389ns (data path)
  Source:               s_has_grain_A_8_P_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.389ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_P_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y26.AQ      Tcko                  0.198   s_has_grain_A_8_P_8
                                                       s_has_grain_A_8_P_8
    SLICE_X50Y26.B3      net (fanout=1)        0.276   s_has_grain_A_8_P_8
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10952_450
    SLICE_X50Y26.D1      net (fanout=4)        0.267   lut10952_450
    SLICE_X50Y26.DMUX    Tilo                  0.191   s_has_grain_A_7_LDC
                                                       lut10955_452
    SLICE_X51Y26.CLK     net (fanout=2)        0.301   lut10955_452
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.545ns logic, 0.844ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X51Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.498ns (data path)
  Source:               s_has_grain_A_8_C_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.498ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_C_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.AQ      Tcko                  0.200   s_has_grain_A_8_C_8
                                                       s_has_grain_A_8_C_8
    SLICE_X50Y26.B1      net (fanout=1)        0.383   s_has_grain_A_8_C_8
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_7_LDC
                                                       lut10952_450
    SLICE_X50Y26.D1      net (fanout=4)        0.267   lut10952_450
    SLICE_X50Y26.DMUX    Tilo                  0.191   s_has_grain_A_7_LDC
                                                       lut10955_452
    SLICE_X51Y26.CLK     net (fanout=2)        0.301   lut10955_452
    -------------------------------------------------  ---------------------------
    Total                                      1.498ns (0.547ns logic, 0.951ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_7_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_7_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.958ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X50Y26.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.958ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10968_455 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y29.B5      net (fanout=227)      3.521   lut8554_0
    SLICE_X51Y29.B       Tilo                  0.259   sortb_6_0_BRB0
                                                       lut10966_454
    SLICE_X50Y26.SR      net (fanout=2)        0.475   lut10966_454
    SLICE_X50Y26.CLK     Trck                  0.215   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.958ns (1.070ns logic, 7.888ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10968_455 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.B4      net (fanout=1030)     5.456   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.B       Tilo                  0.259   sortb_6_0_BRB0
                                                       lut10966_454
    SLICE_X50Y26.SR      net (fanout=2)        0.475   lut10966_454
    SLICE_X50Y26.CLK     Trck                  0.215   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.865ns logic, 5.931ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.252ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10968_455 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y29.B5      net (fanout=227)      3.521   lut8554_0
    SLICE_X51Y29.B       Tilo                  0.259   sortb_6_0_BRB0
                                                       lut10966_454
    SLICE_X50Y26.SR      net (fanout=2)        0.475   lut10966_454
    SLICE_X50Y26.CLK     Trck                  0.215   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (1.070ns logic, 5.182ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X50Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.008ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.768ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.B4      net (fanout=1030)     5.456   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.BMUX    Tilo                  0.313   sortb_6_0_BRB0
                                                       lut10968_455
    SLICE_X50Y26.CLK     net (fanout=2)        0.608   lut10968_455
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (0.704ns logic, 6.064ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.500ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.276ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y29.B2      net (fanout=87)       3.964   canincfifoline
    SLICE_X51Y29.BMUX    Tilo                  0.313   sortb_6_0_BRB0
                                                       lut10968_455
    SLICE_X50Y26.CLK     net (fanout=2)        0.608   lut10968_455
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (0.704ns logic, 4.572ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.773ns (requirement - data path)
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.003ns (Levels of Logic = 2)
  Source Clock:         lut10968_455 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.AQ      Tcklo                 0.498   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X51Y29.A6      net (fanout=1)        0.469   s_has_grain_A_7_LDC
    SLICE_X51Y29.A       Tilo                  0.259   sortb_6_0_BRB0
                                                       lut10965_453
    SLICE_X51Y29.B3      net (fanout=4)        0.856   lut10965_453
    SLICE_X51Y29.BMUX    Tilo                  0.313   sortb_6_0_BRB0
                                                       lut10968_455
    SLICE_X50Y26.CLK     net (fanout=2)        0.608   lut10968_455
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (1.070ns logic, 1.933ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_7_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_7_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X50Y26.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_C_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.485ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10968_455 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_C_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.AQ      Tcko                  0.200   s_has_grain_A_7_C_7
                                                       s_has_grain_A_7_C_7
    SLICE_X51Y29.A5      net (fanout=1)        0.178   s_has_grain_A_7_C_7
    SLICE_X51Y29.A       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10965_453
    SLICE_X51Y29.B3      net (fanout=4)        0.483   lut10965_453
    SLICE_X51Y29.B       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10966_454
    SLICE_X50Y26.SR      net (fanout=2)        0.227   lut10966_454
    SLICE_X50Y26.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (0.597ns logic, 0.888ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_P_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10968_455 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_P_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y30.AQ      Tcko                  0.234   s_has_grain_A_7_P_7
                                                       s_has_grain_A_7_P_7
    SLICE_X51Y29.A4      net (fanout=1)        0.202   s_has_grain_A_7_P_7
    SLICE_X51Y29.A       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10965_453
    SLICE_X51Y29.B3      net (fanout=4)        0.483   lut10965_453
    SLICE_X51Y29.B       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10966_454
    SLICE_X50Y26.SR      net (fanout=2)        0.227   lut10966_454
    SLICE_X50Y26.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.631ns logic, 0.912ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.611ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10968_455 falling
  Destination Clock:    lut10968_455 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.AQ      Tcklo                 0.277   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X51Y29.A6      net (fanout=1)        0.227   s_has_grain_A_7_LDC
    SLICE_X51Y29.A       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10965_453
    SLICE_X51Y29.B3      net (fanout=4)        0.483   lut10965_453
    SLICE_X51Y29.B       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10966_454
    SLICE_X50Y26.SR      net (fanout=2)        0.227   lut10966_454
    SLICE_X50Y26.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.674ns logic, 0.937ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X50Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.530ns (data path)
  Source:               s_has_grain_A_7_C_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.530ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_C_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.AQ      Tcko                  0.200   s_has_grain_A_7_C_7
                                                       s_has_grain_A_7_C_7
    SLICE_X51Y29.A5      net (fanout=1)        0.178   s_has_grain_A_7_C_7
    SLICE_X51Y29.A       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10965_453
    SLICE_X51Y29.B3      net (fanout=4)        0.483   lut10965_453
    SLICE_X51Y29.BMUX    Tilo                  0.203   sortb_6_0_BRB0
                                                       lut10968_455
    SLICE_X50Y26.CLK     net (fanout=2)        0.310   lut10968_455
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.559ns logic, 0.971ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X50Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.588ns (data path)
  Source:               s_has_grain_A_7_P_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.588ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_P_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y30.AQ      Tcko                  0.234   s_has_grain_A_7_P_7
                                                       s_has_grain_A_7_P_7
    SLICE_X51Y29.A4      net (fanout=1)        0.202   s_has_grain_A_7_P_7
    SLICE_X51Y29.A       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10965_453
    SLICE_X51Y29.B3      net (fanout=4)        0.483   lut10965_453
    SLICE_X51Y29.BMUX    Tilo                  0.203   sortb_6_0_BRB0
                                                       lut10968_455
    SLICE_X50Y26.CLK     net (fanout=2)        0.310   lut10968_455
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.593ns logic, 0.995ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X50Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.656ns (data path)
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.656ns (Levels of Logic = 2)
  Source Clock:         lut10968_455 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.AQ      Tcklo                 0.277   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X51Y29.A6      net (fanout=1)        0.227   s_has_grain_A_7_LDC
    SLICE_X51Y29.A       Tilo                  0.156   sortb_6_0_BRB0
                                                       lut10965_453
    SLICE_X51Y29.B3      net (fanout=4)        0.483   lut10965_453
    SLICE_X51Y29.BMUX    Tilo                  0.203   sortb_6_0_BRB0
                                                       lut10968_455
    SLICE_X50Y26.CLK     net (fanout=2)        0.310   lut10968_455
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (0.636ns logic, 1.020ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_6_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.638ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X38Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.638ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10981_458 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y29.D1      net (fanout=227)      3.419   lut8554_0
    SLICE_X38Y29.D       Tilo                  0.203   s_has_grain_A_6_LDC
                                                       lut10979_457
    SLICE_X38Y29.SR      net (fanout=2)        0.307   lut10979_457
    SLICE_X38Y29.CLK     Trck                  0.221   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.638ns (1.020ns logic, 7.618ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.932ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10981_458 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y29.D1      net (fanout=227)      3.419   lut8554_0
    SLICE_X38Y29.D       Tilo                  0.203   s_has_grain_A_6_LDC
                                                       lut10979_457
    SLICE_X38Y29.SR      net (fanout=2)        0.307   lut10979_457
    SLICE_X38Y29.CLK     Trck                  0.221   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (1.020ns logic, 4.912ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10981_458 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y29.D2      net (fanout=1030)     4.527   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y29.D       Tilo                  0.203   s_has_grain_A_6_LDC
                                                       lut10979_457
    SLICE_X38Y29.SR      net (fanout=2)        0.307   lut10979_457
    SLICE_X38Y29.CLK     Trck                  0.221   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.649ns (0.815ns logic, 4.834ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X38Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.095ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.681ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y29.D2      net (fanout=1030)     4.527   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y29.DMUX    Tilo                  0.261   s_has_grain_A_6_LDC
                                                       lut10981_458
    SLICE_X38Y29.CLK     net (fanout=2)        0.502   lut10981_458
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (0.652ns logic, 5.029ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.452ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X38Y29.D3      net (fanout=87)       2.170   canincfifoline
    SLICE_X38Y29.DMUX    Tilo                  0.261   s_has_grain_A_6_LDC
                                                       lut10981_458
    SLICE_X38Y29.CLK     net (fanout=2)        0.502   lut10981_458
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.652ns logic, 2.672ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.092ns (requirement - data path)
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.684ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.DQ      Tcko                  0.391   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X41Y29.D2      net (fanout=1)        0.804   s_has_grain_A_6_C_6
    SLICE_X41Y29.DMUX    Tilo                  0.313   s_ramdata_0<4>
                                                       lut10978_456
    SLICE_X38Y29.D5      net (fanout=4)        0.413   lut10978_456
    SLICE_X38Y29.DMUX    Tilo                  0.261   s_has_grain_A_6_LDC
                                                       lut10981_458
    SLICE_X38Y29.CLK     net (fanout=2)        0.502   lut10981_458
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.965ns logic, 1.719ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_6_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_6_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X38Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_P_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.196ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10981_458 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_P_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y29.AQ      Tcko                  0.200   s_has_grain_A_6_P_6
                                                       s_has_grain_A_6_P_6
    SLICE_X41Y29.D3      net (fanout=1)        0.172   s_has_grain_A_6_P_6
    SLICE_X41Y29.DMUX    Tilo                  0.203   s_ramdata_0<4>
                                                       lut10978_456
    SLICE_X38Y29.D5      net (fanout=4)        0.208   lut10978_456
    SLICE_X38Y29.D       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut10979_457
    SLICE_X38Y29.SR      net (fanout=2)        0.162   lut10979_457
    SLICE_X38Y29.CLK     Tremck      (-Th)    -0.095   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.654ns logic, 0.542ns route)
                                                       (54.7% logic, 45.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_LDC (LATCH)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10981_458 falling
  Destination Clock:    lut10981_458 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y29.CQ      Tcklo                 0.277   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    SLICE_X41Y29.D4      net (fanout=1)        0.211   s_has_grain_A_6_LDC
    SLICE_X41Y29.DMUX    Tilo                  0.203   s_ramdata_0<4>
                                                       lut10978_456
    SLICE_X38Y29.D5      net (fanout=4)        0.208   lut10978_456
    SLICE_X38Y29.D       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut10979_457
    SLICE_X38Y29.SR      net (fanout=2)        0.162   lut10979_457
    SLICE_X38Y29.CLK     Tremck      (-Th)    -0.095   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.731ns logic, 0.581ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10981_458 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.DQ      Tcko                  0.198   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X41Y29.D2      net (fanout=1)        0.515   s_has_grain_A_6_C_6
    SLICE_X41Y29.DMUX    Tilo                  0.203   s_ramdata_0<4>
                                                       lut10978_456
    SLICE_X38Y29.D5      net (fanout=4)        0.208   lut10978_456
    SLICE_X38Y29.D       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut10979_457
    SLICE_X38Y29.SR      net (fanout=2)        0.162   lut10979_457
    SLICE_X38Y29.CLK     Tremck      (-Th)    -0.095   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.652ns logic, 0.885ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X38Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.275ns (data path)
  Source:               s_has_grain_A_6_P_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.275ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_P_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y29.AQ      Tcko                  0.200   s_has_grain_A_6_P_6
                                                       s_has_grain_A_6_P_6
    SLICE_X41Y29.D3      net (fanout=1)        0.172   s_has_grain_A_6_P_6
    SLICE_X41Y29.DMUX    Tilo                  0.203   s_ramdata_0<4>
                                                       lut10978_456
    SLICE_X38Y29.D5      net (fanout=4)        0.208   lut10978_456
    SLICE_X38Y29.DMUX    Tilo                  0.191   s_has_grain_A_6_LDC
                                                       lut10981_458
    SLICE_X38Y29.CLK     net (fanout=2)        0.301   lut10981_458
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.594ns logic, 0.681ns route)
                                                       (46.6% logic, 53.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X38Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.391ns (data path)
  Source:               s_has_grain_A_6_LDC (LATCH)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.391ns (Levels of Logic = 2)
  Source Clock:         lut10981_458 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y29.CQ      Tcklo                 0.277   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    SLICE_X41Y29.D4      net (fanout=1)        0.211   s_has_grain_A_6_LDC
    SLICE_X41Y29.DMUX    Tilo                  0.203   s_ramdata_0<4>
                                                       lut10978_456
    SLICE_X38Y29.D5      net (fanout=4)        0.208   lut10978_456
    SLICE_X38Y29.DMUX    Tilo                  0.191   s_has_grain_A_6_LDC
                                                       lut10981_458
    SLICE_X38Y29.CLK     net (fanout=2)        0.301   lut10981_458
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.671ns logic, 0.720ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X38Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.616ns (data path)
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.616ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.DQ      Tcko                  0.198   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X41Y29.D2      net (fanout=1)        0.515   s_has_grain_A_6_C_6
    SLICE_X41Y29.DMUX    Tilo                  0.203   s_ramdata_0<4>
                                                       lut10978_456
    SLICE_X38Y29.D5      net (fanout=4)        0.208   lut10978_456
    SLICE_X38Y29.DMUX    Tilo                  0.191   s_has_grain_A_6_LDC
                                                       lut10981_458
    SLICE_X38Y29.CLK     net (fanout=2)        0.301   lut10981_458
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.592ns logic, 1.024ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_5_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.757ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X38Y45.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10994_461 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y45.A1      net (fanout=227)      2.239   lut8554_0
    SLICE_X38Y45.A       Tilo                  0.203   s_has_grain_A_5_LDC
                                                       lut10992_460
    SLICE_X38Y45.SR      net (fanout=2)        0.612   lut10992_460
    SLICE_X38Y45.CLK     Trck                  0.215   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (1.014ns logic, 6.743ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.051ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10994_461 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X38Y45.A1      net (fanout=227)      2.239   lut8554_0
    SLICE_X38Y45.A       Tilo                  0.203   s_has_grain_A_5_LDC
                                                       lut10992_460
    SLICE_X38Y45.SR      net (fanout=2)        0.612   lut10992_460
    SLICE_X38Y45.CLK     Trck                  0.215   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.014ns logic, 4.037ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut10994_461 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y45.A2      net (fanout=1030)     3.243   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y45.A       Tilo                  0.203   s_has_grain_A_5_LDC
                                                       lut10992_460
    SLICE_X38Y45.SR      net (fanout=2)        0.612   lut10992_460
    SLICE_X38Y45.CLK     Trck                  0.215   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.809ns logic, 3.855ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X38Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.379ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y45.A2      net (fanout=1030)     3.243   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y45.AMUX    Tilo                  0.261   s_has_grain_A_5_LDC
                                                       lut10994_461
    SLICE_X38Y45.CLK     net (fanout=2)        0.502   lut10994_461
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (0.652ns logic, 3.745ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.454ns (requirement - data path)
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.322ns (Levels of Logic = 2)
  Source Clock:         lut10994_461 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcklo                 0.498   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X38Y45.B2      net (fanout=1)        0.453   s_has_grain_A_5_LDC
    SLICE_X38Y45.BMUX    Tilo                  0.261   s_has_grain_A_5_LDC
                                                       lut10991_459
    SLICE_X38Y45.A3      net (fanout=4)        0.347   lut10991_459
    SLICE_X38Y45.AMUX    Tilo                  0.261   s_has_grain_A_5_LDC
                                                       lut10994_461
    SLICE_X38Y45.CLK     net (fanout=2)        0.502   lut10994_461
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (1.020ns logic, 1.302ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.501ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.275ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X38Y45.A5      net (fanout=87)       1.121   canincfifoline
    SLICE_X38Y45.AMUX    Tilo                  0.261   s_has_grain_A_5_LDC
                                                       lut10994_461
    SLICE_X38Y45.CLK     net (fanout=2)        0.502   lut10994_461
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.652ns logic, 1.623ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_5_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_5_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X38Y45.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_P_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10994_461 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_P_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y46.AQ      Tcko                  0.234   s_has_grain_A_5_P_5
                                                       s_has_grain_A_5_P_5
    SLICE_X38Y45.B4      net (fanout=1)        0.208   s_has_grain_A_5_P_5
    SLICE_X38Y45.BMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10991_459
    SLICE_X38Y45.A3      net (fanout=4)        0.166   lut10991_459
    SLICE_X38Y45.A       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut10992_460
    SLICE_X38Y45.SR      net (fanout=2)        0.325   lut10992_460
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.666ns logic, 0.699ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_C_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut10994_461 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_C_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y45.DQ      Tcko                  0.198   s_has_grain_A_5_C_5
                                                       s_has_grain_A_5_C_5
    SLICE_X38Y45.B1      net (fanout=1)        0.249   s_has_grain_A_5_C_5
    SLICE_X38Y45.BMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10991_459
    SLICE_X38Y45.A3      net (fanout=4)        0.166   lut10991_459
    SLICE_X38Y45.A       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut10992_460
    SLICE_X38Y45.SR      net (fanout=2)        0.325   lut10992_460
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.630ns logic, 0.740ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.425ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut10994_461 falling
  Destination Clock:    lut10994_461 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcklo                 0.277   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X38Y45.B2      net (fanout=1)        0.225   s_has_grain_A_5_LDC
    SLICE_X38Y45.BMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10991_459
    SLICE_X38Y45.A3      net (fanout=4)        0.166   lut10991_459
    SLICE_X38Y45.A       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut10992_460
    SLICE_X38Y45.SR      net (fanout=2)        0.325   lut10992_460
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.709ns logic, 0.716ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X38Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.291ns (data path)
  Source:               s_has_grain_A_5_P_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.291ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_P_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y46.AQ      Tcko                  0.234   s_has_grain_A_5_P_5
                                                       s_has_grain_A_5_P_5
    SLICE_X38Y45.B4      net (fanout=1)        0.208   s_has_grain_A_5_P_5
    SLICE_X38Y45.BMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10991_459
    SLICE_X38Y45.A3      net (fanout=4)        0.166   lut10991_459
    SLICE_X38Y45.AMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10994_461
    SLICE_X38Y45.CLK     net (fanout=2)        0.301   lut10994_461
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.616ns logic, 0.675ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X38Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.296ns (data path)
  Source:               s_has_grain_A_5_C_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.296ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_C_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y45.DQ      Tcko                  0.198   s_has_grain_A_5_C_5
                                                       s_has_grain_A_5_C_5
    SLICE_X38Y45.B1      net (fanout=1)        0.249   s_has_grain_A_5_C_5
    SLICE_X38Y45.BMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10991_459
    SLICE_X38Y45.A3      net (fanout=4)        0.166   lut10991_459
    SLICE_X38Y45.AMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10994_461
    SLICE_X38Y45.CLK     net (fanout=2)        0.301   lut10994_461
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.580ns logic, 0.716ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X38Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.349ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.349ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X38Y45.A5      net (fanout=87)       0.659   canincfifoline
    SLICE_X38Y45.AMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut10994_461
    SLICE_X38Y45.CLK     net (fanout=2)        0.301   lut10994_461
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.389ns logic, 0.960ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_4_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.925ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X52Y32.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.925ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11007_464 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y32.B5      net (fanout=227)      3.695   lut8554_0
    SLICE_X52Y32.B       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut11005_463
    SLICE_X52Y32.SR      net (fanout=2)        0.307   lut11005_463
    SLICE_X52Y32.CLK     Trck                  0.230   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.925ns (1.031ns logic, 7.894ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.362ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11007_464 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y32.B4      net (fanout=1030)     5.229   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y32.B       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut11005_463
    SLICE_X52Y32.SR      net (fanout=2)        0.307   lut11005_463
    SLICE_X52Y32.CLK     Trck                  0.230   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.362ns (0.826ns logic, 5.536ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.219ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11007_464 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y32.B5      net (fanout=227)      3.695   lut8554_0
    SLICE_X52Y32.B       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut11005_463
    SLICE_X52Y32.SR      net (fanout=2)        0.307   lut11005_463
    SLICE_X52Y32.CLK     Trck                  0.230   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (1.031ns logic, 5.188ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.403ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.373ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y32.B4      net (fanout=1030)     5.229   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y32.BMUX    Tilo                  0.251   s_has_grain_A_4_LDC
                                                       lut11007_464
    SLICE_X52Y32.CLK     net (fanout=2)        0.502   lut11007_464
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (0.642ns logic, 5.731ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.727ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.049ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y32.B3      net (fanout=87)       3.905   canincfifoline
    SLICE_X52Y32.BMUX    Tilo                  0.251   s_has_grain_A_4_LDC
                                                       lut11007_464
    SLICE_X52Y32.CLK     net (fanout=2)        0.502   lut11007_464
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (0.642ns logic, 4.407ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.830ns (requirement - data path)
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Source Clock:         lut11007_464 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.AQ      Tcklo                 0.426   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X52Y32.A3      net (fanout=1)        0.743   s_has_grain_A_4_LDC
    SLICE_X52Y32.A       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut11004_462
    SLICE_X52Y32.B1      net (fanout=4)        0.819   lut11004_462
    SLICE_X52Y32.BMUX    Tilo                  0.251   s_has_grain_A_4_LDC
                                                       lut11007_464
    SLICE_X52Y32.CLK     net (fanout=2)        0.502   lut11007_464
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.882ns logic, 2.064ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_4_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_4_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X52Y32.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_P_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.236ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11007_464 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_P_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y31.AQ      Tcko                  0.200   s_has_grain_A_4_P_4
                                                       s_has_grain_A_4_P_4
    SLICE_X52Y32.A6      net (fanout=1)        0.113   s_has_grain_A_4_P_4
    SLICE_X52Y32.A       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11004_462
    SLICE_X52Y32.B1      net (fanout=4)        0.370   lut11004_462
    SLICE_X52Y32.B       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11005_463
    SLICE_X52Y32.SR      net (fanout=2)        0.162   lut11005_463
    SLICE_X52Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.591ns logic, 0.645ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_C_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11007_464 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_C_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.AQ      Tcko                  0.234   s_has_grain_A_4_C_4
                                                       s_has_grain_A_4_C_4
    SLICE_X52Y32.A1      net (fanout=1)        0.356   s_has_grain_A_4_C_4
    SLICE_X52Y32.A       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11004_462
    SLICE_X52Y32.B1      net (fanout=4)        0.370   lut11004_462
    SLICE_X52Y32.B       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11005_463
    SLICE_X52Y32.SR      net (fanout=2)        0.162   lut11005_463
    SLICE_X52Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.625ns logic, 0.888ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11007_464 falling
  Destination Clock:    lut11007_464 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.AQ      Tcklo                 0.237   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X52Y32.A3      net (fanout=1)        0.411   s_has_grain_A_4_LDC
    SLICE_X52Y32.A       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11004_462
    SLICE_X52Y32.B1      net (fanout=4)        0.370   lut11004_462
    SLICE_X52Y32.B       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11005_463
    SLICE_X52Y32.SR      net (fanout=2)        0.162   lut11005_463
    SLICE_X52Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.628ns logic, 0.943ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.309ns (data path)
  Source:               s_has_grain_A_4_P_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.309ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_P_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y31.AQ      Tcko                  0.200   s_has_grain_A_4_P_4
                                                       s_has_grain_A_4_P_4
    SLICE_X52Y32.A6      net (fanout=1)        0.113   s_has_grain_A_4_P_4
    SLICE_X52Y32.A       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11004_462
    SLICE_X52Y32.B1      net (fanout=4)        0.370   lut11004_462
    SLICE_X52Y32.BMUX    Tilo                  0.183   s_has_grain_A_4_LDC
                                                       lut11007_464
    SLICE_X52Y32.CLK     net (fanout=2)        0.301   lut11007_464
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.525ns logic, 0.784ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.586ns (data path)
  Source:               s_has_grain_A_4_C_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_C_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.AQ      Tcko                  0.234   s_has_grain_A_4_C_4
                                                       s_has_grain_A_4_C_4
    SLICE_X52Y32.A1      net (fanout=1)        0.356   s_has_grain_A_4_C_4
    SLICE_X52Y32.A       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11004_462
    SLICE_X52Y32.B1      net (fanout=4)        0.370   lut11004_462
    SLICE_X52Y32.BMUX    Tilo                  0.183   s_has_grain_A_4_LDC
                                                       lut11007_464
    SLICE_X52Y32.CLK     net (fanout=2)        0.301   lut11007_464
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.559ns logic, 1.027ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.644ns (data path)
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.644ns (Levels of Logic = 2)
  Source Clock:         lut11007_464 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.AQ      Tcklo                 0.237   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X52Y32.A3      net (fanout=1)        0.411   s_has_grain_A_4_LDC
    SLICE_X52Y32.A       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut11004_462
    SLICE_X52Y32.B1      net (fanout=4)        0.370   lut11004_462
    SLICE_X52Y32.BMUX    Tilo                  0.183   s_has_grain_A_4_LDC
                                                       lut11007_464
    SLICE_X52Y32.CLK     net (fanout=2)        0.301   lut11007_464
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.562ns logic, 1.082ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_3_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.672ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y20.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.672ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11020_467 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y23.C5      net (fanout=227)      5.042   lut8554_0
    SLICE_X52Y23.C       Tilo                  0.205   s_has_grain_A_3_C_3
                                                       lut11018_466
    SLICE_X53Y20.SR      net (fanout=2)        0.657   lut11018_466
    SLICE_X53Y20.CLK     Trck                  0.280   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.672ns (1.081ns logic, 9.591ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.966ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11020_467 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y23.C5      net (fanout=227)      5.042   lut8554_0
    SLICE_X52Y23.C       Tilo                  0.205   s_has_grain_A_3_C_3
                                                       lut11018_466
    SLICE_X53Y20.SR      net (fanout=2)        0.657   lut11018_466
    SLICE_X53Y20.CLK     Trck                  0.280   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.966ns (1.081ns logic, 6.885ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11020_467 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y23.C3      net (fanout=1030)     6.277   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y23.C       Tilo                  0.205   s_has_grain_A_3_C_3
                                                       lut11018_466
    SLICE_X53Y20.SR      net (fanout=2)        0.657   lut11018_466
    SLICE_X53Y20.CLK     Trck                  0.280   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.810ns (0.876ns logic, 6.934ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.172ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.604ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y23.C3      net (fanout=1030)     6.277   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y23.CMUX    Tilo                  0.251   s_has_grain_A_3_C_3
                                                       lut11020_467
    SLICE_X53Y20.CLK     net (fanout=2)        0.685   lut11020_467
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (0.642ns logic, 6.962ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.486ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.290ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y23.C1      net (fanout=87)       3.963   canincfifoline
    SLICE_X52Y23.CMUX    Tilo                  0.251   s_has_grain_A_3_C_3
                                                       lut11020_467
    SLICE_X53Y20.CLK     net (fanout=2)        0.685   lut11020_467
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.642ns logic, 4.648ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.157ns (requirement - data path)
  Source:               s_has_grain_A_3_LDC (LATCH)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Source Clock:         lut11020_467 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y20.AQ      Tcklo                 0.442   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    SLICE_X52Y23.B3      net (fanout=1)        0.676   s_has_grain_A_3_LDC
    SLICE_X52Y23.B       Tilo                  0.205   s_has_grain_A_3_C_3
                                                       lut11017_465
    SLICE_X52Y23.C4      net (fanout=4)        0.360   lut11017_465
    SLICE_X52Y23.CMUX    Tilo                  0.251   s_has_grain_A_3_C_3
                                                       lut11020_467
    SLICE_X53Y20.CLK     net (fanout=2)        0.685   lut11020_467
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.898ns logic, 1.721ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_3_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_3_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y20.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_P_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.258ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11020_467 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_P_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.AQ      Tcko                  0.198   s_has_grain_A_3_P_3
                                                       s_has_grain_A_3_P_3
    SLICE_X52Y23.B6      net (fanout=1)        0.130   s_has_grain_A_3_P_3
    SLICE_X52Y23.B       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11017_465
    SLICE_X52Y23.C4      net (fanout=4)        0.119   lut11017_465
    SLICE_X52Y23.C       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11018_466
    SLICE_X53Y20.SR      net (fanout=2)        0.372   lut11018_466
    SLICE_X53Y20.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.637ns logic, 0.621ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11020_467 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.AQ      Tcko                  0.200   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X52Y23.B2      net (fanout=1)        0.236   s_has_grain_A_3_C_3
    SLICE_X52Y23.B       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11017_465
    SLICE_X52Y23.C4      net (fanout=4)        0.119   lut11017_465
    SLICE_X52Y23.C       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11018_466
    SLICE_X53Y20.SR      net (fanout=2)        0.372   lut11018_466
    SLICE_X53Y20.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.639ns logic, 0.727ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_LDC (LATCH)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11020_467 falling
  Destination Clock:    lut11020_467 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y20.AQ      Tcklo                 0.235   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    SLICE_X52Y23.B3      net (fanout=1)        0.370   s_has_grain_A_3_LDC
    SLICE_X52Y23.B       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11017_465
    SLICE_X52Y23.C4      net (fanout=4)        0.119   lut11017_465
    SLICE_X52Y23.C       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11018_466
    SLICE_X53Y20.SR      net (fanout=2)        0.372   lut11018_466
    SLICE_X53Y20.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (0.674ns logic, 0.861ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.154ns (data path)
  Source:               s_has_grain_A_3_P_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.154ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_P_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.AQ      Tcko                  0.198   s_has_grain_A_3_P_3
                                                       s_has_grain_A_3_P_3
    SLICE_X52Y23.B6      net (fanout=1)        0.130   s_has_grain_A_3_P_3
    SLICE_X52Y23.B       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11017_465
    SLICE_X52Y23.C4      net (fanout=4)        0.119   lut11017_465
    SLICE_X52Y23.CMUX    Tilo                  0.183   s_has_grain_A_3_C_3
                                                       lut11020_467
    SLICE_X53Y20.CLK     net (fanout=2)        0.382   lut11020_467
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.523ns logic, 0.631ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.262ns (data path)
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.262ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.AQ      Tcko                  0.200   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X52Y23.B2      net (fanout=1)        0.236   s_has_grain_A_3_C_3
    SLICE_X52Y23.B       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11017_465
    SLICE_X52Y23.C4      net (fanout=4)        0.119   lut11017_465
    SLICE_X52Y23.CMUX    Tilo                  0.183   s_has_grain_A_3_C_3
                                                       lut11020_467
    SLICE_X53Y20.CLK     net (fanout=2)        0.382   lut11020_467
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.525ns logic, 0.737ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.431ns (data path)
  Source:               s_has_grain_A_3_LDC (LATCH)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.431ns (Levels of Logic = 2)
  Source Clock:         lut11020_467 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y20.AQ      Tcklo                 0.235   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    SLICE_X52Y23.B3      net (fanout=1)        0.370   s_has_grain_A_3_LDC
    SLICE_X52Y23.B       Tilo                  0.142   s_has_grain_A_3_C_3
                                                       lut11017_465
    SLICE_X52Y23.C4      net (fanout=4)        0.119   lut11017_465
    SLICE_X52Y23.CMUX    Tilo                  0.183   s_has_grain_A_3_C_3
                                                       lut11020_467
    SLICE_X53Y20.CLK     net (fanout=2)        0.382   lut11020_467
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.560ns logic, 0.871ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_2_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.538ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X53Y27.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11033_470 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y27.B5      net (fanout=227)      4.255   lut8554_0
    SLICE_X52Y27.B       Tilo                  0.205   s_has_grain_A_2_P_2
                                                       lut11031_469
    SLICE_X53Y27.SR      net (fanout=2)        0.310   lut11031_469
    SLICE_X53Y27.CLK     Trck                  0.280   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.538ns (1.081ns logic, 8.457ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11033_470 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.B4      net (fanout=1030)     5.856   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.B       Tilo                  0.205   s_has_grain_A_2_P_2
                                                       lut11031_469
    SLICE_X53Y27.SR      net (fanout=2)        0.310   lut11031_469
    SLICE_X53Y27.CLK     Trck                  0.280   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (0.876ns logic, 6.166ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11033_470 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y27.B5      net (fanout=227)      4.255   lut8554_0
    SLICE_X52Y27.B       Tilo                  0.205   s_has_grain_A_2_P_2
                                                       lut11031_469
    SLICE_X53Y27.SR      net (fanout=2)        0.310   lut11031_469
    SLICE_X53Y27.CLK     Trck                  0.280   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.081ns logic, 5.751ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.781ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.995ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.B4      net (fanout=1030)     5.856   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.BMUX    Tilo                  0.251   s_has_grain_A_2_P_2
                                                       lut11033_470
    SLICE_X53Y27.CLK     net (fanout=2)        0.497   lut11033_470
    -------------------------------------------------  ---------------------------
    Total                                      6.995ns (0.642ns logic, 6.353ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.449ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.327ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y27.B1      net (fanout=87)       4.188   canincfifoline
    SLICE_X52Y27.BMUX    Tilo                  0.251   s_has_grain_A_2_P_2
                                                       lut11033_470
    SLICE_X53Y27.CLK     net (fanout=2)        0.497   lut11033_470
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (0.642ns logic, 4.685ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.773ns (requirement - data path)
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.003ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcko                  0.408   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X51Y26.B3      net (fanout=1)        0.872   s_has_grain_A_2_P_2
    SLICE_X51Y26.B       Tilo                  0.259   s_has_grain_A_8_LDC
                                                       lut11030_468
    SLICE_X52Y27.B3      net (fanout=4)        0.716   lut11030_468
    SLICE_X52Y27.BMUX    Tilo                  0.251   s_has_grain_A_2_P_2
                                                       lut11033_470
    SLICE_X53Y27.CLK     net (fanout=2)        0.497   lut11033_470
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.918ns logic, 2.085ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_2_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_2_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X53Y27.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_C_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11033_470 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_C_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y24.AQ      Tcko                  0.198   s_has_grain_A_2_C_2
                                                       s_has_grain_A_2_C_2
    SLICE_X51Y26.B6      net (fanout=1)        0.237   s_has_grain_A_2_C_2
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_8_LDC
                                                       lut11030_468
    SLICE_X52Y27.B3      net (fanout=4)        0.430   lut11030_468
    SLICE_X52Y27.B       Tilo                  0.142   s_has_grain_A_2_P_2
                                                       lut11031_469
    SLICE_X53Y27.SR      net (fanout=2)        0.165   lut11031_469
    SLICE_X53Y27.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.651ns logic, 0.832ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.747ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11033_470 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcko                  0.200   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X51Y26.B3      net (fanout=1)        0.499   s_has_grain_A_2_P_2
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_8_LDC
                                                       lut11030_468
    SLICE_X52Y27.B3      net (fanout=4)        0.430   lut11030_468
    SLICE_X52Y27.B       Tilo                  0.142   s_has_grain_A_2_P_2
                                                       lut11031_469
    SLICE_X53Y27.SR      net (fanout=2)        0.165   lut11031_469
    SLICE_X53Y27.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.653ns logic, 1.094ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11033_470 falling
  Destination Clock:    lut11033_470 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y27.AQ      Tcklo                 0.235   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X51Y26.B1      net (fanout=1)        0.477   s_has_grain_A_2_LDC
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_8_LDC
                                                       lut11030_468
    SLICE_X52Y27.B3      net (fanout=4)        0.430   lut11030_468
    SLICE_X52Y27.B       Tilo                  0.142   s_has_grain_A_2_P_2
                                                       lut11031_469
    SLICE_X53Y27.SR      net (fanout=2)        0.165   lut11031_469
    SLICE_X53Y27.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.688ns logic, 1.072ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.500ns (data path)
  Source:               s_has_grain_A_2_C_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.500ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_C_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y24.AQ      Tcko                  0.198   s_has_grain_A_2_C_2
                                                       s_has_grain_A_2_C_2
    SLICE_X51Y26.B6      net (fanout=1)        0.237   s_has_grain_A_2_C_2
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_8_LDC
                                                       lut11030_468
    SLICE_X52Y27.B3      net (fanout=4)        0.430   lut11030_468
    SLICE_X52Y27.BMUX    Tilo                  0.183   s_has_grain_A_2_P_2
                                                       lut11033_470
    SLICE_X53Y27.CLK     net (fanout=2)        0.296   lut11033_470
    -------------------------------------------------  ---------------------------
    Total                                      1.500ns (0.537ns logic, 0.963ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.764ns (data path)
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.764ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcko                  0.200   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X51Y26.B3      net (fanout=1)        0.499   s_has_grain_A_2_P_2
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_8_LDC
                                                       lut11030_468
    SLICE_X52Y27.B3      net (fanout=4)        0.430   lut11030_468
    SLICE_X52Y27.BMUX    Tilo                  0.183   s_has_grain_A_2_P_2
                                                       lut11033_470
    SLICE_X53Y27.CLK     net (fanout=2)        0.296   lut11033_470
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.539ns logic, 1.225ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.777ns (data path)
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.777ns (Levels of Logic = 2)
  Source Clock:         lut11033_470 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y27.AQ      Tcklo                 0.235   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X51Y26.B1      net (fanout=1)        0.477   s_has_grain_A_2_LDC
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_8_LDC
                                                       lut11030_468
    SLICE_X52Y27.B3      net (fanout=4)        0.430   lut11030_468
    SLICE_X52Y27.BMUX    Tilo                  0.183   s_has_grain_A_2_P_2
                                                       lut11033_470
    SLICE_X53Y27.CLK     net (fanout=2)        0.296   lut11033_470
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (0.574ns logic, 1.203ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_1_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.754ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X53Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.754ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11046_473 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y28.D3      net (fanout=227)      4.313   lut8554_0
    SLICE_X52Y28.D       Tilo                  0.205   s_has_grain_A_1_C_1
                                                       lut11044_472
    SLICE_X53Y29.SR      net (fanout=2)        0.468   lut11044_472
    SLICE_X53Y29.CLK     Trck                  0.280   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.754ns (1.081ns logic, 8.673ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11046_473 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y28.D2      net (fanout=1030)     5.818   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y28.D       Tilo                  0.205   s_has_grain_A_1_C_1
                                                       lut11044_472
    SLICE_X53Y29.SR      net (fanout=2)        0.468   lut11044_472
    SLICE_X53Y29.CLK     Trck                  0.280   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (0.876ns logic, 6.286ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.048ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11046_473 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y28.D3      net (fanout=227)      4.313   lut8554_0
    SLICE_X52Y28.D       Tilo                  0.205   s_has_grain_A_1_C_1
                                                       lut11044_472
    SLICE_X53Y29.SR      net (fanout=2)        0.468   lut11044_472
    SLICE_X53Y29.CLK     Trck                  0.280   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (1.081ns logic, 5.967ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X53Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.767ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.009ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y28.D2      net (fanout=1030)     5.818   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y28.DMUX    Tilo                  0.251   s_has_grain_A_1_C_1
                                                       lut11046_473
    SLICE_X53Y29.CLK     net (fanout=2)        0.549   lut11046_473
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (0.642ns logic, 6.367ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.563ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.213ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y28.D4      net (fanout=87)       4.022   canincfifoline
    SLICE_X52Y28.DMUX    Tilo                  0.251   s_has_grain_A_1_C_1
                                                       lut11046_473
    SLICE_X53Y29.CLK     net (fanout=2)        0.549   lut11046_473
    -------------------------------------------------  ---------------------------
    Total                                      5.213ns (0.642ns logic, 4.571ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.604ns (requirement - data path)
  Source:               s_has_grain_A_1_LDC (LATCH)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.172ns (Levels of Logic = 2)
  Source Clock:         lut11046_473 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AQ      Tcklo                 0.442   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    SLICE_X52Y28.C4      net (fanout=1)        0.507   s_has_grain_A_1_LDC
    SLICE_X52Y28.C       Tilo                  0.205   s_has_grain_A_1_C_1
                                                       lut11043_471
    SLICE_X52Y28.D5      net (fanout=4)        0.218   lut11043_471
    SLICE_X52Y28.DMUX    Tilo                  0.251   s_has_grain_A_1_C_1
                                                       lut11046_473
    SLICE_X53Y29.CLK     net (fanout=2)        0.549   lut11046_473
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.898ns logic, 1.274ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_1_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_1_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X53Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_1_C_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11046_473 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_C_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.AQ      Tcko                  0.200   s_has_grain_A_1_C_1
                                                       s_has_grain_A_1_C_1
    SLICE_X52Y28.C3      net (fanout=1)        0.174   s_has_grain_A_1_C_1
    SLICE_X52Y28.C       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11043_471
    SLICE_X52Y28.D5      net (fanout=4)        0.069   lut11043_471
    SLICE_X52Y28.D       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11044_472
    SLICE_X53Y29.SR      net (fanout=2)        0.259   lut11044_472
    SLICE_X53Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.639ns logic, 0.502ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_1_P_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11046_473 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_P_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.AQ      Tcko                  0.198   s_has_grain_A_1_P_1
                                                       s_has_grain_A_1_P_1
    SLICE_X52Y28.C1      net (fanout=1)        0.239   s_has_grain_A_1_P_1
    SLICE_X52Y28.C       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11043_471
    SLICE_X52Y28.D5      net (fanout=4)        0.069   lut11043_471
    SLICE_X52Y28.D       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11044_472
    SLICE_X53Y29.SR      net (fanout=2)        0.259   lut11044_472
    SLICE_X53Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.637ns logic, 0.567ns route)
                                                       (52.9% logic, 47.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_1_LDC (LATCH)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.210ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11046_473 falling
  Destination Clock:    lut11046_473 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AQ      Tcklo                 0.235   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    SLICE_X52Y28.C4      net (fanout=1)        0.208   s_has_grain_A_1_LDC
    SLICE_X52Y28.C       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11043_471
    SLICE_X52Y28.D5      net (fanout=4)        0.069   lut11043_471
    SLICE_X52Y28.D       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11044_472
    SLICE_X53Y29.SR      net (fanout=2)        0.259   lut11044_472
    SLICE_X53Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.674ns logic, 0.536ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X53Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.036ns (data path)
  Source:               s_has_grain_A_1_C_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      1.036ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_C_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.AQ      Tcko                  0.200   s_has_grain_A_1_C_1
                                                       s_has_grain_A_1_C_1
    SLICE_X52Y28.C3      net (fanout=1)        0.174   s_has_grain_A_1_C_1
    SLICE_X52Y28.C       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11043_471
    SLICE_X52Y28.D5      net (fanout=4)        0.069   lut11043_471
    SLICE_X52Y28.DMUX    Tilo                  0.183   s_has_grain_A_1_C_1
                                                       lut11046_473
    SLICE_X53Y29.CLK     net (fanout=2)        0.268   lut11046_473
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.525ns logic, 0.511ns route)
                                                       (50.7% logic, 49.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X53Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.099ns (data path)
  Source:               s_has_grain_A_1_P_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      1.099ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_P_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.AQ      Tcko                  0.198   s_has_grain_A_1_P_1
                                                       s_has_grain_A_1_P_1
    SLICE_X52Y28.C1      net (fanout=1)        0.239   s_has_grain_A_1_P_1
    SLICE_X52Y28.C       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11043_471
    SLICE_X52Y28.D5      net (fanout=4)        0.069   lut11043_471
    SLICE_X52Y28.DMUX    Tilo                  0.183   s_has_grain_A_1_C_1
                                                       lut11046_473
    SLICE_X53Y29.CLK     net (fanout=2)        0.268   lut11046_473
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.523ns logic, 0.576ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X53Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.105ns (data path)
  Source:               s_has_grain_A_1_LDC (LATCH)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      1.105ns (Levels of Logic = 2)
  Source Clock:         lut11046_473 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AQ      Tcklo                 0.235   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    SLICE_X52Y28.C4      net (fanout=1)        0.208   s_has_grain_A_1_LDC
    SLICE_X52Y28.C       Tilo                  0.142   s_has_grain_A_1_C_1
                                                       lut11043_471
    SLICE_X52Y28.D5      net (fanout=4)        0.069   lut11043_471
    SLICE_X52Y28.DMUX    Tilo                  0.183   s_has_grain_A_1_C_1
                                                       lut11046_473
    SLICE_X53Y29.CLK     net (fanout=2)        0.268   lut11046_473
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.560ns logic, 0.545ns route)
                                                       (50.7% logic, 49.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_0_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.139ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X51Y21.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.139ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11059_476 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y22.D5      net (fanout=227)      4.698   lut8554_0
    SLICE_X50Y22.D       Tilo                  0.203   s_has_grain_A_11_P_11
                                                       lut11057_475
    SLICE_X51Y21.SR      net (fanout=2)        0.470   lut11057_475
    SLICE_X51Y21.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.139ns (1.079ns logic, 9.060ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11059_476 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y22.D4      net (fanout=1030)     6.221   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y22.D       Tilo                  0.203   s_has_grain_A_11_P_11
                                                       lut11057_475
    SLICE_X51Y21.SR      net (fanout=2)        0.470   lut11057_475
    SLICE_X51Y21.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (0.874ns logic, 6.691ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.433ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11059_476 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y22.D5      net (fanout=227)      4.698   lut8554_0
    SLICE_X50Y22.D       Tilo                  0.203   s_has_grain_A_11_P_11
                                                       lut11057_475
    SLICE_X51Y21.SR      net (fanout=2)        0.470   lut11057_475
    SLICE_X51Y21.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.433ns (1.079ns logic, 6.354ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X51Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.896ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.880ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y22.D4      net (fanout=1030)     6.221   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y22.DMUX    Tilo                  0.261   s_has_grain_A_11_P_11
                                                       lut11059_476
    SLICE_X51Y21.CLK     net (fanout=2)        1.007   lut11059_476
    -------------------------------------------------  ---------------------------
    Total                                      7.880ns (0.652ns logic, 7.228ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.039ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.737ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y22.D1      net (fanout=87)       4.078   canincfifoline
    SLICE_X50Y22.DMUX    Tilo                  0.261   s_has_grain_A_11_P_11
                                                       lut11059_476
    SLICE_X51Y21.CLK     net (fanout=2)        1.007   lut11059_476
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (0.652ns logic, 5.085ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.764ns (requirement - data path)
  Source:               s_has_grain_A_0_C_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.012ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_0_C_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.AQ      Tcko                  0.391   s_has_grain_A_0_C_0
                                                       s_has_grain_A_0_C_0
    SLICE_X50Y22.C6      net (fanout=1)        0.737   s_has_grain_A_0_C_0
    SLICE_X50Y22.C       Tilo                  0.204   s_has_grain_A_11_P_11
                                                       lut11056_474
    SLICE_X50Y22.D3      net (fanout=4)        0.412   lut11056_474
    SLICE_X50Y22.DMUX    Tilo                  0.261   s_has_grain_A_11_P_11
                                                       lut11059_476
    SLICE_X51Y21.CLK     net (fanout=2)        1.007   lut11059_476
    -------------------------------------------------  ---------------------------
    Total                                      3.012ns (0.856ns logic, 2.156ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_0_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_0_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X51Y21.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11059_476 falling
  Destination Clock:    lut11059_476 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y21.AQ      Tcklo                 0.235   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X50Y22.C3      net (fanout=1)        0.264   s_has_grain_A_0_LDC
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11056_474
    SLICE_X50Y22.D3      net (fanout=4)        0.220   lut11056_474
    SLICE_X50Y22.D       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11057_475
    SLICE_X51Y21.SR      net (fanout=2)        0.261   lut11057_475
    SLICE_X51Y21.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.702ns logic, 0.745ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_C_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11059_476 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_C_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.AQ      Tcko                  0.198   s_has_grain_A_0_C_0
                                                       s_has_grain_A_0_C_0
    SLICE_X50Y22.C6      net (fanout=1)        0.396   s_has_grain_A_0_C_0
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11056_474
    SLICE_X50Y22.D3      net (fanout=4)        0.220   lut11056_474
    SLICE_X50Y22.D       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11057_475
    SLICE_X51Y21.SR      net (fanout=2)        0.261   lut11057_475
    SLICE_X51Y21.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.665ns logic, 0.877ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_P_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11059_476 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_P_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.AQ      Tcko                  0.234   s_has_grain_A_0_P_0
                                                       s_has_grain_A_0_P_0
    SLICE_X50Y22.C1      net (fanout=1)        0.361   s_has_grain_A_0_P_0
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11056_474
    SLICE_X50Y22.D3      net (fanout=4)        0.220   lut11056_474
    SLICE_X50Y22.D       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11057_475
    SLICE_X51Y21.SR      net (fanout=2)        0.261   lut11057_475
    SLICE_X51Y21.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.701ns logic, 0.842ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X51Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.755ns (data path)
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.755ns (Levels of Logic = 2)
  Source Clock:         lut11059_476 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y21.AQ      Tcklo                 0.235   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X50Y22.C3      net (fanout=1)        0.264   s_has_grain_A_0_LDC
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11056_474
    SLICE_X50Y22.D3      net (fanout=4)        0.220   lut11056_474
    SLICE_X50Y22.DMUX    Tilo                  0.191   s_has_grain_A_11_P_11
                                                       lut11059_476
    SLICE_X51Y21.CLK     net (fanout=2)        0.689   lut11059_476
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.582ns logic, 1.173ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X51Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.850ns (data path)
  Source:               s_has_grain_A_0_C_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.850ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_C_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.AQ      Tcko                  0.198   s_has_grain_A_0_C_0
                                                       s_has_grain_A_0_C_0
    SLICE_X50Y22.C6      net (fanout=1)        0.396   s_has_grain_A_0_C_0
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11056_474
    SLICE_X50Y22.D3      net (fanout=4)        0.220   lut11056_474
    SLICE_X50Y22.DMUX    Tilo                  0.191   s_has_grain_A_11_P_11
                                                       lut11059_476
    SLICE_X51Y21.CLK     net (fanout=2)        0.689   lut11059_476
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.545ns logic, 1.305ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X51Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.851ns (data path)
  Source:               s_has_grain_A_0_P_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.851ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_P_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.AQ      Tcko                  0.234   s_has_grain_A_0_P_0
                                                       s_has_grain_A_0_P_0
    SLICE_X50Y22.C1      net (fanout=1)        0.361   s_has_grain_A_0_P_0
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_A_11_P_11
                                                       lut11056_474
    SLICE_X50Y22.D3      net (fanout=4)        0.220   lut11056_474
    SLICE_X50Y22.DMUX    Tilo                  0.191   s_has_grain_A_11_P_11
                                                       lut11059_476
    SLICE_X51Y21.CLK     net (fanout=2)        0.689   lut11059_476
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.581ns logic, 1.270ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_28_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_28_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.413ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X44Y56.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.413ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11108_485 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X44Y56.B3      net (fanout=227)      1.183   lut8554_0
    SLICE_X44Y56.B       Tilo                  0.205   s_has_grain_B_28_LDC
                                                       lut11106_484
    SLICE_X44Y56.SR      net (fanout=2)        0.307   lut11106_484
    SLICE_X44Y56.CLK     Trck                  0.230   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (1.031ns logic, 5.382ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11108_485 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y56.B4      net (fanout=1030)     3.957   i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y56.B       Tilo                  0.205   s_has_grain_B_28_LDC
                                                       lut11106_484
    SLICE_X44Y56.SR      net (fanout=2)        0.307   lut11106_484
    SLICE_X44Y56.CLK     Trck                  0.230   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (0.826ns logic, 4.264ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.707ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11108_485 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X44Y56.B3      net (fanout=227)      1.183   lut8554_0
    SLICE_X44Y56.B       Tilo                  0.205   s_has_grain_B_28_LDC
                                                       lut11106_484
    SLICE_X44Y56.SR      net (fanout=2)        0.307   lut11106_484
    SLICE_X44Y56.CLK     Trck                  0.230   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (1.031ns logic, 2.676ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X44Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.680ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.096ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y56.B4      net (fanout=1030)     3.957   i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y56.BMUX    Tilo                  0.251   s_has_grain_B_28_LDC
                                                       lut11108_485
    SLICE_X44Y56.CLK     net (fanout=2)        0.497   lut11108_485
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (0.642ns logic, 4.454ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.643ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.133ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X44Y56.B2      net (fanout=87)       1.994   canincfifoline
    SLICE_X44Y56.BMUX    Tilo                  0.251   s_has_grain_B_28_LDC
                                                       lut11108_485
    SLICE_X44Y56.CLK     net (fanout=2)        0.497   lut11108_485
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.642ns logic, 2.491ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.933ns (requirement - data path)
  Source:               s_has_grain_B_28_P_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.843ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_28_P_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y56.AQ      Tcko                  0.391   s_has_grain_B_28_P_28
                                                       s_has_grain_B_28_P_28
    SLICE_X44Y56.A2      net (fanout=1)        1.025   s_has_grain_B_28_P_28
    SLICE_X44Y56.A       Tilo                  0.205   s_has_grain_B_28_LDC
                                                       lut11105_483
    SLICE_X44Y56.B5      net (fanout=3)        0.474   lut11105_483
    SLICE_X44Y56.BMUX    Tilo                  0.251   s_has_grain_B_28_LDC
                                                       lut11108_485
    SLICE_X44Y56.CLK     net (fanout=2)        0.497   lut11108_485
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.847ns logic, 1.996ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_28_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_28_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X44Y56.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_28_LDC (LATCH)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11108_485 falling
  Destination Clock:    lut11108_485 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_LDC to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcklo                 0.237   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    SLICE_X44Y56.A6      net (fanout=1)        0.017   s_has_grain_B_28_LDC
    SLICE_X44Y56.A       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11105_483
    SLICE_X44Y56.B5      net (fanout=3)        0.275   lut11105_483
    SLICE_X44Y56.B       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11106_484
    SLICE_X44Y56.SR      net (fanout=2)        0.162   lut11106_484
    SLICE_X44Y56.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.628ns logic, 0.454ns route)
                                                       (58.0% logic, 42.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_28_C_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.418ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11108_485 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_C_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.AQ      Tcko                  0.234   s_has_grain_B_28_C_28
                                                       s_has_grain_B_28_C_28
    SLICE_X44Y56.A1      net (fanout=1)        0.356   s_has_grain_B_28_C_28
    SLICE_X44Y56.A       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11105_483
    SLICE_X44Y56.B5      net (fanout=3)        0.275   lut11105_483
    SLICE_X44Y56.B       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11106_484
    SLICE_X44Y56.SR      net (fanout=2)        0.162   lut11106_484
    SLICE_X44Y56.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.418ns (0.625ns logic, 0.793ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_28_P_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11108_485 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_P_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y56.AQ      Tcko                  0.198   s_has_grain_B_28_P_28
                                                       s_has_grain_B_28_P_28
    SLICE_X44Y56.A2      net (fanout=1)        0.614   s_has_grain_B_28_P_28
    SLICE_X44Y56.A       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11105_483
    SLICE_X44Y56.B5      net (fanout=3)        0.275   lut11105_483
    SLICE_X44Y56.B       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11106_484
    SLICE_X44Y56.SR      net (fanout=2)        0.162   lut11106_484
    SLICE_X44Y56.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.589ns logic, 1.051ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X44Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.150ns (data path)
  Source:               s_has_grain_B_28_LDC (LATCH)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Data Path Delay:      1.150ns (Levels of Logic = 2)
  Source Clock:         lut11108_485 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_LDC to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcklo                 0.237   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    SLICE_X44Y56.A6      net (fanout=1)        0.017   s_has_grain_B_28_LDC
    SLICE_X44Y56.A       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11105_483
    SLICE_X44Y56.B5      net (fanout=3)        0.275   lut11105_483
    SLICE_X44Y56.BMUX    Tilo                  0.183   s_has_grain_B_28_LDC
                                                       lut11108_485
    SLICE_X44Y56.CLK     net (fanout=2)        0.296   lut11108_485
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.562ns logic, 0.588ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X44Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.486ns (data path)
  Source:               s_has_grain_B_28_C_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Data Path Delay:      1.486ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_C_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.AQ      Tcko                  0.234   s_has_grain_B_28_C_28
                                                       s_has_grain_B_28_C_28
    SLICE_X44Y56.A1      net (fanout=1)        0.356   s_has_grain_B_28_C_28
    SLICE_X44Y56.A       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11105_483
    SLICE_X44Y56.B5      net (fanout=3)        0.275   lut11105_483
    SLICE_X44Y56.BMUX    Tilo                  0.183   s_has_grain_B_28_LDC
                                                       lut11108_485
    SLICE_X44Y56.CLK     net (fanout=2)        0.296   lut11108_485
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.559ns logic, 0.927ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X44Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.708ns (data path)
  Source:               s_has_grain_B_28_P_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Data Path Delay:      1.708ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_P_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y56.AQ      Tcko                  0.198   s_has_grain_B_28_P_28
                                                       s_has_grain_B_28_P_28
    SLICE_X44Y56.A2      net (fanout=1)        0.614   s_has_grain_B_28_P_28
    SLICE_X44Y56.A       Tilo                  0.142   s_has_grain_B_28_LDC
                                                       lut11105_483
    SLICE_X44Y56.B5      net (fanout=3)        0.275   lut11105_483
    SLICE_X44Y56.BMUX    Tilo                  0.183   s_has_grain_B_28_LDC
                                                       lut11108_485
    SLICE_X44Y56.CLK     net (fanout=2)        0.296   lut11108_485
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (0.523ns logic, 1.185ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_25_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_25_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.177ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X38Y55.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.177ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11145_492 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X39Y55.B5      net (fanout=227)      0.905   lut8554_0
    SLICE_X39Y55.B       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut11143_491
    SLICE_X38Y55.SR      net (fanout=2)        0.310   lut11143_491
    SLICE_X38Y55.CLK     Trck                  0.215   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (1.070ns logic, 5.107ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11145_492 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y55.B4      net (fanout=1030)     3.474   i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y55.B       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut11143_491
    SLICE_X38Y55.SR      net (fanout=2)        0.310   lut11143_491
    SLICE_X38Y55.CLK     Trck                  0.215   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (0.865ns logic, 3.784ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_25_LDC (LATCH)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut11145_492 falling
  Destination Clock:    lut11145_492 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_25_LDC to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y55.AQ      Tcklo                 0.498   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    SLICE_X39Y55.A5      net (fanout=1)        0.787   s_has_grain_B_25_LDC
    SLICE_X39Y55.A       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut11142_490
    SLICE_X39Y55.B2      net (fanout=3)        1.398   lut11142_490
    SLICE_X39Y55.B       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut11143_491
    SLICE_X38Y55.SR      net (fanout=2)        0.310   lut11143_491
    SLICE_X38Y55.CLK     Trck                  0.215   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.231ns logic, 2.495ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X38Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.877ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.899ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y55.B4      net (fanout=1030)     3.474   i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y55.BMUX    Tilo                  0.313   s_has_grain_B_25_P_25
                                                       lut11145_492
    SLICE_X38Y55.CLK     net (fanout=2)        0.721   lut11145_492
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (0.704ns logic, 4.195ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.800ns (requirement - data path)
  Source:               s_has_grain_B_25_LDC (LATCH)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.976ns (Levels of Logic = 2)
  Source Clock:         lut11145_492 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_25_LDC to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y55.AQ      Tcklo                 0.498   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    SLICE_X39Y55.A5      net (fanout=1)        0.787   s_has_grain_B_25_LDC
    SLICE_X39Y55.A       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut11142_490
    SLICE_X39Y55.B2      net (fanout=3)        1.398   lut11142_490
    SLICE_X39Y55.BMUX    Tilo                  0.313   s_has_grain_B_25_P_25
                                                       lut11145_492
    SLICE_X38Y55.CLK     net (fanout=2)        0.721   lut11145_492
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.070ns logic, 2.906ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.017ns (requirement - data path)
  Source:               s_has_grain_B_25_C_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.759ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_25_C_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.447   s_has_grain_B_25_C_25
                                                       s_has_grain_B_25_C_25
    SLICE_X39Y55.A4      net (fanout=1)        0.621   s_has_grain_B_25_C_25
    SLICE_X39Y55.A       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut11142_490
    SLICE_X39Y55.B2      net (fanout=3)        1.398   lut11142_490
    SLICE_X39Y55.BMUX    Tilo                  0.313   s_has_grain_B_25_P_25
                                                       lut11145_492
    SLICE_X38Y55.CLK     net (fanout=2)        0.721   lut11145_492
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (1.019ns logic, 2.740ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_25_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_25_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X38Y55.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_25_P_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.628ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11145_492 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_P_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.AQ      Tcko                  0.198   s_has_grain_B_25_P_25
                                                       s_has_grain_B_25_P_25
    SLICE_X39Y55.A6      net (fanout=1)        0.017   s_has_grain_B_25_P_25
    SLICE_X39Y55.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut11142_490
    SLICE_X39Y55.B2      net (fanout=3)        0.851   lut11142_490
    SLICE_X39Y55.B       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut11143_491
    SLICE_X38Y55.SR      net (fanout=2)        0.165   lut11143_491
    SLICE_X38Y55.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.595ns logic, 1.033ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.964ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11145_492 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       0.691   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.142   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X39Y55.B5      net (fanout=227)      0.527   lut8554_0
    SLICE_X39Y55.B       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut11143_491
    SLICE_X38Y55.SR      net (fanout=2)        0.165   lut11143_491
    SLICE_X38Y55.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (0.581ns logic, 1.383ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_25_C_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11145_492 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_C_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.234   s_has_grain_B_25_C_25
                                                       s_has_grain_B_25_C_25
    SLICE_X39Y55.A4      net (fanout=1)        0.325   s_has_grain_B_25_C_25
    SLICE_X39Y55.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut11142_490
    SLICE_X39Y55.B2      net (fanout=3)        0.851   lut11142_490
    SLICE_X39Y55.B       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut11143_491
    SLICE_X38Y55.SR      net (fanout=2)        0.165   lut11143_491
    SLICE_X38Y55.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.631ns logic, 1.341ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X38Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.730ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Data Path Delay:      1.730ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X39Y55.B3      net (fanout=87)       0.999   canincfifoline
    SLICE_X39Y55.BMUX    Tilo                  0.203   s_has_grain_B_25_P_25
                                                       lut11145_492
    SLICE_X38Y55.CLK     net (fanout=2)        0.330   lut11145_492
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.401ns logic, 1.329ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X38Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.755ns (data path)
  Source:               s_has_grain_B_25_P_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Data Path Delay:      1.755ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_P_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.AQ      Tcko                  0.198   s_has_grain_B_25_P_25
                                                       s_has_grain_B_25_P_25
    SLICE_X39Y55.A6      net (fanout=1)        0.017   s_has_grain_B_25_P_25
    SLICE_X39Y55.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut11142_490
    SLICE_X39Y55.B2      net (fanout=3)        0.851   lut11142_490
    SLICE_X39Y55.BMUX    Tilo                  0.203   s_has_grain_B_25_P_25
                                                       lut11145_492
    SLICE_X38Y55.CLK     net (fanout=2)        0.330   lut11145_492
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.557ns logic, 1.198ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X38Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.099ns (data path)
  Source:               s_has_grain_B_25_C_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Data Path Delay:      2.099ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_C_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.234   s_has_grain_B_25_C_25
                                                       s_has_grain_B_25_C_25
    SLICE_X39Y55.A4      net (fanout=1)        0.325   s_has_grain_B_25_C_25
    SLICE_X39Y55.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut11142_490
    SLICE_X39Y55.B2      net (fanout=3)        0.851   lut11142_490
    SLICE_X39Y55.BMUX    Tilo                  0.203   s_has_grain_B_25_P_25
                                                       lut11145_492
    SLICE_X38Y55.CLK     net (fanout=2)        0.330   lut11145_492
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (0.593ns logic, 1.506ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_21_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_21_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.421ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X39Y57.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11194_501 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X39Y56.B2      net (fanout=227)      0.873   lut8554_0
    SLICE_X39Y56.B       Tilo                  0.259   s_has_grain_B_21_C_21
                                                       lut11192_500
    SLICE_X39Y57.SR      net (fanout=2)        0.521   lut11192_500
    SLICE_X39Y57.CLK     Trck                  0.280   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.421ns (1.135ns logic, 5.286ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11194_501 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y56.B5      net (fanout=1030)     3.569   i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y56.B       Tilo                  0.259   s_has_grain_B_21_C_21
                                                       lut11192_500
    SLICE_X39Y57.SR      net (fanout=2)        0.521   lut11192_500
    SLICE_X39Y57.CLK     Trck                  0.280   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (0.930ns logic, 4.090ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11194_501 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X39Y56.B2      net (fanout=227)      0.873   lut8554_0
    SLICE_X39Y56.B       Tilo                  0.259   s_has_grain_B_21_C_21
                                                       lut11192_500
    SLICE_X39Y57.SR      net (fanout=2)        0.521   lut11192_500
    SLICE_X39Y57.CLK     Trck                  0.280   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.135ns logic, 2.580ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X39Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.865ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.911ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y56.B5      net (fanout=1030)     3.569   i_MAIN_RESET/s_main_reset_1
    SLICE_X39Y56.BMUX    Tilo                  0.313   s_has_grain_B_21_C_21
                                                       lut11194_501
    SLICE_X39Y57.CLK     net (fanout=2)        0.638   lut11194_501
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (0.704ns logic, 4.207ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.669ns (requirement - data path)
  Source:               s_has_grain_B_21_P_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.107ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_21_P_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.AQ      Tcko                  0.447   s_has_grain_B_21_P_21
                                                       s_has_grain_B_21_P_21
    SLICE_X39Y56.A2      net (fanout=1)        0.605   s_has_grain_B_21_P_21
    SLICE_X39Y56.A       Tilo                  0.259   s_has_grain_B_21_C_21
                                                       lut11191_499
    SLICE_X39Y56.B3      net (fanout=3)        0.845   lut11191_499
    SLICE_X39Y56.BMUX    Tilo                  0.313   s_has_grain_B_21_C_21
                                                       lut11194_501
    SLICE_X39Y57.CLK     net (fanout=2)        0.638   lut11194_501
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.019ns logic, 2.088ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.845ns (requirement - data path)
  Source:               s_has_grain_B_21_LDC (LATCH)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.931ns (Levels of Logic = 2)
  Source Clock:         lut11194_501 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.AQ      Tcklo                 0.442   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    SLICE_X39Y56.A4      net (fanout=1)        0.434   s_has_grain_B_21_LDC
    SLICE_X39Y56.A       Tilo                  0.259   s_has_grain_B_21_C_21
                                                       lut11191_499
    SLICE_X39Y56.B3      net (fanout=3)        0.845   lut11191_499
    SLICE_X39Y56.BMUX    Tilo                  0.313   s_has_grain_B_21_C_21
                                                       lut11194_501
    SLICE_X39Y57.CLK     net (fanout=2)        0.638   lut11194_501
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.014ns logic, 1.917ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_21_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_21_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X39Y57.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_21_C_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.412ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11194_501 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_C_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.AQ      Tcko                  0.198   s_has_grain_B_21_C_21
                                                       s_has_grain_B_21_C_21
    SLICE_X39Y56.A6      net (fanout=1)        0.017   s_has_grain_B_21_C_21
    SLICE_X39Y56.A       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11191_499
    SLICE_X39Y56.B3      net (fanout=3)        0.472   lut11191_499
    SLICE_X39Y56.B       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11192_500
    SLICE_X39Y57.SR      net (fanout=2)        0.258   lut11192_500
    SLICE_X39Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.665ns logic, 0.747ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_21_LDC (LATCH)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.634ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11194_501 falling
  Destination Clock:    lut11194_501 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.AQ      Tcklo                 0.235   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    SLICE_X39Y56.A4      net (fanout=1)        0.202   s_has_grain_B_21_LDC
    SLICE_X39Y56.A       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11191_499
    SLICE_X39Y56.B3      net (fanout=3)        0.472   lut11191_499
    SLICE_X39Y56.B       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11192_500
    SLICE_X39Y57.SR      net (fanout=2)        0.258   lut11192_500
    SLICE_X39Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.702ns logic, 0.932ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_21_P_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11194_501 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_P_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.AQ      Tcko                  0.234   s_has_grain_B_21_P_21
                                                       s_has_grain_B_21_P_21
    SLICE_X39Y56.A2      net (fanout=1)        0.391   s_has_grain_B_21_P_21
    SLICE_X39Y56.A       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11191_499
    SLICE_X39Y56.B3      net (fanout=3)        0.472   lut11191_499
    SLICE_X39Y56.B       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11192_500
    SLICE_X39Y57.SR      net (fanout=2)        0.258   lut11192_500
    SLICE_X39Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.701ns logic, 1.121ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X39Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.439ns (data path)
  Source:               s_has_grain_B_21_C_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Data Path Delay:      1.439ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_C_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.AQ      Tcko                  0.198   s_has_grain_B_21_C_21
                                                       s_has_grain_B_21_C_21
    SLICE_X39Y56.A6      net (fanout=1)        0.017   s_has_grain_B_21_C_21
    SLICE_X39Y56.A       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11191_499
    SLICE_X39Y56.B3      net (fanout=3)        0.472   lut11191_499
    SLICE_X39Y56.BMUX    Tilo                  0.203   s_has_grain_B_21_C_21
                                                       lut11194_501
    SLICE_X39Y57.CLK     net (fanout=2)        0.393   lut11194_501
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.557ns logic, 0.882ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X39Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.592ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Data Path Delay:      1.592ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X39Y56.B4      net (fanout=87)       0.798   canincfifoline
    SLICE_X39Y56.BMUX    Tilo                  0.203   s_has_grain_B_21_C_21
                                                       lut11194_501
    SLICE_X39Y57.CLK     net (fanout=2)        0.393   lut11194_501
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (0.401ns logic, 1.191ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X39Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.661ns (data path)
  Source:               s_has_grain_B_21_LDC (LATCH)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Data Path Delay:      1.661ns (Levels of Logic = 2)
  Source Clock:         lut11194_501 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.AQ      Tcklo                 0.235   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    SLICE_X39Y56.A4      net (fanout=1)        0.202   s_has_grain_B_21_LDC
    SLICE_X39Y56.A       Tilo                  0.156   s_has_grain_B_21_C_21
                                                       lut11191_499
    SLICE_X39Y56.B3      net (fanout=3)        0.472   lut11191_499
    SLICE_X39Y56.BMUX    Tilo                  0.203   s_has_grain_B_21_C_21
                                                       lut11194_501
    SLICE_X39Y57.CLK     net (fanout=2)        0.393   lut11194_501
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.594ns logic, 1.067ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_16_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_16_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.670ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X53Y60.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.670ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11255_512 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y60.B2      net (fanout=227)      2.395   lut8554_0
    SLICE_X52Y60.B       Tilo                  0.205   s_has_grain_B_16_C_16
                                                       lut11253_511
    SLICE_X53Y60.SR      net (fanout=2)        0.302   lut11253_511
    SLICE_X53Y60.CLK     Trck                  0.280   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (1.081ns logic, 6.589ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11255_512 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y60.B3      net (fanout=1030)     5.306   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y60.B       Tilo                  0.205   s_has_grain_B_16_C_16
                                                       lut11253_511
    SLICE_X53Y60.SR      net (fanout=2)        0.302   lut11253_511
    SLICE_X53Y60.CLK     Trck                  0.280   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (0.876ns logic, 5.608ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.964ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11255_512 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y60.B2      net (fanout=227)      2.395   lut8554_0
    SLICE_X52Y60.B       Tilo                  0.205   s_has_grain_B_16_C_16
                                                       lut11253_511
    SLICE_X53Y60.SR      net (fanout=2)        0.302   lut11253_511
    SLICE_X53Y60.CLK     Trck                  0.280   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (1.081ns logic, 3.883ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X53Y60.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.326ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.450ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y60.B3      net (fanout=1030)     5.306   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y60.BMUX    Tilo                  0.251   s_has_grain_B_16_C_16
                                                       lut11255_512
    SLICE_X53Y60.CLK     net (fanout=2)        0.502   lut11255_512
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (0.642ns logic, 5.808ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.910ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.866ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y60.B4      net (fanout=87)       2.722   canincfifoline
    SLICE_X52Y60.BMUX    Tilo                  0.251   s_has_grain_B_16_C_16
                                                       lut11255_512
    SLICE_X53Y60.CLK     net (fanout=2)        0.502   lut11255_512
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (0.642ns logic, 3.224ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.724ns (requirement - data path)
  Source:               s_has_grain_B_16_LDC (LATCH)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Source Clock:         lut11255_512 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.AQ      Tcklo                 0.442   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    SLICE_X51Y59.B5      net (fanout=1)        0.764   s_has_grain_B_16_LDC
    SLICE_X51Y59.B       Tilo                  0.259   s_has_grain_B_14_C_14
                                                       lut11252_510
    SLICE_X52Y60.B1      net (fanout=3)        0.834   lut11252_510
    SLICE_X52Y60.BMUX    Tilo                  0.251   s_has_grain_B_16_C_16
                                                       lut11255_512
    SLICE_X53Y60.CLK     net (fanout=2)        0.502   lut11255_512
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.952ns logic, 2.100ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_16_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_16_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X53Y60.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_C_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.449ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11255_512 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_C_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.200   s_has_grain_B_16_C_16
                                                       s_has_grain_B_16_C_16
    SLICE_X51Y59.B6      net (fanout=1)        0.151   s_has_grain_B_16_C_16
    SLICE_X51Y59.B       Tilo                  0.156   s_has_grain_B_14_C_14
                                                       lut11252_510
    SLICE_X52Y60.B1      net (fanout=3)        0.488   lut11252_510
    SLICE_X52Y60.B       Tilo                  0.142   s_has_grain_B_16_C_16
                                                       lut11253_511
    SLICE_X53Y60.SR      net (fanout=2)        0.157   lut11253_511
    SLICE_X53Y60.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.653ns logic, 0.796ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_P_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11255_512 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_P_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.200   s_has_grain_B_16_P_16
                                                       s_has_grain_B_16_P_16
    SLICE_X51Y59.B3      net (fanout=1)        0.261   s_has_grain_B_16_P_16
    SLICE_X51Y59.B       Tilo                  0.156   s_has_grain_B_14_C_14
                                                       lut11252_510
    SLICE_X52Y60.B1      net (fanout=3)        0.488   lut11252_510
    SLICE_X52Y60.B       Tilo                  0.142   s_has_grain_B_16_C_16
                                                       lut11253_511
    SLICE_X53Y60.SR      net (fanout=2)        0.157   lut11253_511
    SLICE_X53Y60.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.653ns logic, 0.906ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_LDC (LATCH)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.744ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11255_512 falling
  Destination Clock:    lut11255_512 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.AQ      Tcklo                 0.235   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    SLICE_X51Y59.B5      net (fanout=1)        0.411   s_has_grain_B_16_LDC
    SLICE_X51Y59.B       Tilo                  0.156   s_has_grain_B_14_C_14
                                                       lut11252_510
    SLICE_X52Y60.B1      net (fanout=3)        0.488   lut11252_510
    SLICE_X52Y60.B       Tilo                  0.142   s_has_grain_B_16_C_16
                                                       lut11253_511
    SLICE_X53Y60.SR      net (fanout=2)        0.157   lut11253_511
    SLICE_X53Y60.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.688ns logic, 1.056ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X53Y60.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.479ns (data path)
  Source:               s_has_grain_B_16_C_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.479ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_C_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.200   s_has_grain_B_16_C_16
                                                       s_has_grain_B_16_C_16
    SLICE_X51Y59.B6      net (fanout=1)        0.151   s_has_grain_B_16_C_16
    SLICE_X51Y59.B       Tilo                  0.156   s_has_grain_B_14_C_14
                                                       lut11252_510
    SLICE_X52Y60.B1      net (fanout=3)        0.488   lut11252_510
    SLICE_X52Y60.BMUX    Tilo                  0.183   s_has_grain_B_16_C_16
                                                       lut11255_512
    SLICE_X53Y60.CLK     net (fanout=2)        0.301   lut11255_512
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.539ns logic, 0.940ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X53Y60.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.589ns (data path)
  Source:               s_has_grain_B_16_P_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.589ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_P_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.200   s_has_grain_B_16_P_16
                                                       s_has_grain_B_16_P_16
    SLICE_X51Y59.B3      net (fanout=1)        0.261   s_has_grain_B_16_P_16
    SLICE_X51Y59.B       Tilo                  0.156   s_has_grain_B_14_C_14
                                                       lut11252_510
    SLICE_X52Y60.B1      net (fanout=3)        0.488   lut11252_510
    SLICE_X52Y60.BMUX    Tilo                  0.183   s_has_grain_B_16_C_16
                                                       lut11255_512
    SLICE_X53Y60.CLK     net (fanout=2)        0.301   lut11255_512
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.539ns logic, 1.050ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X53Y60.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               s_has_grain_B_16_LDC (LATCH)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 2)
  Source Clock:         lut11255_512 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.AQ      Tcklo                 0.235   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    SLICE_X51Y59.B5      net (fanout=1)        0.411   s_has_grain_B_16_LDC
    SLICE_X51Y59.B       Tilo                  0.156   s_has_grain_B_14_C_14
                                                       lut11252_510
    SLICE_X52Y60.B1      net (fanout=3)        0.488   lut11252_510
    SLICE_X52Y60.BMUX    Tilo                  0.183   s_has_grain_B_16_C_16
                                                       lut11255_512
    SLICE_X53Y60.CLK     net (fanout=2)        0.301   lut11255_512
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.574ns logic, 1.200ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_15_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_15_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.529ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X53Y57.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.529ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11268_515 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X48Y58.D3      net (fanout=227)      1.641   lut8554_0
    SLICE_X48Y58.D       Tilo                  0.205   flagxb_18_BRB2
                                                       lut11266_514
    SLICE_X53Y57.SR      net (fanout=2)        0.915   lut11266_514
    SLICE_X53Y57.CLK     Trck                  0.280   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (1.081ns logic, 6.448ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11268_515 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y58.D1      net (fanout=1030)     4.819   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y58.D       Tilo                  0.205   flagxb_18_BRB2
                                                       lut11266_514
    SLICE_X53Y57.SR      net (fanout=2)        0.915   lut11266_514
    SLICE_X53Y57.CLK     Trck                  0.280   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (0.876ns logic, 5.734ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11268_515 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X48Y58.D3      net (fanout=227)      1.641   lut8554_0
    SLICE_X48Y58.D       Tilo                  0.205   flagxb_18_BRB2
                                                       lut11266_514
    SLICE_X53Y57.SR      net (fanout=2)        0.915   lut11266_514
    SLICE_X53Y57.CLK     Trck                  0.280   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.823ns (1.081ns logic, 3.742ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X53Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.503ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.273ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y58.D1      net (fanout=1030)     4.819   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y58.DMUX    Tilo                  0.251   flagxb_18_BRB2
                                                       lut11268_515
    SLICE_X53Y57.CLK     net (fanout=2)        0.812   lut11268_515
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (0.642ns logic, 5.631ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.485ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X48Y58.D5      net (fanout=87)       1.837   canincfifoline
    SLICE_X48Y58.DMUX    Tilo                  0.251   flagxb_18_BRB2
                                                       lut11268_515
    SLICE_X53Y57.CLK     net (fanout=2)        0.812   lut11268_515
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.642ns logic, 2.649ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.779ns (requirement - data path)
  Source:               s_has_grain_B_15_LDC (LATCH)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.997ns (Levels of Logic = 2)
  Source Clock:         lut11268_515 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y57.AQ      Tcklo                 0.442   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    SLICE_X49Y59.B6      net (fanout=1)        0.617   s_has_grain_B_15_LDC
    SLICE_X49Y59.B       Tilo                  0.259   flagxb_22_BRB2
                                                       lut11265_513
    SLICE_X48Y58.D2      net (fanout=3)        0.616   lut11265_513
    SLICE_X48Y58.DMUX    Tilo                  0.251   flagxb_18_BRB2
                                                       lut11268_515
    SLICE_X53Y57.CLK     net (fanout=2)        0.812   lut11268_515
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.952ns logic, 2.045ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_15_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_15_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X53Y57.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_15_P_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11268_515 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_P_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y58.AQ      Tcko                  0.198   s_has_grain_B_15_P_15
                                                       s_has_grain_B_15_P_15
    SLICE_X49Y59.B3      net (fanout=1)        0.268   s_has_grain_B_15_P_15
    SLICE_X49Y59.B       Tilo                  0.156   flagxb_22_BRB2
                                                       lut11265_513
    SLICE_X48Y58.D2      net (fanout=3)        0.351   lut11265_513
    SLICE_X48Y58.D       Tilo                  0.142   flagxb_18_BRB2
                                                       lut11266_514
    SLICE_X53Y57.SR      net (fanout=2)        0.583   lut11266_514
    SLICE_X53Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.651ns logic, 1.202ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_15_C_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11268_515 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_C_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y60.AQ      Tcko                  0.198   s_has_grain_B_15_C_15
                                                       s_has_grain_B_15_C_15
    SLICE_X49Y59.B5      net (fanout=1)        0.307   s_has_grain_B_15_C_15
    SLICE_X49Y59.B       Tilo                  0.156   flagxb_22_BRB2
                                                       lut11265_513
    SLICE_X48Y58.D2      net (fanout=3)        0.351   lut11265_513
    SLICE_X48Y58.D       Tilo                  0.142   flagxb_18_BRB2
                                                       lut11266_514
    SLICE_X53Y57.SR      net (fanout=2)        0.583   lut11266_514
    SLICE_X53Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.651ns logic, 1.241ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_15_LDC (LATCH)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.974ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11268_515 falling
  Destination Clock:    lut11268_515 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y57.AQ      Tcklo                 0.235   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    SLICE_X49Y59.B6      net (fanout=1)        0.352   s_has_grain_B_15_LDC
    SLICE_X49Y59.B       Tilo                  0.156   flagxb_22_BRB2
                                                       lut11265_513
    SLICE_X48Y58.D2      net (fanout=3)        0.351   lut11265_513
    SLICE_X48Y58.D       Tilo                  0.142   flagxb_18_BRB2
                                                       lut11266_514
    SLICE_X53Y57.SR      net (fanout=2)        0.583   lut11266_514
    SLICE_X53Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (0.688ns logic, 1.286ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X53Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.615ns (data path)
  Source:               s_has_grain_B_15_P_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Data Path Delay:      1.615ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_P_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y58.AQ      Tcko                  0.198   s_has_grain_B_15_P_15
                                                       s_has_grain_B_15_P_15
    SLICE_X49Y59.B3      net (fanout=1)        0.268   s_has_grain_B_15_P_15
    SLICE_X49Y59.B       Tilo                  0.156   flagxb_22_BRB2
                                                       lut11265_513
    SLICE_X48Y58.D2      net (fanout=3)        0.351   lut11265_513
    SLICE_X48Y58.DMUX    Tilo                  0.183   flagxb_18_BRB2
                                                       lut11268_515
    SLICE_X53Y57.CLK     net (fanout=2)        0.459   lut11268_515
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (0.537ns logic, 1.078ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X53Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.654ns (data path)
  Source:               s_has_grain_B_15_C_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Data Path Delay:      1.654ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_C_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y60.AQ      Tcko                  0.198   s_has_grain_B_15_C_15
                                                       s_has_grain_B_15_C_15
    SLICE_X49Y59.B5      net (fanout=1)        0.307   s_has_grain_B_15_C_15
    SLICE_X49Y59.B       Tilo                  0.156   flagxb_22_BRB2
                                                       lut11265_513
    SLICE_X48Y58.D2      net (fanout=3)        0.351   lut11265_513
    SLICE_X48Y58.DMUX    Tilo                  0.183   flagxb_18_BRB2
                                                       lut11268_515
    SLICE_X53Y57.CLK     net (fanout=2)        0.459   lut11268_515
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.537ns logic, 1.117ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X53Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.736ns (data path)
  Source:               s_has_grain_B_15_LDC (LATCH)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Data Path Delay:      1.736ns (Levels of Logic = 2)
  Source Clock:         lut11268_515 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y57.AQ      Tcklo                 0.235   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    SLICE_X49Y59.B6      net (fanout=1)        0.352   s_has_grain_B_15_LDC
    SLICE_X49Y59.B       Tilo                  0.156   flagxb_22_BRB2
                                                       lut11265_513
    SLICE_X48Y58.D2      net (fanout=3)        0.351   lut11265_513
    SLICE_X48Y58.DMUX    Tilo                  0.183   flagxb_18_BRB2
                                                       lut11268_515
    SLICE_X53Y57.CLK     net (fanout=2)        0.459   lut11268_515
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.574ns logic, 1.162ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_11_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_11_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.750ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X50Y52.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.750ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11317_524 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y52.B1      net (fanout=227)      2.486   lut8554_0
    SLICE_X51Y52.B       Tilo                  0.259   s_has_grain_B_11_C_11
                                                       lut11315_523
    SLICE_X50Y52.SR      net (fanout=2)        0.302   lut11315_523
    SLICE_X50Y52.CLK     Trck                  0.215   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (1.070ns logic, 6.680ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11317_524 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y52.B5      net (fanout=1030)     4.275   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y52.B       Tilo                  0.259   s_has_grain_B_11_C_11
                                                       lut11315_523
    SLICE_X50Y52.SR      net (fanout=2)        0.302   lut11315_523
    SLICE_X50Y52.CLK     Trck                  0.215   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (0.865ns logic, 4.577ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.044ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11317_524 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y52.B1      net (fanout=227)      2.486   lut8554_0
    SLICE_X51Y52.B       Tilo                  0.259   s_has_grain_B_11_C_11
                                                       lut11315_523
    SLICE_X50Y52.SR      net (fanout=2)        0.302   lut11315_523
    SLICE_X50Y52.CLK     Trck                  0.215   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.070ns logic, 3.974ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X50Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.067ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.709ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y52.B5      net (fanout=1030)     4.275   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y52.BMUX    Tilo                  0.313   s_has_grain_B_11_C_11
                                                       lut11317_524
    SLICE_X50Y52.CLK     net (fanout=2)        0.730   lut11317_524
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (0.704ns logic, 5.005ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.175ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.601ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y52.B4      net (fanout=87)       2.167   canincfifoline
    SLICE_X51Y52.BMUX    Tilo                  0.313   s_has_grain_B_11_C_11
                                                       lut11317_524
    SLICE_X50Y52.CLK     net (fanout=2)        0.730   lut11317_524
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (0.704ns logic, 2.897ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.155ns (requirement - data path)
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.621ns (Levels of Logic = 2)
  Source Clock:         lut11317_524 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.AQ      Tcklo                 0.498   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X50Y52.B2      net (fanout=1)        0.453   s_has_grain_B_11_LDC
    SLICE_X50Y52.B       Tilo                  0.203   s_has_grain_B_11_LDC
                                                       lut11314_522
    SLICE_X51Y52.B3      net (fanout=4)        0.424   lut11314_522
    SLICE_X51Y52.BMUX    Tilo                  0.313   s_has_grain_B_11_C_11
                                                       lut11317_524
    SLICE_X50Y52.CLK     net (fanout=2)        0.730   lut11317_524
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.014ns logic, 1.607ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_11_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_11_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X50Y52.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.996ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_C_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.996ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11317_524 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_C_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.198   s_has_grain_B_11_C_11
                                                       s_has_grain_B_11_C_11
    SLICE_X50Y52.B6      net (fanout=1)        0.017   s_has_grain_B_11_C_11
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_11_LDC
                                                       lut11314_522
    SLICE_X51Y52.B3      net (fanout=4)        0.227   lut11314_522
    SLICE_X51Y52.B       Tilo                  0.156   s_has_grain_B_11_C_11
                                                       lut11315_523
    SLICE_X50Y52.SR      net (fanout=2)        0.157   lut11315_523
    SLICE_X50Y52.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.595ns logic, 0.401ns route)
                                                       (59.7% logic, 40.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_P_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11317_524 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_P_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.AQ      Tcko                  0.200   s_has_grain_B_11_P_11
                                                       s_has_grain_B_11_P_11
    SLICE_X50Y52.B5      net (fanout=1)        0.164   s_has_grain_B_11_P_11
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_11_LDC
                                                       lut11314_522
    SLICE_X51Y52.B3      net (fanout=4)        0.227   lut11314_522
    SLICE_X51Y52.B       Tilo                  0.156   s_has_grain_B_11_C_11
                                                       lut11315_523
    SLICE_X50Y52.SR      net (fanout=2)        0.157   lut11315_523
    SLICE_X50Y52.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.597ns logic, 0.548ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11317_524 falling
  Destination Clock:    lut11317_524 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.AQ      Tcklo                 0.277   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X50Y52.B2      net (fanout=1)        0.225   s_has_grain_B_11_LDC
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_11_LDC
                                                       lut11314_522
    SLICE_X51Y52.B3      net (fanout=4)        0.227   lut11314_522
    SLICE_X51Y52.B       Tilo                  0.156   s_has_grain_B_11_C_11
                                                       lut11315_523
    SLICE_X50Y52.SR      net (fanout=2)        0.157   lut11315_523
    SLICE_X50Y52.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.674ns logic, 0.609ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X50Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.140ns (data path)
  Source:               s_has_grain_B_11_C_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_C_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.198   s_has_grain_B_11_C_11
                                                       s_has_grain_B_11_C_11
    SLICE_X50Y52.B6      net (fanout=1)        0.017   s_has_grain_B_11_C_11
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_11_LDC
                                                       lut11314_522
    SLICE_X51Y52.B3      net (fanout=4)        0.227   lut11314_522
    SLICE_X51Y52.BMUX    Tilo                  0.203   s_has_grain_B_11_C_11
                                                       lut11317_524
    SLICE_X50Y52.CLK     net (fanout=2)        0.339   lut11317_524
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.557ns logic, 0.583ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X50Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.289ns (data path)
  Source:               s_has_grain_B_11_P_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.289ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_P_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.AQ      Tcko                  0.200   s_has_grain_B_11_P_11
                                                       s_has_grain_B_11_P_11
    SLICE_X50Y52.B5      net (fanout=1)        0.164   s_has_grain_B_11_P_11
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_11_LDC
                                                       lut11314_522
    SLICE_X51Y52.B3      net (fanout=4)        0.227   lut11314_522
    SLICE_X51Y52.BMUX    Tilo                  0.203   s_has_grain_B_11_C_11
                                                       lut11317_524
    SLICE_X50Y52.CLK     net (fanout=2)        0.339   lut11317_524
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.559ns logic, 0.730ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X50Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.427ns (data path)
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.427ns (Levels of Logic = 2)
  Source Clock:         lut11317_524 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.AQ      Tcklo                 0.277   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X50Y52.B2      net (fanout=1)        0.225   s_has_grain_B_11_LDC
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_11_LDC
                                                       lut11314_522
    SLICE_X51Y52.B3      net (fanout=4)        0.227   lut11314_522
    SLICE_X51Y52.BMUX    Tilo                  0.203   s_has_grain_B_11_C_11
                                                       lut11317_524
    SLICE_X50Y52.CLK     net (fanout=2)        0.339   lut11317_524
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.636ns logic, 0.791ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_10_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_10_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.747ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X50Y53.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11330_527 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y54.C4      net (fanout=227)      2.317   lut8554_0
    SLICE_X51Y54.C       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut11328_526
    SLICE_X50Y53.SR      net (fanout=2)        0.468   lut11328_526
    SLICE_X50Y53.CLK     Trck                  0.215   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (1.070ns logic, 6.677ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11330_527 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.C3      net (fanout=1030)     4.570   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.C       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut11328_526
    SLICE_X50Y53.SR      net (fanout=2)        0.468   lut11328_526
    SLICE_X50Y53.CLK     Trck                  0.215   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.903ns (0.865ns logic, 5.038ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11330_527 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y54.C4      net (fanout=227)      2.317   lut8554_0
    SLICE_X51Y54.C       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut11328_526
    SLICE_X50Y53.SR      net (fanout=2)        0.468   lut11328_526
    SLICE_X50Y53.CLK     Trck                  0.215   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.070ns logic, 3.971ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X50Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.213ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.563ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.C3      net (fanout=1030)     4.570   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.CMUX    Tilo                  0.313   s_has_grain_B_10_P_10
                                                       lut11330_527
    SLICE_X50Y53.CLK     net (fanout=2)        0.289   lut11330_527
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (0.704ns logic, 4.859ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.584ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.192ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y54.C5      net (fanout=87)       2.199   canincfifoline
    SLICE_X51Y54.CMUX    Tilo                  0.313   s_has_grain_B_10_P_10
                                                       lut11330_527
    SLICE_X50Y53.CLK     net (fanout=2)        0.289   lut11330_527
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.704ns logic, 2.488ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.316ns (requirement - data path)
  Source:               s_has_grain_B_10_LDC (LATCH)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.460ns (Levels of Logic = 2)
  Source Clock:         lut11330_527 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.AQ      Tcklo                 0.498   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    SLICE_X50Y53.B2      net (fanout=1)        0.453   s_has_grain_B_10_LDC
    SLICE_X50Y53.B       Tilo                  0.203   s_has_grain_B_10_LDC
                                                       lut11327_525
    SLICE_X51Y54.C1      net (fanout=4)        0.704   lut11327_525
    SLICE_X51Y54.CMUX    Tilo                  0.313   s_has_grain_B_10_P_10
                                                       lut11330_527
    SLICE_X50Y53.CLK     net (fanout=2)        0.289   lut11330_527
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (1.014ns logic, 1.446ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_10_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_10_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X50Y53.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_C_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11330_527 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_C_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.AQ      Tcko                  0.234   s_has_grain_B_10_C_10
                                                       s_has_grain_B_10_C_10
    SLICE_X50Y53.B6      net (fanout=1)        0.113   s_has_grain_B_10_C_10
    SLICE_X50Y53.B       Tilo                  0.156   s_has_grain_B_10_LDC
                                                       lut11327_525
    SLICE_X51Y54.C1      net (fanout=4)        0.411   lut11327_525
    SLICE_X51Y54.C       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut11328_526
    SLICE_X50Y53.SR      net (fanout=2)        0.259   lut11328_526
    SLICE_X50Y53.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (0.631ns logic, 0.783ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11330_527 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.DQ      Tcko                  0.198   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X50Y53.B5      net (fanout=1)        0.154   s_has_grain_B_10_P_10
    SLICE_X50Y53.B       Tilo                  0.156   s_has_grain_B_10_LDC
                                                       lut11327_525
    SLICE_X51Y54.C1      net (fanout=4)        0.411   lut11327_525
    SLICE_X51Y54.C       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut11328_526
    SLICE_X50Y53.SR      net (fanout=2)        0.259   lut11328_526
    SLICE_X50Y53.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.595ns logic, 0.824ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_LDC (LATCH)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11330_527 falling
  Destination Clock:    lut11330_527 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.AQ      Tcklo                 0.277   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    SLICE_X50Y53.B2      net (fanout=1)        0.225   s_has_grain_B_10_LDC
    SLICE_X50Y53.B       Tilo                  0.156   s_has_grain_B_10_LDC
                                                       lut11327_525
    SLICE_X51Y54.C1      net (fanout=4)        0.411   lut11327_525
    SLICE_X51Y54.C       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut11328_526
    SLICE_X50Y53.SR      net (fanout=2)        0.259   lut11328_526
    SLICE_X50Y53.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.674ns logic, 0.895ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X50Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.236ns (data path)
  Source:               s_has_grain_B_10_C_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.236ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_C_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.AQ      Tcko                  0.234   s_has_grain_B_10_C_10
                                                       s_has_grain_B_10_C_10
    SLICE_X50Y53.B6      net (fanout=1)        0.113   s_has_grain_B_10_C_10
    SLICE_X50Y53.B       Tilo                  0.156   s_has_grain_B_10_LDC
                                                       lut11327_525
    SLICE_X51Y54.C1      net (fanout=4)        0.411   lut11327_525
    SLICE_X51Y54.CMUX    Tilo                  0.203   s_has_grain_B_10_P_10
                                                       lut11330_527
    SLICE_X50Y53.CLK     net (fanout=2)        0.119   lut11330_527
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.593ns logic, 0.643ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X50Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.241ns (data path)
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.241ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.DQ      Tcko                  0.198   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X50Y53.B5      net (fanout=1)        0.154   s_has_grain_B_10_P_10
    SLICE_X50Y53.B       Tilo                  0.156   s_has_grain_B_10_LDC
                                                       lut11327_525
    SLICE_X51Y54.C1      net (fanout=4)        0.411   lut11327_525
    SLICE_X51Y54.CMUX    Tilo                  0.203   s_has_grain_B_10_P_10
                                                       lut11330_527
    SLICE_X50Y53.CLK     net (fanout=2)        0.119   lut11330_527
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.557ns logic, 0.684ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X50Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.391ns (data path)
  Source:               s_has_grain_B_10_LDC (LATCH)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.391ns (Levels of Logic = 2)
  Source Clock:         lut11330_527 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.AQ      Tcklo                 0.277   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    SLICE_X50Y53.B2      net (fanout=1)        0.225   s_has_grain_B_10_LDC
    SLICE_X50Y53.B       Tilo                  0.156   s_has_grain_B_10_LDC
                                                       lut11327_525
    SLICE_X51Y54.C1      net (fanout=4)        0.411   lut11327_525
    SLICE_X51Y54.CMUX    Tilo                  0.203   s_has_grain_B_10_P_10
                                                       lut11330_527
    SLICE_X50Y53.CLK     net (fanout=2)        0.119   lut11330_527
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.636ns logic, 0.755ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_9_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_9_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.601ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X52Y55.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11343_530 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y55.D3      net (fanout=227)      2.376   lut8554_0
    SLICE_X52Y55.D       Tilo                  0.205   s_has_grain_B_9_LDC
                                                       lut11341_529
    SLICE_X52Y55.SR      net (fanout=2)        0.302   lut11341_529
    SLICE_X52Y55.CLK     Trck                  0.230   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (1.031ns logic, 6.570ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11343_530 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y55.D1      net (fanout=1030)     4.703   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y55.D       Tilo                  0.205   s_has_grain_B_9_LDC
                                                       lut11341_529
    SLICE_X52Y55.SR      net (fanout=2)        0.302   lut11341_529
    SLICE_X52Y55.CLK     Trck                  0.230   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (0.826ns logic, 5.005ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.895ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11343_530 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y55.D3      net (fanout=227)      2.376   lut8554_0
    SLICE_X52Y55.D       Tilo                  0.205   s_has_grain_B_9_LDC
                                                       lut11341_529
    SLICE_X52Y55.SR      net (fanout=2)        0.302   lut11341_529
    SLICE_X52Y55.CLK     Trck                  0.230   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (1.031ns logic, 3.864ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X52Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.929ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.847ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y55.D1      net (fanout=1030)     4.703   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y55.DMUX    Tilo                  0.251   s_has_grain_B_9_LDC
                                                       lut11343_530
    SLICE_X52Y55.CLK     net (fanout=2)        0.502   lut11343_530
    -------------------------------------------------  ---------------------------
    Total                                      5.847ns (0.642ns logic, 5.205ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.185ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y55.D5      net (fanout=87)       2.447   canincfifoline
    SLICE_X52Y55.DMUX    Tilo                  0.251   s_has_grain_B_9_LDC
                                                       lut11343_530
    SLICE_X52Y55.CLK     net (fanout=2)        0.502   lut11343_530
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (0.642ns logic, 2.949ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.040ns (requirement - data path)
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.736ns (Levels of Logic = 2)
  Source Clock:         lut11343_530 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.AQ      Tcklo                 0.426   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X52Y55.C4      net (fanout=1)        0.946   s_has_grain_B_9_LDC
    SLICE_X52Y55.C       Tilo                  0.205   s_has_grain_B_9_LDC
                                                       lut11340_528
    SLICE_X52Y55.D4      net (fanout=4)        0.406   lut11340_528
    SLICE_X52Y55.DMUX    Tilo                  0.251   s_has_grain_B_9_LDC
                                                       lut11343_530
    SLICE_X52Y55.CLK     net (fanout=2)        0.502   lut11343_530
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.882ns logic, 1.854ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_9_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_9_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X52Y55.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11343_530 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.AQ      Tcko                  0.200   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X52Y55.C5      net (fanout=1)        0.156   s_has_grain_B_9_P_9
    SLICE_X52Y55.C       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11340_528
    SLICE_X52Y55.D4      net (fanout=4)        0.236   lut11340_528
    SLICE_X52Y55.D       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11341_529
    SLICE_X52Y55.SR      net (fanout=2)        0.157   lut11341_529
    SLICE_X52Y55.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.591ns logic, 0.549ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_C_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.221ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11343_530 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_C_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.AQ      Tcko                  0.198   s_has_grain_B_9_C_9
                                                       s_has_grain_B_9_C_9
    SLICE_X52Y55.C1      net (fanout=1)        0.239   s_has_grain_B_9_C_9
    SLICE_X52Y55.C       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11340_528
    SLICE_X52Y55.D4      net (fanout=4)        0.236   lut11340_528
    SLICE_X52Y55.D       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11341_529
    SLICE_X52Y55.SR      net (fanout=2)        0.157   lut11341_529
    SLICE_X52Y55.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.589ns logic, 0.632ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11343_530 falling
  Destination Clock:    lut11343_530 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.AQ      Tcklo                 0.237   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X52Y55.C4      net (fanout=1)        0.459   s_has_grain_B_9_LDC
    SLICE_X52Y55.C       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11340_528
    SLICE_X52Y55.D4      net (fanout=4)        0.236   lut11340_528
    SLICE_X52Y55.D       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11341_529
    SLICE_X52Y55.SR      net (fanout=2)        0.157   lut11341_529
    SLICE_X52Y55.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.628ns logic, 0.852ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X52Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.218ns (data path)
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.218ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.AQ      Tcko                  0.200   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X52Y55.C5      net (fanout=1)        0.156   s_has_grain_B_9_P_9
    SLICE_X52Y55.C       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11340_528
    SLICE_X52Y55.D4      net (fanout=4)        0.236   lut11340_528
    SLICE_X52Y55.DMUX    Tilo                  0.183   s_has_grain_B_9_LDC
                                                       lut11343_530
    SLICE_X52Y55.CLK     net (fanout=2)        0.301   lut11343_530
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.525ns logic, 0.693ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X52Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.299ns (data path)
  Source:               s_has_grain_B_9_C_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.299ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_C_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.AQ      Tcko                  0.198   s_has_grain_B_9_C_9
                                                       s_has_grain_B_9_C_9
    SLICE_X52Y55.C1      net (fanout=1)        0.239   s_has_grain_B_9_C_9
    SLICE_X52Y55.C       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11340_528
    SLICE_X52Y55.D4      net (fanout=4)        0.236   lut11340_528
    SLICE_X52Y55.DMUX    Tilo                  0.183   s_has_grain_B_9_LDC
                                                       lut11343_530
    SLICE_X52Y55.CLK     net (fanout=2)        0.301   lut11343_530
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.523ns logic, 0.776ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X52Y55.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.558ns (data path)
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.558ns (Levels of Logic = 2)
  Source Clock:         lut11343_530 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.AQ      Tcklo                 0.237   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X52Y55.C4      net (fanout=1)        0.459   s_has_grain_B_9_LDC
    SLICE_X52Y55.C       Tilo                  0.142   s_has_grain_B_9_LDC
                                                       lut11340_528
    SLICE_X52Y55.D4      net (fanout=4)        0.236   lut11340_528
    SLICE_X52Y55.DMUX    Tilo                  0.183   s_has_grain_B_9_LDC
                                                       lut11343_530
    SLICE_X52Y55.CLK     net (fanout=2)        0.301   lut11343_530
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.562ns logic, 0.996ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_8_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_8_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.879ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y53.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11356_533 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y53.C3      net (fanout=227)      2.413   lut8554_0
    SLICE_X52Y53.C       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut11354_532
    SLICE_X51Y53.SR      net (fanout=2)        0.493   lut11354_532
    SLICE_X51Y53.CLK     Trck                  0.280   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.081ns logic, 6.798ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11356_533 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y53.C2      net (fanout=1030)     4.871   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y53.C       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut11354_532
    SLICE_X51Y53.SR      net (fanout=2)        0.493   lut11354_532
    SLICE_X51Y53.CLK     Trck                  0.280   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (0.876ns logic, 5.364ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.173ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11356_533 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y53.C3      net (fanout=227)      2.413   lut8554_0
    SLICE_X52Y53.C       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut11354_532
    SLICE_X51Y53.SR      net (fanout=2)        0.493   lut11354_532
    SLICE_X51Y53.CLK     Trck                  0.280   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (1.081ns logic, 4.092ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.744ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.032ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y53.C2      net (fanout=1030)     4.871   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y53.CMUX    Tilo                  0.251   s_has_grain_B_8_P_8
                                                       lut11356_533
    SLICE_X51Y53.CLK     net (fanout=2)        0.519   lut11356_533
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (0.642ns logic, 5.390ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.380ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.396ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y53.C5      net (fanout=87)       2.235   canincfifoline
    SLICE_X52Y53.CMUX    Tilo                  0.251   s_has_grain_B_8_P_8
                                                       lut11356_533
    SLICE_X51Y53.CLK     net (fanout=2)        0.519   lut11356_533
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (0.642ns logic, 2.754ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.483ns (requirement - data path)
  Source:               s_has_grain_B_8_LDC (LATCH)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.293ns (Levels of Logic = 2)
  Source Clock:         lut11356_533 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcklo                 0.442   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    SLICE_X52Y53.B3      net (fanout=1)        0.511   s_has_grain_B_8_LDC
    SLICE_X52Y53.B       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut11353_531
    SLICE_X52Y53.C4      net (fanout=4)        0.365   lut11353_531
    SLICE_X52Y53.CMUX    Tilo                  0.251   s_has_grain_B_8_P_8
                                                       lut11356_533
    SLICE_X51Y53.CLK     net (fanout=2)        0.519   lut11356_533
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.898ns logic, 1.395ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_8_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_8_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y53.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_C_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11356_533 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_C_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.AQ      Tcko                  0.198   s_has_grain_B_8_C_8
                                                       s_has_grain_B_8_C_8
    SLICE_X52Y53.B6      net (fanout=1)        0.017   s_has_grain_B_8_C_8
    SLICE_X52Y53.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11353_531
    SLICE_X52Y53.C4      net (fanout=4)        0.124   lut11353_531
    SLICE_X52Y53.C       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11354_532
    SLICE_X51Y53.SR      net (fanout=2)        0.269   lut11354_532
    SLICE_X51Y53.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.637ns logic, 0.410ns route)
                                                       (60.8% logic, 39.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11356_533 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.200   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X52Y53.B2      net (fanout=1)        0.236   s_has_grain_B_8_P_8
    SLICE_X52Y53.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11353_531
    SLICE_X52Y53.C4      net (fanout=4)        0.124   lut11353_531
    SLICE_X52Y53.C       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11354_532
    SLICE_X51Y53.SR      net (fanout=2)        0.269   lut11354_532
    SLICE_X51Y53.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.639ns logic, 0.629ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_LDC (LATCH)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11356_533 falling
  Destination Clock:    lut11356_533 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcklo                 0.235   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    SLICE_X52Y53.B3      net (fanout=1)        0.266   s_has_grain_B_8_LDC
    SLICE_X52Y53.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11353_531
    SLICE_X52Y53.C4      net (fanout=4)        0.124   lut11353_531
    SLICE_X52Y53.C       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11354_532
    SLICE_X51Y53.SR      net (fanout=2)        0.269   lut11354_532
    SLICE_X51Y53.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.674ns logic, 0.659ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.941ns (data path)
  Source:               s_has_grain_B_8_C_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      0.941ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_C_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.AQ      Tcko                  0.198   s_has_grain_B_8_C_8
                                                       s_has_grain_B_8_C_8
    SLICE_X52Y53.B6      net (fanout=1)        0.017   s_has_grain_B_8_C_8
    SLICE_X52Y53.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11353_531
    SLICE_X52Y53.C4      net (fanout=4)        0.124   lut11353_531
    SLICE_X52Y53.CMUX    Tilo                  0.183   s_has_grain_B_8_P_8
                                                       lut11356_533
    SLICE_X51Y53.CLK     net (fanout=2)        0.277   lut11356_533
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.523ns logic, 0.418ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.162ns (data path)
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      1.162ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.200   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X52Y53.B2      net (fanout=1)        0.236   s_has_grain_B_8_P_8
    SLICE_X52Y53.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11353_531
    SLICE_X52Y53.C4      net (fanout=4)        0.124   lut11353_531
    SLICE_X52Y53.CMUX    Tilo                  0.183   s_has_grain_B_8_P_8
                                                       lut11356_533
    SLICE_X51Y53.CLK     net (fanout=2)        0.277   lut11356_533
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.525ns logic, 0.637ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y53.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.227ns (data path)
  Source:               s_has_grain_B_8_LDC (LATCH)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      1.227ns (Levels of Logic = 2)
  Source Clock:         lut11356_533 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcklo                 0.235   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    SLICE_X52Y53.B3      net (fanout=1)        0.266   s_has_grain_B_8_LDC
    SLICE_X52Y53.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut11353_531
    SLICE_X52Y53.C4      net (fanout=4)        0.124   lut11353_531
    SLICE_X52Y53.CMUX    Tilo                  0.183   s_has_grain_B_8_P_8
                                                       lut11356_533
    SLICE_X51Y53.CLK     net (fanout=2)        0.277   lut11356_533
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.560ns logic, 0.667ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_7_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_7_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.491ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X53Y51.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.491ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11369_536 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y50.D2      net (fanout=227)      2.996   lut8554_0
    SLICE_X53Y50.D       Tilo                  0.259   s_has_grain_A_25_P_25
                                                       lut11367_535
    SLICE_X53Y51.SR      net (fanout=2)        0.468   lut11367_535
    SLICE_X53Y51.CLK     Trck                  0.280   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.491ns (1.135ns logic, 7.356ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11369_536 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y50.D3      net (fanout=1030)     5.032   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y50.D       Tilo                  0.259   s_has_grain_A_25_P_25
                                                       lut11367_535
    SLICE_X53Y51.SR      net (fanout=2)        0.468   lut11367_535
    SLICE_X53Y51.CLK     Trck                  0.280   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (0.930ns logic, 5.500ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.785ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11369_536 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y50.D2      net (fanout=227)      2.996   lut8554_0
    SLICE_X53Y50.D       Tilo                  0.259   s_has_grain_A_25_P_25
                                                       lut11367_535
    SLICE_X53Y51.SR      net (fanout=2)        0.468   lut11367_535
    SLICE_X53Y51.CLK     Trck                  0.280   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (1.135ns logic, 4.650ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X53Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.515ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.261ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y50.D3      net (fanout=1030)     5.032   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y50.DMUX    Tilo                  0.313   s_has_grain_A_25_P_25
                                                       lut11369_536
    SLICE_X53Y51.CLK     net (fanout=2)        0.525   lut11369_536
    -------------------------------------------------  ---------------------------
    Total                                      6.261ns (0.704ns logic, 5.557ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.170ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.606ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y50.D1      net (fanout=87)       2.377   canincfifoline
    SLICE_X53Y50.DMUX    Tilo                  0.313   s_has_grain_A_25_P_25
                                                       lut11369_536
    SLICE_X53Y51.CLK     net (fanout=2)        0.525   lut11369_536
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (0.704ns logic, 2.902ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.427ns (requirement - data path)
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.349ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AQ      Tcko                  0.408   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X53Y50.C2      net (fanout=1)        0.428   s_has_grain_B_7_C_7
    SLICE_X53Y50.C       Tilo                  0.259   s_has_grain_A_25_P_25
                                                       lut11366_534
    SLICE_X53Y50.D4      net (fanout=4)        0.416   lut11366_534
    SLICE_X53Y50.DMUX    Tilo                  0.313   s_has_grain_A_25_P_25
                                                       lut11369_536
    SLICE_X53Y51.CLK     net (fanout=2)        0.525   lut11369_536
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.980ns logic, 1.369ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_7_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_7_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X53Y51.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_P_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.288ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11369_536 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_P_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.AQ      Tcko                  0.198   s_has_grain_B_7_P_7
                                                       s_has_grain_B_7_P_7
    SLICE_X53Y50.C6      net (fanout=1)        0.123   s_has_grain_B_7_P_7
    SLICE_X53Y50.C       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11366_534
    SLICE_X53Y50.D4      net (fanout=4)        0.241   lut11366_534
    SLICE_X53Y50.D       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11367_535
    SLICE_X53Y51.SR      net (fanout=2)        0.259   lut11367_535
    SLICE_X53Y51.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.665ns logic, 0.623ns route)
                                                       (51.6% logic, 48.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_LDC (LATCH)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.349ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11369_536 falling
  Destination Clock:    lut11369_536 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_LDC to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.AQ      Tcklo                 0.235   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    SLICE_X53Y50.C5      net (fanout=1)        0.147   s_has_grain_B_7_LDC
    SLICE_X53Y50.C       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11366_534
    SLICE_X53Y50.D4      net (fanout=4)        0.241   lut11366_534
    SLICE_X53Y50.D       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11367_535
    SLICE_X53Y51.SR      net (fanout=2)        0.259   lut11367_535
    SLICE_X53Y51.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.702ns logic, 0.647ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11369_536 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AQ      Tcko                  0.200   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X53Y50.C2      net (fanout=1)        0.255   s_has_grain_B_7_C_7
    SLICE_X53Y50.C       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11366_534
    SLICE_X53Y50.D4      net (fanout=4)        0.241   lut11366_534
    SLICE_X53Y50.D       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11367_535
    SLICE_X53Y51.SR      net (fanout=2)        0.259   lut11367_535
    SLICE_X53Y51.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.667ns logic, 0.755ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X53Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.185ns (data path)
  Source:               s_has_grain_B_7_P_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.185ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_P_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.AQ      Tcko                  0.198   s_has_grain_B_7_P_7
                                                       s_has_grain_B_7_P_7
    SLICE_X53Y50.C6      net (fanout=1)        0.123   s_has_grain_B_7_P_7
    SLICE_X53Y50.C       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11366_534
    SLICE_X53Y50.D4      net (fanout=4)        0.241   lut11366_534
    SLICE_X53Y50.DMUX    Tilo                  0.203   s_has_grain_A_25_P_25
                                                       lut11369_536
    SLICE_X53Y51.CLK     net (fanout=2)        0.264   lut11369_536
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.557ns logic, 0.628ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X53Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.246ns (data path)
  Source:               s_has_grain_B_7_LDC (LATCH)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.246ns (Levels of Logic = 2)
  Source Clock:         lut11369_536 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_LDC to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.AQ      Tcklo                 0.235   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    SLICE_X53Y50.C5      net (fanout=1)        0.147   s_has_grain_B_7_LDC
    SLICE_X53Y50.C       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11366_534
    SLICE_X53Y50.D4      net (fanout=4)        0.241   lut11366_534
    SLICE_X53Y50.DMUX    Tilo                  0.203   s_has_grain_A_25_P_25
                                                       lut11369_536
    SLICE_X53Y51.CLK     net (fanout=2)        0.264   lut11369_536
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.594ns logic, 0.652ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X53Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.319ns (data path)
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.319ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AQ      Tcko                  0.200   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X53Y50.C2      net (fanout=1)        0.255   s_has_grain_B_7_C_7
    SLICE_X53Y50.C       Tilo                  0.156   s_has_grain_A_25_P_25
                                                       lut11366_534
    SLICE_X53Y50.D4      net (fanout=4)        0.241   lut11366_534
    SLICE_X53Y50.DMUX    Tilo                  0.203   s_has_grain_A_25_P_25
                                                       lut11369_536
    SLICE_X53Y51.CLK     net (fanout=2)        0.264   lut11369_536
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.559ns logic, 0.760ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_6_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.308ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X53Y47.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.308ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11382_539 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y47.D1      net (fanout=227)      2.844   lut8554_0
    SLICE_X50Y47.D       Tilo                  0.203   s_has_grain_B_6_C_6
                                                       lut11380_538
    SLICE_X53Y47.SR      net (fanout=2)        0.493   lut11380_538
    SLICE_X53Y47.CLK     Trck                  0.280   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (1.079ns logic, 7.229ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11382_539 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y47.D3      net (fanout=1030)     5.015   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y47.D       Tilo                  0.203   s_has_grain_B_6_C_6
                                                       lut11380_538
    SLICE_X53Y47.SR      net (fanout=2)        0.493   lut11380_538
    SLICE_X53Y47.CLK     Trck                  0.280   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (0.874ns logic, 5.508ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.602ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11382_539 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X50Y47.D1      net (fanout=227)      2.844   lut8554_0
    SLICE_X50Y47.D       Tilo                  0.203   s_has_grain_B_6_C_6
                                                       lut11380_538
    SLICE_X53Y47.SR      net (fanout=2)        0.493   lut11380_538
    SLICE_X53Y47.CLK     Trck                  0.280   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.079ns logic, 4.523ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X53Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.588ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.188ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y47.D3      net (fanout=1030)     5.015   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y47.DMUX    Tilo                  0.261   s_has_grain_B_6_C_6
                                                       lut11382_539
    SLICE_X53Y47.CLK     net (fanout=2)        0.521   lut11382_539
    -------------------------------------------------  ---------------------------
    Total                                      6.188ns (0.652ns logic, 5.536ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.347ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.429ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y47.D5      net (fanout=87)       2.256   canincfifoline
    SLICE_X50Y47.DMUX    Tilo                  0.261   s_has_grain_B_6_C_6
                                                       lut11382_539
    SLICE_X53Y47.CLK     net (fanout=2)        0.521   lut11382_539
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.652ns logic, 2.777ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.167ns (requirement - data path)
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.609ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.391   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X51Y47.D6      net (fanout=1)        0.743   s_has_grain_B_6_P_6
    SLICE_X51Y47.D       Tilo                  0.259   s_has_grain_B_6_P_6
                                                       lut11379_537
    SLICE_X50Y47.D4      net (fanout=4)        0.434   lut11379_537
    SLICE_X50Y47.DMUX    Tilo                  0.261   s_has_grain_B_6_C_6
                                                       lut11382_539
    SLICE_X53Y47.CLK     net (fanout=2)        0.521   lut11382_539
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (0.911ns logic, 1.698ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_6_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_6_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X53Y47.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.369ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11382_539 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y47.AQ      Tcko                  0.234   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X51Y47.D3      net (fanout=1)        0.172   s_has_grain_B_6_C_6
    SLICE_X51Y47.D       Tilo                  0.156   s_has_grain_B_6_P_6
                                                       lut11379_537
    SLICE_X50Y47.D4      net (fanout=4)        0.227   lut11379_537
    SLICE_X50Y47.D       Tilo                  0.156   s_has_grain_B_6_C_6
                                                       lut11380_538
    SLICE_X53Y47.SR      net (fanout=2)        0.269   lut11380_538
    SLICE_X53Y47.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.701ns logic, 0.668ns route)
                                                       (51.2% logic, 48.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_6_LDC (LATCH)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11382_539 falling
  Destination Clock:    lut11382_539 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_LDC to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.AQ      Tcklo                 0.235   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    SLICE_X51Y47.D4      net (fanout=1)        0.211   s_has_grain_B_6_LDC
    SLICE_X51Y47.D       Tilo                  0.156   s_has_grain_B_6_P_6
                                                       lut11379_537
    SLICE_X50Y47.D4      net (fanout=4)        0.227   lut11379_537
    SLICE_X50Y47.D       Tilo                  0.156   s_has_grain_B_6_C_6
                                                       lut11380_538
    SLICE_X53Y47.SR      net (fanout=2)        0.269   lut11380_538
    SLICE_X53Y47.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.702ns logic, 0.707ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11382_539 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.198   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X51Y47.D6      net (fanout=1)        0.392   s_has_grain_B_6_P_6
    SLICE_X51Y47.D       Tilo                  0.156   s_has_grain_B_6_P_6
                                                       lut11379_537
    SLICE_X50Y47.D4      net (fanout=4)        0.227   lut11379_537
    SLICE_X50Y47.D       Tilo                  0.156   s_has_grain_B_6_C_6
                                                       lut11380_538
    SLICE_X53Y47.SR      net (fanout=2)        0.269   lut11380_538
    SLICE_X53Y47.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.665ns logic, 0.888ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X53Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.259ns (data path)
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y47.AQ      Tcko                  0.234   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X51Y47.D3      net (fanout=1)        0.172   s_has_grain_B_6_C_6
    SLICE_X51Y47.D       Tilo                  0.156   s_has_grain_B_6_P_6
                                                       lut11379_537
    SLICE_X50Y47.D4      net (fanout=4)        0.227   lut11379_537
    SLICE_X50Y47.DMUX    Tilo                  0.191   s_has_grain_B_6_C_6
                                                       lut11382_539
    SLICE_X53Y47.CLK     net (fanout=2)        0.279   lut11382_539
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.581ns logic, 0.678ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X53Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.299ns (data path)
  Source:               s_has_grain_B_6_LDC (LATCH)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.299ns (Levels of Logic = 2)
  Source Clock:         lut11382_539 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_LDC to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.AQ      Tcklo                 0.235   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    SLICE_X51Y47.D4      net (fanout=1)        0.211   s_has_grain_B_6_LDC
    SLICE_X51Y47.D       Tilo                  0.156   s_has_grain_B_6_P_6
                                                       lut11379_537
    SLICE_X50Y47.D4      net (fanout=4)        0.227   lut11379_537
    SLICE_X50Y47.DMUX    Tilo                  0.191   s_has_grain_B_6_C_6
                                                       lut11382_539
    SLICE_X53Y47.CLK     net (fanout=2)        0.279   lut11382_539
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.582ns logic, 0.717ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X53Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.443ns (data path)
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.443ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.198   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X51Y47.D6      net (fanout=1)        0.392   s_has_grain_B_6_P_6
    SLICE_X51Y47.D       Tilo                  0.156   s_has_grain_B_6_P_6
                                                       lut11379_537
    SLICE_X50Y47.D4      net (fanout=4)        0.227   lut11379_537
    SLICE_X50Y47.DMUX    Tilo                  0.191   s_has_grain_B_6_C_6
                                                       lut11382_539
    SLICE_X53Y47.CLK     net (fanout=2)        0.279   lut11382_539
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.545ns logic, 0.898ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_5_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.057ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X50Y49.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11395_542 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y49.D2      net (fanout=227)      2.788   lut8554_0
    SLICE_X51Y49.D       Tilo                  0.259   s_has_grain_B_5_P_5
                                                       lut11393_541
    SLICE_X50Y49.SR      net (fanout=2)        0.307   lut11393_541
    SLICE_X50Y49.CLK     Trck                  0.215   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.057ns (1.070ns logic, 6.987ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11395_542 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y49.D5      net (fanout=1030)     4.688   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y49.D       Tilo                  0.259   s_has_grain_B_5_P_5
                                                       lut11393_541
    SLICE_X50Y49.SR      net (fanout=2)        0.307   lut11393_541
    SLICE_X50Y49.CLK     Trck                  0.215   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.860ns (0.865ns logic, 4.995ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11395_542 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X51Y49.D2      net (fanout=227)      2.788   lut8554_0
    SLICE_X51Y49.D       Tilo                  0.259   s_has_grain_B_5_P_5
                                                       lut11393_541
    SLICE_X50Y49.SR      net (fanout=2)        0.307   lut11393_541
    SLICE_X50Y49.CLK     Trck                  0.215   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.351ns (1.070ns logic, 4.281ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X50Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.082ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.694ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y49.D5      net (fanout=1030)     4.688   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y49.DMUX    Tilo                  0.313   s_has_grain_B_5_P_5
                                                       lut11395_542
    SLICE_X50Y49.CLK     net (fanout=2)        0.302   lut11395_542
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (0.704ns logic, 4.990ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.632ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y49.D1      net (fanout=87)       2.138   canincfifoline
    SLICE_X51Y49.DMUX    Tilo                  0.313   s_has_grain_B_5_P_5
                                                       lut11395_542
    SLICE_X50Y49.CLK     net (fanout=2)        0.302   lut11395_542
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.704ns logic, 2.440ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.555ns (requirement - data path)
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.221ns (Levels of Logic = 2)
  Source Clock:         lut11395_542 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AQ      Tcklo                 0.498   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X51Y49.C2      net (fanout=1)        0.428   s_has_grain_B_5_LDC
    SLICE_X51Y49.C       Tilo                  0.259   s_has_grain_B_5_P_5
                                                       lut11392_540
    SLICE_X51Y49.D4      net (fanout=4)        0.421   lut11392_540
    SLICE_X51Y49.DMUX    Tilo                  0.313   s_has_grain_B_5_P_5
                                                       lut11395_542
    SLICE_X50Y49.CLK     net (fanout=2)        0.302   lut11395_542
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (1.070ns logic, 1.151ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_5_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_5_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X50Y49.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_P_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11395_542 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_P_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.AQ      Tcko                  0.198   s_has_grain_B_5_P_5
                                                       s_has_grain_B_5_P_5
    SLICE_X51Y49.C3      net (fanout=1)        0.144   s_has_grain_B_5_P_5
    SLICE_X51Y49.C       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11392_540
    SLICE_X51Y49.D4      net (fanout=4)        0.246   lut11392_540
    SLICE_X51Y49.D       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11393_541
    SLICE_X50Y49.SR      net (fanout=2)        0.162   lut11393_541
    SLICE_X50Y49.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.595ns logic, 0.552ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_C_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11395_542 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_C_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.AQ      Tcko                  0.234   s_has_grain_B_5_C_5
                                                       s_has_grain_B_5_C_5
    SLICE_X51Y49.C5      net (fanout=1)        0.147   s_has_grain_B_5_C_5
    SLICE_X51Y49.C       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11392_540
    SLICE_X51Y49.D4      net (fanout=4)        0.246   lut11392_540
    SLICE_X51Y49.D       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11393_541
    SLICE_X50Y49.SR      net (fanout=2)        0.162   lut11393_541
    SLICE_X50Y49.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.631ns logic, 0.555ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11395_542 falling
  Destination Clock:    lut11395_542 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AQ      Tcklo                 0.277   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X51Y49.C2      net (fanout=1)        0.255   s_has_grain_B_5_LDC
    SLICE_X51Y49.C       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11392_540
    SLICE_X51Y49.D4      net (fanout=4)        0.246   lut11392_540
    SLICE_X51Y49.D       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11393_541
    SLICE_X50Y49.SR      net (fanout=2)        0.162   lut11393_541
    SLICE_X50Y49.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.674ns logic, 0.663ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X50Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.106ns (data path)
  Source:               s_has_grain_B_5_P_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.106ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_P_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.AQ      Tcko                  0.198   s_has_grain_B_5_P_5
                                                       s_has_grain_B_5_P_5
    SLICE_X51Y49.C3      net (fanout=1)        0.144   s_has_grain_B_5_P_5
    SLICE_X51Y49.C       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11392_540
    SLICE_X51Y49.D4      net (fanout=4)        0.246   lut11392_540
    SLICE_X51Y49.DMUX    Tilo                  0.203   s_has_grain_B_5_P_5
                                                       lut11395_542
    SLICE_X50Y49.CLK     net (fanout=2)        0.159   lut11395_542
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.557ns logic, 0.549ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X50Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.145ns (data path)
  Source:               s_has_grain_B_5_C_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.145ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_C_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.AQ      Tcko                  0.234   s_has_grain_B_5_C_5
                                                       s_has_grain_B_5_C_5
    SLICE_X51Y49.C5      net (fanout=1)        0.147   s_has_grain_B_5_C_5
    SLICE_X51Y49.C       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11392_540
    SLICE_X51Y49.D4      net (fanout=4)        0.246   lut11392_540
    SLICE_X51Y49.DMUX    Tilo                  0.203   s_has_grain_B_5_P_5
                                                       lut11395_542
    SLICE_X50Y49.CLK     net (fanout=2)        0.159   lut11395_542
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.593ns logic, 0.552ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X50Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.296ns (data path)
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.296ns (Levels of Logic = 2)
  Source Clock:         lut11395_542 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AQ      Tcklo                 0.277   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X51Y49.C2      net (fanout=1)        0.255   s_has_grain_B_5_LDC
    SLICE_X51Y49.C       Tilo                  0.156   s_has_grain_B_5_P_5
                                                       lut11392_540
    SLICE_X51Y49.D4      net (fanout=4)        0.246   lut11392_540
    SLICE_X51Y49.DMUX    Tilo                  0.203   s_has_grain_B_5_P_5
                                                       lut11395_542
    SLICE_X50Y49.CLK     net (fanout=2)        0.159   lut11395_542
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.636ns logic, 0.660ns route)
                                                       (49.1% logic, 50.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_4_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.357ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y43.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.357ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11408_545 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y43.A4      net (fanout=227)      2.810   lut8554_0
    SLICE_X53Y43.A       Tilo                  0.259   s_has_grain_B_0_LDC
                                                       lut11406_544
    SLICE_X52Y43.SR      net (fanout=2)        0.570   lut11406_544
    SLICE_X52Y43.CLK     Trck                  0.230   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.357ns (1.085ns logic, 7.272ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11408_545 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y43.A2      net (fanout=1030)     5.376   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y43.A       Tilo                  0.259   s_has_grain_B_0_LDC
                                                       lut11406_544
    SLICE_X52Y43.SR      net (fanout=2)        0.570   lut11406_544
    SLICE_X52Y43.CLK     Trck                  0.230   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (0.880ns logic, 5.946ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.651ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11408_545 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y43.A4      net (fanout=227)      2.810   lut8554_0
    SLICE_X53Y43.A       Tilo                  0.259   s_has_grain_B_0_LDC
                                                       lut11406_544
    SLICE_X52Y43.SR      net (fanout=2)        0.570   lut11406_544
    SLICE_X52Y43.CLK     Trck                  0.230   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (1.085ns logic, 4.566ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.386ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.390ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y43.A2      net (fanout=1030)     5.376   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y43.AMUX    Tilo                  0.313   s_has_grain_B_0_LDC
                                                       lut11408_545
    SLICE_X52Y43.CLK     net (fanout=2)        0.310   lut11408_545
    -------------------------------------------------  ---------------------------
    Total                                      6.390ns (0.704ns logic, 5.686ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.772ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.004ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y43.A5      net (fanout=87)       2.990   canincfifoline
    SLICE_X53Y43.AMUX    Tilo                  0.313   s_has_grain_B_0_LDC
                                                       lut11408_545
    SLICE_X52Y43.CLK     net (fanout=2)        0.310   lut11408_545
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (0.704ns logic, 3.300ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.876ns (requirement - data path)
  Source:               s_has_grain_B_4_C_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.900ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_4_C_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.408   s_has_grain_B_4_C_4
                                                       s_has_grain_B_4_C_4
    SLICE_X50Y43.B2      net (fanout=1)        0.798   s_has_grain_B_4_C_4
    SLICE_X50Y43.B       Tilo                  0.203   s_has_grain_B_4_P_4
                                                       lut11405_543
    SLICE_X53Y43.A1      net (fanout=4)        0.868   lut11405_543
    SLICE_X53Y43.AMUX    Tilo                  0.313   s_has_grain_B_0_LDC
                                                       lut11408_545
    SLICE_X52Y43.CLK     net (fanout=2)        0.310   lut11408_545
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (0.924ns logic, 1.976ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_4_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_4_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y43.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11408_545 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y43.CQ      Tcko                  0.234   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X50Y43.B6      net (fanout=1)        0.113   s_has_grain_B_4_P_4
    SLICE_X50Y43.B       Tilo                  0.156   s_has_grain_B_4_P_4
                                                       lut11405_543
    SLICE_X53Y43.A1      net (fanout=4)        0.504   lut11405_543
    SLICE_X53Y43.A       Tilo                  0.156   s_has_grain_B_0_LDC
                                                       lut11406_544
    SLICE_X52Y43.SR      net (fanout=2)        0.283   lut11406_544
    SLICE_X52Y43.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.653ns logic, 0.900ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_LDC (LATCH)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11408_545 falling
  Destination Clock:    lut11408_545 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_LDC to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcklo                 0.237   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    SLICE_X50Y43.B5      net (fanout=1)        0.164   s_has_grain_B_4_LDC
    SLICE_X50Y43.B       Tilo                  0.156   s_has_grain_B_4_P_4
                                                       lut11405_543
    SLICE_X53Y43.A1      net (fanout=4)        0.504   lut11405_543
    SLICE_X53Y43.A       Tilo                  0.156   s_has_grain_B_0_LDC
                                                       lut11406_544
    SLICE_X52Y43.SR      net (fanout=2)        0.283   lut11406_544
    SLICE_X52Y43.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.656ns logic, 0.951ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_C_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.833ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11408_545 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_C_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   s_has_grain_B_4_C_4
                                                       s_has_grain_B_4_C_4
    SLICE_X50Y43.B2      net (fanout=1)        0.427   s_has_grain_B_4_C_4
    SLICE_X50Y43.B       Tilo                  0.156   s_has_grain_B_4_P_4
                                                       lut11405_543
    SLICE_X53Y43.A1      net (fanout=4)        0.504   lut11405_543
    SLICE_X53Y43.A       Tilo                  0.156   s_has_grain_B_0_LDC
                                                       lut11406_544
    SLICE_X52Y43.SR      net (fanout=2)        0.283   lut11406_544
    SLICE_X52Y43.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.619ns logic, 1.214ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.377ns (data path)
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.377ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y43.CQ      Tcko                  0.234   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X50Y43.B6      net (fanout=1)        0.113   s_has_grain_B_4_P_4
    SLICE_X50Y43.B       Tilo                  0.156   s_has_grain_B_4_P_4
                                                       lut11405_543
    SLICE_X53Y43.A1      net (fanout=4)        0.504   lut11405_543
    SLICE_X53Y43.AMUX    Tilo                  0.203   s_has_grain_B_0_LDC
                                                       lut11408_545
    SLICE_X52Y43.CLK     net (fanout=2)        0.167   lut11408_545
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.593ns logic, 0.784ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.431ns (data path)
  Source:               s_has_grain_B_4_LDC (LATCH)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.431ns (Levels of Logic = 2)
  Source Clock:         lut11408_545 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_LDC to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcklo                 0.237   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    SLICE_X50Y43.B5      net (fanout=1)        0.164   s_has_grain_B_4_LDC
    SLICE_X50Y43.B       Tilo                  0.156   s_has_grain_B_4_P_4
                                                       lut11405_543
    SLICE_X53Y43.A1      net (fanout=4)        0.504   lut11405_543
    SLICE_X53Y43.AMUX    Tilo                  0.203   s_has_grain_B_0_LDC
                                                       lut11408_545
    SLICE_X52Y43.CLK     net (fanout=2)        0.167   lut11408_545
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.596ns logic, 0.835ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.657ns (data path)
  Source:               s_has_grain_B_4_C_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.657ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_C_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   s_has_grain_B_4_C_4
                                                       s_has_grain_B_4_C_4
    SLICE_X50Y43.B2      net (fanout=1)        0.427   s_has_grain_B_4_C_4
    SLICE_X50Y43.B       Tilo                  0.156   s_has_grain_B_4_P_4
                                                       lut11405_543
    SLICE_X53Y43.A1      net (fanout=4)        0.504   lut11405_543
    SLICE_X53Y43.AMUX    Tilo                  0.203   s_has_grain_B_0_LDC
                                                       lut11408_545
    SLICE_X52Y43.CLK     net (fanout=2)        0.167   lut11408_545
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.559ns logic, 1.098ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_3_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.502ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X49Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.502ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11421_548 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X48Y34.D3      net (fanout=227)      3.063   lut8554_0
    SLICE_X48Y34.D       Tilo                  0.205   s_has_grain_B_2_C_2
                                                       lut11419_547
    SLICE_X49Y33.SR      net (fanout=2)        0.466   lut11419_547
    SLICE_X49Y33.CLK     Trck                  0.280   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.502ns (1.081ns logic, 7.421ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.796ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11421_548 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X48Y34.D3      net (fanout=227)      3.063   lut8554_0
    SLICE_X48Y34.D       Tilo                  0.205   s_has_grain_B_2_C_2
                                                       lut11419_547
    SLICE_X49Y33.SR      net (fanout=2)        0.466   lut11419_547
    SLICE_X49Y33.CLK     Trck                  0.280   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.081ns logic, 4.715ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11421_548 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y34.D5      net (fanout=1030)     4.319   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y34.D       Tilo                  0.205   s_has_grain_B_2_C_2
                                                       lut11419_547
    SLICE_X49Y33.SR      net (fanout=2)        0.466   lut11419_547
    SLICE_X49Y33.CLK     Trck                  0.280   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.661ns (0.876ns logic, 4.785ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X49Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.948ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.828ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y34.D5      net (fanout=1030)     4.319   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y34.DMUX    Tilo                  0.251   s_has_grain_B_2_C_2
                                                       lut11421_548
    SLICE_X49Y33.CLK     net (fanout=2)        0.867   lut11421_548
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (0.642ns logic, 5.186ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.632ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X48Y34.D2      net (fanout=87)       2.635   canincfifoline
    SLICE_X48Y34.DMUX    Tilo                  0.251   s_has_grain_B_2_C_2
                                                       lut11421_548
    SLICE_X49Y33.CLK     net (fanout=2)        0.867   lut11421_548
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.642ns logic, 3.502ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.807ns (requirement - data path)
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.969ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y34.AQ      Tcko                  0.447   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X48Y34.C3      net (fanout=1)        0.682   s_has_grain_B_3_C_3
    SLICE_X48Y34.C       Tilo                  0.205   s_has_grain_B_2_C_2
                                                       lut11418_546
    SLICE_X48Y34.D4      net (fanout=4)        0.517   lut11418_546
    SLICE_X48Y34.DMUX    Tilo                  0.251   s_has_grain_B_2_C_2
                                                       lut11421_548
    SLICE_X49Y33.CLK     net (fanout=2)        0.867   lut11421_548
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (0.903ns logic, 2.066ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_3_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_3_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X49Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_P_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11421_548 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_P_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.CQ      Tcko                  0.198   s_has_grain_B_3_P_3
                                                       s_has_grain_B_3_P_3
    SLICE_X48Y34.C2      net (fanout=1)        0.272   s_has_grain_B_3_P_3
    SLICE_X48Y34.C       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11418_546
    SLICE_X48Y34.D4      net (fanout=4)        0.314   lut11418_546
    SLICE_X48Y34.D       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11419_547
    SLICE_X49Y33.SR      net (fanout=2)        0.257   lut11419_547
    SLICE_X49Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.637ns logic, 0.843ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_LDC (LATCH)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11421_548 falling
  Destination Clock:    lut11421_548 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_LDC to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.AQ      Tcklo                 0.235   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    SLICE_X48Y34.C1      net (fanout=1)        0.335   s_has_grain_B_3_LDC
    SLICE_X48Y34.C       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11418_546
    SLICE_X48Y34.D4      net (fanout=4)        0.314   lut11418_546
    SLICE_X48Y34.D       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11419_547
    SLICE_X49Y33.SR      net (fanout=2)        0.257   lut11419_547
    SLICE_X49Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.674ns logic, 0.906ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11421_548 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y34.AQ      Tcko                  0.234   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X48Y34.C3      net (fanout=1)        0.456   s_has_grain_B_3_C_3
    SLICE_X48Y34.C       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11418_546
    SLICE_X48Y34.D4      net (fanout=4)        0.314   lut11418_546
    SLICE_X48Y34.D       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11419_547
    SLICE_X49Y33.SR      net (fanout=2)        0.257   lut11419_547
    SLICE_X49Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.673ns logic, 1.027ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X49Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.591ns (data path)
  Source:               s_has_grain_B_3_P_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.591ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_P_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.CQ      Tcko                  0.198   s_has_grain_B_3_P_3
                                                       s_has_grain_B_3_P_3
    SLICE_X48Y34.C2      net (fanout=1)        0.272   s_has_grain_B_3_P_3
    SLICE_X48Y34.C       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11418_546
    SLICE_X48Y34.D4      net (fanout=4)        0.314   lut11418_546
    SLICE_X48Y34.DMUX    Tilo                  0.183   s_has_grain_B_2_C_2
                                                       lut11421_548
    SLICE_X49Y33.CLK     net (fanout=2)        0.482   lut11421_548
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.523ns logic, 1.068ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X49Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.691ns (data path)
  Source:               s_has_grain_B_3_LDC (LATCH)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.691ns (Levels of Logic = 2)
  Source Clock:         lut11421_548 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_LDC to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.AQ      Tcklo                 0.235   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    SLICE_X48Y34.C1      net (fanout=1)        0.335   s_has_grain_B_3_LDC
    SLICE_X48Y34.C       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11418_546
    SLICE_X48Y34.D4      net (fanout=4)        0.314   lut11418_546
    SLICE_X48Y34.DMUX    Tilo                  0.183   s_has_grain_B_2_C_2
                                                       lut11421_548
    SLICE_X49Y33.CLK     net (fanout=2)        0.482   lut11421_548
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (0.560ns logic, 1.131ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X49Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.811ns (data path)
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.811ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y34.AQ      Tcko                  0.234   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X48Y34.C3      net (fanout=1)        0.456   s_has_grain_B_3_C_3
    SLICE_X48Y34.C       Tilo                  0.142   s_has_grain_B_2_C_2
                                                       lut11418_546
    SLICE_X48Y34.D4      net (fanout=4)        0.314   lut11418_546
    SLICE_X48Y34.DMUX    Tilo                  0.183   s_has_grain_B_2_C_2
                                                       lut11421_548
    SLICE_X49Y33.CLK     net (fanout=2)        0.482   lut11421_548
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.559ns logic, 1.252ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_2_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.256ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X47Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.256ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11434_551 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X49Y33.A1      net (fanout=227)      3.256   lut8554_0
    SLICE_X49Y33.A       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut11432_550
    SLICE_X47Y34.SR      net (fanout=2)        0.973   lut11432_550
    SLICE_X47Y34.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.256ns (1.135ns logic, 8.121ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.550ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11434_551 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X49Y33.A1      net (fanout=227)      3.256   lut8554_0
    SLICE_X49Y33.A       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut11432_550
    SLICE_X47Y34.SR      net (fanout=2)        0.973   lut11432_550
    SLICE_X47Y34.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (1.135ns logic, 5.415ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11434_551 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y33.A4      net (fanout=1030)     4.538   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y33.A       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut11432_550
    SLICE_X47Y34.SR      net (fanout=2)        0.973   lut11432_550
    SLICE_X47Y34.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (0.930ns logic, 5.511ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X47Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.854ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.922ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y33.A4      net (fanout=1030)     4.538   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y33.AMUX    Tilo                  0.313   s_has_grain_B_3_LDC
                                                       lut11434_551
    SLICE_X47Y34.CLK     net (fanout=2)        0.680   lut11434_551
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (0.704ns logic, 5.218ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.979ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X49Y33.A2      net (fanout=87)       2.413   canincfifoline
    SLICE_X49Y33.AMUX    Tilo                  0.313   s_has_grain_B_3_LDC
                                                       lut11434_551
    SLICE_X47Y34.CLK     net (fanout=2)        0.680   lut11434_551
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.704ns logic, 3.093ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.032ns (requirement - data path)
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.744ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.AQ      Tcko                  0.447   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X49Y34.B4      net (fanout=1)        0.513   s_has_grain_B_2_P_2
    SLICE_X49Y34.B       Tilo                  0.259   s_has_grain_B_3_P_3
                                                       lut11431_549
    SLICE_X49Y33.A3      net (fanout=4)        0.532   lut11431_549
    SLICE_X49Y33.AMUX    Tilo                  0.313   s_has_grain_B_3_LDC
                                                       lut11434_551
    SLICE_X47Y34.CLK     net (fanout=2)        0.680   lut11434_551
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (1.019ns logic, 1.725ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_2_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_2_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X47Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_C_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.511ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11434_551 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_C_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y34.AQ      Tcko                  0.200   s_has_grain_B_2_C_2
                                                       s_has_grain_B_2_C_2
    SLICE_X49Y34.B6      net (fanout=1)        0.017   s_has_grain_B_2_C_2
    SLICE_X49Y34.B       Tilo                  0.156   s_has_grain_B_3_P_3
                                                       lut11431_549
    SLICE_X49Y33.A3      net (fanout=4)        0.260   lut11431_549
    SLICE_X49Y33.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut11432_550
    SLICE_X47Y34.SR      net (fanout=2)        0.567   lut11432_550
    SLICE_X47Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.667ns logic, 0.844ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_LDC (LATCH)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11434_551 falling
  Destination Clock:    lut11434_551 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_LDC to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.AQ      Tcklo                 0.235   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    SLICE_X49Y34.B5      net (fanout=1)        0.173   s_has_grain_B_2_LDC
    SLICE_X49Y34.B       Tilo                  0.156   s_has_grain_B_3_P_3
                                                       lut11431_549
    SLICE_X49Y33.A3      net (fanout=4)        0.260   lut11431_549
    SLICE_X49Y33.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut11432_550
    SLICE_X47Y34.SR      net (fanout=2)        0.567   lut11432_550
    SLICE_X47Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.702ns logic, 1.000ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.739ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11434_551 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.AQ      Tcko                  0.234   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X49Y34.B4      net (fanout=1)        0.211   s_has_grain_B_2_P_2
    SLICE_X49Y34.B       Tilo                  0.156   s_has_grain_B_3_P_3
                                                       lut11431_549
    SLICE_X49Y33.A3      net (fanout=4)        0.260   lut11431_549
    SLICE_X49Y33.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut11432_550
    SLICE_X47Y34.SR      net (fanout=2)        0.567   lut11432_550
    SLICE_X47Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.701ns logic, 1.038ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X47Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.259ns (data path)
  Source:               s_has_grain_B_2_C_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_C_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y34.AQ      Tcko                  0.200   s_has_grain_B_2_C_2
                                                       s_has_grain_B_2_C_2
    SLICE_X49Y34.B6      net (fanout=1)        0.017   s_has_grain_B_2_C_2
    SLICE_X49Y34.B       Tilo                  0.156   s_has_grain_B_3_P_3
                                                       lut11431_549
    SLICE_X49Y33.A3      net (fanout=4)        0.260   lut11431_549
    SLICE_X49Y33.AMUX    Tilo                  0.203   s_has_grain_B_3_LDC
                                                       lut11434_551
    SLICE_X47Y34.CLK     net (fanout=2)        0.423   lut11434_551
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.559ns logic, 0.700ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X47Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.450ns (data path)
  Source:               s_has_grain_B_2_LDC (LATCH)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.450ns (Levels of Logic = 2)
  Source Clock:         lut11434_551 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_LDC to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.AQ      Tcklo                 0.235   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    SLICE_X49Y34.B5      net (fanout=1)        0.173   s_has_grain_B_2_LDC
    SLICE_X49Y34.B       Tilo                  0.156   s_has_grain_B_3_P_3
                                                       lut11431_549
    SLICE_X49Y33.A3      net (fanout=4)        0.260   lut11431_549
    SLICE_X49Y33.AMUX    Tilo                  0.203   s_has_grain_B_3_LDC
                                                       lut11434_551
    SLICE_X47Y34.CLK     net (fanout=2)        0.423   lut11434_551
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.594ns logic, 0.856ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X47Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.487ns (data path)
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.487ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.AQ      Tcko                  0.234   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X49Y34.B4      net (fanout=1)        0.211   s_has_grain_B_2_P_2
    SLICE_X49Y34.B       Tilo                  0.156   s_has_grain_B_3_P_3
                                                       lut11431_549
    SLICE_X49Y33.A3      net (fanout=4)        0.260   lut11431_549
    SLICE_X49Y33.AMUX    Tilo                  0.203   s_has_grain_B_3_LDC
                                                       lut11434_551
    SLICE_X47Y34.CLK     net (fanout=2)        0.423   lut11434_551
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.593ns logic, 0.894ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_1_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.233ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X53Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11447_554 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y33.B1      net (fanout=227)      3.904   lut8554_0
    SLICE_X53Y33.B       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11445_553
    SLICE_X53Y33.SR      net (fanout=2)        0.302   lut11445_553
    SLICE_X53Y33.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.233ns (1.135ns logic, 8.098ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.527ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11447_554 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X53Y33.B1      net (fanout=227)      3.904   lut8554_0
    SLICE_X53Y33.B       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11445_553
    SLICE_X53Y33.SR      net (fanout=2)        0.302   lut11445_553
    SLICE_X53Y33.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.527ns (1.135ns logic, 5.392ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11447_554 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y33.B3      net (fanout=1030)     5.223   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y33.B       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11445_553
    SLICE_X53Y33.SR      net (fanout=2)        0.302   lut11445_553
    SLICE_X53Y33.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (0.930ns logic, 5.525ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.030ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.746ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y33.B3      net (fanout=1030)     5.223   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y33.BMUX    Tilo                  0.313   s_has_grain_B_1_LDC
                                                       lut11447_554
    SLICE_X53Y33.CLK     net (fanout=2)        0.819   lut11447_554
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (0.704ns logic, 6.042ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.126ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.650ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y33.B4      net (fanout=87)       3.127   canincfifoline
    SLICE_X53Y33.BMUX    Tilo                  0.313   s_has_grain_B_1_LDC
                                                       lut11447_554
    SLICE_X53Y33.CLK     net (fanout=2)        0.819   lut11447_554
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (0.704ns logic, 3.946ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.347ns (requirement - data path)
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.408   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X53Y33.A5      net (fanout=1)        0.787   s_has_grain_B_1_C_1
    SLICE_X53Y33.A       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11444_552
    SLICE_X53Y33.B2      net (fanout=4)        0.843   lut11444_552
    SLICE_X53Y33.BMUX    Tilo                  0.313   s_has_grain_B_1_LDC
                                                       lut11447_554
    SLICE_X53Y33.CLK     net (fanout=2)        0.819   lut11447_554
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.980ns logic, 2.449ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_1_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_1_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X53Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.341ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11447_554 falling
  Destination Clock:    lut11447_554 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.AQ      Tcklo                 0.235   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X53Y33.A6      net (fanout=1)        0.017   s_has_grain_B_1_LDC
    SLICE_X53Y33.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11444_552
    SLICE_X53Y33.B2      net (fanout=4)        0.465   lut11444_552
    SLICE_X53Y33.B       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11445_553
    SLICE_X53Y33.SR      net (fanout=2)        0.157   lut11445_553
    SLICE_X53Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.702ns logic, 0.639ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_P_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11447_554 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_P_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y34.AQ      Tcko                  0.200   s_has_grain_B_1_P_1
                                                       s_has_grain_B_1_P_1
    SLICE_X53Y33.A4      net (fanout=1)        0.202   s_has_grain_B_1_P_1
    SLICE_X53Y33.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11444_552
    SLICE_X53Y33.B2      net (fanout=4)        0.465   lut11444_552
    SLICE_X53Y33.B       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11445_553
    SLICE_X53Y33.SR      net (fanout=2)        0.157   lut11445_553
    SLICE_X53Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.667ns logic, 0.824ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11447_554 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.200   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X53Y33.A5      net (fanout=1)        0.419   s_has_grain_B_1_C_1
    SLICE_X53Y33.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11444_552
    SLICE_X53Y33.B2      net (fanout=4)        0.465   lut11444_552
    SLICE_X53Y33.B       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11445_553
    SLICE_X53Y33.SR      net (fanout=2)        0.157   lut11445_553
    SLICE_X53Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (0.667ns logic, 1.041ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.503ns (data path)
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.503ns (Levels of Logic = 2)
  Source Clock:         lut11447_554 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.AQ      Tcklo                 0.235   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X53Y33.A6      net (fanout=1)        0.017   s_has_grain_B_1_LDC
    SLICE_X53Y33.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11444_552
    SLICE_X53Y33.B2      net (fanout=4)        0.465   lut11444_552
    SLICE_X53Y33.BMUX    Tilo                  0.203   s_has_grain_B_1_LDC
                                                       lut11447_554
    SLICE_X53Y33.CLK     net (fanout=2)        0.427   lut11447_554
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.594ns logic, 0.909ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.653ns (data path)
  Source:               s_has_grain_B_1_P_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.653ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_P_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y34.AQ      Tcko                  0.200   s_has_grain_B_1_P_1
                                                       s_has_grain_B_1_P_1
    SLICE_X53Y33.A4      net (fanout=1)        0.202   s_has_grain_B_1_P_1
    SLICE_X53Y33.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11444_552
    SLICE_X53Y33.B2      net (fanout=4)        0.465   lut11444_552
    SLICE_X53Y33.BMUX    Tilo                  0.203   s_has_grain_B_1_LDC
                                                       lut11447_554
    SLICE_X53Y33.CLK     net (fanout=2)        0.427   lut11447_554
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.559ns logic, 1.094ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.870ns (data path)
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.870ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.200   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X53Y33.A5      net (fanout=1)        0.419   s_has_grain_B_1_C_1
    SLICE_X53Y33.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11444_552
    SLICE_X53Y33.B2      net (fanout=4)        0.465   lut11444_552
    SLICE_X53Y33.BMUX    Tilo                  0.203   s_has_grain_B_1_LDC
                                                       lut11447_554
    SLICE_X53Y33.CLK     net (fanout=2)        0.427   lut11447_554
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.559ns logic, 1.311ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_0_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.096ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y43.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11460_557 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y43.D3      net (fanout=227)      2.814   lut8554_0
    SLICE_X52Y43.D       Tilo                  0.205   s_has_grain_B_4_LDC
                                                       lut11458_556
    SLICE_X53Y43.SR      net (fanout=2)        0.307   lut11458_556
    SLICE_X53Y43.CLK     Trck                  0.282   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (1.083ns logic, 7.013ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11460_557 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y43.D2      net (fanout=1030)     5.384   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y43.D       Tilo                  0.205   s_has_grain_B_4_LDC
                                                       lut11458_556
    SLICE_X53Y43.SR      net (fanout=2)        0.307   lut11458_556
    SLICE_X53Y43.CLK     Trck                  0.282   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (0.878ns logic, 5.691ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11460_557 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X52Y43.D3      net (fanout=227)      2.814   lut8554_0
    SLICE_X52Y43.D       Tilo                  0.205   s_has_grain_B_4_LDC
                                                       lut11458_556
    SLICE_X53Y43.SR      net (fanout=2)        0.307   lut11458_556
    SLICE_X53Y43.CLK     Trck                  0.282   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.083ns logic, 4.307ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.041ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.735ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y43.D2      net (fanout=1030)     5.384   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y43.DMUX    Tilo                  0.251   s_has_grain_B_4_LDC
                                                       lut11460_557
    SLICE_X53Y43.CLK     net (fanout=2)        0.709   lut11460_557
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (0.642ns logic, 6.093ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.393ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.383ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y43.D4      net (fanout=87)       3.032   canincfifoline
    SLICE_X52Y43.DMUX    Tilo                  0.251   s_has_grain_B_4_LDC
                                                       lut11460_557
    SLICE_X53Y43.CLK     net (fanout=2)        0.709   lut11460_557
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (0.642ns logic, 3.741ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.276ns (requirement - data path)
  Source:               s_has_grain_B_0_C_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.500ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_0_C_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.DQ      Tcko                  0.408   s_has_grain_B_0_C_0
                                                       s_has_grain_B_0_C_0
    SLICE_X52Y43.C3      net (fanout=1)        0.710   s_has_grain_B_0_C_0
    SLICE_X52Y43.C       Tilo                  0.205   s_has_grain_B_4_LDC
                                                       lut11457_555
    SLICE_X52Y43.D5      net (fanout=4)        0.217   lut11457_555
    SLICE_X52Y43.DMUX    Tilo                  0.251   s_has_grain_B_4_LDC
                                                       lut11460_557
    SLICE_X53Y43.CLK     net (fanout=2)        0.709   lut11460_557
    -------------------------------------------------  ---------------------------
    Total                                      2.500ns (0.864ns logic, 1.636ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_0_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_0_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y43.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11460_557 falling
  Destination Clock:    lut11460_557 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.BQ      Tcklo                 0.235   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X52Y43.C4      net (fanout=1)        0.112   s_has_grain_B_0_LDC
    SLICE_X52Y43.C       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11457_555
    SLICE_X52Y43.D5      net (fanout=4)        0.068   lut11457_555
    SLICE_X52Y43.D       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11458_556
    SLICE_X53Y43.SR      net (fanout=2)        0.162   lut11458_556
    SLICE_X53Y43.CLK     Tremck      (-Th)    -0.158   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.677ns logic, 0.342ns route)
                                                       (66.4% logic, 33.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_P_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11460_557 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_P_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.198   s_has_grain_B_0_P_0
                                                       s_has_grain_B_0_P_0
    SLICE_X52Y43.C1      net (fanout=1)        0.335   s_has_grain_B_0_P_0
    SLICE_X52Y43.C       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11457_555
    SLICE_X52Y43.D5      net (fanout=4)        0.068   lut11457_555
    SLICE_X52Y43.D       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11458_556
    SLICE_X53Y43.SR      net (fanout=2)        0.162   lut11458_556
    SLICE_X53Y43.CLK     Tremck      (-Th)    -0.158   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.640ns logic, 0.565ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_C_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.286ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11460_557 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_C_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.DQ      Tcko                  0.200   s_has_grain_B_0_C_0
                                                       s_has_grain_B_0_C_0
    SLICE_X52Y43.C3      net (fanout=1)        0.414   s_has_grain_B_0_C_0
    SLICE_X52Y43.C       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11457_555
    SLICE_X52Y43.D5      net (fanout=4)        0.068   lut11457_555
    SLICE_X52Y43.D       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11458_556
    SLICE_X53Y43.SR      net (fanout=2)        0.162   lut11458_556
    SLICE_X53Y43.CLK     Tremck      (-Th)    -0.158   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.642ns logic, 0.644ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.104ns (data path)
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      1.104ns (Levels of Logic = 2)
  Source Clock:         lut11460_557 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.BQ      Tcklo                 0.235   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X52Y43.C4      net (fanout=1)        0.112   s_has_grain_B_0_LDC
    SLICE_X52Y43.C       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11457_555
    SLICE_X52Y43.D5      net (fanout=4)        0.068   lut11457_555
    SLICE_X52Y43.DMUX    Tilo                  0.183   s_has_grain_B_4_LDC
                                                       lut11460_557
    SLICE_X53Y43.CLK     net (fanout=2)        0.364   lut11460_557
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.560ns logic, 0.544ns route)
                                                       (50.7% logic, 49.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.290ns (data path)
  Source:               s_has_grain_B_0_P_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      1.290ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_P_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.198   s_has_grain_B_0_P_0
                                                       s_has_grain_B_0_P_0
    SLICE_X52Y43.C1      net (fanout=1)        0.335   s_has_grain_B_0_P_0
    SLICE_X52Y43.C       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11457_555
    SLICE_X52Y43.D5      net (fanout=4)        0.068   lut11457_555
    SLICE_X52Y43.DMUX    Tilo                  0.183   s_has_grain_B_4_LDC
                                                       lut11460_557
    SLICE_X53Y43.CLK     net (fanout=2)        0.364   lut11460_557
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.523ns logic, 0.767ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.371ns (data path)
  Source:               s_has_grain_B_0_C_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      1.371ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_C_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.DQ      Tcko                  0.200   s_has_grain_B_0_C_0
                                                       s_has_grain_B_0_C_0
    SLICE_X52Y43.C3      net (fanout=1)        0.414   s_has_grain_B_0_C_0
    SLICE_X52Y43.C       Tilo                  0.142   s_has_grain_B_4_LDC
                                                       lut11457_555
    SLICE_X52Y43.D5      net (fanout=4)        0.068   lut11457_555
    SLICE_X52Y43.DMUX    Tilo                  0.183   s_has_grain_B_4_LDC
                                                       lut11460_557
    SLICE_X53Y43.CLK     net (fanout=2)        0.364   lut11460_557
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.525ns logic, 0.846ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_was_trigmema_LDC = MAXDELAY TO TIMEGRP 
"TO_s_was_trigmema_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.323ns.
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X38Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.323ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11473_560 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X36Y33.B3      net (fanout=227)      3.104   lut8554_0
    SLICE_X36Y33.B       Tilo                  0.205   adwell5<6>
                                                       lut11471_559
    SLICE_X38Y33.SR      net (fanout=2)        0.311   lut11471_559
    SLICE_X38Y33.CLK     Trck                  0.215   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.323ns (1.016ns logic, 7.307ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.617ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11473_560 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X36Y33.B3      net (fanout=227)      3.104   lut8554_0
    SLICE_X36Y33.B       Tilo                  0.205   adwell5<6>
                                                       lut11471_559
    SLICE_X38Y33.SR      net (fanout=2)        0.311   lut11471_559
    SLICE_X38Y33.CLK     Trck                  0.215   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (1.016ns logic, 4.601ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11473_560 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y33.B4      net (fanout=1030)     3.806   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y33.B       Tilo                  0.205   adwell5<6>
                                                       lut11471_559
    SLICE_X38Y33.SR      net (fanout=2)        0.311   lut11471_559
    SLICE_X38Y33.CLK     Trck                  0.215   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.928ns (0.811ns logic, 4.117ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X38Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.807ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.969ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y33.B4      net (fanout=1030)     3.806   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y33.BMUX    Tilo                  0.251   adwell5<6>
                                                       lut11473_560
    SLICE_X38Y33.CLK     net (fanout=2)        0.521   lut11473_560
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (0.642ns logic, 4.327ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.425ns (requirement - data path)
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.351ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y33.AQ      Tcko                  0.391   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X36Y33.A1      net (fanout=1)        0.637   s_was_trigmema_C
    SLICE_X36Y33.A       Tilo                  0.205   adwell5<6>
                                                       lut11470_558
    SLICE_X36Y33.B2      net (fanout=4)        1.346   lut11470_558
    SLICE_X36Y33.BMUX    Tilo                  0.251   adwell5<6>
                                                       lut11473_560
    SLICE_X38Y33.CLK     net (fanout=2)        0.521   lut11473_560
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.847ns logic, 2.504ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.471ns (requirement - data path)
  Source:               s_was_trigmema_LDC (LATCH)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.305ns (Levels of Logic = 2)
  Source Clock:         lut11473_560 falling

  Maximum Data Path at Slow Process Corner: s_was_trigmema_LDC to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcklo                 0.498   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    SLICE_X36Y33.A3      net (fanout=1)        0.484   s_was_trigmema_LDC
    SLICE_X36Y33.A       Tilo                  0.205   adwell5<6>
                                                       lut11470_558
    SLICE_X36Y33.B2      net (fanout=4)        1.346   lut11470_558
    SLICE_X36Y33.BMUX    Tilo                  0.251   adwell5<6>
                                                       lut11473_560
    SLICE_X38Y33.CLK     net (fanout=2)        0.521   lut11473_560
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (0.954ns logic, 2.351ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_was_trigmema_LDC = MAXDELAY TO TIMEGRP "TO_s_was_trigmema_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X38Y33.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_P (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.690ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11473_560 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_P to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.234   s_was_trigmema_P
                                                       s_was_trigmema_P
    SLICE_X36Y33.A4      net (fanout=1)        0.204   s_was_trigmema_P
    SLICE_X36Y33.A       Tilo                  0.142   adwell5<6>
                                                       lut11470_558
    SLICE_X36Y33.B2      net (fanout=4)        0.759   lut11470_558
    SLICE_X36Y33.B       Tilo                  0.142   adwell5<6>
                                                       lut11471_559
    SLICE_X38Y33.SR      net (fanout=2)        0.124   lut11471_559
    SLICE_X38Y33.CLK     Tremck      (-Th)    -0.085   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.603ns logic, 1.087ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_LDC (LATCH)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.781ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11473_560 falling
  Destination Clock:    lut11473_560 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_LDC to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcklo                 0.277   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    SLICE_X36Y33.A3      net (fanout=1)        0.252   s_was_trigmema_LDC
    SLICE_X36Y33.A       Tilo                  0.142   adwell5<6>
                                                       lut11470_558
    SLICE_X36Y33.B2      net (fanout=4)        0.759   lut11470_558
    SLICE_X36Y33.B       Tilo                  0.142   adwell5<6>
                                                       lut11471_559
    SLICE_X38Y33.SR      net (fanout=2)        0.124   lut11471_559
    SLICE_X38Y33.CLK     Tremck      (-Th)    -0.085   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.646ns logic, 1.135ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.806ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11473_560 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y33.AQ      Tcko                  0.198   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X36Y33.A1      net (fanout=1)        0.356   s_was_trigmema_C
    SLICE_X36Y33.A       Tilo                  0.142   adwell5<6>
                                                       lut11470_558
    SLICE_X36Y33.B2      net (fanout=4)        0.759   lut11470_558
    SLICE_X36Y33.B       Tilo                  0.142   adwell5<6>
                                                       lut11471_559
    SLICE_X38Y33.SR      net (fanout=2)        0.124   lut11471_559
    SLICE_X38Y33.CLK     Tremck      (-Th)    -0.085   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.567ns logic, 1.239ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X38Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.775ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X36Y33.B5      net (fanout=87)       1.115   canincfifoline
    SLICE_X36Y33.BMUX    Tilo                  0.183   adwell5<6>
                                                       lut11473_560
    SLICE_X38Y33.CLK     net (fanout=2)        0.279   lut11473_560
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.381ns logic, 1.394ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X38Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.801ns (data path)
  Source:               s_was_trigmema_P (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_P to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.234   s_was_trigmema_P
                                                       s_was_trigmema_P
    SLICE_X36Y33.A4      net (fanout=1)        0.204   s_was_trigmema_P
    SLICE_X36Y33.A       Tilo                  0.142   adwell5<6>
                                                       lut11470_558
    SLICE_X36Y33.B2      net (fanout=4)        0.759   lut11470_558
    SLICE_X36Y33.BMUX    Tilo                  0.183   adwell5<6>
                                                       lut11473_560
    SLICE_X38Y33.CLK     net (fanout=2)        0.279   lut11473_560
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.559ns logic, 1.242ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X38Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.892ns (data path)
  Source:               s_was_trigmema_LDC (LATCH)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.892ns (Levels of Logic = 2)
  Source Clock:         lut11473_560 falling

  Minimum Data Path at Fast Process Corner: s_was_trigmema_LDC to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcklo                 0.277   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    SLICE_X36Y33.A3      net (fanout=1)        0.252   s_was_trigmema_LDC
    SLICE_X36Y33.A       Tilo                  0.142   adwell5<6>
                                                       lut11470_558
    SLICE_X36Y33.B2      net (fanout=4)        0.759   lut11470_558
    SLICE_X36Y33.BMUX    Tilo                  0.183   adwell5<6>
                                                       lut11473_560
    SLICE_X38Y33.CLK     net (fanout=2)        0.279   lut11473_560
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.602ns logic, 1.290ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_was_trigmemb_LDC = MAXDELAY TO TIMEGRP 
"TO_s_was_trigmemb_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.901ns.
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X44Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11486_563 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X44Y41.B5      net (fanout=227)      2.237   lut8554_0
    SLICE_X44Y41.B       Tilo                  0.205   s_was_trigmemb_C
                                                       lut11484_562
    SLICE_X44Y46.SR      net (fanout=2)        0.741   lut11484_562
    SLICE_X44Y46.CLK     Trck                  0.230   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.901ns (1.031ns logic, 6.870ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11486_563 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y41.B2      net (fanout=1030)     3.995   i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y41.B       Tilo                  0.205   s_was_trigmemb_C
                                                       lut11484_562
    SLICE_X44Y46.SR      net (fanout=2)        0.741   lut11484_562
    SLICE_X44Y46.CLK     Trck                  0.230   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (0.826ns logic, 4.736ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.195ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11486_563 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X44Y41.B5      net (fanout=227)      2.237   lut8554_0
    SLICE_X44Y41.B       Tilo                  0.205   s_was_trigmemb_C
                                                       lut11484_562
    SLICE_X44Y46.SR      net (fanout=2)        0.741   lut11484_562
    SLICE_X44Y46.CLK     Trck                  0.230   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.031ns logic, 4.164ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X44Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.262ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.514ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y41.B2      net (fanout=1030)     3.995   i_MAIN_RESET/s_main_reset_1
    SLICE_X44Y41.BMUX    Tilo                  0.251   s_was_trigmemb_C
                                                       lut11486_563
    SLICE_X44Y46.CLK     net (fanout=2)        0.877   lut11486_563
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (0.642ns logic, 4.872ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.588ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.188ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X44Y41.B3      net (fanout=87)       1.669   canincfifoline
    SLICE_X44Y41.BMUX    Tilo                  0.251   s_was_trigmemb_C
                                                       lut11486_563
    SLICE_X44Y46.CLK     net (fanout=2)        0.877   lut11486_563
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.642ns logic, 2.546ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.777ns (requirement - data path)
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Source Clock:         lut11486_563 falling

  Maximum Data Path at Slow Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.AQ      Tcklo                 0.426   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X44Y41.A1      net (fanout=1)        0.845   s_was_trigmemb_LDC
    SLICE_X44Y41.A       Tilo                  0.205   s_was_trigmemb_C
                                                       lut11483_561
    SLICE_X44Y41.B4      net (fanout=4)        0.395   lut11483_561
    SLICE_X44Y41.BMUX    Tilo                  0.251   s_was_trigmemb_C
                                                       lut11486_563
    SLICE_X44Y46.CLK     net (fanout=2)        0.877   lut11486_563
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.882ns logic, 2.117ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_was_trigmemb_LDC = MAXDELAY TO TIMEGRP "TO_s_was_trigmemb_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X44Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_C (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.188ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11486_563 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_C to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.200   s_was_trigmemb_C
                                                       s_was_trigmemb_C
    SLICE_X44Y41.A6      net (fanout=1)        0.017   s_was_trigmemb_C
    SLICE_X44Y41.A       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11483_561
    SLICE_X44Y41.B4      net (fanout=4)        0.197   lut11483_561
    SLICE_X44Y41.B       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11484_562
    SLICE_X44Y46.SR      net (fanout=2)        0.383   lut11484_562
    SLICE_X44Y46.CLK     Tremck      (-Th)    -0.107   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.591ns logic, 0.597ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_P (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11486_563 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_P to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.DQ      Tcko                  0.200   s_was_trigmemb_P
                                                       s_was_trigmemb_P
    SLICE_X44Y41.A3      net (fanout=1)        0.287   s_was_trigmemb_P
    SLICE_X44Y41.A       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11483_561
    SLICE_X44Y41.B4      net (fanout=4)        0.197   lut11483_561
    SLICE_X44Y41.B       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11484_562
    SLICE_X44Y46.SR      net (fanout=2)        0.383   lut11484_562
    SLICE_X44Y46.CLK     Tremck      (-Th)    -0.107   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.591ns logic, 0.867ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.685ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11486_563 falling
  Destination Clock:    lut11486_563 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.AQ      Tcklo                 0.237   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X44Y41.A1      net (fanout=1)        0.477   s_was_trigmemb_LDC
    SLICE_X44Y41.A       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11483_561
    SLICE_X44Y41.B4      net (fanout=4)        0.197   lut11483_561
    SLICE_X44Y41.B       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11484_562
    SLICE_X44Y46.SR      net (fanout=2)        0.383   lut11484_562
    SLICE_X44Y46.CLK     Tremck      (-Th)    -0.107   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.628ns logic, 1.057ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X44Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.237ns (data path)
  Source:               s_was_trigmemb_C (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.237ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_C to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.200   s_was_trigmemb_C
                                                       s_was_trigmemb_C
    SLICE_X44Y41.A6      net (fanout=1)        0.017   s_was_trigmemb_C
    SLICE_X44Y41.A       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11483_561
    SLICE_X44Y41.B4      net (fanout=4)        0.197   lut11483_561
    SLICE_X44Y41.BMUX    Tilo                  0.183   s_was_trigmemb_C
                                                       lut11486_563
    SLICE_X44Y46.CLK     net (fanout=2)        0.498   lut11486_563
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (0.525ns logic, 0.712ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X44Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.507ns (data path)
  Source:               s_was_trigmemb_P (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.507ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_P to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.DQ      Tcko                  0.200   s_was_trigmemb_P
                                                       s_was_trigmemb_P
    SLICE_X44Y41.A3      net (fanout=1)        0.287   s_was_trigmemb_P
    SLICE_X44Y41.A       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11483_561
    SLICE_X44Y41.B4      net (fanout=4)        0.197   lut11483_561
    SLICE_X44Y41.BMUX    Tilo                  0.183   s_was_trigmemb_C
                                                       lut11486_563
    SLICE_X44Y46.CLK     net (fanout=2)        0.498   lut11486_563
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.525ns logic, 0.982ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X44Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.734ns (data path)
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.734ns (Levels of Logic = 2)
  Source Clock:         lut11486_563 falling

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.AQ      Tcklo                 0.237   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X44Y41.A1      net (fanout=1)        0.477   s_was_trigmemb_LDC
    SLICE_X44Y41.A       Tilo                  0.142   s_was_trigmemb_C
                                                       lut11483_561
    SLICE_X44Y41.B4      net (fanout=4)        0.197   lut11483_561
    SLICE_X44Y41.BMUX    Tilo                  0.183   s_was_trigmemb_C
                                                       lut11486_563
    SLICE_X44Y46.CLK     net (fanout=2)        0.498   lut11486_563
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.562ns logic, 1.172ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_0_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.715ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X47Y28.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.715ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11510_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B3      net (fanout=1030)     3.892   i_MAIN_RESET/s_main_reset_1
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X45Y28.B5      net (fanout=227)      3.138   lut8554_0
    SLICE_X45Y28.B       Tilo                  0.259   s_sram_line_0_C_0
                                                       lut11508_566
    SLICE_X47Y28.SR      net (fanout=2)        0.550   lut11508_566
    SLICE_X47Y28.CLK     Trck                  0.280   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.715ns (1.135ns logic, 7.580ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11510_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y60.B4      net (fanout=87)       1.186   canincfifoline
    SLICE_X36Y60.B       Tilo                  0.205   wcontb_1_BRB10
                                                       lut8554_0
    SLICE_X45Y28.B5      net (fanout=227)      3.138   lut8554_0
    SLICE_X45Y28.B       Tilo                  0.259   s_sram_line_0_C_0
                                                       lut11508_566
    SLICE_X47Y28.SR      net (fanout=2)        0.550   lut11508_566
    SLICE_X47Y28.CLK     Trck                  0.280   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (1.135ns logic, 4.874ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.002ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11510_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y28.B4      net (fanout=1030)     4.522   i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y28.B       Tilo                  0.259   s_sram_line_0_C_0
                                                       lut11508_566
    SLICE_X47Y28.SR      net (fanout=2)        0.550   lut11508_566
    SLICE_X47Y28.CLK     Trck                  0.280   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (0.930ns logic, 5.072ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X47Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.806ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.970ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.391   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y28.B4      net (fanout=1030)     4.522   i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y28.BMUX    Tilo                  0.313   s_sram_line_0_C_0
                                                       lut11510_567
    SLICE_X47Y28.CLK     net (fanout=2)        0.744   lut11510_567
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (0.704ns logic, 5.266ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.618ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.158ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.CQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X45Y28.B1      net (fanout=87)       2.710   canincfifoline
    SLICE_X45Y28.BMUX    Tilo                  0.313   s_sram_line_0_C_0
                                                       lut11510_567
    SLICE_X47Y28.CLK     net (fanout=2)        0.744   lut11510_567
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (0.704ns logic, 3.454ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.647ns (requirement - data path)
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.129ns (Levels of Logic = 2)
  Source Clock:         lut11510_567 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y28.AQ      Tcklo                 0.442   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X43Y28.A4      net (fanout=1)        0.734   s_sram_line_0_LDC
    SLICE_X43Y28.A       Tilo                  0.259   s_ramdata_3<0>
                                                       lut8880_51
    SLICE_X45Y28.B2      net (fanout=6)        0.637   ][10593_6405
    SLICE_X45Y28.BMUX    Tilo                  0.313   s_sram_line_0_C_0
                                                       lut11510_567
    SLICE_X47Y28.CLK     net (fanout=2)        0.744   lut11510_567
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.014ns logic, 2.115ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_0_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_0_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X47Y28.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_P_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.538ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11510_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_P_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y28.AQ      Tcko                  0.200   s_sram_line_0_P_0
                                                       s_sram_line_0_P_0
    SLICE_X43Y28.A5      net (fanout=1)        0.178   s_sram_line_0_P_0
    SLICE_X43Y28.A       Tilo                  0.156   s_ramdata_3<0>
                                                       lut8880_51
    SLICE_X45Y28.B2      net (fanout=6)        0.373   ][10593_6405
    SLICE_X45Y28.B       Tilo                  0.156   s_sram_line_0_C_0
                                                       lut11508_566
    SLICE_X47Y28.SR      net (fanout=2)        0.320   lut11508_566
    SLICE_X47Y28.CLK     Tremck      (-Th)    -0.155   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.538ns (0.667ns logic, 0.871ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_C_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.619ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11510_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_C_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y28.AQ      Tcko                  0.198   s_sram_line_0_C_0
                                                       s_sram_line_0_C_0
    SLICE_X43Y28.A3      net (fanout=1)        0.261   s_sram_line_0_C_0
    SLICE_X43Y28.A       Tilo                  0.156   s_ramdata_3<0>
                                                       lut8880_51
    SLICE_X45Y28.B2      net (fanout=6)        0.373   ][10593_6405
    SLICE_X45Y28.B       Tilo                  0.156   s_sram_line_0_C_0
                                                       lut11508_566
    SLICE_X47Y28.SR      net (fanout=2)        0.320   lut11508_566
    SLICE_X47Y28.CLK     Tremck      (-Th)    -0.155   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.619ns (0.665ns logic, 0.954ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11510_567 falling
  Destination Clock:    lut11510_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y28.AQ      Tcklo                 0.235   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X43Y28.A4      net (fanout=1)        0.387   s_sram_line_0_LDC
    SLICE_X43Y28.A       Tilo                  0.156   s_ramdata_3<0>
                                                       lut8880_51
    SLICE_X45Y28.B2      net (fanout=6)        0.373   ][10593_6405
    SLICE_X45Y28.B       Tilo                  0.156   s_sram_line_0_C_0
                                                       lut11508_566
    SLICE_X47Y28.SR      net (fanout=2)        0.320   lut11508_566
    SLICE_X47Y28.CLK     Tremck      (-Th)    -0.155   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.702ns logic, 1.080ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X47Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.496ns (data path)
  Source:               s_sram_line_0_P_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.496ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_P_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y28.AQ      Tcko                  0.200   s_sram_line_0_P_0
                                                       s_sram_line_0_P_0
    SLICE_X43Y28.A5      net (fanout=1)        0.178   s_sram_line_0_P_0
    SLICE_X43Y28.A       Tilo                  0.156   s_ramdata_3<0>
                                                       lut8880_51
    SLICE_X45Y28.B2      net (fanout=6)        0.373   ][10593_6405
    SLICE_X45Y28.BMUX    Tilo                  0.203   s_sram_line_0_C_0
                                                       lut11510_567
    SLICE_X47Y28.CLK     net (fanout=2)        0.386   lut11510_567
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.559ns logic, 0.937ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X47Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.577ns (data path)
  Source:               s_sram_line_0_C_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.577ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_C_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y28.AQ      Tcko                  0.198   s_sram_line_0_C_0
                                                       s_sram_line_0_C_0
    SLICE_X43Y28.A3      net (fanout=1)        0.261   s_sram_line_0_C_0
    SLICE_X43Y28.A       Tilo                  0.156   s_ramdata_3<0>
                                                       lut8880_51
    SLICE_X45Y28.B2      net (fanout=6)        0.373   ][10593_6405
    SLICE_X45Y28.BMUX    Tilo                  0.203   s_sram_line_0_C_0
                                                       lut11510_567
    SLICE_X47Y28.CLK     net (fanout=2)        0.386   lut11510_567
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.557ns logic, 1.020ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X47Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.740ns (data path)
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.740ns (Levels of Logic = 2)
  Source Clock:         lut11510_567 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y28.AQ      Tcklo                 0.235   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X43Y28.A4      net (fanout=1)        0.387   s_sram_line_0_LDC
    SLICE_X43Y28.A       Tilo                  0.156   s_ramdata_3<0>
                                                       lut8880_51
    SLICE_X45Y28.B2      net (fanout=6)        0.373   ][10593_6405
    SLICE_X45Y28.BMUX    Tilo                  0.203   s_sram_line_0_C_0
                                                       lut11510_567
    SLICE_X47Y28.CLK     net (fanout=2)        0.386   lut11510_567
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.594ns logic, 1.146ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK37
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK37                       |     26.665ns|     16.000ns|      6.873ns|            0|            0|            0|           94|
| TS_clkfx                      |      8.888ns|      2.291ns|          N/A|            0|            0|           94|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clkaq
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkaq                       |     17.776ns|     16.834ns|     10.903ns|            0|            0|       203241|          506|
| TS_TO_s_reading_sram_active_LD|     17.776ns|      8.254ns|          N/A|            0|            0|           11|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_s_writing_sram_active_LD|     17.776ns|      8.652ns|          N/A|            0|            0|           11|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_s_release_line_inc_count|     17.776ns|      8.331ns|          N/A|            0|            0|           11|            0|
| er_LDC                        |             |             |             |             |             |             |             |
| TS_TO_s_sram_line_6_LDC       |     17.776ns|      9.945ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_5_LDC       |     17.776ns|      9.335ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_4_LDC       |     17.776ns|      9.772ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_3_LDC       |     17.776ns|      9.658ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_2_LDC       |     17.776ns|      9.169ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_1_LDC       |     17.776ns|      9.110ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_30_LDC    |     17.776ns|      8.213ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_24_LDC    |     17.776ns|      7.448ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_21_LDC    |     17.776ns|      8.471ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_16_LDC    |     17.776ns|      8.720ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_12_LDC    |     17.776ns|      8.763ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_11_LDC    |     17.776ns|     10.417ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_10_LDC    |     17.776ns|     10.329ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_9_LDC     |     17.776ns|     10.903ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_8_LDC     |     17.776ns|      9.508ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_7_LDC     |     17.776ns|      8.958ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_6_LDC     |     17.776ns|      8.638ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_5_LDC     |     17.776ns|      7.757ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_4_LDC     |     17.776ns|      8.925ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_3_LDC     |     17.776ns|     10.672ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_2_LDC     |     17.776ns|      9.538ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_1_LDC     |     17.776ns|      9.754ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_0_LDC     |     17.776ns|     10.139ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_28_LDC    |     17.776ns|      6.413ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_25_LDC    |     17.776ns|      6.177ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_21_LDC    |     17.776ns|      6.421ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_16_LDC    |     17.776ns|      7.670ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_15_LDC    |     17.776ns|      7.529ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_11_LDC    |     17.776ns|      7.750ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_10_LDC    |     17.776ns|      7.747ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_9_LDC     |     17.776ns|      7.601ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_8_LDC     |     17.776ns|      7.879ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_7_LDC     |     17.776ns|      8.491ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_6_LDC     |     17.776ns|      8.308ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_5_LDC     |     17.776ns|      8.057ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_4_LDC     |     17.776ns|      8.357ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_3_LDC     |     17.776ns|      8.502ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_2_LDC     |     17.776ns|      9.256ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_1_LDC     |     17.776ns|      9.233ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_0_LDC     |     17.776ns|      8.096ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_was_trigmema_LDC      |     17.776ns|      8.323ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_was_trigmemb_LDC      |     17.776ns|      7.901ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_0_LDC       |     17.776ns|      8.715ns|          N/A|            0|            0|           11|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK37
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK37          |    2.291|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 245139 paths, 0 nets, and 21932 connections

Design statistics:
   Minimum period:  16.834ns{1}   (Maximum frequency:  59.404MHz)
   Maximum path delay from/to any node:  10.903ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 27 08:41:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



