
Test05_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003518  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080036a0  080036a0  000136a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  080036d8  080036d8  000136d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080036e0  080036e0  000136e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000042c  20000000  080036e4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002042c  2**0
                  CONTENTS
  7 .bss          0000009c  2000042c  2000042c  0002042c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200004c8  200004c8  0002042c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
 10 .debug_line   00003cdd  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   000086c3  00000000  00000000  00024139  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001155  00000000  00000000  0002c7fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008b8  00000000  00000000  0002d958  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000810  00000000  00000000  0002e210  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004d68  00000000  00000000  0002ea20  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002900  00000000  00000000  00033788  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000006e  00000000  00000000  00036088  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002388  00000000  00000000  000360f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	1a1b      	subs	r3, r3, r0
 800018e:	2b06      	cmp	r3, #6
 8000190:	d902      	bls.n	8000198 <deregister_tm_clones+0x10>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	b103      	cbz	r3, 8000198 <deregister_tm_clones+0x10>
 8000196:	4718      	bx	r3
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	2000042f 	.word	0x2000042f
 80001a0:	2000042c 	.word	0x2000042c
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4905      	ldr	r1, [pc, #20]	; (80001c0 <register_tm_clones+0x18>)
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	1089      	asrs	r1, r1, #2
 80001b0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001b4:	1049      	asrs	r1, r1, #1
 80001b6:	d002      	beq.n	80001be <register_tm_clones+0x16>
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <register_tm_clones+0x20>)
 80001ba:	b103      	cbz	r3, 80001be <register_tm_clones+0x16>
 80001bc:	4718      	bx	r3
 80001be:	4770      	bx	lr
 80001c0:	2000042c 	.word	0x2000042c
 80001c4:	2000042c 	.word	0x2000042c
 80001c8:	00000000 	.word	0x00000000

080001cc <__do_global_dtors_aux>:
 80001cc:	b510      	push	{r4, lr}
 80001ce:	4c06      	ldr	r4, [pc, #24]	; (80001e8 <__do_global_dtors_aux+0x1c>)
 80001d0:	7823      	ldrb	r3, [r4, #0]
 80001d2:	b943      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x1a>
 80001d4:	f7ff ffd8 	bl	8000188 <deregister_tm_clones>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x20>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x16>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x24>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000042c 	.word	0x2000042c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003688 	.word	0x08003688

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <frame_dummy+0x24>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4908      	ldr	r1, [pc, #32]	; (800021c <frame_dummy+0x28>)
 80001fc:	4808      	ldr	r0, [pc, #32]	; (8000220 <frame_dummy+0x2c>)
 80001fe:	f3af 8000 	nop.w
 8000202:	4808      	ldr	r0, [pc, #32]	; (8000224 <frame_dummy+0x30>)
 8000204:	6803      	ldr	r3, [r0, #0]
 8000206:	b913      	cbnz	r3, 800020e <frame_dummy+0x1a>
 8000208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020c:	e7cc      	b.n	80001a8 <register_tm_clones>
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <frame_dummy+0x34>)
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <frame_dummy+0x14>
 8000214:	4798      	blx	r3
 8000216:	e7f7      	b.n	8000208 <frame_dummy+0x14>
 8000218:	00000000 	.word	0x00000000
 800021c:	20000430 	.word	0x20000430
 8000220:	08003688 	.word	0x08003688
 8000224:	2000042c 	.word	0x2000042c
 8000228:	00000000 	.word	0x00000000

0800022c <__aeabi_drsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000230:	e002      	b.n	8000238 <__adddf3>
 8000232:	bf00      	nop

08000234 <__aeabi_dsub>:
 8000234:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000238 <__adddf3>:
 8000238:	b530      	push	{r4, r5, lr}
 800023a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000242:	ea94 0f05 	teq	r4, r5
 8000246:	bf08      	it	eq
 8000248:	ea90 0f02 	teqeq	r0, r2
 800024c:	bf1f      	itttt	ne
 800024e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000252:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000256:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025e:	f000 80e2 	beq.w	8000426 <__adddf3+0x1ee>
 8000262:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000266:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026a:	bfb8      	it	lt
 800026c:	426d      	neglt	r5, r5
 800026e:	dd0c      	ble.n	800028a <__adddf3+0x52>
 8000270:	442c      	add	r4, r5
 8000272:	ea80 0202 	eor.w	r2, r0, r2
 8000276:	ea81 0303 	eor.w	r3, r1, r3
 800027a:	ea82 0000 	eor.w	r0, r2, r0
 800027e:	ea83 0101 	eor.w	r1, r3, r1
 8000282:	ea80 0202 	eor.w	r2, r0, r2
 8000286:	ea81 0303 	eor.w	r3, r1, r3
 800028a:	2d36      	cmp	r5, #54	; 0x36
 800028c:	bf88      	it	hi
 800028e:	bd30      	pophi	{r4, r5, pc}
 8000290:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000294:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000298:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800029c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x70>
 80002a2:	4240      	negs	r0, r0
 80002a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x84>
 80002b6:	4252      	negs	r2, r2
 80002b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002bc:	ea94 0f05 	teq	r4, r5
 80002c0:	f000 80a7 	beq.w	8000412 <__adddf3+0x1da>
 80002c4:	f1a4 0401 	sub.w	r4, r4, #1
 80002c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80002cc:	db0d      	blt.n	80002ea <__adddf3+0xb2>
 80002ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d2:	fa22 f205 	lsr.w	r2, r2, r5
 80002d6:	1880      	adds	r0, r0, r2
 80002d8:	f141 0100 	adc.w	r1, r1, #0
 80002dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e0:	1880      	adds	r0, r0, r2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	4159      	adcs	r1, r3
 80002e8:	e00e      	b.n	8000308 <__adddf3+0xd0>
 80002ea:	f1a5 0520 	sub.w	r5, r5, #32
 80002ee:	f10e 0e20 	add.w	lr, lr, #32
 80002f2:	2a01      	cmp	r2, #1
 80002f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f8:	bf28      	it	cs
 80002fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	18c0      	adds	r0, r0, r3
 8000304:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000308:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800030c:	d507      	bpl.n	800031e <__adddf3+0xe6>
 800030e:	f04f 0e00 	mov.w	lr, #0
 8000312:	f1dc 0c00 	rsbs	ip, ip, #0
 8000316:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031a:	eb6e 0101 	sbc.w	r1, lr, r1
 800031e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000322:	d31b      	bcc.n	800035c <__adddf3+0x124>
 8000324:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000328:	d30c      	bcc.n	8000344 <__adddf3+0x10c>
 800032a:	0849      	lsrs	r1, r1, #1
 800032c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000330:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000334:	f104 0401 	add.w	r4, r4, #1
 8000338:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800033c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000340:	f080 809a 	bcs.w	8000478 <__adddf3+0x240>
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	bf08      	it	eq
 800034a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034e:	f150 0000 	adcs.w	r0, r0, #0
 8000352:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000356:	ea41 0105 	orr.w	r1, r1, r5
 800035a:	bd30      	pop	{r4, r5, pc}
 800035c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000360:	4140      	adcs	r0, r0
 8000362:	eb41 0101 	adc.w	r1, r1, r1
 8000366:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036a:	f1a4 0401 	sub.w	r4, r4, #1
 800036e:	d1e9      	bne.n	8000344 <__adddf3+0x10c>
 8000370:	f091 0f00 	teq	r1, #0
 8000374:	bf04      	itt	eq
 8000376:	4601      	moveq	r1, r0
 8000378:	2000      	moveq	r0, #0
 800037a:	fab1 f381 	clz	r3, r1
 800037e:	bf08      	it	eq
 8000380:	3320      	addeq	r3, #32
 8000382:	f1a3 030b 	sub.w	r3, r3, #11
 8000386:	f1b3 0220 	subs.w	r2, r3, #32
 800038a:	da0c      	bge.n	80003a6 <__adddf3+0x16e>
 800038c:	320c      	adds	r2, #12
 800038e:	dd08      	ble.n	80003a2 <__adddf3+0x16a>
 8000390:	f102 0c14 	add.w	ip, r2, #20
 8000394:	f1c2 020c 	rsb	r2, r2, #12
 8000398:	fa01 f00c 	lsl.w	r0, r1, ip
 800039c:	fa21 f102 	lsr.w	r1, r1, r2
 80003a0:	e00c      	b.n	80003bc <__adddf3+0x184>
 80003a2:	f102 0214 	add.w	r2, r2, #20
 80003a6:	bfd8      	it	le
 80003a8:	f1c2 0c20 	rsble	ip, r2, #32
 80003ac:	fa01 f102 	lsl.w	r1, r1, r2
 80003b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b4:	bfdc      	itt	le
 80003b6:	ea41 010c 	orrle.w	r1, r1, ip
 80003ba:	4090      	lslle	r0, r2
 80003bc:	1ae4      	subs	r4, r4, r3
 80003be:	bfa2      	ittt	ge
 80003c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c4:	4329      	orrge	r1, r5
 80003c6:	bd30      	popge	{r4, r5, pc}
 80003c8:	ea6f 0404 	mvn.w	r4, r4
 80003cc:	3c1f      	subs	r4, #31
 80003ce:	da1c      	bge.n	800040a <__adddf3+0x1d2>
 80003d0:	340c      	adds	r4, #12
 80003d2:	dc0e      	bgt.n	80003f2 <__adddf3+0x1ba>
 80003d4:	f104 0414 	add.w	r4, r4, #20
 80003d8:	f1c4 0220 	rsb	r2, r4, #32
 80003dc:	fa20 f004 	lsr.w	r0, r0, r4
 80003e0:	fa01 f302 	lsl.w	r3, r1, r2
 80003e4:	ea40 0003 	orr.w	r0, r0, r3
 80003e8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ec:	ea45 0103 	orr.w	r1, r5, r3
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	f1c4 040c 	rsb	r4, r4, #12
 80003f6:	f1c4 0220 	rsb	r2, r4, #32
 80003fa:	fa20 f002 	lsr.w	r0, r0, r2
 80003fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000402:	ea40 0003 	orr.w	r0, r0, r3
 8000406:	4629      	mov	r1, r5
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	fa21 f004 	lsr.w	r0, r1, r4
 800040e:	4629      	mov	r1, r5
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	f094 0f00 	teq	r4, #0
 8000416:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041a:	bf06      	itte	eq
 800041c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000420:	3401      	addeq	r4, #1
 8000422:	3d01      	subne	r5, #1
 8000424:	e74e      	b.n	80002c4 <__adddf3+0x8c>
 8000426:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042a:	bf18      	it	ne
 800042c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000430:	d029      	beq.n	8000486 <__adddf3+0x24e>
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	d005      	beq.n	800044a <__adddf3+0x212>
 800043e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000442:	bf04      	itt	eq
 8000444:	4619      	moveq	r1, r3
 8000446:	4610      	moveq	r0, r2
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea91 0f03 	teq	r1, r3
 800044e:	bf1e      	ittt	ne
 8000450:	2100      	movne	r1, #0
 8000452:	2000      	movne	r0, #0
 8000454:	bd30      	popne	{r4, r5, pc}
 8000456:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045a:	d105      	bne.n	8000468 <__adddf3+0x230>
 800045c:	0040      	lsls	r0, r0, #1
 800045e:	4149      	adcs	r1, r1
 8000460:	bf28      	it	cs
 8000462:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000466:	bd30      	pop	{r4, r5, pc}
 8000468:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800046c:	bf3c      	itt	cc
 800046e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000472:	bd30      	popcc	{r4, r5, pc}
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800047c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048a:	bf1a      	itte	ne
 800048c:	4619      	movne	r1, r3
 800048e:	4610      	movne	r0, r2
 8000490:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000494:	bf1c      	itt	ne
 8000496:	460b      	movne	r3, r1
 8000498:	4602      	movne	r2, r0
 800049a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049e:	bf06      	itte	eq
 80004a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a4:	ea91 0f03 	teqeq	r1, r3
 80004a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	bf00      	nop

080004b0 <__aeabi_ui2d>:
 80004b0:	f090 0f00 	teq	r0, #0
 80004b4:	bf04      	itt	eq
 80004b6:	2100      	moveq	r1, #0
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c4:	f04f 0500 	mov.w	r5, #0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e750      	b.n	8000370 <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_i2d>:
 80004d0:	f090 0f00 	teq	r0, #0
 80004d4:	bf04      	itt	eq
 80004d6:	2100      	moveq	r1, #0
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e8:	bf48      	it	mi
 80004ea:	4240      	negmi	r0, r0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e73e      	b.n	8000370 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_f2d>:
 80004f4:	0042      	lsls	r2, r0, #1
 80004f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000502:	bf1f      	itttt	ne
 8000504:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000508:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800050c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000510:	4770      	bxne	lr
 8000512:	f092 0f00 	teq	r2, #0
 8000516:	bf14      	ite	ne
 8000518:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000528:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800052c:	e720      	b.n	8000370 <__adddf3+0x138>
 800052e:	bf00      	nop

08000530 <__aeabi_ul2d>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	b530      	push	{r4, r5, lr}
 800053a:	f04f 0500 	mov.w	r5, #0
 800053e:	e00a      	b.n	8000556 <__aeabi_l2d+0x16>

08000540 <__aeabi_l2d>:
 8000540:	ea50 0201 	orrs.w	r2, r0, r1
 8000544:	bf08      	it	eq
 8000546:	4770      	bxeq	lr
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054e:	d502      	bpl.n	8000556 <__aeabi_l2d+0x16>
 8000550:	4240      	negs	r0, r0
 8000552:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000556:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000562:	f43f aedc 	beq.w	800031e <__adddf3+0xe6>
 8000566:	f04f 0203 	mov.w	r2, #3
 800056a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056e:	bf18      	it	ne
 8000570:	3203      	addne	r2, #3
 8000572:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000576:	bf18      	it	ne
 8000578:	3203      	addne	r2, #3
 800057a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057e:	f1c2 0320 	rsb	r3, r2, #32
 8000582:	fa00 fc03 	lsl.w	ip, r0, r3
 8000586:	fa20 f002 	lsr.w	r0, r0, r2
 800058a:	fa01 fe03 	lsl.w	lr, r1, r3
 800058e:	ea40 000e 	orr.w	r0, r0, lr
 8000592:	fa21 f102 	lsr.w	r1, r1, r2
 8000596:	4414      	add	r4, r2
 8000598:	e6c1      	b.n	800031e <__adddf3+0xe6>
 800059a:	bf00      	nop

0800059c <__aeabi_d2f>:
 800059c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80005a4:	bf24      	itt	cs
 80005a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80005aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80005ae:	d90d      	bls.n	80005cc <__aeabi_d2f+0x30>
 80005b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80005b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80005bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80005c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80005c4:	bf08      	it	eq
 80005c6:	f020 0001 	biceq.w	r0, r0, #1
 80005ca:	4770      	bx	lr
 80005cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80005d0:	d121      	bne.n	8000616 <__aeabi_d2f+0x7a>
 80005d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80005d6:	bfbc      	itt	lt
 80005d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80005dc:	4770      	bxlt	lr
 80005de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80005e6:	f1c2 0218 	rsb	r2, r2, #24
 80005ea:	f1c2 0c20 	rsb	ip, r2, #32
 80005ee:	fa10 f30c 	lsls.w	r3, r0, ip
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	bf18      	it	ne
 80005f8:	f040 0001 	orrne.w	r0, r0, #1
 80005fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000600:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000604:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000608:	ea40 000c 	orr.w	r0, r0, ip
 800060c:	fa23 f302 	lsr.w	r3, r3, r2
 8000610:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000614:	e7cc      	b.n	80005b0 <__aeabi_d2f+0x14>
 8000616:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800061a:	d107      	bne.n	800062c <__aeabi_d2f+0x90>
 800061c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000620:	bf1e      	ittt	ne
 8000622:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000626:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800062a:	4770      	bxne	lr
 800062c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000630:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000634:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <__libc_init_array>:
 800063c:	b570      	push	{r4, r5, r6, lr}
 800063e:	4e0f      	ldr	r6, [pc, #60]	; (800067c <__libc_init_array+0x40>)
 8000640:	4d0f      	ldr	r5, [pc, #60]	; (8000680 <__libc_init_array+0x44>)
 8000642:	1b76      	subs	r6, r6, r5
 8000644:	10b6      	asrs	r6, r6, #2
 8000646:	bf18      	it	ne
 8000648:	2400      	movne	r4, #0
 800064a:	d005      	beq.n	8000658 <__libc_init_array+0x1c>
 800064c:	3401      	adds	r4, #1
 800064e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000652:	4798      	blx	r3
 8000654:	42a6      	cmp	r6, r4
 8000656:	d1f9      	bne.n	800064c <__libc_init_array+0x10>
 8000658:	4e0a      	ldr	r6, [pc, #40]	; (8000684 <__libc_init_array+0x48>)
 800065a:	4d0b      	ldr	r5, [pc, #44]	; (8000688 <__libc_init_array+0x4c>)
 800065c:	1b76      	subs	r6, r6, r5
 800065e:	f003 f813 	bl	8003688 <_init>
 8000662:	10b6      	asrs	r6, r6, #2
 8000664:	bf18      	it	ne
 8000666:	2400      	movne	r4, #0
 8000668:	d006      	beq.n	8000678 <__libc_init_array+0x3c>
 800066a:	3401      	adds	r4, #1
 800066c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000670:	4798      	blx	r3
 8000672:	42a6      	cmp	r6, r4
 8000674:	d1f9      	bne.n	800066a <__libc_init_array+0x2e>
 8000676:	bd70      	pop	{r4, r5, r6, pc}
 8000678:	bd70      	pop	{r4, r5, r6, pc}
 800067a:	bf00      	nop
 800067c:	080036d8 	.word	0x080036d8
 8000680:	080036d8 	.word	0x080036d8
 8000684:	080036e0 	.word	0x080036e0
 8000688:	080036d8 	.word	0x080036d8

0800068c <register_fini>:
 800068c:	4b02      	ldr	r3, [pc, #8]	; (8000698 <register_fini+0xc>)
 800068e:	b113      	cbz	r3, 8000696 <register_fini+0xa>
 8000690:	4802      	ldr	r0, [pc, #8]	; (800069c <register_fini+0x10>)
 8000692:	f000 b805 	b.w	80006a0 <atexit>
 8000696:	4770      	bx	lr
 8000698:	00000000 	.word	0x00000000
 800069c:	080006ad 	.word	0x080006ad

080006a0 <atexit>:
 80006a0:	2300      	movs	r3, #0
 80006a2:	4601      	mov	r1, r0
 80006a4:	461a      	mov	r2, r3
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 b814 	b.w	80006d4 <__register_exitproc>

080006ac <__libc_fini_array>:
 80006ac:	b538      	push	{r3, r4, r5, lr}
 80006ae:	4d07      	ldr	r5, [pc, #28]	; (80006cc <__libc_fini_array+0x20>)
 80006b0:	4c07      	ldr	r4, [pc, #28]	; (80006d0 <__libc_fini_array+0x24>)
 80006b2:	1b2c      	subs	r4, r5, r4
 80006b4:	10a4      	asrs	r4, r4, #2
 80006b6:	d005      	beq.n	80006c4 <__libc_fini_array+0x18>
 80006b8:	3c01      	subs	r4, #1
 80006ba:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80006be:	4798      	blx	r3
 80006c0:	2c00      	cmp	r4, #0
 80006c2:	d1f9      	bne.n	80006b8 <__libc_fini_array+0xc>
 80006c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80006c8:	f002 bfe4 	b.w	8003694 <_fini>
 80006cc:	080036e4 	.word	0x080036e4
 80006d0:	080036e0 	.word	0x080036e0

080006d4 <__register_exitproc>:
 80006d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006d8:	4c25      	ldr	r4, [pc, #148]	; (8000770 <__register_exitproc+0x9c>)
 80006da:	6825      	ldr	r5, [r4, #0]
 80006dc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80006e0:	4606      	mov	r6, r0
 80006e2:	4688      	mov	r8, r1
 80006e4:	4692      	mov	sl, r2
 80006e6:	4699      	mov	r9, r3
 80006e8:	b3c4      	cbz	r4, 800075c <__register_exitproc+0x88>
 80006ea:	6860      	ldr	r0, [r4, #4]
 80006ec:	281f      	cmp	r0, #31
 80006ee:	dc17      	bgt.n	8000720 <__register_exitproc+0x4c>
 80006f0:	1c43      	adds	r3, r0, #1
 80006f2:	b176      	cbz	r6, 8000712 <__register_exitproc+0x3e>
 80006f4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80006f8:	2201      	movs	r2, #1
 80006fa:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80006fe:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
 8000702:	4082      	lsls	r2, r0
 8000704:	4311      	orrs	r1, r2
 8000706:	2e02      	cmp	r6, #2
 8000708:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
 800070c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 8000710:	d01e      	beq.n	8000750 <__register_exitproc+0x7c>
 8000712:	3002      	adds	r0, #2
 8000714:	6063      	str	r3, [r4, #4]
 8000716:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 800071a:	2000      	movs	r0, #0
 800071c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000720:	4b14      	ldr	r3, [pc, #80]	; (8000774 <__register_exitproc+0xa0>)
 8000722:	b303      	cbz	r3, 8000766 <__register_exitproc+0x92>
 8000724:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000728:	f3af 8000 	nop.w
 800072c:	4604      	mov	r4, r0
 800072e:	b1d0      	cbz	r0, 8000766 <__register_exitproc+0x92>
 8000730:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8000734:	2700      	movs	r7, #0
 8000736:	e880 0088 	stmia.w	r0, {r3, r7}
 800073a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 800073e:	4638      	mov	r0, r7
 8000740:	2301      	movs	r3, #1
 8000742:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8000746:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 800074a:	2e00      	cmp	r6, #0
 800074c:	d0e1      	beq.n	8000712 <__register_exitproc+0x3e>
 800074e:	e7d1      	b.n	80006f4 <__register_exitproc+0x20>
 8000750:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8000754:	430a      	orrs	r2, r1
 8000756:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800075a:	e7da      	b.n	8000712 <__register_exitproc+0x3e>
 800075c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8000760:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8000764:	e7c1      	b.n	80006ea <__register_exitproc+0x16>
 8000766:	f04f 30ff 	mov.w	r0, #4294967295
 800076a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800076e:	bf00      	nop
 8000770:	080036a4 	.word	0x080036a4
 8000774:	00000000 	.word	0x00000000

08000778 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000778:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007b0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800077c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800077e:	e003      	b.n	8000788 <LoopCopyDataInit>

08000780 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000780:	4b0c      	ldr	r3, [pc, #48]	; (80007b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000782:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000784:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000786:	3104      	adds	r1, #4

08000788 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000788:	480b      	ldr	r0, [pc, #44]	; (80007b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <LoopForever+0xe>)
	adds	r2, r0, r1
 800078c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800078e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000790:	d3f6      	bcc.n	8000780 <CopyDataInit>
	ldr	r2, =_sbss
 8000792:	4a0b      	ldr	r2, [pc, #44]	; (80007c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000794:	e002      	b.n	800079c <LoopFillZerobss>

08000796 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000796:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000798:	f842 3b04 	str.w	r3, [r2], #4

0800079c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800079c:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <LoopForever+0x16>)
	cmp	r2, r3
 800079e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80007a0:	d3f9      	bcc.n	8000796 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007a2:	f000 fa39 	bl	8000c18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007a6:	f7ff ff49 	bl	800063c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007aa:	f000 f811 	bl	80007d0 <main>

080007ae <LoopForever>:

LoopForever:
    b LoopForever
 80007ae:	e7fe      	b.n	80007ae <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007b0:	20003000 	.word	0x20003000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 80007b4:	080036e4 	.word	0x080036e4
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80007b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80007bc:	2000042c 	.word	0x2000042c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80007c0:	2000042c 	.word	0x2000042c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80007c4:	200004c8 	.word	0x200004c8

080007c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007c8:	e7fe      	b.n	80007c8 <ADC1_2_IRQHandler>
 80007ca:	0000      	movs	r0, r0
 80007cc:	0000      	movs	r0, r0
	...

080007d0 <main>:
#define  PERIOD_VALUE	500-1

/* USER CODE END 0 */

int main(void)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	float pwm_val=0.0;
 80007d6:	f04f 0300 	mov.w	r3, #0
 80007da:	607b      	str	r3, [r7, #4]
  uhPrescalerValue = (uint32_t)(SystemCoreClock / 1000000) - 1;
 80007dc:	4b22      	ldr	r3, [pc, #136]	; (8000868 <main+0x98>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a22      	ldr	r2, [pc, #136]	; (800086c <main+0x9c>)
 80007e2:	fba2 2303 	umull	r2, r3, r2, r3
 80007e6:	0c9b      	lsrs	r3, r3, #18
 80007e8:	3b01      	subs	r3, #1
 80007ea:	4a21      	ldr	r2, [pc, #132]	; (8000870 <main+0xa0>)
 80007ec:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ee:	f000 fb15 	bl	8000e1c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80007f2:	f000 f841 	bl	8000878 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f6:	f000 f931 	bl	8000a5c <MX_GPIO_Init>
  MX_TIM2_Init();
 80007fa:	f000 f87f 	bl	80008fc <MX_TIM2_Init>
  MX_TIM16_Init();
 80007fe:	f000 f8c5 	bl	800098c <MX_TIM16_Init>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	HAL_Delay(10);
 8000802:	200a      	movs	r0, #10
 8000804:	f000 fb56 	bl	8000eb4 <HAL_Delay>
	pwm_val = pwm_val + 0.01;
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f7ff fe73 	bl	80004f4 <__aeabi_f2d>
 800080e:	a314      	add	r3, pc, #80	; (adr r3, 8000860 <main+0x90>)
 8000810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000814:	f7ff fd10 	bl	8000238 <__adddf3>
 8000818:	4603      	mov	r3, r0
 800081a:	460c      	mov	r4, r1
 800081c:	4618      	mov	r0, r3
 800081e:	4621      	mov	r1, r4
 8000820:	f7ff febc 	bl	800059c <__aeabi_d2f>
 8000824:	4603      	mov	r3, r0
 8000826:	607b      	str	r3, [r7, #4]
	if(pwm_val > 1.0)pwm_val=0.0;	
 8000828:	edd7 7a01 	vldr	s15, [r7, #4]
 800082c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000830:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000838:	dd02      	ble.n	8000840 <main+0x70>
 800083a:	f04f 0300 	mov.w	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
	user_tim2_1_setvalue(pwm_val);
 8000840:	ed97 0a01 	vldr	s0, [r7, #4]
 8000844:	f000 f940 	bl	8000ac8 <user_tim2_1_setvalue>
	user_tim16_1_setvalue(pwm_val);
 8000848:	ed97 0a01 	vldr	s0, [r7, #4]
 800084c:	f000 f966 	bl	8000b1c <user_tim16_1_setvalue>
	HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8000850:	2108      	movs	r1, #8
 8000852:	4808      	ldr	r0, [pc, #32]	; (8000874 <main+0xa4>)
 8000854:	f000 fdde 	bl	8001414 <HAL_GPIO_TogglePin>
	}
 8000858:	e7d3      	b.n	8000802 <main+0x32>
 800085a:	bf00      	nop
 800085c:	f3af 8000 	nop.w
 8000860:	47ae147b 	.word	0x47ae147b
 8000864:	3f847ae1 	.word	0x3f847ae1
 8000868:	20000428 	.word	0x20000428
 800086c:	431bde83 	.word	0x431bde83
 8000870:	200004c0 	.word	0x200004c0
 8000874:	48000400 	.word	0x48000400

08000878 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b090      	sub	sp, #64	; 0x40
 800087c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800087e:	2302      	movs	r3, #2
 8000880:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000882:	2301      	movs	r3, #1
 8000884:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000886:	2310      	movs	r3, #16
 8000888:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800088a:	2300      	movs	r3, #0
 800088c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 0318 	add.w	r3, r7, #24
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fdd0 	bl	8001438 <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x2a>
  {
    Error_Handler();
 800089e:	f000 f96d 	bl	8000b7c <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a2:	230f      	movs	r3, #15
 80008a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 fe7e 	bl	80025bc <HAL_RCC_ClockConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x52>
  {
    Error_Handler();
 80008c6:	f000 f959 	bl	8000b7c <Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80008ca:	f002 f8dd 	bl	8002a88 <HAL_RCC_GetHCLKFreq>
 80008ce:	4602      	mov	r2, r0
 80008d0:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <SystemClock_Config+0x80>)
 80008d2:	fba3 2302 	umull	r2, r3, r3, r2
 80008d6:	099b      	lsrs	r3, r3, #6
 80008d8:	4618      	mov	r0, r3
 80008da:	f000 fbd7 	bl	800108c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80008de:	2004      	movs	r0, #4
 80008e0:	f000 fbe0 	bl	80010a4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2100      	movs	r1, #0
 80008e8:	f04f 30ff 	mov.w	r0, #4294967295
 80008ec:	f000 fbb2 	bl	8001054 <HAL_NVIC_SetPriority>
}
 80008f0:	bf00      	nop
 80008f2:	3740      	adds	r7, #64	; 0x40
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	10624dd3 	.word	0x10624dd3

080008fc <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	; 0x28
 8000900:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8000902:	4b21      	ldr	r3, [pc, #132]	; (8000988 <MX_TIM2_Init+0x8c>)
 8000904:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000908:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1080-1;
 800090a:	4b1f      	ldr	r3, [pc, #124]	; (8000988 <MX_TIM2_Init+0x8c>)
 800090c:	f240 4237 	movw	r2, #1079	; 0x437
 8000910:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000912:	4b1d      	ldr	r3, [pc, #116]	; (8000988 <MX_TIM2_Init+0x8c>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8000918:	4b1b      	ldr	r3, [pc, #108]	; (8000988 <MX_TIM2_Init+0x8c>)
 800091a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800091e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000920:	4b19      	ldr	r3, [pc, #100]	; (8000988 <MX_TIM2_Init+0x8c>)
 8000922:	2200      	movs	r2, #0
 8000924:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000926:	4818      	ldr	r0, [pc, #96]	; (8000988 <MX_TIM2_Init+0x8c>)
 8000928:	f002 f8e6 	bl	8002af8 <HAL_TIM_PWM_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_TIM2_Init+0x3a>
  {
    Error_Handler();
 8000932:	f000 f923 	bl	8000b7c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000936:	2300      	movs	r3, #0
 8000938:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800093a:	2300      	movs	r3, #0
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800093e:	f107 031c 	add.w	r3, r7, #28
 8000942:	4619      	mov	r1, r3
 8000944:	4810      	ldr	r0, [pc, #64]	; (8000988 <MX_TIM2_Init+0x8c>)
 8000946:	f002 fcf3 	bl	8003330 <HAL_TIMEx_MasterConfigSynchronization>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000950:	f000 f914 	bl	8000b7c <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000954:	2360      	movs	r3, #96	; 0x60
 8000956:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800095c:	2300      	movs	r3, #0
 800095e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000960:	2300      	movs	r3, #0
 8000962:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000964:	463b      	mov	r3, r7
 8000966:	2200      	movs	r2, #0
 8000968:	4619      	mov	r1, r3
 800096a:	4807      	ldr	r0, [pc, #28]	; (8000988 <MX_TIM2_Init+0x8c>)
 800096c:	f002 fbc8 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000976:	f000 f901 	bl	8000b7c <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 800097a:	4803      	ldr	r0, [pc, #12]	; (8000988 <MX_TIM2_Init+0x8c>)
 800097c:	f000 fa16 	bl	8000dac <HAL_TIM_MspPostInit>

}
 8000980:	bf00      	nop
 8000982:	3728      	adds	r7, #40	; 0x28
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000448 	.word	0x20000448

0800098c <MX_TIM16_Init>:

/* TIM16 init function */
static void MX_TIM16_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b092      	sub	sp, #72	; 0x48
 8000990:	af00      	add	r7, sp, #0

  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim16.Instance = TIM16;
 8000992:	4b30      	ldr	r3, [pc, #192]	; (8000a54 <MX_TIM16_Init+0xc8>)
 8000994:	4a30      	ldr	r2, [pc, #192]	; (8000a58 <MX_TIM16_Init+0xcc>)
 8000996:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1080-1;
 8000998:	4b2e      	ldr	r3, [pc, #184]	; (8000a54 <MX_TIM16_Init+0xc8>)
 800099a:	f240 4237 	movw	r2, #1079	; 0x437
 800099e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009a0:	4b2c      	ldr	r3, [pc, #176]	; (8000a54 <MX_TIM16_Init+0xc8>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2000-1;
 80009a6:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <MX_TIM16_Init+0xc8>)
 80009a8:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80009ac:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ae:	4b29      	ldr	r3, [pc, #164]	; (8000a54 <MX_TIM16_Init+0xc8>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80009b4:	4b27      	ldr	r3, [pc, #156]	; (8000a54 <MX_TIM16_Init+0xc8>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80009ba:	4826      	ldr	r0, [pc, #152]	; (8000a54 <MX_TIM16_Init+0xc8>)
 80009bc:	f002 f870 	bl	8002aa0 <HAL_TIM_Base_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80009c6:	f000 f8d9 	bl	8000b7c <Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80009ca:	4822      	ldr	r0, [pc, #136]	; (8000a54 <MX_TIM16_Init+0xc8>)
 80009cc:	f002 f894 	bl	8002af8 <HAL_TIM_PWM_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM16_Init+0x4e>
  {
    Error_Handler();
 80009d6:	f000 f8d1 	bl	8000b7c <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009da:	2360      	movs	r3, #96	; 0x60
 80009dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009e2:	2300      	movs	r3, #0
 80009e4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009e6:	2300      	movs	r3, #0
 80009e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009ea:	2300      	movs	r3, #0
 80009ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009ee:	2300      	movs	r3, #0
 80009f0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009f2:	2300      	movs	r3, #0
 80009f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009fa:	2200      	movs	r2, #0
 80009fc:	4619      	mov	r1, r3
 80009fe:	4815      	ldr	r0, [pc, #84]	; (8000a54 <MX_TIM16_Init+0xc8>)
 8000a00:	f002 fb7e 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_TIM16_Init+0x82>
  {
    Error_Handler();
 8000a0a:	f000 f8b7 	bl	8000b7c <Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a26:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000a30:	463b      	mov	r3, r7
 8000a32:	4619      	mov	r1, r3
 8000a34:	4807      	ldr	r0, [pc, #28]	; (8000a54 <MX_TIM16_Init+0xc8>)
 8000a36:	f002 fcc9 	bl	80033cc <HAL_TIMEx_ConfigBreakDeadTime>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM16_Init+0xb8>
  {
    Error_Handler();
 8000a40:	f000 f89c 	bl	8000b7c <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim16);
 8000a44:	4803      	ldr	r0, [pc, #12]	; (8000a54 <MX_TIM16_Init+0xc8>)
 8000a46:	f000 f9b1 	bl	8000dac <HAL_TIM_MspPostInit>

}
 8000a4a:	bf00      	nop
 8000a4c:	3748      	adds	r7, #72	; 0x48
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000484 	.word	0x20000484
 8000a58:	40014400 	.word	0x40014400

08000a5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b088      	sub	sp, #32
 8000a60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	4a17      	ldr	r2, [pc, #92]	; (8000ac0 <MX_GPIO_Init+0x64>)
 8000a64:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <MX_GPIO_Init+0x64>)
 8000a66:	695b      	ldr	r3, [r3, #20]
 8000a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a6c:	6153      	str	r3, [r2, #20]
 8000a6e:	4b14      	ldr	r3, [pc, #80]	; (8000ac0 <MX_GPIO_Init+0x64>)
 8000a70:	695b      	ldr	r3, [r3, #20]
 8000a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a76:	60bb      	str	r3, [r7, #8]
 8000a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7a:	4a11      	ldr	r2, [pc, #68]	; (8000ac0 <MX_GPIO_Init+0x64>)
 8000a7c:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <MX_GPIO_Init+0x64>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a84:	6153      	str	r3, [r2, #20]
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <MX_GPIO_Init+0x64>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a8e:	607b      	str	r3, [r7, #4]
 8000a90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
 8000a94:	2108      	movs	r1, #8
 8000a96:	480b      	ldr	r0, [pc, #44]	; (8000ac4 <MX_GPIO_Init+0x68>)
 8000a98:	f000 fca4 	bl	80013e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000a9c:	2308      	movs	r3, #8
 8000a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4804      	ldr	r0, [pc, #16]	; (8000ac4 <MX_GPIO_Init+0x68>)
 8000ab4:	f000 fb20 	bl	80010f8 <HAL_GPIO_Init>

}
 8000ab8:	bf00      	nop
 8000aba:	3720      	adds	r7, #32
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	48000400 	.word	0x48000400

08000ac8 <user_tim2_1_setvalue>:

/* USER CODE BEGIN 4 */
void user_tim2_1_setvalue(float value)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	; 0x28
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	ed87 0a01 	vstr	s0, [r7, #4]
    TIM_OC_InitTypeDef sConfigOC;
  
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ad2:	2360      	movs	r3, #96	; 0x60
 8000ad4:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = (uint32_t)((PERIOD_VALUE)*value);
 8000ad6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ada:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000b14 <user_tim2_1_setvalue+0x4c>
 8000ade:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ae6:	ee17 3a90 	vmov	r3, s15
 8000aea:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8000af4:	f107 030c 	add.w	r3, r7, #12
 8000af8:	2200      	movs	r2, #0
 8000afa:	4619      	mov	r1, r3
 8000afc:	4806      	ldr	r0, [pc, #24]	; (8000b18 <user_tim2_1_setvalue+0x50>)
 8000afe:	f002 faff 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);  
 8000b02:	2100      	movs	r1, #0
 8000b04:	4804      	ldr	r0, [pc, #16]	; (8000b18 <user_tim2_1_setvalue+0x50>)
 8000b06:	f002 f823 	bl	8002b50 <HAL_TIM_PWM_Start>
}
 8000b0a:	bf00      	nop
 8000b0c:	3728      	adds	r7, #40	; 0x28
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	43f98000 	.word	0x43f98000
 8000b18:	20000448 	.word	0x20000448

08000b1c <user_tim16_1_setvalue>:
void user_tim16_1_setvalue(float value)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08a      	sub	sp, #40	; 0x28
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	ed87 0a01 	vstr	s0, [r7, #4]
    TIM_OC_InitTypeDef sConfigOC;
  
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b26:	2360      	movs	r3, #96	; 0x60
 8000b28:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = (uint32_t)((PERIOD_VALUE)*value);
 8000b2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b2e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000b74 <user_tim16_1_setvalue+0x58>
 8000b32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b3a:	ee17 3a90 	vmov	r3, s15
 8000b3e:	613b      	str	r3, [r7, #16]
		sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]
		sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61bb      	str	r3, [r7, #24]
		sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61fb      	str	r3, [r7, #28]
		sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	623b      	str	r3, [r7, #32]
		sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b50:	2300      	movs	r3, #0
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1);
 8000b54:	f107 030c 	add.w	r3, r7, #12
 8000b58:	2200      	movs	r2, #0
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4806      	ldr	r0, [pc, #24]	; (8000b78 <user_tim16_1_setvalue+0x5c>)
 8000b5e:	f002 facf 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);  
 8000b62:	2100      	movs	r1, #0
 8000b64:	4804      	ldr	r0, [pc, #16]	; (8000b78 <user_tim16_1_setvalue+0x5c>)
 8000b66:	f001 fff3 	bl	8002b50 <HAL_TIM_PWM_Start>
}
 8000b6a:	bf00      	nop
 8000b6c:	3728      	adds	r7, #40	; 0x28
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	43f98000 	.word	0x43f98000
 8000b78:	20000484 	.word	0x20000484

08000b7c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
		HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8000b80:	2201      	movs	r2, #1
 8000b82:	2108      	movs	r1, #8
 8000b84:	4807      	ldr	r0, [pc, #28]	; (8000ba4 <Error_Handler+0x28>)
 8000b86:	f000 fc2d 	bl	80013e4 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000b8a:	2032      	movs	r0, #50	; 0x32
 8000b8c:	f000 f992 	bl	8000eb4 <HAL_Delay>
		HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2108      	movs	r1, #8
 8000b94:	4803      	ldr	r0, [pc, #12]	; (8000ba4 <Error_Handler+0x28>)
 8000b96:	f000 fc25 	bl	80013e4 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000b9a:	2032      	movs	r0, #50	; 0x32
 8000b9c:	f000 f98a 	bl	8000eb4 <HAL_Delay>
  }
 8000ba0:	e7ee      	b.n	8000b80 <Error_Handler+0x4>
 8000ba2:	bf00      	nop
 8000ba4:	48000400 	.word	0x48000400

08000ba8 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
  }
 8000bbc:	e7fe      	b.n	8000bbc <HardFault_Handler+0x4>
 8000bbe:	bf00      	nop

08000bc0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
  }
 8000bc4:	e7fe      	b.n	8000bc4 <MemManage_Handler+0x4>
 8000bc6:	bf00      	nop

08000bc8 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
  }
 8000bcc:	e7fe      	b.n	8000bcc <BusFault_Handler+0x4>
 8000bce:	bf00      	nop

08000bd0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
  }
 8000bd4:	e7fe      	b.n	8000bd4 <UsageFault_Handler+0x4>
 8000bd6:	bf00      	nop

08000bd8 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c0c:	f000 f938 	bl	8000e80 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000c10:	f000 fa64 	bl	80010dc <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c1c:	4a1f      	ldr	r2, [pc, #124]	; (8000c9c <SystemInit+0x84>)
 8000c1e:	4b1f      	ldr	r3, [pc, #124]	; (8000c9c <SystemInit+0x84>)
 8000c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000c2c:	4a1c      	ldr	r2, [pc, #112]	; (8000ca0 <SystemInit+0x88>)
 8000c2e:	4b1c      	ldr	r3, [pc, #112]	; (8000ca0 <SystemInit+0x88>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000c38:	4919      	ldr	r1, [pc, #100]	; (8000ca0 <SystemInit+0x88>)
 8000c3a:	4b19      	ldr	r3, [pc, #100]	; (8000ca0 <SystemInit+0x88>)
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	4b19      	ldr	r3, [pc, #100]	; (8000ca4 <SystemInit+0x8c>)
 8000c40:	4013      	ands	r3, r2
 8000c42:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000c44:	4a16      	ldr	r2, [pc, #88]	; (8000ca0 <SystemInit+0x88>)
 8000c46:	4b16      	ldr	r3, [pc, #88]	; (8000ca0 <SystemInit+0x88>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c52:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c54:	4a12      	ldr	r2, [pc, #72]	; (8000ca0 <SystemInit+0x88>)
 8000c56:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <SystemInit+0x88>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c5e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000c60:	4a0f      	ldr	r2, [pc, #60]	; (8000ca0 <SystemInit+0x88>)
 8000c62:	4b0f      	ldr	r3, [pc, #60]	; (8000ca0 <SystemInit+0x88>)
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000c6a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000c6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ca0 <SystemInit+0x88>)
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ca0 <SystemInit+0x88>)
 8000c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c72:	f023 030f 	bic.w	r3, r3, #15
 8000c76:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8000c78:	4909      	ldr	r1, [pc, #36]	; (8000ca0 <SystemInit+0x88>)
 8000c7a:	4b09      	ldr	r3, [pc, #36]	; (8000ca0 <SystemInit+0x88>)
 8000c7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ca8 <SystemInit+0x90>)
 8000c80:	4013      	ands	r3, r2
 8000c82:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000c84:	4b06      	ldr	r3, [pc, #24]	; (8000ca0 <SystemInit+0x88>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c8a:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <SystemInit+0x84>)
 8000c8c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c90:	609a      	str	r2, [r3, #8]
#endif
}
 8000c92:	bf00      	nop
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00
 8000ca0:	40021000 	.word	0x40021000
 8000ca4:	f87fc00c 	.word	0xf87fc00c
 8000ca8:	ff00fccc 	.word	0xff00fccc

08000cac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb2:	4a1e      	ldr	r2, [pc, #120]	; (8000d2c <HAL_MspInit+0x80>)
 8000cb4:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <HAL_MspInit+0x80>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6193      	str	r3, [r2, #24]
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <HAL_MspInit+0x80>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cca:	2003      	movs	r0, #3
 8000ccc:	f000 f9b6 	bl	800103c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	f06f 000b 	mvn.w	r0, #11
 8000cd8:	f000 f9bc 	bl	8001054 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2100      	movs	r1, #0
 8000ce0:	f06f 000a 	mvn.w	r0, #10
 8000ce4:	f000 f9b6 	bl	8001054 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2100      	movs	r1, #0
 8000cec:	f06f 0009 	mvn.w	r0, #9
 8000cf0:	f000 f9b0 	bl	8001054 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	f06f 0004 	mvn.w	r0, #4
 8000cfc:	f000 f9aa 	bl	8001054 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2100      	movs	r1, #0
 8000d04:	f06f 0003 	mvn.w	r0, #3
 8000d08:	f000 f9a4 	bl	8001054 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2100      	movs	r1, #0
 8000d10:	f06f 0001 	mvn.w	r0, #1
 8000d14:	f000 f99e 	bl	8001054 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d20:	f000 f998 	bl	8001054 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM2)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d40:	d10b      	bne.n	8000d5a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d42:	4a09      	ldr	r2, [pc, #36]	; (8000d68 <HAL_TIM_PWM_MspInit+0x38>)
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <HAL_TIM_PWM_MspInit+0x38>)
 8000d46:	69db      	ldr	r3, [r3, #28]
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	61d3      	str	r3, [r2, #28]
 8000d4e:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <HAL_TIM_PWM_MspInit+0x38>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000d5a:	bf00      	nop
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	40021000 	.word	0x40021000

08000d6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM16)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <HAL_TIM_Base_MspInit+0x38>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d10b      	bne.n	8000d96 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000d7e:	4a0a      	ldr	r2, [pc, #40]	; (8000da8 <HAL_TIM_Base_MspInit+0x3c>)
 8000d80:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <HAL_TIM_Base_MspInit+0x3c>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d88:	6193      	str	r3, [r2, #24]
 8000d8a:	4b07      	ldr	r3, [pc, #28]	; (8000da8 <HAL_TIM_Base_MspInit+0x3c>)
 8000d8c:	699b      	ldr	r3, [r3, #24]
 8000d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000d96:	bf00      	nop
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	40014400 	.word	0x40014400
 8000da8:	40021000 	.word	0x40021000

08000dac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b088      	sub	sp, #32
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dbc:	d111      	bne.n	8000de2 <HAL_TIM_MspPostInit+0x36>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000dbe:	2320      	movs	r3, #32
 8000dc0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd2:	f107 030c 	add.w	r3, r7, #12
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ddc:	f000 f98c 	bl	80010f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8000de0:	e015      	b.n	8000e0e <HAL_TIM_MspPostInit+0x62>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM16)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a0c      	ldr	r2, [pc, #48]	; (8000e18 <HAL_TIM_MspPostInit+0x6c>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d110      	bne.n	8000e0e <HAL_TIM_MspPostInit+0x62>
  /* USER CODE END TIM16_MspPostInit 0 */
  
    /**TIM16 GPIO Configuration    
    PA6     ------> TIM16_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dec:	2340      	movs	r3, #64	; 0x40
 8000dee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e00:	f107 030c 	add.w	r3, r7, #12
 8000e04:	4619      	mov	r1, r3
 8000e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0a:	f000 f975 	bl	80010f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8000e0e:	bf00      	nop
 8000e10:	3720      	adds	r7, #32
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40014400 	.word	0x40014400

08000e1c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e20:	4a08      	ldr	r2, [pc, #32]	; (8000e44 <HAL_Init+0x28>)
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <HAL_Init+0x28>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f043 0310 	orr.w	r3, r3, #16
 8000e2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e2c:	2003      	movs	r0, #3
 8000e2e:	f000 f905 	bl	800103c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e32:	2000      	movs	r0, #0
 8000e34:	f000 f808 	bl	8000e48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e38:	f7ff ff38 	bl	8000cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40022000 	.word	0x40022000

08000e48 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 8000e50:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <HAL_InitTick+0x30>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a09      	ldr	r2, [pc, #36]	; (8000e7c <HAL_InitTick+0x34>)
 8000e56:	fba2 2303 	umull	r2, r3, r2, r3
 8000e5a:	099b      	lsrs	r3, r3, #6
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f000 f915 	bl	800108c <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	6879      	ldr	r1, [r7, #4]
 8000e66:	f04f 30ff 	mov.w	r0, #4294967295
 8000e6a:	f000 f8f3 	bl	8001054 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000e6e:	2300      	movs	r3, #0
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000428 	.word	0x20000428
 8000e7c:	10624dd3 	.word	0x10624dd3

08000e80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  uwTick++;
 8000e84:	4b04      	ldr	r3, [pc, #16]	; (8000e98 <HAL_IncTick+0x18>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	4a03      	ldr	r2, [pc, #12]	; (8000e98 <HAL_IncTick+0x18>)
 8000e8c:	6013      	str	r3, [r2, #0]
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	200004c4 	.word	0x200004c4

08000e9c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000ea0:	4b03      	ldr	r3, [pc, #12]	; (8000eb0 <HAL_GetTick+0x14>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	200004c4 	.word	0x200004c4

08000eb4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ebc:	f7ff ffee 	bl	8000e9c <HAL_GetTick>
 8000ec0:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8000ec2:	bf00      	nop
 8000ec4:	f7ff ffea 	bl	8000e9c <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	1ad2      	subs	r2, r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d3f7      	bcc.n	8000ec4 <HAL_Delay+0x10>
  {
  }
}
 8000ed4:	bf00      	nop
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <NVIC_SetPriorityGrouping+0x44>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef2:	68ba      	ldr	r2, [r7, #8]
 8000ef4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000f04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f0c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000f0e:	4a04      	ldr	r2, [pc, #16]	; (8000f20 <NVIC_SetPriorityGrouping+0x44>)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	60d3      	str	r3, [r2, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <NVIC_GetPriorityGrouping+0x18>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000f30:	0a1b      	lsrs	r3, r3, #8
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	6039      	str	r1, [r7, #0]
 8000f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	da0b      	bge.n	8000f6c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f54:	490d      	ldr	r1, [pc, #52]	; (8000f8c <NVIC_SetPriority+0x4c>)
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	f003 030f 	and.w	r3, r3, #15
 8000f5c:	3b04      	subs	r3, #4
 8000f5e:	683a      	ldr	r2, [r7, #0]
 8000f60:	b2d2      	uxtb	r2, r2
 8000f62:	0112      	lsls	r2, r2, #4
 8000f64:	b2d2      	uxtb	r2, r2
 8000f66:	440b      	add	r3, r1
 8000f68:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f6a:	e009      	b.n	8000f80 <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	4908      	ldr	r1, [pc, #32]	; (8000f90 <NVIC_SetPriority+0x50>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	683a      	ldr	r2, [r7, #0]
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000ed00 	.word	0xe000ed00
 8000f90:	e000e100 	.word	0xe000e100

08000f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b089      	sub	sp, #36	; 0x24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	f1c3 0307 	rsb	r3, r3, #7
 8000fae:	2b04      	cmp	r3, #4
 8000fb0:	bf28      	it	cs
 8000fb2:	2304      	movcs	r3, #4
 8000fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3304      	adds	r3, #4
 8000fba:	2b06      	cmp	r3, #6
 8000fbc:	d902      	bls.n	8000fc4 <NVIC_EncodePriority+0x30>
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3b03      	subs	r3, #3
 8000fc2:	e000      	b.n	8000fc6 <NVIC_EncodePriority+0x32>
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	1e5a      	subs	r2, r3, #1
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	401a      	ands	r2, r3
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fda:	2101      	movs	r1, #1
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe2:	1e59      	subs	r1, r3, #1
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000fe8:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3724      	adds	r7, #36	; 0x24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001008:	d301      	bcc.n	800100e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800100a:	2301      	movs	r3, #1
 800100c:	e00f      	b.n	800102e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100e:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <SysTick_Config+0x40>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3b01      	subs	r3, #1
 8001014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001016:	210f      	movs	r1, #15
 8001018:	f04f 30ff 	mov.w	r0, #4294967295
 800101c:	f7ff ff90 	bl	8000f40 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <SysTick_Config+0x40>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001026:	4b04      	ldr	r3, [pc, #16]	; (8001038 <SysTick_Config+0x40>)
 8001028:	2207      	movs	r2, #7
 800102a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	e000e010 	.word	0xe000e010

0800103c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ff49 	bl	8000edc <NVIC_SetPriorityGrouping>
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop

08001054 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001066:	f7ff ff5d 	bl	8000f24 <NVIC_GetPriorityGrouping>
 800106a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	68b9      	ldr	r1, [r7, #8]
 8001070:	6978      	ldr	r0, [r7, #20]
 8001072:	f7ff ff8f 	bl	8000f94 <NVIC_EncodePriority>
 8001076:	4602      	mov	r2, r0
 8001078:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800107c:	4611      	mov	r1, r2
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff ff5e 	bl	8000f40 <NVIC_SetPriority>
}
 8001084:	bf00      	nop
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff ffaf 	bl	8000ff8 <SysTick_Config>
 800109a:	4603      	mov	r3, r0
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	d106      	bne.n	80010c0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010b2:	4a09      	ldr	r2, [pc, #36]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f043 0304 	orr.w	r3, r3, #4
 80010bc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80010be:	e005      	b.n	80010cc <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80010c0:	4a05      	ldr	r2, [pc, #20]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010c2:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f023 0304 	bic.w	r3, r3, #4
 80010ca:	6013      	str	r3, [r2, #0]
  }
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000e010 	.word	0xe000e010

080010dc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80010e0:	f000 f802 	bl	80010e8 <HAL_SYSTICK_Callback>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop

080010f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b087      	sub	sp, #28
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800110e:	e14e      	b.n	80013ae <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	2101      	movs	r1, #1
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	fa01 f303 	lsl.w	r3, r1, r3
 800111c:	4013      	ands	r3, r2
 800111e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	f000 8140 	beq.w	80013a8 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	2b02      	cmp	r3, #2
 800112e:	d003      	beq.n	8001138 <HAL_GPIO_Init+0x40>
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b12      	cmp	r3, #18
 8001136:	d123      	bne.n	8001180 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	08da      	lsrs	r2, r3, #3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3208      	adds	r2, #8
 8001140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	f003 0307 	and.w	r3, r3, #7
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	220f      	movs	r2, #15
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4013      	ands	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	691a      	ldr	r2, [r3, #16]
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	08da      	lsrs	r2, r3, #3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	3208      	adds	r2, #8
 800117a:	6939      	ldr	r1, [r7, #16]
 800117c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	2203      	movs	r2, #3
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	43db      	mvns	r3, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4013      	ands	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0203 	and.w	r2, r3, #3
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d00b      	beq.n	80011d4 <HAL_GPIO_Init+0xdc>
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d007      	beq.n	80011d4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011c8:	2b11      	cmp	r3, #17
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	2b12      	cmp	r3, #18
 80011d2:	d130      	bne.n	8001236 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	2203      	movs	r2, #3
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	68da      	ldr	r2, [r3, #12]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800120a:	2201      	movs	r2, #1
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	43db      	mvns	r3, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	091b      	lsrs	r3, r3, #4
 8001220:	f003 0201 	and.w	r2, r3, #1
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	4013      	ands	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126e:	2b00      	cmp	r3, #0
 8001270:	f000 809a 	beq.w	80013a8 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001274:	4a55      	ldr	r2, [pc, #340]	; (80013cc <HAL_GPIO_Init+0x2d4>)
 8001276:	4b55      	ldr	r3, [pc, #340]	; (80013cc <HAL_GPIO_Init+0x2d4>)
 8001278:	699b      	ldr	r3, [r3, #24]
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	6193      	str	r3, [r2, #24]
 8001280:	4b52      	ldr	r3, [pc, #328]	; (80013cc <HAL_GPIO_Init+0x2d4>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	f003 0301 	and.w	r3, r3, #1
 8001288:	60bb      	str	r3, [r7, #8]
 800128a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800128c:	4a50      	ldr	r2, [pc, #320]	; (80013d0 <HAL_GPIO_Init+0x2d8>)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	089b      	lsrs	r3, r3, #2
 8001292:	3302      	adds	r3, #2
 8001294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001298:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	f003 0303 	and.w	r3, r3, #3
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	220f      	movs	r2, #15
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43db      	mvns	r3, r3
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	4013      	ands	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012b6:	d013      	beq.n	80012e0 <HAL_GPIO_Init+0x1e8>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a46      	ldr	r2, [pc, #280]	; (80013d4 <HAL_GPIO_Init+0x2dc>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d00d      	beq.n	80012dc <HAL_GPIO_Init+0x1e4>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a45      	ldr	r2, [pc, #276]	; (80013d8 <HAL_GPIO_Init+0x2e0>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d007      	beq.n	80012d8 <HAL_GPIO_Init+0x1e0>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a44      	ldr	r2, [pc, #272]	; (80013dc <HAL_GPIO_Init+0x2e4>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d101      	bne.n	80012d4 <HAL_GPIO_Init+0x1dc>
 80012d0:	2303      	movs	r3, #3
 80012d2:	e006      	b.n	80012e2 <HAL_GPIO_Init+0x1ea>
 80012d4:	2305      	movs	r3, #5
 80012d6:	e004      	b.n	80012e2 <HAL_GPIO_Init+0x1ea>
 80012d8:	2302      	movs	r3, #2
 80012da:	e002      	b.n	80012e2 <HAL_GPIO_Init+0x1ea>
 80012dc:	2301      	movs	r3, #1
 80012de:	e000      	b.n	80012e2 <HAL_GPIO_Init+0x1ea>
 80012e0:	2300      	movs	r3, #0
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	f002 0203 	and.w	r2, r2, #3
 80012e8:	0092      	lsls	r2, r2, #2
 80012ea:	4093      	lsls	r3, r2
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012f2:	4937      	ldr	r1, [pc, #220]	; (80013d0 <HAL_GPIO_Init+0x2d8>)
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	089b      	lsrs	r3, r3, #2
 80012f8:	3302      	adds	r3, #2
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001300:	4b37      	ldr	r3, [pc, #220]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	43db      	mvns	r3, r3
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	4013      	ands	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d003      	beq.n	8001324 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	4313      	orrs	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001324:	4a2e      	ldr	r2, [pc, #184]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800132a:	4b2d      	ldr	r3, [pc, #180]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	43db      	mvns	r3, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d003      	beq.n	800134e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4313      	orrs	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800134e:	4a24      	ldr	r2, [pc, #144]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001354:	4b22      	ldr	r3, [pc, #136]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	43db      	mvns	r3, r3
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4313      	orrs	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001378:	4a19      	ldr	r2, [pc, #100]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800137e:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	43db      	mvns	r3, r3
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	4013      	ands	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	4313      	orrs	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80013a2:	4a0f      	ldr	r2, [pc, #60]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	3301      	adds	r3, #1
 80013ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	fa22 f303 	lsr.w	r3, r2, r3
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f47f aea9 	bne.w	8001110 <HAL_GPIO_Init+0x18>
      }
    }
    
    position++;
  }
}
 80013be:	bf00      	nop
 80013c0:	371c      	adds	r7, #28
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000
 80013d0:	40010000 	.word	0x40010000
 80013d4:	48000400 	.word	0x48000400
 80013d8:	48000800 	.word	0x48000800
 80013dc:	48000c00 	.word	0x48000c00
 80013e0:	40010400 	.word	0x40010400

080013e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
 80013f0:	4613      	mov	r3, r2
 80013f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013f4:	787b      	ldrb	r3, [r7, #1]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013fa:	887a      	ldrh	r2, [r7, #2]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001400:	e002      	b.n	8001408 <HAL_GPIO_WritePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001402:	887a      	ldrh	r2, [r7, #2]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	695a      	ldr	r2, [r3, #20]
 8001424:	887b      	ldrh	r3, [r7, #2]
 8001426:	405a      	eors	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	615a      	str	r2, [r3, #20]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 800143e:	af00      	add	r7, sp, #0
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8001444:	2300      	movs	r3, #0
 8001446:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0301 	and.w	r3, r3, #1
 8001454:	2b00      	cmp	r3, #0
 8001456:	f000 81e8 	beq.w	800182a <HAL_RCC_OscConfig+0x3f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800145a:	4bb8      	ldr	r3, [pc, #736]	; (800173c <HAL_RCC_OscConfig+0x304>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 030c 	and.w	r3, r3, #12
 8001462:	2b04      	cmp	r3, #4
 8001464:	d00c      	beq.n	8001480 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001466:	4bb5      	ldr	r3, [pc, #724]	; (800173c <HAL_RCC_OscConfig+0x304>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f003 030c 	and.w	r3, r3, #12
 800146e:	2b08      	cmp	r3, #8
 8001470:	f040 8082 	bne.w	8001578 <HAL_RCC_OscConfig+0x140>
 8001474:	4bb1      	ldr	r3, [pc, #708]	; (800173c <HAL_RCC_OscConfig+0x304>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d07b      	beq.n	8001578 <HAL_RCC_OscConfig+0x140>
 8001480:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001484:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001488:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800148c:	fa93 f2a3 	rbit	r2, r3
 8001490:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001494:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001496:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800149a:	681b      	ldr	r3, [r3, #0]
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800149c:	fab3 f383 	clz	r3, r3
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	f043 0320 	orr.w	r3, r3, #32
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	095b      	lsrs	r3, r3, #5
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d102      	bne.n	80014b8 <HAL_RCC_OscConfig+0x80>
 80014b2:	4ba2      	ldr	r3, [pc, #648]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	e039      	b.n	800152c <HAL_RCC_OscConfig+0xf4>
 80014b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014bc:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80014c4:	fa93 f2a3 	rbit	r2, r3
 80014c8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80014cc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80014ce:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	fab3 f383 	clz	r3, r3
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	f043 0320 	orr.w	r3, r3, #32
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	095b      	lsrs	r3, r3, #5
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d102      	bne.n	80014f0 <HAL_RCC_OscConfig+0xb8>
 80014ea:	4b94      	ldr	r3, [pc, #592]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	e01d      	b.n	800152c <HAL_RCC_OscConfig+0xf4>
 80014f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014f4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80014fc:	fa93 f2a3 	rbit	r2, r3
 8001500:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001504:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001506:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	fab3 f383 	clz	r3, r3
 8001510:	b2db      	uxtb	r3, r3
 8001512:	f043 0320 	orr.w	r3, r3, #32
 8001516:	b2db      	uxtb	r3, r3
 8001518:	b2db      	uxtb	r3, r3
 800151a:	095b      	lsrs	r3, r3, #5
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b04      	cmp	r3, #4
 8001520:	d102      	bne.n	8001528 <HAL_RCC_OscConfig+0xf0>
 8001522:	4b86      	ldr	r3, [pc, #536]	; (800173c <HAL_RCC_OscConfig+0x304>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	e001      	b.n	800152c <HAL_RCC_OscConfig+0xf4>
 8001528:	4b84      	ldr	r3, [pc, #528]	; (800173c <HAL_RCC_OscConfig+0x304>)
 800152a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800152c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001530:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001534:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 8001538:	fa92 f1a2 	rbit	r1, r2
 800153c:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8001540:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001542:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8001546:	6812      	ldr	r2, [r2, #0]
 8001548:	fab2 f282 	clz	r2, r2
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	f042 0220 	orr.w	r2, r2, #32
 8001552:	b2d2      	uxtb	r2, r2
 8001554:	b2d2      	uxtb	r2, r2
 8001556:	f002 021f 	and.w	r2, r2, #31
 800155a:	40d3      	lsrs	r3, r2
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	2b00      	cmp	r3, #0
 8001562:	f000 8161 	beq.w	8001828 <HAL_RCC_OscConfig+0x3f0>
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	f040 815b 	bne.w	8001828 <HAL_RCC_OscConfig+0x3f0>
      {
        return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	f001 b81a 	b.w	80025ac <HAL_RCC_OscConfig+0x1174>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001578:	1d3b      	adds	r3, r7, #4
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001582:	d106      	bne.n	8001592 <HAL_RCC_OscConfig+0x15a>
 8001584:	4a6d      	ldr	r2, [pc, #436]	; (800173c <HAL_RCC_OscConfig+0x304>)
 8001586:	4b6d      	ldr	r3, [pc, #436]	; (800173c <HAL_RCC_OscConfig+0x304>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800158e:	6013      	str	r3, [r2, #0]
 8001590:	e030      	b.n	80015f4 <HAL_RCC_OscConfig+0x1bc>
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d10c      	bne.n	80015b6 <HAL_RCC_OscConfig+0x17e>
 800159c:	4a67      	ldr	r2, [pc, #412]	; (800173c <HAL_RCC_OscConfig+0x304>)
 800159e:	4b67      	ldr	r3, [pc, #412]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4a64      	ldr	r2, [pc, #400]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015aa:	4b64      	ldr	r3, [pc, #400]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	e01e      	b.n	80015f4 <HAL_RCC_OscConfig+0x1bc>
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015c0:	d10c      	bne.n	80015dc <HAL_RCC_OscConfig+0x1a4>
 80015c2:	4a5e      	ldr	r2, [pc, #376]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015c4:	4b5d      	ldr	r3, [pc, #372]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015cc:	6013      	str	r3, [r2, #0]
 80015ce:	4a5b      	ldr	r2, [pc, #364]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015d0:	4b5a      	ldr	r3, [pc, #360]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015d8:	6013      	str	r3, [r2, #0]
 80015da:	e00b      	b.n	80015f4 <HAL_RCC_OscConfig+0x1bc>
 80015dc:	4a57      	ldr	r2, [pc, #348]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015de:	4b57      	ldr	r3, [pc, #348]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015e6:	6013      	str	r3, [r2, #0]
 80015e8:	4a54      	ldr	r2, [pc, #336]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015ea:	4b54      	ldr	r3, [pc, #336]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015f2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015f4:	4951      	ldr	r1, [pc, #324]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015f6:	4b51      	ldr	r3, [pc, #324]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80015f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fa:	f023 020f 	bic.w	r2, r3, #15
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	4313      	orrs	r3, r2
 8001606:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	f000 8083 	beq.w	800171a <HAL_RCC_OscConfig+0x2e2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001614:	f7ff fc42 	bl	8000e9c <HAL_GetTick>
 8001618:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161c:	e00a      	b.n	8001634 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800161e:	f7ff fc3d 	bl	8000e9c <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	; 0x64
 800162c:	d902      	bls.n	8001634 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	f000 bfbc 	b.w	80025ac <HAL_RCC_OscConfig+0x1174>
 8001634:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001638:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001640:	fa93 f2a3 	rbit	r2, r3
 8001644:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001648:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800164a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800164e:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001650:	fab3 f383 	clz	r3, r3
 8001654:	b2db      	uxtb	r3, r3
 8001656:	f043 0320 	orr.w	r3, r3, #32
 800165a:	b2db      	uxtb	r3, r3
 800165c:	b2db      	uxtb	r3, r3
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b01      	cmp	r3, #1
 8001664:	d102      	bne.n	800166c <HAL_RCC_OscConfig+0x234>
 8001666:	4b35      	ldr	r3, [pc, #212]	; (800173c <HAL_RCC_OscConfig+0x304>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	e039      	b.n	80016e0 <HAL_RCC_OscConfig+0x2a8>
 800166c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001670:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001674:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001678:	fa93 f2a3 	rbit	r2, r3
 800167c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001680:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001682:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	fab3 f383 	clz	r3, r3
 800168c:	b2db      	uxtb	r3, r3
 800168e:	f043 0320 	orr.w	r3, r3, #32
 8001692:	b2db      	uxtb	r3, r3
 8001694:	b2db      	uxtb	r3, r3
 8001696:	095b      	lsrs	r3, r3, #5
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b02      	cmp	r3, #2
 800169c:	d102      	bne.n	80016a4 <HAL_RCC_OscConfig+0x26c>
 800169e:	4b27      	ldr	r3, [pc, #156]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	e01d      	b.n	80016e0 <HAL_RCC_OscConfig+0x2a8>
 80016a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016a8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ac:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80016b0:	fa93 f2a3 	rbit	r2, r3
 80016b4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80016b8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80016ba:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	fab3 f383 	clz	r3, r3
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	f043 0320 	orr.w	r3, r3, #32
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	095b      	lsrs	r3, r3, #5
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b04      	cmp	r3, #4
 80016d4:	d102      	bne.n	80016dc <HAL_RCC_OscConfig+0x2a4>
 80016d6:	4b19      	ldr	r3, [pc, #100]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	e001      	b.n	80016e0 <HAL_RCC_OscConfig+0x2a8>
 80016dc:	4b17      	ldr	r3, [pc, #92]	; (800173c <HAL_RCC_OscConfig+0x304>)
 80016de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016e4:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e8:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 80016ec:	fa92 f1a2 	rbit	r1, r2
 80016f0:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 80016f4:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80016f6:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	fab2 f282 	clz	r2, r2
 8001700:	b2d2      	uxtb	r2, r2
 8001702:	f042 0220 	orr.w	r2, r2, #32
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	b2d2      	uxtb	r2, r2
 800170a:	f002 021f 	and.w	r2, r2, #31
 800170e:	40d3      	lsrs	r3, r2
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	2b00      	cmp	r3, #0
 8001716:	d082      	beq.n	800161e <HAL_RCC_OscConfig+0x1e6>
 8001718:	e087      	b.n	800182a <HAL_RCC_OscConfig+0x3f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171a:	f7ff fbbf 	bl	8000e9c <HAL_GetTick>
 800171e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001722:	e00d      	b.n	8001740 <HAL_RCC_OscConfig+0x308>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001724:	f7ff fbba 	bl	8000e9c <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b64      	cmp	r3, #100	; 0x64
 8001732:	d905      	bls.n	8001740 <HAL_RCC_OscConfig+0x308>
          {
            return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	f000 bf39 	b.w	80025ac <HAL_RCC_OscConfig+0x1174>
 800173a:	bf00      	nop
 800173c:	40021000 	.word	0x40021000
 8001740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001744:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001748:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800174c:	fa93 f2a3 	rbit	r2, r3
 8001750:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001754:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001756:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800175a:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800175c:	fab3 f383 	clz	r3, r3
 8001760:	b2db      	uxtb	r3, r3
 8001762:	f043 0320 	orr.w	r3, r3, #32
 8001766:	b2db      	uxtb	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b01      	cmp	r3, #1
 8001770:	d102      	bne.n	8001778 <HAL_RCC_OscConfig+0x340>
 8001772:	4bb6      	ldr	r3, [pc, #728]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	e039      	b.n	80017ec <HAL_RCC_OscConfig+0x3b4>
 8001778:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800177c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001780:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001784:	fa93 f2a3 	rbit	r2, r3
 8001788:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800178c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800178e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	fab3 f383 	clz	r3, r3
 8001798:	b2db      	uxtb	r3, r3
 800179a:	f043 0320 	orr.w	r3, r3, #32
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	095b      	lsrs	r3, r3, #5
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d102      	bne.n	80017b0 <HAL_RCC_OscConfig+0x378>
 80017aa:	4ba8      	ldr	r3, [pc, #672]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	e01d      	b.n	80017ec <HAL_RCC_OscConfig+0x3b4>
 80017b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017b4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80017bc:	fa93 f2a3 	rbit	r2, r3
 80017c0:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80017c4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80017c6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	fab3 f383 	clz	r3, r3
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	f043 0320 	orr.w	r3, r3, #32
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	095b      	lsrs	r3, r3, #5
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2b04      	cmp	r3, #4
 80017e0:	d102      	bne.n	80017e8 <HAL_RCC_OscConfig+0x3b0>
 80017e2:	4b9a      	ldr	r3, [pc, #616]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	e001      	b.n	80017ec <HAL_RCC_OscConfig+0x3b4>
 80017e8:	4b98      	ldr	r3, [pc, #608]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017f0:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f4:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80017f8:	fa92 f1a2 	rbit	r1, r2
 80017fc:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8001800:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001802:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8001806:	6812      	ldr	r2, [r2, #0]
 8001808:	fab2 f282 	clz	r2, r2
 800180c:	b2d2      	uxtb	r2, r2
 800180e:	f042 0220 	orr.w	r2, r2, #32
 8001812:	b2d2      	uxtb	r2, r2
 8001814:	b2d2      	uxtb	r2, r2
 8001816:	f002 021f 	and.w	r2, r2, #31
 800181a:	40d3      	lsrs	r3, r2
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	f47f af7f 	bne.w	8001724 <HAL_RCC_OscConfig+0x2ec>
 8001826:	e000      	b.n	800182a <HAL_RCC_OscConfig+0x3f2>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0302 	and.w	r3, r3, #2
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 81f4 	beq.w	8001c22 <HAL_RCC_OscConfig+0x7ea>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800183a:	4b84      	ldr	r3, [pc, #528]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f003 030c 	and.w	r3, r3, #12
 8001842:	2b00      	cmp	r3, #0
 8001844:	d00d      	beq.n	8001862 <HAL_RCC_OscConfig+0x42a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001846:	4b81      	ldr	r3, [pc, #516]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	2b08      	cmp	r3, #8
 8001850:	f040 8099 	bne.w	8001986 <HAL_RCC_OscConfig+0x54e>
 8001854:	4b7d      	ldr	r3, [pc, #500]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800185c:	2b00      	cmp	r3, #0
 800185e:	f040 8092 	bne.w	8001986 <HAL_RCC_OscConfig+0x54e>
 8001862:	2302      	movs	r3, #2
 8001864:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001868:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800186c:	fa93 f2a3 	rbit	r2, r3
 8001870:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001874:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001876:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800187a:	681b      	ldr	r3, [r3, #0]
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800187c:	fab3 f383 	clz	r3, r3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	f043 0320 	orr.w	r3, r3, #32
 8001886:	b2db      	uxtb	r3, r3
 8001888:	b2db      	uxtb	r3, r3
 800188a:	095b      	lsrs	r3, r3, #5
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b01      	cmp	r3, #1
 8001890:	d102      	bne.n	8001898 <HAL_RCC_OscConfig+0x460>
 8001892:	4b6e      	ldr	r3, [pc, #440]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	e037      	b.n	8001908 <HAL_RCC_OscConfig+0x4d0>
 8001898:	2302      	movs	r3, #2
 800189a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189e:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80018a2:	fa93 f2a3 	rbit	r2, r3
 80018a6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018aa:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80018ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	fab3 f383 	clz	r3, r3
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	f043 0320 	orr.w	r3, r3, #32
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	095b      	lsrs	r3, r3, #5
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d102      	bne.n	80018ce <HAL_RCC_OscConfig+0x496>
 80018c8:	4b60      	ldr	r3, [pc, #384]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 80018ca:	6a1b      	ldr	r3, [r3, #32]
 80018cc:	e01c      	b.n	8001908 <HAL_RCC_OscConfig+0x4d0>
 80018ce:	2302      	movs	r3, #2
 80018d0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80018d8:	fa93 f2a3 	rbit	r2, r3
 80018dc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80018e0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80018e2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	fab3 f383 	clz	r3, r3
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	f043 0320 	orr.w	r3, r3, #32
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	095b      	lsrs	r3, r3, #5
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d102      	bne.n	8001904 <HAL_RCC_OscConfig+0x4cc>
 80018fe:	4b53      	ldr	r3, [pc, #332]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	e001      	b.n	8001908 <HAL_RCC_OscConfig+0x4d0>
 8001904:	4b51      	ldr	r3, [pc, #324]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001908:	2202      	movs	r2, #2
 800190a:	f8c7 2190 	str.w	r2, [r7, #400]	; 0x190
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 8001912:	fa92 f1a2 	rbit	r1, r2
 8001916:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 800191a:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800191c:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8001920:	6812      	ldr	r2, [r2, #0]
 8001922:	fab2 f282 	clz	r2, r2
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	f042 0220 	orr.w	r2, r2, #32
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	f002 021f 	and.w	r2, r2, #31
 8001934:	40d3      	lsrs	r3, r2
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	2b00      	cmp	r3, #0
 800193c:	d007      	beq.n	800194e <HAL_RCC_OscConfig+0x516>
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d002      	beq.n	800194e <HAL_RCC_OscConfig+0x516>
      {
        return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	f000 be2f 	b.w	80025ac <HAL_RCC_OscConfig+0x1174>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800194e:	4c3f      	ldr	r4, [pc, #252]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001950:	4b3e      	ldr	r3, [pc, #248]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6959      	ldr	r1, [r3, #20]
 800195e:	23f8      	movs	r3, #248	; 0xf8
 8001960:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001964:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001968:	fa93 f0a3 	rbit	r0, r3
 800196c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001970:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001972:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	fab3 f383 	clz	r3, r3
 800197c:	fa01 f303 	lsl.w	r3, r1, r3
 8001980:	4313      	orrs	r3, r2
 8001982:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001984:	e14d      	b.n	8001c22 <HAL_RCC_OscConfig+0x7ea>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 80b3 	beq.w	8001af8 <HAL_RCC_OscConfig+0x6c0>
 8001992:	2301      	movs	r3, #1
 8001994:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001998:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800199c:	fa93 f2a3 	rbit	r2, r3
 80019a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80019a4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80019a6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80019aa:	681b      	ldr	r3, [r3, #0]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019ac:	fab3 f383 	clz	r3, r3
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80019b6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80019ba:	461a      	mov	r2, r3
 80019bc:	2301      	movs	r3, #1
 80019be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7ff fa6c 	bl	8000e9c <HAL_GetTick>
 80019c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c8:	e00a      	b.n	80019e0 <HAL_RCC_OscConfig+0x5a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019ca:	f7ff fa67 	bl	8000e9c <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d902      	bls.n	80019e0 <HAL_RCC_OscConfig+0x5a8>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	f000 bde6 	b.w	80025ac <HAL_RCC_OscConfig+0x1174>
 80019e0:	2302      	movs	r3, #2
 80019e2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80019ea:	fa93 f2a3 	rbit	r2, r3
 80019ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80019f2:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80019f4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80019f8:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019fa:	fab3 f383 	clz	r3, r3
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	f043 0320 	orr.w	r3, r3, #32
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	095b      	lsrs	r3, r3, #5
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d102      	bne.n	8001a16 <HAL_RCC_OscConfig+0x5de>
 8001a10:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	e039      	b.n	8001a8a <HAL_RCC_OscConfig+0x652>
 8001a16:	2302      	movs	r3, #2
 8001a18:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001a20:	fa93 f2a3 	rbit	r2, r3
 8001a24:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001a28:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a2a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	fab3 f383 	clz	r3, r3
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	f043 0320 	orr.w	r3, r3, #32
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d104      	bne.n	8001a50 <HAL_RCC_OscConfig+0x618>
 8001a46:	4b01      	ldr	r3, [pc, #4]	; (8001a4c <HAL_RCC_OscConfig+0x614>)
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	e01e      	b.n	8001a8a <HAL_RCC_OscConfig+0x652>
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	2302      	movs	r3, #2
 8001a52:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a56:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001a5a:	fa93 f2a3 	rbit	r2, r3
 8001a5e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001a62:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a64:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	fab3 f383 	clz	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	f043 0320 	orr.w	r3, r3, #32
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	095b      	lsrs	r3, r3, #5
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d102      	bne.n	8001a86 <HAL_RCC_OscConfig+0x64e>
 8001a80:	4bb9      	ldr	r3, [pc, #740]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	e001      	b.n	8001a8a <HAL_RCC_OscConfig+0x652>
 8001a86:	4bb8      	ldr	r3, [pc, #736]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8a:	2202      	movs	r2, #2
 8001a8c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a90:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001a94:	fa92 f1a2 	rbit	r1, r2
 8001a98:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001a9c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a9e:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001aa2:	6812      	ldr	r2, [r2, #0]
 8001aa4:	fab2 f282 	clz	r2, r2
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	f042 0220 	orr.w	r2, r2, #32
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	f002 021f 	and.w	r2, r2, #31
 8001ab6:	40d3      	lsrs	r3, r2
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d084      	beq.n	80019ca <HAL_RCC_OscConfig+0x592>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac0:	4ca9      	ldr	r4, [pc, #676]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001ac2:	4ba9      	ldr	r3, [pc, #676]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6959      	ldr	r1, [r3, #20]
 8001ad0:	23f8      	movs	r3, #248	; 0xf8
 8001ad2:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001ada:	fa93 f0a3 	rbit	r0, r3
 8001ade:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001ae2:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001ae4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	fa01 f303 	lsl.w	r3, r1, r3
 8001af2:	4313      	orrs	r3, r2
 8001af4:	6023      	str	r3, [r4, #0]
 8001af6:	e094      	b.n	8001c22 <HAL_RCC_OscConfig+0x7ea>
 8001af8:	2301      	movs	r3, #1
 8001afa:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001b02:	fa93 f2a3 	rbit	r2, r3
 8001b06:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b0a:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b0c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b10:	681b      	ldr	r3, [r3, #0]
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b12:	fab3 f383 	clz	r3, r3
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001b1c:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001b20:	461a      	mov	r2, r3
 8001b22:	2300      	movs	r3, #0
 8001b24:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b26:	f7ff f9b9 	bl	8000e9c <HAL_GetTick>
 8001b2a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b2e:	e00a      	b.n	8001b46 <HAL_RCC_OscConfig+0x70e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b30:	f7ff f9b4 	bl	8000e9c <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d902      	bls.n	8001b46 <HAL_RCC_OscConfig+0x70e>
          {
            return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	f000 bd33 	b.w	80025ac <HAL_RCC_OscConfig+0x1174>
 8001b46:	2302      	movs	r3, #2
 8001b48:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001b50:	fa93 f2a3 	rbit	r2, r3
 8001b54:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001b58:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b5a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001b5e:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b60:	fab3 f383 	clz	r3, r3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	f043 0320 	orr.w	r3, r3, #32
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	095b      	lsrs	r3, r3, #5
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d102      	bne.n	8001b7c <HAL_RCC_OscConfig+0x744>
 8001b76:	4b7c      	ldr	r3, [pc, #496]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	e037      	b.n	8001bec <HAL_RCC_OscConfig+0x7b4>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001b86:	fa93 f2a3 	rbit	r2, r3
 8001b8a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b8e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b90:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	fab3 f383 	clz	r3, r3
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	f043 0320 	orr.w	r3, r3, #32
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	095b      	lsrs	r3, r3, #5
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d102      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x77a>
 8001bac:	4b6e      	ldr	r3, [pc, #440]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	e01c      	b.n	8001bec <HAL_RCC_OscConfig+0x7b4>
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001bbc:	fa93 f2a3 	rbit	r2, r3
 8001bc0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001bc4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001bc6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	fab3 f383 	clz	r3, r3
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	f043 0320 	orr.w	r3, r3, #32
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	095b      	lsrs	r3, r3, #5
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d102      	bne.n	8001be8 <HAL_RCC_OscConfig+0x7b0>
 8001be2:	4b61      	ldr	r3, [pc, #388]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	e001      	b.n	8001bec <HAL_RCC_OscConfig+0x7b4>
 8001be8:	4b5f      	ldr	r3, [pc, #380]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bec:	2202      	movs	r2, #2
 8001bee:	f8c7 21a0 	str.w	r2, [r7, #416]	; 0x1a0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf2:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 8001bf6:	fa92 f1a2 	rbit	r1, r2
 8001bfa:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001bfe:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c00:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001c04:	6812      	ldr	r2, [r2, #0]
 8001c06:	fab2 f282 	clz	r2, r2
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	f042 0220 	orr.w	r2, r2, #32
 8001c10:	b2d2      	uxtb	r2, r2
 8001c12:	b2d2      	uxtb	r2, r2
 8001c14:	f002 021f 	and.w	r2, r2, #31
 8001c18:	40d3      	lsrs	r3, r2
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d186      	bne.n	8001b30 <HAL_RCC_OscConfig+0x6f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0308 	and.w	r3, r3, #8
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 8132 	beq.w	8001e96 <HAL_RCC_OscConfig+0xa5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 8099 	beq.w	8001d70 <HAL_RCC_OscConfig+0x938>
 8001c3e:	2301      	movs	r3, #1
 8001c40:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c44:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001c48:	fa93 f2a3 	rbit	r2, r3
 8001c4c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001c50:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c52:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001c56:	681b      	ldr	r3, [r3, #0]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c58:	fab3 f383 	clz	r3, r3
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	461a      	mov	r2, r3
 8001c60:	4b42      	ldr	r3, [pc, #264]	; (8001d6c <HAL_RCC_OscConfig+0x934>)
 8001c62:	4413      	add	r3, r2
 8001c64:	461a      	mov	r2, r3
 8001c66:	2301      	movs	r3, #1
 8001c68:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6a:	f7ff f917 	bl	8000e9c <HAL_GetTick>
 8001c6e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c72:	e00a      	b.n	8001c8a <HAL_RCC_OscConfig+0x852>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c74:	f7ff f912 	bl	8000e9c <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d902      	bls.n	8001c8a <HAL_RCC_OscConfig+0x852>
        {
          return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	f000 bc91 	b.w	80025ac <HAL_RCC_OscConfig+0x1174>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c90:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001c94:	fa93 f2a3 	rbit	r2, r3
 8001c98:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001c9c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c9e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001ca2:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ca4:	fab3 f383 	clz	r3, r3
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	095b      	lsrs	r3, r3, #5
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d102      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x888>
 8001cba:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	e037      	b.n	8001d30 <HAL_RCC_OscConfig+0x8f8>
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001cca:	fa93 f2a3 	rbit	r2, r3
 8001cce:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001cd2:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001cd4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	fab3 f383 	clz	r3, r3
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	095b      	lsrs	r3, r3, #5
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d102      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x8be>
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	e01c      	b.n	8001d30 <HAL_RCC_OscConfig+0x8f8>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfc:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8001d00:	fa93 f2a3 	rbit	r2, r3
 8001d04:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001d08:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d0a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	fab3 f383 	clz	r3, r3
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	095b      	lsrs	r3, r3, #5
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d102      	bne.n	8001d2c <HAL_RCC_OscConfig+0x8f4>
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	e001      	b.n	8001d30 <HAL_RCC_OscConfig+0x8f8>
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <HAL_RCC_OscConfig+0x930>)
 8001d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d30:	2202      	movs	r2, #2
 8001d32:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d36:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001d3a:	fa92 f1a2 	rbit	r1, r2
 8001d3e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001d42:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d44:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	fab2 f282 	clz	r2, r2
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	f002 021f 	and.w	r2, r2, #31
 8001d5c:	40d3      	lsrs	r3, r2
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d086      	beq.n	8001c74 <HAL_RCC_OscConfig+0x83c>
 8001d66:	e096      	b.n	8001e96 <HAL_RCC_OscConfig+0xa5e>
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	42420480 	.word	0x42420480
 8001d70:	2301      	movs	r3, #1
 8001d72:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001d7a:	fa93 f2a3 	rbit	r2, r3
 8001d7e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001d82:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d84:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001d88:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d8a:	fab3 f383 	clz	r3, r3
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	461a      	mov	r2, r3
 8001d92:	4bb5      	ldr	r3, [pc, #724]	; (8002068 <HAL_RCC_OscConfig+0xc30>)
 8001d94:	4413      	add	r3, r2
 8001d96:	461a      	mov	r2, r3
 8001d98:	2300      	movs	r3, #0
 8001d9a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9c:	f7ff f87e 	bl	8000e9c <HAL_GetTick>
 8001da0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da4:	e009      	b.n	8001dba <HAL_RCC_OscConfig+0x982>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001da6:	f7ff f879 	bl	8000e9c <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x982>
        {
          return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e3f8      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
 8001dba:	2302      	movs	r3, #2
 8001dbc:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc0:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001dc4:	fa93 f2a3 	rbit	r2, r3
 8001dc8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001dcc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001dce:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001dd2:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd4:	fab3 f383 	clz	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	095b      	lsrs	r3, r3, #5
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d102      	bne.n	8001df0 <HAL_RCC_OscConfig+0x9b8>
 8001dea:	4ba0      	ldr	r3, [pc, #640]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	e037      	b.n	8001e60 <HAL_RCC_OscConfig+0xa28>
 8001df0:	2302      	movs	r3, #2
 8001df2:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df6:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001dfa:	fa93 f2a3 	rbit	r2, r3
 8001dfe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e02:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e04:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	fab3 f383 	clz	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	095b      	lsrs	r3, r3, #5
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d102      	bne.n	8001e26 <HAL_RCC_OscConfig+0x9ee>
 8001e20:	4b92      	ldr	r3, [pc, #584]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	e01c      	b.n	8001e60 <HAL_RCC_OscConfig+0xa28>
 8001e26:	2302      	movs	r3, #2
 8001e28:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001e30:	fa93 f2a3 	rbit	r2, r3
 8001e34:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e38:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e3a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	fab3 f383 	clz	r3, r3
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	095b      	lsrs	r3, r3, #5
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	d102      	bne.n	8001e5c <HAL_RCC_OscConfig+0xa24>
 8001e56:	4b85      	ldr	r3, [pc, #532]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	e001      	b.n	8001e60 <HAL_RCC_OscConfig+0xa28>
 8001e5c:	4b83      	ldr	r3, [pc, #524]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e60:	2202      	movs	r2, #2
 8001e62:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e66:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8001e6a:	fa92 f1a2 	rbit	r1, r2
 8001e6e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001e72:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e74:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001e78:	6812      	ldr	r2, [r2, #0]
 8001e7a:	fab2 f282 	clz	r2, r2
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	b2d2      	uxtb	r2, r2
 8001e88:	f002 021f 	and.w	r2, r2, #31
 8001e8c:	40d3      	lsrs	r3, r2
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d187      	bne.n	8001da6 <HAL_RCC_OscConfig+0x96e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e96:	1d3b      	adds	r3, r7, #4
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 818f 	beq.w	80021c4 <HAL_RCC_OscConfig+0xd8c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eac:	4b6f      	ldr	r3, [pc, #444]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d112      	bne.n	8001ede <HAL_RCC_OscConfig+0xaa6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb8:	4a6c      	ldr	r2, [pc, #432]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001eba:	4b6c      	ldr	r3, [pc, #432]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec2:	61d3      	str	r3, [r2, #28]
 8001ec4:	4b69      	ldr	r3, [pc, #420]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001ecc:	f107 030c 	add.w	r3, r7, #12
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	f107 030c 	add.w	r3, r7, #12
 8001ed6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ede:	4b64      	ldr	r3, [pc, #400]	; (8002070 <HAL_RCC_OscConfig+0xc38>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d11a      	bne.n	8001f20 <HAL_RCC_OscConfig+0xae8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eea:	4a61      	ldr	r2, [pc, #388]	; (8002070 <HAL_RCC_OscConfig+0xc38>)
 8001eec:	4b60      	ldr	r3, [pc, #384]	; (8002070 <HAL_RCC_OscConfig+0xc38>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef6:	f7fe ffd1 	bl	8000e9c <HAL_GetTick>
 8001efa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001efe:	e009      	b.n	8001f14 <HAL_RCC_OscConfig+0xadc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f00:	f7fe ffcc 	bl	8000e9c <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b64      	cmp	r3, #100	; 0x64
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0xadc>
        {
          return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e34b      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f14:	4b56      	ldr	r3, [pc, #344]	; (8002070 <HAL_RCC_OscConfig+0xc38>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0ef      	beq.n	8001f00 <HAL_RCC_OscConfig+0xac8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f20:	1d3b      	adds	r3, r7, #4
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d106      	bne.n	8001f38 <HAL_RCC_OscConfig+0xb00>
 8001f2a:	4a50      	ldr	r2, [pc, #320]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f2c:	4b4f      	ldr	r3, [pc, #316]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f2e:	6a1b      	ldr	r3, [r3, #32]
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6213      	str	r3, [r2, #32]
 8001f36:	e02f      	b.n	8001f98 <HAL_RCC_OscConfig+0xb60>
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d10c      	bne.n	8001f5c <HAL_RCC_OscConfig+0xb24>
 8001f42:	4a4a      	ldr	r2, [pc, #296]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f44:	4b49      	ldr	r3, [pc, #292]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	f023 0301 	bic.w	r3, r3, #1
 8001f4c:	6213      	str	r3, [r2, #32]
 8001f4e:	4a47      	ldr	r2, [pc, #284]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f50:	4b46      	ldr	r3, [pc, #280]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f52:	6a1b      	ldr	r3, [r3, #32]
 8001f54:	f023 0304 	bic.w	r3, r3, #4
 8001f58:	6213      	str	r3, [r2, #32]
 8001f5a:	e01d      	b.n	8001f98 <HAL_RCC_OscConfig+0xb60>
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	2b05      	cmp	r3, #5
 8001f64:	d10c      	bne.n	8001f80 <HAL_RCC_OscConfig+0xb48>
 8001f66:	4a41      	ldr	r2, [pc, #260]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f68:	4b40      	ldr	r3, [pc, #256]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	f043 0304 	orr.w	r3, r3, #4
 8001f70:	6213      	str	r3, [r2, #32]
 8001f72:	4a3e      	ldr	r2, [pc, #248]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f74:	4b3d      	ldr	r3, [pc, #244]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f76:	6a1b      	ldr	r3, [r3, #32]
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6213      	str	r3, [r2, #32]
 8001f7e:	e00b      	b.n	8001f98 <HAL_RCC_OscConfig+0xb60>
 8001f80:	4a3a      	ldr	r2, [pc, #232]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f82:	4b3a      	ldr	r3, [pc, #232]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f84:	6a1b      	ldr	r3, [r3, #32]
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	6213      	str	r3, [r2, #32]
 8001f8c:	4a37      	ldr	r2, [pc, #220]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f8e:	4b37      	ldr	r3, [pc, #220]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001f90:	6a1b      	ldr	r3, [r3, #32]
 8001f92:	f023 0304 	bic.w	r3, r3, #4
 8001f96:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 8087 	beq.w	80020b2 <HAL_RCC_OscConfig+0xc7a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa4:	f7fe ff7a 	bl	8000e9c <HAL_GetTick>
 8001fa8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fac:	e00b      	b.n	8001fc6 <HAL_RCC_OscConfig+0xb8e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fae:	f7fe ff75 	bl	8000e9c <HAL_GetTick>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0xb8e>
        {
          return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e2f2      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fcc:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001fd0:	fa93 f2a3 	rbit	r2, r3
 8001fd4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001fd8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001fda:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001fde:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe0:	fab3 f383 	clz	r3, r3
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	095b      	lsrs	r3, r3, #5
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d102      	bne.n	8001ffc <HAL_RCC_OscConfig+0xbc4>
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	e03d      	b.n	8002078 <HAL_RCC_OscConfig+0xc40>
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002002:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002006:	fa93 f2a3 	rbit	r2, r3
 800200a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800200e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002010:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	fab3 f383 	clz	r3, r3
 800201a:	b2db      	uxtb	r3, r3
 800201c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002020:	b2db      	uxtb	r3, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	095b      	lsrs	r3, r3, #5
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d102      	bne.n	8002032 <HAL_RCC_OscConfig+0xbfa>
 800202c:	4b0f      	ldr	r3, [pc, #60]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 800202e:	6a1b      	ldr	r3, [r3, #32]
 8002030:	e022      	b.n	8002078 <HAL_RCC_OscConfig+0xc40>
 8002032:	2302      	movs	r3, #2
 8002034:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002038:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800203c:	fa93 f2a3 	rbit	r2, r3
 8002040:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002044:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002046:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	fab3 f383 	clz	r3, r3
 8002050:	b2db      	uxtb	r3, r3
 8002052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002056:	b2db      	uxtb	r3, r3
 8002058:	b2db      	uxtb	r3, r3
 800205a:	095b      	lsrs	r3, r3, #5
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b04      	cmp	r3, #4
 8002060:	d108      	bne.n	8002074 <HAL_RCC_OscConfig+0xc3c>
 8002062:	4b02      	ldr	r3, [pc, #8]	; (800206c <HAL_RCC_OscConfig+0xc34>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	e007      	b.n	8002078 <HAL_RCC_OscConfig+0xc40>
 8002068:	42420480 	.word	0x42420480
 800206c:	40021000 	.word	0x40021000
 8002070:	40007000 	.word	0x40007000
 8002074:	4bbf      	ldr	r3, [pc, #764]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 8002076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002078:	2202      	movs	r2, #2
 800207a:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207e:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002082:	fa92 f1a2 	rbit	r1, r2
 8002086:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800208a:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800208c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	fab2 f282 	clz	r2, r2
 8002096:	b2d2      	uxtb	r2, r2
 8002098:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800209c:	b2d2      	uxtb	r2, r2
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	f002 021f 	and.w	r2, r2, #31
 80020a4:	40d3      	lsrs	r3, r2
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	f43f af7f 	beq.w	8001fae <HAL_RCC_OscConfig+0xb76>
 80020b0:	e07e      	b.n	80021b0 <HAL_RCC_OscConfig+0xd78>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b2:	f7fe fef3 	bl	8000e9c <HAL_GetTick>
 80020b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ba:	e00b      	b.n	80020d4 <HAL_RCC_OscConfig+0xc9c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020bc:	f7fe feee 	bl	8000e9c <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0xc9c>
        {
          return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e26b      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
 80020d4:	2302      	movs	r3, #2
 80020d6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020da:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80020de:	fa93 f2a3 	rbit	r2, r3
 80020e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020e6:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80020e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020ec:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ee:	fab3 f383 	clz	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	095b      	lsrs	r3, r3, #5
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b01      	cmp	r3, #1
 8002102:	d102      	bne.n	800210a <HAL_RCC_OscConfig+0xcd2>
 8002104:	4b9b      	ldr	r3, [pc, #620]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	e037      	b.n	800217a <HAL_RCC_OscConfig+0xd42>
 800210a:	2302      	movs	r3, #2
 800210c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002110:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002114:	fa93 f2a3 	rbit	r2, r3
 8002118:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800211c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800211e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	fab3 f383 	clz	r3, r3
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800212e:	b2db      	uxtb	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d102      	bne.n	8002140 <HAL_RCC_OscConfig+0xd08>
 800213a:	4b8e      	ldr	r3, [pc, #568]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	e01c      	b.n	800217a <HAL_RCC_OscConfig+0xd42>
 8002140:	2302      	movs	r3, #2
 8002142:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002146:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800214a:	fa93 f2a3 	rbit	r2, r3
 800214e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002152:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002154:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	fab3 f383 	clz	r3, r3
 800215e:	b2db      	uxtb	r3, r3
 8002160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002164:	b2db      	uxtb	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	095b      	lsrs	r3, r3, #5
 800216a:	b2db      	uxtb	r3, r3
 800216c:	2b04      	cmp	r3, #4
 800216e:	d102      	bne.n	8002176 <HAL_RCC_OscConfig+0xd3e>
 8002170:	4b80      	ldr	r3, [pc, #512]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	e001      	b.n	800217a <HAL_RCC_OscConfig+0xd42>
 8002176:	4b7f      	ldr	r3, [pc, #508]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	2202      	movs	r2, #2
 800217c:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002180:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002184:	fa92 f1a2 	rbit	r1, r2
 8002188:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800218c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800218e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	fab2 f282 	clz	r2, r2
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	f002 021f 	and.w	r2, r2, #31
 80021a6:	40d3      	lsrs	r3, r2
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d185      	bne.n	80020bc <HAL_RCC_OscConfig+0xc84>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021b0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d105      	bne.n	80021c4 <HAL_RCC_OscConfig+0xd8c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b8:	4a6e      	ldr	r2, [pc, #440]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 80021ba:	4b6e      	ldr	r3, [pc, #440]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021c2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 81ed 	beq.w	80025aa <HAL_RCC_OscConfig+0x1172>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d0:	4b68      	ldr	r3, [pc, #416]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 030c 	and.w	r3, r3, #12
 80021d8:	2b08      	cmp	r3, #8
 80021da:	f000 81e4 	beq.w	80025a6 <HAL_RCC_OscConfig+0x116e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021de:	1d3b      	adds	r3, r7, #4
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	f040 8144 	bne.w	8002472 <HAL_RCC_OscConfig+0x103a>
 80021ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021ee:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80021f6:	fa93 f2a3 	rbit	r2, r3
 80021fa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021fe:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002200:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002204:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002206:	fab3 f383 	clz	r3, r3
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002210:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002214:	461a      	mov	r2, r3
 8002216:	2300      	movs	r3, #0
 8002218:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221a:	f7fe fe3f 	bl	8000e9c <HAL_GetTick>
 800221e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002222:	e009      	b.n	8002238 <HAL_RCC_OscConfig+0xe00>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002224:	f7fe fe3a 	bl	8000e9c <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0xe00>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e1b9      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
 8002238:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800223c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002240:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002244:	fa93 f2a3 	rbit	r2, r3
 8002248:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800224c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800224e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002252:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002254:	fab3 f383 	clz	r3, r3
 8002258:	b2db      	uxtb	r3, r3
 800225a:	f043 0320 	orr.w	r3, r3, #32
 800225e:	b2db      	uxtb	r3, r3
 8002260:	b2db      	uxtb	r3, r3
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b01      	cmp	r3, #1
 8002268:	d102      	bne.n	8002270 <HAL_RCC_OscConfig+0xe38>
 800226a:	4b42      	ldr	r3, [pc, #264]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	e039      	b.n	80022e4 <HAL_RCC_OscConfig+0xeac>
 8002270:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002274:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002278:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800227c:	fa93 f2a3 	rbit	r2, r3
 8002280:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002284:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002286:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	fab3 f383 	clz	r3, r3
 8002290:	b2db      	uxtb	r3, r3
 8002292:	f043 0320 	orr.w	r3, r3, #32
 8002296:	b2db      	uxtb	r3, r3
 8002298:	b2db      	uxtb	r3, r3
 800229a:	095b      	lsrs	r3, r3, #5
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d102      	bne.n	80022a8 <HAL_RCC_OscConfig+0xe70>
 80022a2:	4b34      	ldr	r3, [pc, #208]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	e01d      	b.n	80022e4 <HAL_RCC_OscConfig+0xeac>
 80022a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022ac:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80022b4:	fa93 f2a3 	rbit	r2, r3
 80022b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022bc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80022be:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	fab3 f383 	clz	r3, r3
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	f043 0320 	orr.w	r3, r3, #32
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d102      	bne.n	80022e0 <HAL_RCC_OscConfig+0xea8>
 80022da:	4b26      	ldr	r3, [pc, #152]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	e001      	b.n	80022e4 <HAL_RCC_OscConfig+0xeac>
 80022e0:	4b24      	ldr	r3, [pc, #144]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022e8:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ec:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80022f0:	fa92 f1a2 	rbit	r1, r2
 80022f4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022f8:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80022fa:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	fab2 f282 	clz	r2, r2
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	f042 0220 	orr.w	r2, r2, #32
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	f002 021f 	and.w	r2, r2, #31
 8002312:	40d3      	lsrs	r3, r2
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	2b00      	cmp	r3, #0
 800231a:	d183      	bne.n	8002224 <HAL_RCC_OscConfig+0xdec>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800231c:	4815      	ldr	r0, [pc, #84]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 800231e:	4b15      	ldr	r3, [pc, #84]	; (8002374 <HAL_RCC_OscConfig+0xf3c>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800232c:	1d3b      	adds	r3, r7, #4
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6a1b      	ldr	r3, [r3, #32]
 8002332:	430b      	orrs	r3, r1
 8002334:	4313      	orrs	r3, r2
 8002336:	6043      	str	r3, [r0, #4]
 8002338:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800233c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002344:	fa93 f2a3 	rbit	r2, r3
 8002348:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800234c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800234e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002352:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002354:	fab3 f383 	clz	r3, r3
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800235e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002362:	461a      	mov	r2, r3
 8002364:	2301      	movs	r3, #1
 8002366:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002368:	f7fe fd98 	bl	8000e9c <HAL_GetTick>
 800236c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002370:	e00c      	b.n	800238c <HAL_RCC_OscConfig+0xf54>
 8002372:	bf00      	nop
 8002374:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002378:	f7fe fd90 	bl	8000e9c <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0xf54>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e10f      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
 800238c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002390:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002394:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002398:	fa93 f2a3 	rbit	r2, r3
 800239c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023a0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80023a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023a6:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023a8:	fab3 f383 	clz	r3, r3
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f043 0320 	orr.w	r3, r3, #32
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d102      	bne.n	80023c4 <HAL_RCC_OscConfig+0xf8c>
 80023be:	4b7e      	ldr	r3, [pc, #504]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	e039      	b.n	8002438 <HAL_RCC_OscConfig+0x1000>
 80023c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023c8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023cc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80023d0:	fa93 f2a3 	rbit	r2, r3
 80023d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023d8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80023da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	fab3 f383 	clz	r3, r3
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	f043 0320 	orr.w	r3, r3, #32
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d102      	bne.n	80023fc <HAL_RCC_OscConfig+0xfc4>
 80023f6:	4b70      	ldr	r3, [pc, #448]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	e01d      	b.n	8002438 <HAL_RCC_OscConfig+0x1000>
 80023fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002400:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002404:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002408:	fa93 f2a3 	rbit	r2, r3
 800240c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002410:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002412:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	fab3 f383 	clz	r3, r3
 800241c:	b2db      	uxtb	r3, r3
 800241e:	f043 0320 	orr.w	r3, r3, #32
 8002422:	b2db      	uxtb	r3, r3
 8002424:	b2db      	uxtb	r3, r3
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b04      	cmp	r3, #4
 800242c:	d102      	bne.n	8002434 <HAL_RCC_OscConfig+0xffc>
 800242e:	4b62      	ldr	r3, [pc, #392]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	e001      	b.n	8002438 <HAL_RCC_OscConfig+0x1000>
 8002434:	4b60      	ldr	r3, [pc, #384]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 8002436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002438:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800243c:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002440:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002444:	fa92 f1a2 	rbit	r1, r2
 8002448:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800244c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800244e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002452:	6812      	ldr	r2, [r2, #0]
 8002454:	fab2 f282 	clz	r2, r2
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	f042 0220 	orr.w	r2, r2, #32
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	f002 021f 	and.w	r2, r2, #31
 8002466:	40d3      	lsrs	r3, r2
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	2b00      	cmp	r3, #0
 800246e:	d083      	beq.n	8002378 <HAL_RCC_OscConfig+0xf40>
 8002470:	e09b      	b.n	80025aa <HAL_RCC_OscConfig+0x1172>
 8002472:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002476:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800247e:	fa93 f2a3 	rbit	r2, r3
 8002482:	f107 0320 	add.w	r3, r7, #32
 8002486:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002488:	f107 0320 	add.w	r3, r7, #32
 800248c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800248e:	fab3 f383 	clz	r3, r3
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002498:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800249c:	461a      	mov	r2, r3
 800249e:	2300      	movs	r3, #0
 80024a0:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a2:	f7fe fcfb 	bl	8000e9c <HAL_GetTick>
 80024a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024aa:	e009      	b.n	80024c0 <HAL_RCC_OscConfig+0x1088>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024ac:	f7fe fcf6 	bl	8000e9c <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x1088>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e075      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
 80024c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024c4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80024cc:	fa93 f2a3 	rbit	r2, r3
 80024d0:	f107 031c 	add.w	r3, r7, #28
 80024d4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80024d6:	f107 031c 	add.w	r3, r7, #28
 80024da:	681b      	ldr	r3, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024dc:	fab3 f383 	clz	r3, r3
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	f043 0320 	orr.w	r3, r3, #32
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	095b      	lsrs	r3, r3, #5
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d102      	bne.n	80024f8 <HAL_RCC_OscConfig+0x10c0>
 80024f2:	4b31      	ldr	r3, [pc, #196]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	e039      	b.n	800256c <HAL_RCC_OscConfig+0x1134>
 80024f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024fc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002500:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002504:	fa93 f2a3 	rbit	r2, r3
 8002508:	f107 0318 	add.w	r3, r7, #24
 800250c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800250e:	f107 0318 	add.w	r3, r7, #24
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	fab3 f383 	clz	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	f043 0320 	orr.w	r3, r3, #32
 800251e:	b2db      	uxtb	r3, r3
 8002520:	b2db      	uxtb	r3, r3
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d102      	bne.n	8002530 <HAL_RCC_OscConfig+0x10f8>
 800252a:	4b23      	ldr	r3, [pc, #140]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	e01d      	b.n	800256c <HAL_RCC_OscConfig+0x1134>
 8002530:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002534:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002538:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800253c:	fa93 f2a3 	rbit	r2, r3
 8002540:	f107 0314 	add.w	r3, r7, #20
 8002544:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002546:	f107 0314 	add.w	r3, r7, #20
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	fab3 f383 	clz	r3, r3
 8002550:	b2db      	uxtb	r3, r3
 8002552:	f043 0320 	orr.w	r3, r3, #32
 8002556:	b2db      	uxtb	r3, r3
 8002558:	b2db      	uxtb	r3, r3
 800255a:	095b      	lsrs	r3, r3, #5
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b04      	cmp	r3, #4
 8002560:	d102      	bne.n	8002568 <HAL_RCC_OscConfig+0x1130>
 8002562:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	e001      	b.n	800256c <HAL_RCC_OscConfig+0x1134>
 8002568:	4b13      	ldr	r3, [pc, #76]	; (80025b8 <HAL_RCC_OscConfig+0x1180>)
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002570:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002574:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002578:	fa92 f1a2 	rbit	r1, r2
 800257c:	f107 0210 	add.w	r2, r7, #16
 8002580:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002582:	f107 0210 	add.w	r2, r7, #16
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	fab2 f282 	clz	r2, r2
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	f042 0220 	orr.w	r2, r2, #32
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	f002 021f 	and.w	r2, r2, #31
 800259a:	40d3      	lsrs	r3, r2
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d183      	bne.n	80024ac <HAL_RCC_OscConfig+0x1074>
 80025a4:	e001      	b.n	80025aa <HAL_RCC_OscConfig+0x1172>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <HAL_RCC_OscConfig+0x1174>
    }
  }
  
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	f507 7701 	add.w	r7, r7, #516	; 0x204
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd90      	pop	{r4, r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000

080025bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b09e      	sub	sp, #120	; 0x78
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80025ca:	4ba3      	ldr	r3, [pc, #652]	; (8002858 <HAL_RCC_ClockConfig+0x29c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0207 	and.w	r2, r3, #7
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d210      	bcs.n	80025fa <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d8:	499f      	ldr	r1, [pc, #636]	; (8002858 <HAL_RCC_ClockConfig+0x29c>)
 80025da:	4b9f      	ldr	r3, [pc, #636]	; (8002858 <HAL_RCC_ClockConfig+0x29c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f023 0207 	bic.w	r2, r3, #7
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025e8:	4b9b      	ldr	r3, [pc, #620]	; (8002858 <HAL_RCC_ClockConfig+0x29c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0207 	and.w	r2, r3, #7
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d001      	beq.n	80025fa <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e1d0      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d008      	beq.n	8002618 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002606:	4995      	ldr	r1, [pc, #596]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002608:	4b94      	ldr	r3, [pc, #592]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	4313      	orrs	r3, r2
 8002616:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 8168 	beq.w	80028f6 <HAL_RCC_ClockConfig+0x33a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d15c      	bne.n	80026e8 <HAL_RCC_ClockConfig+0x12c>
 800262e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002632:	643b      	str	r3, [r7, #64]	; 0x40
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002636:	fa93 f3a3 	rbit	r3, r3
 800263a:	63fb      	str	r3, [r7, #60]	; 0x3c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800263c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263e:	fab3 f383 	clz	r3, r3
 8002642:	b2db      	uxtb	r3, r3
 8002644:	f043 0320 	orr.w	r3, r3, #32
 8002648:	b2db      	uxtb	r3, r3
 800264a:	b2db      	uxtb	r3, r3
 800264c:	095b      	lsrs	r3, r3, #5
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b01      	cmp	r3, #1
 8002652:	d102      	bne.n	800265a <HAL_RCC_ClockConfig+0x9e>
 8002654:	4b81      	ldr	r3, [pc, #516]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	e02d      	b.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
 800265a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800265e:	673b      	str	r3, [r7, #112]	; 0x70
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002660:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002662:	fa93 f3a3 	rbit	r3, r3
 8002666:	63bb      	str	r3, [r7, #56]	; 0x38
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800266a:	fab3 f383 	clz	r3, r3
 800266e:	b2db      	uxtb	r3, r3
 8002670:	f043 0320 	orr.w	r3, r3, #32
 8002674:	b2db      	uxtb	r3, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	095b      	lsrs	r3, r3, #5
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d102      	bne.n	8002686 <HAL_RCC_ClockConfig+0xca>
 8002680:	4b76      	ldr	r3, [pc, #472]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002682:	6a1b      	ldr	r3, [r3, #32]
 8002684:	e017      	b.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
 8002686:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800268a:	66fb      	str	r3, [r7, #108]	; 0x6c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800268e:	fa93 f3a3 	rbit	r3, r3
 8002692:	637b      	str	r3, [r7, #52]	; 0x34
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002696:	fab3 f383 	clz	r3, r3
 800269a:	b2db      	uxtb	r3, r3
 800269c:	f043 0320 	orr.w	r3, r3, #32
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	095b      	lsrs	r3, r3, #5
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d102      	bne.n	80026b2 <HAL_RCC_ClockConfig+0xf6>
 80026ac:	4b6b      	ldr	r3, [pc, #428]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	e001      	b.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
 80026b2:	4b6a      	ldr	r3, [pc, #424]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 80026b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026ba:	66ba      	str	r2, [r7, #104]	; 0x68
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80026be:	fa92 f2a2 	rbit	r2, r2
 80026c2:	633a      	str	r2, [r7, #48]	; 0x30
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80026c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026c6:	fab2 f282 	clz	r2, r2
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	f042 0220 	orr.w	r2, r2, #32
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	f002 021f 	and.w	r2, r2, #31
 80026d8:	40d3      	lsrs	r3, r2
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f040 80be 	bne.w	8002860 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e159      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d15b      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x1ec>
 80026f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026f4:	667b      	str	r3, [r7, #100]	; 0x64
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026f8:	fa93 f3a3 	rbit	r3, r3
 80026fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80026fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002700:	fab3 f383 	clz	r3, r3
 8002704:	b2db      	uxtb	r3, r3
 8002706:	f043 0320 	orr.w	r3, r3, #32
 800270a:	b2db      	uxtb	r3, r3
 800270c:	b2db      	uxtb	r3, r3
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b01      	cmp	r3, #1
 8002714:	d102      	bne.n	800271c <HAL_RCC_ClockConfig+0x160>
 8002716:	4b51      	ldr	r3, [pc, #324]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	e02d      	b.n	8002778 <HAL_RCC_ClockConfig+0x1bc>
 800271c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002720:	663b      	str	r3, [r7, #96]	; 0x60
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002722:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002724:	fa93 f3a3 	rbit	r3, r3
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800272a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272c:	fab3 f383 	clz	r3, r3
 8002730:	b2db      	uxtb	r3, r3
 8002732:	f043 0320 	orr.w	r3, r3, #32
 8002736:	b2db      	uxtb	r3, r3
 8002738:	b2db      	uxtb	r3, r3
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	b2db      	uxtb	r3, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d102      	bne.n	8002748 <HAL_RCC_ClockConfig+0x18c>
 8002742:	4b46      	ldr	r3, [pc, #280]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	e017      	b.n	8002778 <HAL_RCC_ClockConfig+0x1bc>
 8002748:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800274c:	65fb      	str	r3, [r7, #92]	; 0x5c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002750:	fa93 f3a3 	rbit	r3, r3
 8002754:	627b      	str	r3, [r7, #36]	; 0x24
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	fab3 f383 	clz	r3, r3
 800275c:	b2db      	uxtb	r3, r3
 800275e:	f043 0320 	orr.w	r3, r3, #32
 8002762:	b2db      	uxtb	r3, r3
 8002764:	b2db      	uxtb	r3, r3
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b04      	cmp	r3, #4
 800276c:	d102      	bne.n	8002774 <HAL_RCC_ClockConfig+0x1b8>
 800276e:	4b3b      	ldr	r3, [pc, #236]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	e001      	b.n	8002778 <HAL_RCC_ClockConfig+0x1bc>
 8002774:	4b39      	ldr	r3, [pc, #228]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800277c:	65ba      	str	r2, [r7, #88]	; 0x58
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002780:	fa92 f2a2 	rbit	r2, r2
 8002784:	623a      	str	r2, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002786:	6a3a      	ldr	r2, [r7, #32]
 8002788:	fab2 f282 	clz	r2, r2
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	f042 0220 	orr.w	r2, r2, #32
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	b2d2      	uxtb	r2, r2
 8002796:	f002 021f 	and.w	r2, r2, #31
 800279a:	40d3      	lsrs	r3, r2
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d15d      	bne.n	8002860 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0f9      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
 80027a8:	2302      	movs	r3, #2
 80027aa:	657b      	str	r3, [r7, #84]	; 0x54
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027ae:	fa93 f3a3 	rbit	r3, r3
 80027b2:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80027b4:	69fb      	ldr	r3, [r7, #28]
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b6:	fab3 f383 	clz	r3, r3
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	f043 0320 	orr.w	r3, r3, #32
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	095b      	lsrs	r3, r3, #5
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d102      	bne.n	80027d2 <HAL_RCC_ClockConfig+0x216>
 80027cc:	4b23      	ldr	r3, [pc, #140]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	e02b      	b.n	800282a <HAL_RCC_ClockConfig+0x26e>
 80027d2:	2302      	movs	r3, #2
 80027d4:	653b      	str	r3, [r7, #80]	; 0x50
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027d8:	fa93 f3a3 	rbit	r3, r3
 80027dc:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	fab3 f383 	clz	r3, r3
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	f043 0320 	orr.w	r3, r3, #32
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d102      	bne.n	80027fc <HAL_RCC_ClockConfig+0x240>
 80027f6:	4b19      	ldr	r3, [pc, #100]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	e016      	b.n	800282a <HAL_RCC_ClockConfig+0x26e>
 80027fc:	2302      	movs	r3, #2
 80027fe:	64fb      	str	r3, [r7, #76]	; 0x4c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002800:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002802:	fa93 f3a3 	rbit	r3, r3
 8002806:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	fab3 f383 	clz	r3, r3
 800280e:	b2db      	uxtb	r3, r3
 8002810:	f043 0320 	orr.w	r3, r3, #32
 8002814:	b2db      	uxtb	r3, r3
 8002816:	b2db      	uxtb	r3, r3
 8002818:	095b      	lsrs	r3, r3, #5
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b04      	cmp	r3, #4
 800281e:	d102      	bne.n	8002826 <HAL_RCC_ClockConfig+0x26a>
 8002820:	4b0e      	ldr	r3, [pc, #56]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	e001      	b.n	800282a <HAL_RCC_ClockConfig+0x26e>
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <HAL_RCC_ClockConfig+0x2a0>)
 8002828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282a:	2202      	movs	r2, #2
 800282c:	64ba      	str	r2, [r7, #72]	; 0x48
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002830:	fa92 f2a2 	rbit	r2, r2
 8002834:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	fab2 f282 	clz	r2, r2
 800283c:	b2d2      	uxtb	r2, r2
 800283e:	f042 0220 	orr.w	r2, r2, #32
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	b2d2      	uxtb	r2, r2
 8002846:	f002 021f 	and.w	r2, r2, #31
 800284a:	40d3      	lsrs	r3, r2
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d105      	bne.n	8002860 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e0a1      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
 8002858:	40022000 	.word	0x40022000
 800285c:	40021000 	.word	0x40021000
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002860:	4950      	ldr	r1, [pc, #320]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 8002862:	4b50      	ldr	r3, [pc, #320]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f023 0203 	bic.w	r2, r3, #3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	4313      	orrs	r3, r2
 8002870:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002872:	f7fe fb13 	bl	8000e9c <HAL_GetTick>
 8002876:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d112      	bne.n	80028a6 <HAL_RCC_ClockConfig+0x2ea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002880:	e00a      	b.n	8002898 <HAL_RCC_ClockConfig+0x2dc>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002882:	f7fe fb0b 	bl	8000e9c <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002890:	4293      	cmp	r3, r2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_ClockConfig+0x2dc>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e081      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002898:	4b42      	ldr	r3, [pc, #264]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f003 030c 	and.w	r3, r3, #12
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d1ee      	bne.n	8002882 <HAL_RCC_ClockConfig+0x2c6>
 80028a4:	e027      	b.n	80028f6 <HAL_RCC_ClockConfig+0x33a>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d11d      	bne.n	80028ea <HAL_RCC_ClockConfig+0x32e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028ae:	e00a      	b.n	80028c6 <HAL_RCC_ClockConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b0:	f7fe faf4 	bl	8000e9c <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80028be:	4293      	cmp	r3, r2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_ClockConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e06a      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028c6:	4b37      	ldr	r3, [pc, #220]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f003 030c 	and.w	r3, r3, #12
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d1ee      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x2f4>
 80028d2:	e010      	b.n	80028f6 <HAL_RCC_ClockConfig+0x33a>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d4:	f7fe fae2 	bl	8000e9c <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	f241 3288 	movw	r2, #5000	; 0x1388
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_ClockConfig+0x32e>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e058      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ea:	4b2e      	ldr	r3, [pc, #184]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1ee      	bne.n	80028d4 <HAL_RCC_ClockConfig+0x318>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80028f6:	4b2c      	ldr	r3, [pc, #176]	; (80029a8 <HAL_RCC_ClockConfig+0x3ec>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0207 	and.w	r2, r3, #7
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d910      	bls.n	8002926 <HAL_RCC_ClockConfig+0x36a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002904:	4928      	ldr	r1, [pc, #160]	; (80029a8 <HAL_RCC_ClockConfig+0x3ec>)
 8002906:	4b28      	ldr	r3, [pc, #160]	; (80029a8 <HAL_RCC_ClockConfig+0x3ec>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f023 0207 	bic.w	r2, r3, #7
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002914:	4b24      	ldr	r3, [pc, #144]	; (80029a8 <HAL_RCC_ClockConfig+0x3ec>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0207 	and.w	r2, r3, #7
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d001      	beq.n	8002926 <HAL_RCC_ClockConfig+0x36a>
    {
      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e03a      	b.n	800299c <HAL_RCC_ClockConfig+0x3e0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	d008      	beq.n	8002944 <HAL_RCC_ClockConfig+0x388>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002932:	491c      	ldr	r1, [pc, #112]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 8002934:	4b1b      	ldr	r3, [pc, #108]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	4313      	orrs	r3, r2
 8002942:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b00      	cmp	r3, #0
 800294e:	d009      	beq.n	8002964 <HAL_RCC_ClockConfig+0x3a8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002950:	4914      	ldr	r1, [pc, #80]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 8002952:	4b14      	ldr	r3, [pc, #80]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	4313      	orrs	r3, r2
 8002962:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002964:	f000 f826 	bl	80029b4 <HAL_RCC_GetSysClockFreq>
 8002968:	4601      	mov	r1, r0
 800296a:	4b0e      	ldr	r3, [pc, #56]	; (80029a4 <HAL_RCC_ClockConfig+0x3e8>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002972:	23f0      	movs	r3, #240	; 0xf0
 8002974:	647b      	str	r3, [r7, #68]	; 0x44
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002976:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002978:	fa93 f3a3 	rbit	r3, r3
 800297c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	fab3 f383 	clz	r3, r3
 8002984:	fa22 f303 	lsr.w	r3, r2, r3
 8002988:	4a08      	ldr	r2, [pc, #32]	; (80029ac <HAL_RCC_ClockConfig+0x3f0>)
 800298a:	5cd3      	ldrb	r3, [r2, r3]
 800298c:	fa21 f303 	lsr.w	r3, r1, r3
 8002990:	4a07      	ldr	r2, [pc, #28]	; (80029b0 <HAL_RCC_ClockConfig+0x3f4>)
 8002992:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002994:	2000      	movs	r0, #0
 8002996:	f7fe fa57 	bl	8000e48 <HAL_InitTick>
  
  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3778      	adds	r7, #120	; 0x78
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40021000 	.word	0x40021000
 80029a8:	40022000 	.word	0x40022000
 80029ac:	080036a8 	.word	0x080036a8
 80029b0:	20000428 	.word	0x20000428

080029b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b08b      	sub	sp, #44	; 0x2c
 80029b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	61fb      	str	r3, [r7, #28]
 80029be:	2300      	movs	r3, #0
 80029c0:	61bb      	str	r3, [r7, #24]
 80029c2:	2300      	movs	r3, #0
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0;
 80029ca:	2300      	movs	r3, #0
 80029cc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80029ce:	4b29      	ldr	r3, [pc, #164]	; (8002a74 <HAL_RCC_GetSysClockFreq+0xc0>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f003 030c 	and.w	r3, r3, #12
 80029da:	2b04      	cmp	r3, #4
 80029dc:	d002      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0x30>
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d003      	beq.n	80029ea <HAL_RCC_GetSysClockFreq+0x36>
 80029e2:	e03c      	b.n	8002a5e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029e4:	4b24      	ldr	r3, [pc, #144]	; (8002a78 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029e6:	623b      	str	r3, [r7, #32]
      break;
 80029e8:	e03c      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029f0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80029f4:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	fa93 f3a3 	rbit	r3, r3
 80029fc:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	fab3 f383 	clz	r3, r3
 8002a04:	fa22 f303 	lsr.w	r3, r2, r3
 8002a08:	4a1c      	ldr	r2, [pc, #112]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a0a:	5cd3      	ldrb	r3, [r2, r3]
 8002a0c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002a0e:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a12:	f003 020f 	and.w	r2, r3, #15
 8002a16:	230f      	movs	r3, #15
 8002a18:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	fa93 f3a3 	rbit	r3, r3
 8002a20:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	fab3 f383 	clz	r3, r3
 8002a28:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2c:	4a14      	ldr	r2, [pc, #80]	; (8002a80 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002a2e:	5cd3      	ldrb	r3, [r2, r3]
 8002a30:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d008      	beq.n	8002a4e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002a3c:	4a0e      	ldr	r2, [pc, #56]	; (8002a78 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	fb02 f303 	mul.w	r3, r2, r3
 8002a4a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a4c:	e004      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	4a0c      	ldr	r2, [pc, #48]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a52:	fb02 f303 	mul.w	r3, r2, r3
 8002a56:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	623b      	str	r3, [r7, #32]
      break;
 8002a5c:	e002      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a5e:	4b06      	ldr	r3, [pc, #24]	; (8002a78 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002a60:	623b      	str	r3, [r7, #32]
      break;
 8002a62:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a64:	6a3b      	ldr	r3, [r7, #32]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	372c      	adds	r7, #44	; 0x2c
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40021000 	.word	0x40021000
 8002a78:	007a1200 	.word	0x007a1200
 8002a7c:	080036b8 	.word	0x080036b8
 8002a80:	080036c8 	.word	0x080036c8
 8002a84:	003d0900 	.word	0x003d0900

08002a88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a8c:	4b03      	ldr	r3, [pc, #12]	; (8002a9c <HAL_RCC_GetHCLKFreq+0x14>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	20000428 	.word	0x20000428

08002aa0 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim: TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e01d      	b.n	8002aee <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d106      	bne.n	8002acc <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7fe f950 	bl	8000d6c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2202      	movs	r2, #2
 8002ad0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3304      	adds	r3, #4
 8002adc:	4619      	mov	r1, r3
 8002ade:	4610      	mov	r0, r2
 8002ae0:	f000 f878 	bl	8002bd4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop

08002af8 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim: TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e01d      	b.n	8002b46 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7fe f906 	bl	8000d30 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3304      	adds	r3, #4
 8002b34:	4619      	mov	r1, r3
 8002b36:	4610      	mov	r0, r2
 8002b38:	f000 f84c 	bl	8002bd4 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop

08002b50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	6839      	ldr	r1, [r7, #0]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f000 faa8 	bl	80030b8 <TIM_CCxChannelCmd>
  
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a15      	ldr	r2, [pc, #84]	; (8002bc4 <HAL_TIM_PWM_Start+0x74>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d00e      	beq.n	8002b90 <HAL_TIM_PWM_Start+0x40>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a14      	ldr	r2, [pc, #80]	; (8002bc8 <HAL_TIM_PWM_Start+0x78>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d009      	beq.n	8002b90 <HAL_TIM_PWM_Start+0x40>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a12      	ldr	r2, [pc, #72]	; (8002bcc <HAL_TIM_PWM_Start+0x7c>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d004      	beq.n	8002b90 <HAL_TIM_PWM_Start+0x40>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a11      	ldr	r2, [pc, #68]	; (8002bd0 <HAL_TIM_PWM_Start+0x80>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d101      	bne.n	8002b94 <HAL_TIM_PWM_Start+0x44>
 8002b90:	2301      	movs	r3, #1
 8002b92:	e000      	b.n	8002b96 <HAL_TIM_PWM_Start+0x46>
 8002b94:	2300      	movs	r3, #0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <HAL_TIM_PWM_Start+0x5a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	6812      	ldr	r2, [r2, #0]
 8002ba2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002ba4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ba8:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	6812      	ldr	r2, [r2, #0]
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	f042 0201 	orr.w	r2, r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
} 
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40012c00 	.word	0x40012c00
 8002bc8:	40014000 	.word	0x40014000
 8002bcc:	40014400 	.word	0x40014400
 8002bd0:	40014800 	.word	0x40014800

08002bd4 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM periheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a2e      	ldr	r2, [pc, #184]	; (8002ca4 <TIM_Base_SetConfig+0xd0>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d007      	beq.n	8002c00 <TIM_Base_SetConfig+0x2c>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf6:	d003      	beq.n	8002c00 <TIM_Base_SetConfig+0x2c>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a2b      	ldr	r2, [pc, #172]	; (8002ca8 <TIM_Base_SetConfig+0xd4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d108      	bne.n	8002c12 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a23      	ldr	r2, [pc, #140]	; (8002ca4 <TIM_Base_SetConfig+0xd0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d013      	beq.n	8002c42 <TIM_Base_SetConfig+0x6e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c20:	d00f      	beq.n	8002c42 <TIM_Base_SetConfig+0x6e>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a20      	ldr	r2, [pc, #128]	; (8002ca8 <TIM_Base_SetConfig+0xd4>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d00b      	beq.n	8002c42 <TIM_Base_SetConfig+0x6e>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a1f      	ldr	r2, [pc, #124]	; (8002cac <TIM_Base_SetConfig+0xd8>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d007      	beq.n	8002c42 <TIM_Base_SetConfig+0x6e>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a1e      	ldr	r2, [pc, #120]	; (8002cb0 <TIM_Base_SetConfig+0xdc>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d003      	beq.n	8002c42 <TIM_Base_SetConfig+0x6e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a1d      	ldr	r2, [pc, #116]	; (8002cb4 <TIM_Base_SetConfig+0xe0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d108      	bne.n	8002c54 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a0d      	ldr	r2, [pc, #52]	; (8002ca4 <TIM_Base_SetConfig+0xd0>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d00b      	beq.n	8002c8a <TIM_Base_SetConfig+0xb6>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a0d      	ldr	r2, [pc, #52]	; (8002cac <TIM_Base_SetConfig+0xd8>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d007      	beq.n	8002c8a <TIM_Base_SetConfig+0xb6>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a0c      	ldr	r2, [pc, #48]	; (8002cb0 <TIM_Base_SetConfig+0xdc>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d003      	beq.n	8002c8a <TIM_Base_SetConfig+0xb6>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a0b      	ldr	r2, [pc, #44]	; (8002cb4 <TIM_Base_SetConfig+0xe0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d103      	bne.n	8002c92 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	691a      	ldr	r2, [r3, #16]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	615a      	str	r2, [r3, #20]
}
 8002c98:	bf00      	nop
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	40012c00 	.word	0x40012c00
 8002ca8:	40000400 	.word	0x40000400
 8002cac:	40014000 	.word	0x40014000
 8002cb0:	40014400 	.word	0x40014400
 8002cb4:	40014800 	.word	0x40014800

08002cb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b087      	sub	sp, #28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0; 
 8002cca:	2300      	movs	r3, #0
 8002ccc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	f023 0201 	bic.w	r2, r3, #1
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f023 0303 	bic.w	r3, r3, #3
 8002cfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f023 0302 	bic.w	r3, r3, #2
 8002d10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a28      	ldr	r2, [pc, #160]	; (8002dc0 <TIM_OC1_SetConfig+0x108>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d00b      	beq.n	8002d3c <TIM_OC1_SetConfig+0x84>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a27      	ldr	r2, [pc, #156]	; (8002dc4 <TIM_OC1_SetConfig+0x10c>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d007      	beq.n	8002d3c <TIM_OC1_SetConfig+0x84>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a26      	ldr	r2, [pc, #152]	; (8002dc8 <TIM_OC1_SetConfig+0x110>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d003      	beq.n	8002d3c <TIM_OC1_SetConfig+0x84>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a25      	ldr	r2, [pc, #148]	; (8002dcc <TIM_OC1_SetConfig+0x114>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d10c      	bne.n	8002d56 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f023 0308 	bic.w	r3, r3, #8
 8002d42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f023 0304 	bic.w	r3, r3, #4
 8002d54:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a19      	ldr	r2, [pc, #100]	; (8002dc0 <TIM_OC1_SetConfig+0x108>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d00b      	beq.n	8002d76 <TIM_OC1_SetConfig+0xbe>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a18      	ldr	r2, [pc, #96]	; (8002dc4 <TIM_OC1_SetConfig+0x10c>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d007      	beq.n	8002d76 <TIM_OC1_SetConfig+0xbe>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a17      	ldr	r2, [pc, #92]	; (8002dc8 <TIM_OC1_SetConfig+0x110>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d003      	beq.n	8002d76 <TIM_OC1_SetConfig+0xbe>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a16      	ldr	r2, [pc, #88]	; (8002dcc <TIM_OC1_SetConfig+0x114>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d111      	bne.n	8002d9a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	621a      	str	r2, [r3, #32]
} 
 8002db4:	bf00      	nop
 8002db6:	371c      	adds	r7, #28
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	40012c00 	.word	0x40012c00
 8002dc4:	40014000 	.word	0x40014000
 8002dc8:	40014400 	.word	0x40014400
 8002dcc:	40014800 	.word	0x40014800

08002dd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b087      	sub	sp, #28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0; 
 8002de2:	2300      	movs	r3, #0
 8002de4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	f023 0210 	bic.w	r2, r3, #16
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e16:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	021b      	lsls	r3, r3, #8
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f023 0320 	bic.w	r3, r3, #32
 8002e2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a24      	ldr	r2, [pc, #144]	; (8002ecc <TIM_OC2_SetConfig+0xfc>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d10d      	bne.n	8002e5c <TIM_OC2_SetConfig+0x8c>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e5a:	617b      	str	r3, [r7, #20]
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a1b      	ldr	r2, [pc, #108]	; (8002ecc <TIM_OC2_SetConfig+0xfc>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d00b      	beq.n	8002e7c <TIM_OC2_SetConfig+0xac>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a1a      	ldr	r2, [pc, #104]	; (8002ed0 <TIM_OC2_SetConfig+0x100>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d007      	beq.n	8002e7c <TIM_OC2_SetConfig+0xac>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a19      	ldr	r2, [pc, #100]	; (8002ed4 <TIM_OC2_SetConfig+0x104>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d003      	beq.n	8002e7c <TIM_OC2_SetConfig+0xac>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a18      	ldr	r2, [pc, #96]	; (8002ed8 <TIM_OC2_SetConfig+0x108>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d113      	bne.n	8002ea4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	695b      	ldr	r3, [r3, #20]
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	621a      	str	r2, [r3, #32]
}
 8002ebe:	bf00      	nop
 8002ec0:	371c      	adds	r7, #28
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	40012c00 	.word	0x40012c00
 8002ed0:	40014000 	.word	0x40014000
 8002ed4:	40014400 	.word	0x40014400
 8002ed8:	40014800 	.word	0x40014800

08002edc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0; 
 8002eee:	2300      	movs	r3, #0
 8002ef0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	021b      	lsls	r3, r3, #8
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a23      	ldr	r2, [pc, #140]	; (8002fd4 <TIM_OC3_SetConfig+0xf8>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d10d      	bne.n	8002f66 <TIM_OC3_SetConfig+0x8a>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	697a      	ldr	r2, [r7, #20]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f64:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a1a      	ldr	r2, [pc, #104]	; (8002fd4 <TIM_OC3_SetConfig+0xf8>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d00b      	beq.n	8002f86 <TIM_OC3_SetConfig+0xaa>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a19      	ldr	r2, [pc, #100]	; (8002fd8 <TIM_OC3_SetConfig+0xfc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d007      	beq.n	8002f86 <TIM_OC3_SetConfig+0xaa>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a18      	ldr	r2, [pc, #96]	; (8002fdc <TIM_OC3_SetConfig+0x100>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d003      	beq.n	8002f86 <TIM_OC3_SetConfig+0xaa>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a17      	ldr	r2, [pc, #92]	; (8002fe0 <TIM_OC3_SetConfig+0x104>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d113      	bne.n	8002fae <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	011b      	lsls	r3, r3, #4
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	621a      	str	r2, [r3, #32]
}
 8002fc8:	bf00      	nop
 8002fca:	371c      	adds	r7, #28
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	40012c00 	.word	0x40012c00
 8002fd8:	40014000 	.word	0x40014000
 8002fdc:	40014400 	.word	0x40014400
 8002fe0:	40014800 	.word	0x40014800

08002fe4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b087      	sub	sp, #28
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800301e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003022:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800302a:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	021b      	lsls	r3, r3, #8
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	4313      	orrs	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800303e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	031b      	lsls	r3, r3, #12
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4313      	orrs	r3, r2
 800304a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a16      	ldr	r2, [pc, #88]	; (80030a8 <TIM_OC4_SetConfig+0xc4>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d00b      	beq.n	800306c <TIM_OC4_SetConfig+0x88>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a15      	ldr	r2, [pc, #84]	; (80030ac <TIM_OC4_SetConfig+0xc8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d007      	beq.n	800306c <TIM_OC4_SetConfig+0x88>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a14      	ldr	r2, [pc, #80]	; (80030b0 <TIM_OC4_SetConfig+0xcc>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d003      	beq.n	800306c <TIM_OC4_SetConfig+0x88>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a13      	ldr	r2, [pc, #76]	; (80030b4 <TIM_OC4_SetConfig+0xd0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d109      	bne.n	8003080 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003072:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	019b      	lsls	r3, r3, #6
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	4313      	orrs	r3, r2
 800307e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	621a      	str	r2, [r3, #32]
}
 800309a:	bf00      	nop
 800309c:	371c      	adds	r7, #28
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	40012c00 	.word	0x40012c00
 80030ac:	40014000 	.word	0x40014000
 80030b0:	40014400 	.word	0x40014400
 80030b4:	40014800 	.word	0x40014800

080030b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80030c8:	2201      	movs	r2, #1
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6a1a      	ldr	r2, [r3, #32]
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	43db      	mvns	r3, r3
 80030da:	401a      	ands	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a1a      	ldr	r2, [r3, #32]
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	fa01 f303 	lsl.w	r3, r1, r3
 80030ec:	431a      	orrs	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	621a      	str	r2, [r3, #32]
}
 80030f2:	bf00      	nop
 80030f4:	371c      	adds	r7, #28
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop

08003100 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003116:	2302      	movs	r3, #2
 8003118:	e105      	b.n	8003326 <HAL_TIM_PWM_ConfigChannel+0x226>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2202      	movs	r2, #2
 8003126:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2b14      	cmp	r3, #20
 800312e:	f200 80f0 	bhi.w	8003312 <HAL_TIM_PWM_ConfigChannel+0x212>
 8003132:	a201      	add	r2, pc, #4	; (adr r2, 8003138 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003138:	0800318d 	.word	0x0800318d
 800313c:	08003313 	.word	0x08003313
 8003140:	08003313 	.word	0x08003313
 8003144:	08003313 	.word	0x08003313
 8003148:	080031cd 	.word	0x080031cd
 800314c:	08003313 	.word	0x08003313
 8003150:	08003313 	.word	0x08003313
 8003154:	08003313 	.word	0x08003313
 8003158:	0800320f 	.word	0x0800320f
 800315c:	08003313 	.word	0x08003313
 8003160:	08003313 	.word	0x08003313
 8003164:	08003313 	.word	0x08003313
 8003168:	0800324f 	.word	0x0800324f
 800316c:	08003313 	.word	0x08003313
 8003170:	08003313 	.word	0x08003313
 8003174:	08003313 	.word	0x08003313
 8003178:	08003291 	.word	0x08003291
 800317c:	08003313 	.word	0x08003313
 8003180:	08003313 	.word	0x08003313
 8003184:	08003313 	.word	0x08003313
 8003188:	080032d1 	.word	0x080032d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff fd90 	bl	8002cb8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	6992      	ldr	r2, [r2, #24]
 80031a2:	f042 0208 	orr.w	r2, r2, #8
 80031a6:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	6992      	ldr	r2, [r2, #24]
 80031b2:	f022 0204 	bic.w	r2, r2, #4
 80031b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	6991      	ldr	r1, [r2, #24]
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	6912      	ldr	r2, [r2, #16]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	619a      	str	r2, [r3, #24]
    }
    break;
 80031ca:	e0a3      	b.n	8003314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68b9      	ldr	r1, [r7, #8]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff fdfc 	bl	8002dd0 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	6812      	ldr	r2, [r2, #0]
 80031e0:	6992      	ldr	r2, [r2, #24]
 80031e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031e6:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68fa      	ldr	r2, [r7, #12]
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	6992      	ldr	r2, [r2, #24]
 80031f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	6812      	ldr	r2, [r2, #0]
 8003200:	6991      	ldr	r1, [r2, #24]
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	6912      	ldr	r2, [r2, #16]
 8003206:	0212      	lsls	r2, r2, #8
 8003208:	430a      	orrs	r2, r1
 800320a:	619a      	str	r2, [r3, #24]
    }
    break;
 800320c:	e082      	b.n	8003314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68b9      	ldr	r1, [r7, #8]
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff fe61 	bl	8002edc <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	6812      	ldr	r2, [r2, #0]
 8003222:	69d2      	ldr	r2, [r2, #28]
 8003224:	f042 0208 	orr.w	r2, r2, #8
 8003228:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	6812      	ldr	r2, [r2, #0]
 8003232:	69d2      	ldr	r2, [r2, #28]
 8003234:	f022 0204 	bic.w	r2, r2, #4
 8003238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	6812      	ldr	r2, [r2, #0]
 8003242:	69d1      	ldr	r1, [r2, #28]
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	6912      	ldr	r2, [r2, #16]
 8003248:	430a      	orrs	r2, r1
 800324a:	61da      	str	r2, [r3, #28]
    }
    break;
 800324c:	e062      	b.n	8003314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68b9      	ldr	r1, [r7, #8]
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff fec5 	bl	8002fe4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	69d2      	ldr	r2, [r2, #28]
 8003264:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003268:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	6812      	ldr	r2, [r2, #0]
 8003272:	69d2      	ldr	r2, [r2, #28]
 8003274:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	6812      	ldr	r2, [r2, #0]
 8003282:	69d1      	ldr	r1, [r2, #28]
 8003284:	68ba      	ldr	r2, [r7, #8]
 8003286:	6912      	ldr	r2, [r2, #16]
 8003288:	0212      	lsls	r2, r2, #8
 800328a:	430a      	orrs	r2, r1
 800328c:	61da      	str	r2, [r3, #28]
    }
    break;
 800328e:	e041      	b.n	8003314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68b9      	ldr	r1, [r7, #8]
 8003296:	4618      	mov	r0, r3
 8003298:	f000 f92c 	bl	80034f4 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68fa      	ldr	r2, [r7, #12]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80032a6:	f042 0208 	orr.w	r2, r2, #8
 80032aa:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80032b6:	f022 0204 	bic.w	r2, r2, #4
 80032ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	6812      	ldr	r2, [r2, #0]
 80032c4:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	6912      	ldr	r2, [r2, #16]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 80032ce:	e021      	b.n	8003314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68b9      	ldr	r1, [r7, #8]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 f970 	bl	80035bc <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80032e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032ea:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80032f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	6812      	ldr	r2, [r2, #0]
 8003304:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	6912      	ldr	r2, [r2, #16]
 800330a:	0212      	lsls	r2, r2, #8
 800330c:	430a      	orrs	r2, r1
 800330e:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003310:	e000      	b.n	8003314 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 8003312:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop

08003330 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003344:	2302      	movs	r3, #2
 8003346:	e038      	b.n	80033ba <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a18      	ldr	r2, [pc, #96]	; (80033c8 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d108      	bne.n	800337c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003370:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	4313      	orrs	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003382:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	4313      	orrs	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003394:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	4313      	orrs	r3, r2
 800339e:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68ba      	ldr	r2, [r7, #8]
 80033ae:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
} 
 80033ba:	4618      	mov	r0, r3
 80033bc:	3714      	adds	r7, #20
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	40012c00 	.word	0x40012c00

080033cc <HAL_TIMEx_ConfigBreakDeadTime>:
            STM32F398xx and STM32F303x8 two break inputs can be configured.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, 
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d101      	bne.n	80033e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e07c      	b.n	80034e2 <HAL_TIMEx_ConfigBreakDeadTime+0x116>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a3e      	ldr	r2, [pc, #248]	; (80034f0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d13d      	bne.n	8003476 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Clear the BDTR bits */
    tmpbdtr &= ~(TIM_BDTR_DTG | TIM_BDTR_LOCK |  TIM_BDTR_OSSI | 
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f003 437c 	and.w	r3, r3, #4227858432	; 0xfc000000
 8003400:	60fb      	str	r3, [r7, #12]
                 TIM_BDTR_OSSR | TIM_BDTR_BKE | TIM_BDTR_BKP | 
                 TIM_BDTR_AOE | TIM_BDTR_MOE | TIM_BDTR_BKF |
                 TIM_BDTR_BK2F | TIM_BDTR_BK2E | TIM_BDTR_BK2P);

    /* Set the BDTR bits */
    tmpbdtr |= sBreakDeadTimeConfig->DeadTime;
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->LockLevel;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	4313      	orrs	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateIDLEMode;
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	4313      	orrs	r3, r2
 800341e:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateRunMode;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	4313      	orrs	r3, r2
 8003428:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakState;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakPolarity;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->AutomaticOutput;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4313      	orrs	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	041b      	lsls	r3, r3, #16
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	4313      	orrs	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	051b      	lsls	r3, r3, #20
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->Break2State;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	4313      	orrs	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->Break2Polarity;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4313      	orrs	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	e02c      	b.n	80034d0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
  }
  else
  {
    /* Clear the BDTR bits */
    tmpbdtr &= ~(TIM_BDTR_DTG | TIM_BDTR_LOCK |  TIM_BDTR_OSSI | 
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	0d1b      	lsrs	r3, r3, #20
 800347a:	051b      	lsls	r3, r3, #20
 800347c:	60fb      	str	r3, [r7, #12]
                 TIM_BDTR_OSSR | TIM_BDTR_BKE | TIM_BDTR_BKP | 
                 TIM_BDTR_AOE | TIM_BDTR_MOE | TIM_BDTR_BKF);
    
    /* Set the BDTR bits */
    tmpbdtr |= sBreakDeadTimeConfig->DeadTime;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	4313      	orrs	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->LockLevel;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	4313      	orrs	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateIDLEMode;
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	4313      	orrs	r3, r2
 800349a:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateRunMode;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakState;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakPolarity;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->AutomaticOutput;
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	041b      	lsls	r3, r3, #16
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	60fb      	str	r3, [r7, #12]
  }
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3714      	adds	r7, #20
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40012c00 	.word	0x40012c00

080034f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b087      	sub	sp, #28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80034fe:	2300      	movs	r3, #0
 8003500:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8003502:	2300      	movs	r3, #0
 8003504:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8003506:	2300      	movs	r3, #0
 8003508:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003526:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800352e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003532:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	4313      	orrs	r3, r2
 800353c:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003544:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	041b      	lsls	r3, r3, #16
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a15      	ldr	r2, [pc, #84]	; (80035ac <TIM_OC5_SetConfig+0xb8>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d00b      	beq.n	8003572 <TIM_OC5_SetConfig+0x7e>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a14      	ldr	r2, [pc, #80]	; (80035b0 <TIM_OC5_SetConfig+0xbc>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d007      	beq.n	8003572 <TIM_OC5_SetConfig+0x7e>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a13      	ldr	r2, [pc, #76]	; (80035b4 <TIM_OC5_SetConfig+0xc0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d003      	beq.n	8003572 <TIM_OC5_SetConfig+0x7e>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a12      	ldr	r2, [pc, #72]	; (80035b8 <TIM_OC5_SetConfig+0xc4>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d109      	bne.n	8003586 <TIM_OC5_SetConfig+0x92>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003578:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	021b      	lsls	r3, r3, #8
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	4313      	orrs	r3, r2
 8003584:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	621a      	str	r2, [r3, #32]
}
 80035a0:	bf00      	nop
 80035a2:	371c      	adds	r7, #28
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	40012c00 	.word	0x40012c00
 80035b0:	40014000 	.word	0x40014000
 80035b4:	40014400 	.word	0x40014400
 80035b8:	40014800 	.word	0x40014800

080035bc <TIM_OC6_SetConfig>:
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80035c6:	2300      	movs	r3, #0
 80035c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ee:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035fa:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	021b      	lsls	r3, r3, #8
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4313      	orrs	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800360e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	051b      	lsls	r3, r3, #20
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	4313      	orrs	r3, r2
 800361a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a16      	ldr	r2, [pc, #88]	; (8003678 <TIM_OC6_SetConfig+0xbc>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d00b      	beq.n	800363c <TIM_OC6_SetConfig+0x80>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a15      	ldr	r2, [pc, #84]	; (800367c <TIM_OC6_SetConfig+0xc0>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d007      	beq.n	800363c <TIM_OC6_SetConfig+0x80>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a14      	ldr	r2, [pc, #80]	; (8003680 <TIM_OC6_SetConfig+0xc4>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d003      	beq.n	800363c <TIM_OC6_SetConfig+0x80>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a13      	ldr	r2, [pc, #76]	; (8003684 <TIM_OC6_SetConfig+0xc8>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d109      	bne.n	8003650 <TIM_OC6_SetConfig+0x94>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003642:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	029b      	lsls	r3, r3, #10
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	4313      	orrs	r3, r2
 800364e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	621a      	str	r2, [r3, #32]
} 
 800366a:	bf00      	nop
 800366c:	371c      	adds	r7, #28
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40012c00 	.word	0x40012c00
 800367c:	40014000 	.word	0x40014000
 8003680:	40014400 	.word	0x40014400
 8003684:	40014800 	.word	0x40014800

08003688 <_init>:
 8003688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800368a:	bf00      	nop
 800368c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800368e:	bc08      	pop	{r3}
 8003690:	469e      	mov	lr, r3
 8003692:	4770      	bx	lr

08003694 <_fini>:
 8003694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003696:	bf00      	nop
 8003698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800369a:	bc08      	pop	{r3}
 800369c:	469e      	mov	lr, r3
 800369e:	4770      	bx	lr
