//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d
-RUNMODE
-NOCOPYRIGHT
-NOSTDOUT
-NOWARN
DLNOHV
-NOWARN
DLNOHV
-NOWARN
DLCLAP
-ALLOWREDEFINITION
-INCDIR
/home/ykhuang/research/
-XMLIBDIRPATH
/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/.mapi/
-CDSLIB
/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d/cdsrun.lib
/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/.mapi//dummyMapi.vams
-HDLVAR
/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d/hdlrun.var
-xmfatal
NOTCMP
/home/ykhuang/research/EMG_202009/Counter_Nbit/functional/verilog.v
/home/ykhuang/research/EMG_202009/PGA_3Bit/verilogams/verilog.vams
/home/ykhuang/research/EMG_202009/VGA/verilogams/verilog.vams
-amscompilefile
"file:/home/ykhuang/research/EMG_202009/VGA/verilogams/verilog.vams lib:EMG_202009 cell:VGA view:verilogams"
-amscompilefile
"file:/home/ykhuang/research/EMG_202009/PGA_3Bit/verilogams/verilog.vams lib:EMG_202009 cell:PGA_3Bit view:verilogams"
-amscompilefile
"file:/home/ykhuang/research/EMG_202009/Counter_Nbit/functional/verilog.v lib:EMG_202009 cell:Counter_Nbit view:functional"
-MESSAGES
-UPDATE
-XLLIBSTORE
/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/.mapi//xcelium.d/run.lnx8664.18.03.d/xllibs
-ALLOWUNBOUND
-HASVLOGAMSINPUT
-amscommfile
/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/.mapi//xcelium.d/AMSD/ams_spice_in/amscomm.list
