
---------- Begin Simulation Statistics ----------
final_tick                               2448644621000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703484                       # Number of bytes of host memory used
host_op_rate                                    57405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45415.34                       # Real time elapsed on the host
host_tick_rate                               53916687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599467256                       # Number of instructions simulated
sim_ops                                    2607076195                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.448645                       # Number of seconds simulated
sim_ticks                                2448644621000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.338753                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              322348479                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           377728133                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25493562                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        500439076                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52268133                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       52717408                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          449275                       # Number of indirect misses.
system.cpu0.branchPred.lookups              642995415                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4035195                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801871                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16367826                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581809238                       # Number of branches committed
system.cpu0.commit.bw_lim_events             87714547                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419550                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      277748031                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379520708                       # Number of instructions committed
system.cpu0.commit.committedOps            2383327885                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4189409797                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568893                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.416607                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3124229215     74.57%     74.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    609664648     14.55%     89.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    157371208      3.76%     92.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    129717155      3.10%     95.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     52753394      1.26%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15732099      0.38%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7213808      0.17%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5013723      0.12%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     87714547      2.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4189409797                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48956114                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306458120                       # Number of committed integer instructions.
system.cpu0.commit.loads                    726017705                       # Number of loads committed
system.cpu0.commit.membars                    7608923                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608929      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1330094875     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729819568     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290536088     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383327885                       # Class of committed instruction
system.cpu0.commit.refs                    1020355684                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379520708                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383327885                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.055482                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.055482                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            827625171                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9136471                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           316651460                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2694247784                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1489989312                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1886335020                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16398186                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             27650651                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             15885377                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  642995415                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                484513778                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2713236634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10388405                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2749948863                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 581                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3039                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               51048654                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131463                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1497468367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         374616612                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.562240                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4236233066                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.650048                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878153                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2246165951     53.02%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1490809616     35.19%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               312145206      7.37%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142597277      3.37%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21187695      0.50%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17669667      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1843202      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3808932      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5520      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4236233066                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       65                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      30                       # number of floating regfile writes
system.cpu0.idleCycles                      654829780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16580762                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               614174130                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537494                       # Inst execution rate
system.cpu0.iew.exec_refs                  1173383990                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 352287345                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              637825629                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            818911174                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811035                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7374577                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           361890413                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2661038197                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            821096645                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12610598                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2628914847                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2722740                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27203680                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16398186                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             34747447                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1695505                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        61161784                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        15534                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        33519                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15340552                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     92893469                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     67552423                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         33519                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1556185                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15024577                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1132685029                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2603920944                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.846358                       # average fanout of values written-back
system.cpu0.iew.wb_producers                958656796                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532383                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2604079410                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3245404590                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1661152696                       # number of integer regfile writes
system.cpu0.ipc                              0.486504                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.486504                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612257      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1432509138     54.23%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19386315      0.73%     55.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900239      0.22%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              8      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           826954379     31.31%     86.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          349163059     13.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2641525446                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     63                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           58                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                68                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8645841                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003273                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1565763     18.11%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2809      0.03%     18.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1411928     16.33%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4950250     57.26%     91.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               715087      8.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2642558967                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9528481647                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2603920886                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2938780720                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2649617649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2641525446                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420548                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      277710227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           551971                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           998                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     62780209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4236233066                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.623555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844371                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2344420428     55.34%     55.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1313710702     31.01%     86.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          464886899     10.97%     97.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76196277      1.80%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           25148565      0.59%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4305036      0.10%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6021688      0.14%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1145221      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             398250      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4236233066                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540072                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         44252647                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24286490                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           818911174                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          361890413                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2905                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4891062846                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8456116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              703156620                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525847886                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28369667                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1508504873                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              56862970                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                97261                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3322158418                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2685263333                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1719548944                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1881823317                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              39981881                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16398186                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            126104690                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               193700990                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               68                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3322158350                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        245380                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8951                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 62622462                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8947                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6762733973                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5369036446                       # The number of ROB writes
system.cpu0.timesIdled                       46245087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.064266                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26732635                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31800236                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2547953                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40469397                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3025081                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3036516                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11435                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49234023                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112283                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801585                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1714614                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41143029                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9827193                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22014305                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219946548                       # Number of instructions committed
system.cpu1.commit.committedOps             223748310                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    831591642                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.269060                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.093708                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    748601678     90.02%     90.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     39193312      4.71%     94.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14958026      1.80%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8257076      0.99%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5234333      0.63%     98.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3347406      0.40%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1632514      0.20%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       540104      0.06%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9827193      1.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    831591642                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481731                       # Number of function calls committed.
system.cpu1.commit.int_insts                213856659                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55662566                       # Number of loads committed
system.cpu1.commit.membars                    7603284                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603284      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132567325     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59464151     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21554026      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223748310                       # Class of committed instruction
system.cpu1.commit.refs                      81018189                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219946548                       # Number of Instructions Simulated
system.cpu1.committedOps                    223748310                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.819687                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.819687                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            671659428                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               844958                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25246285                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             253988356                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39853709                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                112834838                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1715800                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2131247                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9541438                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49234023                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36358786                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    788194101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               606058                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     259655702                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5098278                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058603                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44861972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29757716                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309067                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         835605213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.770640                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               667790826     79.92%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               109573715     13.11%     93.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36974974      4.42%     97.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12240526      1.46%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3545989      0.42%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3846509      0.46%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632422      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      21      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     231      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           835605213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        4521818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1843080                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44149989                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.284530                       # Inst execution rate
system.cpu1.iew.exec_refs                    85519905                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26102897                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              565269531                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60049549                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802271                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1344610                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26960400                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          245750525                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59417008                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1620211                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            239041676                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2133425                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9033327                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1715800                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16202561                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        70015                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2679505                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        25365                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1575                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          889                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4386983                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1604777                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1575                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       395666                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1447414                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                136851986                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237760317                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819738                       # average fanout of values written-back
system.cpu1.iew.wb_producers                112182793                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.283005                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237844888                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               303975342                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166525230                       # number of integer regfile writes
system.cpu1.ipc                              0.261802                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.261802                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603392      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144377639     59.99%     63.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855359      0.36%     63.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704496      0.71%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63730263     26.48%     90.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22390726      9.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240661887                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6887309                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028618                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 918390     13.33%     13.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  9870      0.14%     13.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1308493     19.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4151585     60.28%     92.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               498967      7.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             239945788                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1324159880                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237760305                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        267754122                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 234344820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240661887                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405705                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22002214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           343612                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           269                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9957282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    835605213                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.288009                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766609                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          685302587     82.01%     82.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           98872695     11.83%     93.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31544672      3.78%     97.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7738057      0.93%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8521693      1.02%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1510127      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1166308      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             742170      0.09%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             206904      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      835605213                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286459                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25889389                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4573305                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60049549                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26960400                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       840127031                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4057146180                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              610549203                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156118982                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27121143                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44247252                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8181814                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                90045                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            321321892                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             251116439                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          175957748                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                116153984                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              26761914                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1715800                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             62917676                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19838766                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       321321880                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21298                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               644                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52491207                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           645                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1067526726                       # The number of ROB reads
system.cpu1.rob.rob_writes                  495560294                       # The number of ROB writes
system.cpu1.timesIdled                         384749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         34700592                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7419                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            34868033                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1105527                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     38490019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      76819571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3924489                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1184835                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138034190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21354623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    276055372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22539458                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           31814066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8678939                       # Transaction distribution
system.membus.trans_dist::CleanEvict         29650506                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6674094                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6674093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      31814069                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1308                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    115307730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              115307730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3018694272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3018694272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              540                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          38490126                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                38490126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            38490126                       # Request fanout histogram
system.membus.respLayer1.occupancy       199408603748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        121993202622                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    604008785.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   849026750.565555                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       182500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2068656000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2444416559500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4228061500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    425919241                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       425919241                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    425919241                       # number of overall hits
system.cpu0.icache.overall_hits::total      425919241                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58594536                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58594536                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58594536                       # number of overall misses
system.cpu0.icache.overall_misses::total     58594536                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 987580923495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 987580923495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 987580923495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 987580923495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    484513777                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    484513777                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    484513777                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    484513777                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120935                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120935                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120935                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120935                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16854.488335                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16854.488335                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16854.488335                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16854.488335                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2393                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.509091                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52912274                       # number of writebacks
system.cpu0.icache.writebacks::total         52912274                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5682229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5682229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5682229                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5682229                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52912307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52912307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52912307                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52912307                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 866562083997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 866562083997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 866562083997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 866562083997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109207                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109207                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109207                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109207                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16377.325676                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16377.325676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16377.325676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16377.325676                       # average overall mshr miss latency
system.cpu0.icache.replacements              52912274                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    425919241                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      425919241                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58594536                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58594536                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 987580923495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 987580923495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    484513777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    484513777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120935                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120935                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16854.488335                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16854.488335                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5682229                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5682229                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52912307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52912307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 866562083997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 866562083997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109207                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109207                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16377.325676                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16377.325676                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999982                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          478831412                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52912274                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.049534                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1021939860                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1021939860                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    895601343                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       895601343                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    895601343                       # number of overall hits
system.cpu0.dcache.overall_hits::total      895601343                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    136798617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     136798617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    136798617                       # number of overall misses
system.cpu0.dcache.overall_misses::total    136798617                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3814089949712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3814089949712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3814089949712                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3814089949712                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1032399960                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1032399960                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1032399960                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1032399960                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132505                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132505                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.132505                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132505                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27881.056354                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27881.056354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27881.056354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27881.056354                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     46033063                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        64754                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          4025053                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            857                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.436635                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.558926                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     79656127                       # number of writebacks
system.cpu0.dcache.writebacks::total         79656127                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     58607098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     58607098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     58607098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     58607098                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78191519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78191519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78191519                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78191519                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1690143071443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1690143071443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1690143071443                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1690143071443                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075738                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075738                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075738                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075738                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21615.427006                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21615.427006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21615.427006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21615.427006                       # average overall mshr miss latency
system.cpu0.dcache.replacements              79656127                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    656437828                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      656437828                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     85431910                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     85431910                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2309035590500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2309035590500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    741869738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    741869738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27027.788452                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27027.788452                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     25973071                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25973071                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     59458839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     59458839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1232483148000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1232483148000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20728.341971                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20728.341971                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    239163515                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     239163515                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     51366707                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     51366707                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1505054359212                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1505054359212                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290530222                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290530222                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.176803                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.176803                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29300.191644                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29300.191644                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     32634027                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     32634027                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     18732680                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     18732680                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 457659923443                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 457659923443                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24431.097069                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24431.097069                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17229000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17229000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.464635                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.464635                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6244.653860                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6244.653860                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2749                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2749                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001684                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        68800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       812500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       812500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028722                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028722                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4807.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4807.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       643500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       643500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028722                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028722                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3807.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3807.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471807                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471807                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128307453000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128307453000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387127                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387127                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87176.819379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87176.819379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471807                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471807                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126835646000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126835646000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387127                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387127                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86176.819379                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86176.819379                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996306                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          977603951                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         79663027                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.271740                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996306                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2152090365                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2152090365                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49799020                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            68418772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              434303                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1377820                       # number of demand (read+write) hits
system.l2.demand_hits::total                120029915                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49799020                       # number of overall hits
system.l2.overall_hits::.cpu0.data           68418772                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             434303                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1377820                       # number of overall hits
system.l2.overall_hits::total               120029915                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3113287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11233909                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3625070                       # number of demand (read+write) misses
system.l2.demand_misses::total               17986780                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3113287                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11233909                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14514                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3625070                       # number of overall misses
system.l2.overall_misses::total              17986780                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 251743641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 916799271499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1280095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 369774973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1539597981999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 251743641500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 916799271499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1280095500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 369774973500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1539597981999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52912307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        79652681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          448817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5002890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138016695                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52912307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       79652681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         448817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5002890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138016695                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.058839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.141036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.032338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.724595                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.058839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.141036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.032338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.724595                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80861.045416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81609.996262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88197.292270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102004.919491                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85596.086793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80861.045416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81609.996262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88197.292270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102004.919491                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85596.086793                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                407                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     135.666667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  19345518                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8678940                       # number of writebacks
system.l2.writebacks::total                   8678940                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         871450                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         352857                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1224428                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        871450                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        352857                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1224428                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3113211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     10362459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3272213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16762352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3113211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     10362459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3272213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     23070119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         39832471                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 220606582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 754017720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1132374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 309769928006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1285526604006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 220606582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 754017720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1132374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 309769928006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1643389708273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2928916312279                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.058837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.130096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.032238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.654065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.058837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.130096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.032238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.654065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.288606                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70861.429566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72764.362204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78262.077545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94666.798282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76691.302271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70861.429566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72764.362204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78262.077545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94666.798282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71234.557059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73530.871642                       # average overall mshr miss latency
system.l2.replacements                       58379079                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24163064                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24163064                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24163064                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24163064                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    113268497                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        113268497                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    113268497                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    113268497                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     23070119                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       23070119                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1643389708273                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1643389708273                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71234.557059                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71234.557059                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       607500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       699000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.927835                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.812500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.911504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7038.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6786.407767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1817000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       265500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2082500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.927835                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.911504                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20188.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20423.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20218.446602                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       198999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19899.900000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         15446420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           527148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              15973568                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4751408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2419409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7170817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 382584887999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 251213768000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  633798655999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20197828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2946557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23144385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.235244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.821097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.309830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80520.319029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103832.699639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88385.836091                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       404146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       186073                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           590219                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4347262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2233336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6580598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 308256453999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 213850094502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 522106548501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.215234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.757948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70908.184048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95753.659325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79340.289211                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49799020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        434303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50233323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3113287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3127801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 251743641500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1280095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 253023737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52912307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       448817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53361124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.058839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.032338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.058616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80861.045416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88197.292270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80895.087955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3113211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3127680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 220606582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1132374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 221738956000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.058837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.032238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.058613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70861.429566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78262.077545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70895.665797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     52972352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       850672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          53823024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6482501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1205661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7688162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 534214383500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 118561205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 652775589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     59454853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2056333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      61511186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.109032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.586316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.124988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82408.685089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98337.099317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84906.586126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       467304                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       166784                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       634088                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6015197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1038877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7054074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 445761266001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  95919833504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 541681099505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.101173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.505209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74105.846575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92330.308115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76789.823796                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          389                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           71                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               460                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2991                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          282                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3273                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data    146559500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11552500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    158112000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3380                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          353                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3733                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.884911                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.798867                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.876775                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 49000.167168                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 40966.312057                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 48307.974335                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         2275                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          153                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2428                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          716                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          129                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          845                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19233555                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2746982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21980537                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.211834                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.365439                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.226359                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 26862.506983                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21294.434109                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 26012.469822                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                   295949970                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  58381504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.069242                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.907629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.142653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.548591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.891336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.477644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.389182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.398088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2261998512                       # Number of tag accesses
system.l2.tags.data_accesses               2261998512                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     199245632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     666959040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        926016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     212235328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1383876224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2463242240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    199245632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       926016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     200171648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    555452096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       555452096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3113213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       10421235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3316177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21623066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            38488160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8678939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8678939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         81369763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        272378864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           378175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86674614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    565160094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1005961510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     81369763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       378175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81747938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226840633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226840633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226840633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        81369763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       272378864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          378175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86674614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    565160094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1232802143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7065686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3113213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8741944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3216306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21530916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016015510750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       431271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       431272                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            72732845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6656406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    38488163                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8678939                       # Number of write requests accepted
system.mem_ctrls.readBursts                  38488163                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8678939                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1871315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1613253                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1289590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1262568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1341334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1415641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6229938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7580915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1651356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1448547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1410076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1352609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1340128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1921065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1723509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3151404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1353227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2144939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            423341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            414991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            407801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            441430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            464233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            458404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            454944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            430883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           421207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           528256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           554184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           424173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           431050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           409678                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 884880555423                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               183084230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1571446417923                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24165.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42915.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 29638345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4324293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              38488163                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8678939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11341628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9083315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7350722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3078502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2402382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1720694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  614171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  449131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  308134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  110385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  68948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  44066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  54493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 183365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 325237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 415277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 452886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 462241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 463579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 464702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 467201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 473464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 491971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 467240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 460497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 451084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 443429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 442557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 445611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9719866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.625252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.221016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.095456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2439227     25.10%     25.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4032811     41.49%     66.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       890811      9.16%     75.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       643841      6.62%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       478316      4.92%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       164178      1.69%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       157352      1.62%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       160200      1.65%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       753130      7.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9719866                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       431272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.904297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    597.715653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       431271    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        431272                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       431271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.383325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.356574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           364234     84.46%     84.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7040      1.63%     86.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36123      8.38%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14501      3.36%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5947      1.38%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2300      0.53%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              779      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              243      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               79      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        431271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2343478144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               119764160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               452202304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2463242432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            555452096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       957.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1005.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2448644618001                       # Total gap between requests
system.mem_ctrls.avgGap                      51914.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    199245632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    559484416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       926016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    205843584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1377978496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    452202304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 81369762.803158521652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 228487388.983180642128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 378174.926675078343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84064295.093967407942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 562751525.550999879837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184674533.871446579695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3113213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     10421236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3316177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21623068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8678939                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  92559691339                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 340850769739                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    523453968                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 173208155791                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 964304347086                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 59398631959694                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29731.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32707.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36177.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52231.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44596.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6843996.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          31230288600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16599280665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        102794272980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19075811400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     193293831120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1050917078610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      55296731520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1469207294895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.008381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133855644893                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  81765580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2233023396107                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          38169576060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20287610805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        158650007460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17806912920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     193293831120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1071263824260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38162629920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1537634392545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.953268                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88448788528                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  81765580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2278430252472                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    24734668341.463413                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   113797370044.067139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     92.68%     92.68% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.44%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 861004587500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   420401817000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2028242804000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     35902618                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35902618                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     35902618                       # number of overall hits
system.cpu1.icache.overall_hits::total       35902618                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       456168                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        456168                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       456168                       # number of overall misses
system.cpu1.icache.overall_misses::total       456168                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   7338903500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   7338903500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   7338903500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   7338903500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36358786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36358786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36358786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36358786                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012546                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012546                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012546                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012546                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16088.159406                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16088.159406                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16088.159406                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16088.159406                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    92.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       448785                       # number of writebacks
system.cpu1.icache.writebacks::total           448785                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7351                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7351                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7351                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7351                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       448817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       448817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       448817                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       448817                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   6797781000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6797781000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   6797781000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   6797781000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012344                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012344                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012344                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012344                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15145.997144                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15145.997144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15145.997144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15145.997144                       # average overall mshr miss latency
system.cpu1.icache.replacements                448785                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     35902618                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35902618                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       456168                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       456168                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   7338903500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   7338903500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36358786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36358786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012546                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012546                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16088.159406                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16088.159406                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7351                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7351                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       448817                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       448817                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   6797781000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6797781000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15145.997144                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15145.997144                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.969978                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36192363                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           448785                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.645215                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338357000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.969978                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999062                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999062                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         73166389                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        73166389                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     64018177                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        64018177                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     64018177                       # number of overall hits
system.cpu1.dcache.overall_hits::total       64018177                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14027317                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14027317                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14027317                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14027317                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1156085390683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1156085390683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1156085390683                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1156085390683                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78045494                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78045494                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78045494                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78045494                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.179733                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.179733                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.179733                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.179733                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82416.715234                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82416.715234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82416.715234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82416.715234                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5005811                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       310112                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78805                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2661                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.521490                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   116.539647                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5003102                       # number of writebacks
system.cpu1.dcache.writebacks::total          5003102                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10380454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10380454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10380454                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10380454                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3646863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3646863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3646863                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3646863                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 275509643696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 275509643696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 275509643696                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 275509643696                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046727                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046727                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046727                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046727                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75547.023208                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75547.023208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75547.023208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75547.023208                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5003102                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     48390092                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       48390092                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8101823                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8101823                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 570549598000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 570549598000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56491915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56491915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143416                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143416                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70422.372594                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70422.372594                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6045181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6045181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2056642                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2056642                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 132183850000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 132183850000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036406                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036406                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64271.686565                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64271.686565                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15628085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15628085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5925494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5925494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 585535792683                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 585535792683                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21553579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21553579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.274919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.274919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98816.367493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98816.367493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4335273                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4335273                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1590221                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1590221                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 143325793696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 143325793696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90129.481183                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90129.481183                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6184000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6184000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.315464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.315464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40418.300654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40418.300654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004124                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       650000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       650000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251641                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251641                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5652.173913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5652.173913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       536000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       536000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251641                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251641                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4660.869565                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4660.869565                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438110                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438110                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363475                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363475                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121198796000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121198796000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801585                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801585                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358660                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358660                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88889.635674                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88889.635674                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363475                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363475                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119835321000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119835321000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358660                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358660                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87889.635674                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87889.635674                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.895795                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71464695                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5010203                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.263832                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338368500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.895795                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168706274                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168706274                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2448644621000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         114873039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32842004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    113857218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        49700139                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33704789                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             384                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            667                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23157644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23157641                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53361124                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     61511916                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3733                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3733                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158736887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    238975800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1346419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15016825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             414075931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6772773120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10195763904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57446528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    640383552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17666367104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        92098411                       # Total snoops (count)
system.tol2bus.snoopTraffic                 556348352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        230118955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              203641203     88.49%     88.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1               25292917     10.99%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1184835      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          230118955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       276047972990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      119516284167                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80535417405                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7520549580                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         673393163                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4432688718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 762204                       # Number of bytes of host memory used
host_op_rate                                   102310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33779.81                       # Real time elapsed on the host
host_tick_rate                               58734612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3436858547                       # Number of instructions simulated
sim_ops                                    3456008327                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.984044                       # Number of seconds simulated
sim_ticks                                1984044097500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.966030                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53996461                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            57463810                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8760367                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119689644                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1460408                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1850121                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          389713                       # Number of indirect misses.
system.cpu0.branchPred.lookups              129754346                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       194129                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        291728                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7798025                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  68601993                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26338592                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12048583                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      202895796                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           404446027                       # Number of instructions committed
system.cpu0.commit.committedOps             410215340                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2923067913                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.140337                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.880545                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2801921661     95.86%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     50914302      1.74%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11619785      0.40%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     19404524      0.66%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4894197      0.17%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2308202      0.08%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3645188      0.12%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2021462      0.07%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26338592      0.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2923067913                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     24032                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2552238                       # Number of function calls committed.
system.cpu0.commit.int_insts                397292901                       # Number of committed integer instructions.
system.cpu0.commit.loads                    141135988                       # Number of loads committed
system.cpu0.commit.membars                    8759387                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8764901      2.14%      2.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       230699099     56.24%     58.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5639035      1.37%     59.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2754859      0.67%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3676      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11029      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1838      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1872      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141423986     34.48%     94.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20909428      5.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3730      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1871      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        410215340                       # Class of committed instruction
system.cpu0.commit.refs                     162339015                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  404446027                       # Number of Instructions Simulated
system.cpu0.committedOps                    410215340                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.378671                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.378671                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2587235937                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               981070                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            42619501                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             661589868                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               147776301                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                189468048                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7847498                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2374939                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             22744536                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  129754346                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 35613292                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2780179429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1276378                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         3398                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     809542901                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles               13775                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        79227                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17645362                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038290                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         165973810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55456869                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.238893                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2955072320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.277136                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.827857                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2511186313     84.98%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               271208368      9.18%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58247448      1.97%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50809988      1.72%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52979665      1.79%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5745878      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  434820      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  112021      0.00%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4347819      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2955072320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    21364                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15177                       # number of floating regfile writes
system.cpu0.idleCycles                      433647776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8235654                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                81730303                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.169208                       # Inst execution rate
system.cpu0.iew.exec_refs                   264332249                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22223148                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               62132061                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            223267060                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4604092                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1473008                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24102583                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          607386095                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            242109101                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5020467                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            573397958                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                664582                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            835346593                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7847498                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            834909623                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10690351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          573741                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7373                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5782                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82131072                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2899567                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5782                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3814805                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4420849                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                456699052                       # num instructions consuming a value
system.cpu0.iew.wb_count                    515817813                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763685                       # average fanout of values written-back
system.cpu0.iew.wb_producers                348774259                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152216                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     517642148                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               747789864                       # number of integer regfile reads
system.cpu0.int_regfile_writes              409919022                       # number of integer regfile writes
system.cpu0.ipc                              0.119351                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.119351                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8824845      1.53%      1.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            291047515     50.32%     51.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8068648      1.39%     53.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2755388      0.48%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3676      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11029      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            186      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1838      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1872      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           245654241     42.47%     96.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22042651      3.81%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4202      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2253      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             578418424                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  25210                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              50350                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        24700                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             26470                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7675846                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013270                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2081918     27.12%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  9612      0.13%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    389      0.01%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                1      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5233459     68.18%     95.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               350394      4.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               39      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              34      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             577244215                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4121412170                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    515793113                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        804535250                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 591531913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                578418424                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           15854182                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      197170839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1877505                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3805599                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    117686423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2955072320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.195737                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.702547                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2650305517     89.69%     89.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          160711582      5.44%     95.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           74144381      2.51%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32501768      1.10%     98.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23598802      0.80%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7630149      0.26%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4602037      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             870071      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             708013      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2955072320                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.170689                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14265759                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1862030                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           223267060                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24102583                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  73356                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 18431                       # number of misc regfile writes
system.cpu0.numCycles                      3388720096                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   579368721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              921089938                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            316292672                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13777991                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               163233035                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             653667839                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1139113                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            833843906                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             623913952                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          495574183                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                194418256                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14106628                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7847498                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            675884902                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179281579                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21548                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       833822358                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     992598691                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4322529                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                123534400                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4413277                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3509447948                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1258243757                       # The number of ROB writes
system.cpu0.timesIdled                        5126279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                45529                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.615992                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55994190                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            61118358                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9236197                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        123218924                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2206415                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2712997                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          506582                       # Number of indirect misses.
system.cpu1.branchPred.lookups              134793129                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       366772                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        264112                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8191541                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  74249821                       # Number of branches committed
system.cpu1.commit.bw_lim_events             27127487                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       12068005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      201818988                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           432945264                       # Number of instructions committed
system.cpu1.commit.committedOps             438716792                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2950346633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.148700                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.895549                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2816020147     95.45%     95.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57937590      1.96%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14669968      0.50%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     20368544      0.69%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5735380      0.19%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2609080      0.09%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3822241      0.13%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2056196      0.07%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27127487      0.92%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2950346633                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    140292                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3882620                       # Number of function calls committed.
system.cpu1.commit.int_insts                425651782                       # Number of committed integer instructions.
system.cpu1.commit.loads                    146297283                       # Number of loads committed
system.cpu1.commit.membars                    8739757                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8772121      2.00%      2.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       249933022     56.97%     58.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5773013      1.32%     60.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2848758      0.65%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         21576      0.00%     60.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         64728      0.01%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10788      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10788      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      146539787     33.40%     94.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24709799      5.63%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        21608      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10804      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        438716792                       # Class of committed instruction
system.cpu1.commit.refs                     171281998                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  432945264                       # Number of Instructions Simulated
system.cpu1.committedOps                    438716792                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.263060                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.263060                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2550700369                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1064229                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44802478                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             689527218                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               194525970                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                206378466                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8277008                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2344879                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22638471                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  134793129                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 40327567                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2756567747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1714829                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         3602                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     835770408                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles               13381                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        67601                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18665220                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037679                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         216535343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          58200605                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.233622                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2982520284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.283317                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.836614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2523523777     84.61%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               281056374      9.42%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                61323363      2.06%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51562816      1.73%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53606860      1.80%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5989960      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  612648      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  202800      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4641686      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2982520284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   119257                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   86534                       # number of floating regfile writes
system.cpu1.idleCycles                      594932251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8644147                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                87262458                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.167815                       # Inst execution rate
system.cpu1.iew.exec_refs                   272472386                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26000295                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               61861832                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            228064295                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4629391                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1758655                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27880128                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          634883004                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            246472091                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5399688                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            600349690                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                677989                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            823285888                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8277008                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            822875501                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10538151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1137117                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7999                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         7288                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          489                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81767012                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2895413                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          7288                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4043991                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4600156                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                466901477                       # num instructions consuming a value
system.cpu1.iew.wb_count                    543133045                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765035                       # average fanout of values written-back
system.cpu1.iew.wb_producers                357195747                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.151821                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     545007688                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               783401414                       # number of integer regfile reads
system.cpu1.int_regfile_writes              428563596                       # number of integer regfile writes
system.cpu1.ipc                              0.121021                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121021                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8865718      1.46%      1.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            309800457     51.14%     52.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8128343      1.34%     53.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2851158      0.47%     54.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 38      0.00%     54.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              21576      0.00%     54.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              64728      0.01%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             98      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10788      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10788      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           250100063     41.29%     95.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25862643      4.27%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          21940      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         11040      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             605749378                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 140997                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             281994                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       140670                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            141910                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7973130                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013162                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2168107     27.19%     27.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 18265      0.23%     27.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1870      0.02%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5346243     67.05%     94.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               438644      5.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             604715793                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4203569725                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    542992375                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        830912277                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 619067941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                605749378                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15815063                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      196166212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1859549                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3747058                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    117619369                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2982520284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203100                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.712723                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2660662672     89.21%     89.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          172462200      5.78%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           77071452      2.58%     97.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33552975      1.12%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24308655      0.82%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8010750      0.27%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4736759      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             942143      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             772678      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2982520284                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.169324                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14340874                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1950749                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           228064295                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27880128                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 243448                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                107880                       # number of misc regfile writes
system.cpu1.numCycles                      3577452535                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   390560026                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              908069119                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            335991237                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13810780                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               210200815                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             641573751                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1107909                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            870446777                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             651988189                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          514798899                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                211046075                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13408460                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8277008                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            663162845                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178807662                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           119371                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       870327406                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     981764422                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4351559                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                122958530                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4440205                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3562979372                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1313256478                       # The number of ROB writes
system.cpu1.timesIdled                        7175998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        125091732                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               311022                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           127871381                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  1                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3289713                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    173409421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     343621527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6338970                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4675066                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77802521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     70875856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155713955                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       75550922                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          166529475                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17440783                       # Transaction distribution
system.membus.trans_dist::WritebackClean          155                       # Transaction distribution
system.membus.trans_dist::CleanEvict        152803988                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           188120                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         104968                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6523978                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6520204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     166529472                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30063                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    516671206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              516671206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12191399488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12191399488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           224815                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         173376601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               173376601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           173376601                       # Request fanout histogram
system.membus.respLayer1.occupancy       889908576203                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        449077842836                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31090                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15545                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18635711.354133                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   106436008.853419                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15545    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5232985000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15545                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1694351964500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 289692133000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     30707948                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30707948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     30707948                       # number of overall hits
system.cpu0.icache.overall_hits::total       30707948                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      4905336                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4905336                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      4905336                       # number of overall misses
system.cpu0.icache.overall_misses::total      4905336                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 331836971446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 331836971446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 331836971446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 331836971446                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     35613284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     35613284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     35613284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     35613284                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137739                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137739                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137739                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137739                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67648.163438                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67648.163438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67648.163438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67648.163438                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       110487                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2163                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.080444                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4561237                       # number of writebacks
system.cpu0.icache.writebacks::total          4561237                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       341585                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       341585                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       341585                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       341585                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4563751                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4563751                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4563751                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4563751                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 307724463967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 307724463967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 307724463967                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 307724463967                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128147                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128147                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128147                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128147                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67427.969661                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67427.969661                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67427.969661                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67427.969661                       # average overall mshr miss latency
system.cpu0.icache.replacements               4561237                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     30707948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30707948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      4905336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4905336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 331836971446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 331836971446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     35613284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     35613284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137739                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137739                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67648.163438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67648.163438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       341585                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       341585                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4563751                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4563751                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 307724463967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 307724463967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128147                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128147                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67427.969661                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67427.969661                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988995                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35271834                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4563783                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.728640                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988995                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999656                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75790319                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75790319                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    141625634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       141625634                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    141625634                       # number of overall hits
system.cpu0.dcache.overall_hits::total      141625634                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71560183                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71560183                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71560183                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71560183                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6794052309049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6794052309049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6794052309049                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6794052309049                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    213185817                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    213185817                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    213185817                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    213185817                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.335670                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.335670                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.335670                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.335670                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 94941.796181                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94941.796181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 94941.796181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94941.796181                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    850907961                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       231548                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12012279                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3438                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.836513                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.349622                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32951104                       # number of writebacks
system.cpu0.dcache.writebacks::total         32951104                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38454207                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38454207                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38454207                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38454207                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33105976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33105976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33105976                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33105976                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3551867456320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3551867456320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3551867456320                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3551867456320                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155292                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155292                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155292                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155292                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 107287.803758                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107287.803758                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 107287.803758                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107287.803758                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32951036                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    131837711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      131837711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63383231                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63383231                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6103502171500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6103502171500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195220942                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195220942                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.324674                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.324674                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 96295.219969                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96295.219969                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34076072                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34076072                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29307159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29307159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3170180773500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3170180773500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.150123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.150123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 108170.866153                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108170.866153                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9787923                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9787923                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8176952                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8176952                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 690550137549                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 690550137549                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     17964875                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     17964875                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.455163                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.455163                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84450.799950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84450.799950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4378135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4378135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3798817                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3798817                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 381686682820                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 381686682820                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.211458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.211458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 100475.143399                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100475.143399                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2903669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2903669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       100048                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       100048                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4562216500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4562216500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3003717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3003717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.033308                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.033308                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45600.276867                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45600.276867                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        58188                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        58188                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        41860                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        41860                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1642926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1642926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013936                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013936                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39248.124701                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39248.124701                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2893144                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2893144                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        52637                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        52637                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    485558000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    485558000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2945781                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2945781                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.017869                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017869                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9224.651861                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9224.651861                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        52257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        52257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    433335000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    433335000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017740                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017740                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8292.381882                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8292.381882                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       787000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       787000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       753000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       753000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       178774                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         178774                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       112954                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       112954                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2428728938                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2428728938                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       291728                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       291728                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387189                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387189                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21501.929440                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21501.929440                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       112940                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       112940                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2315361939                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2315361939                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387141                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387141                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20500.814052                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20500.814052                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.893639                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          180952465                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33146309                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.459204                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.893639                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996676                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996676                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        472000363                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       472000363                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1816089                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3443909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2691532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3844705                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11796235                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1816089                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3443909                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2691532                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3844705                       # number of overall hits
system.l2.overall_hits::total                11796235                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2747041                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29471547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3911904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29449861                       # number of demand (read+write) misses
system.l2.demand_misses::total               65580353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2747041                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29471547                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3911904                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29449861                       # number of overall misses
system.l2.overall_misses::total              65580353                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 280551281368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3454735377298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 382127857384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3443062138909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7560476654959                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 280551281368                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3454735377298                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 382127857384                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3443062138909                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7560476654959                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4563130                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32915456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6603436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        33294566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77376588                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4563130                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32915456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6603436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       33294566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77376588                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.602008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.895371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.592404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.884525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847548                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.602008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.895371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.592404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.884525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847548                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 102128.538077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117222.736129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97683.342276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116912.678770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115285.696235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 102128.538077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117222.736129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97683.342276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116912.678770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115285.696235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9717360                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    283175                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.315741                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 107779306                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17440743                       # number of writebacks
system.l2.writebacks::total                  17440743                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          25914                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1856814                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          23668                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1830593                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3736989                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         25914                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1856814                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         23668                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1830593                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3736989                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2721127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     27614733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3888236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     27619268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          61843364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2721127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     27614733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3888236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     27619268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    116389153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        178232517                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 251622338980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3045607462242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 341710833994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3036184964157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6675125599373                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 251622338980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3045607462242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 341710833994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3036184964157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10565467856770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 17240593456143                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.596329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.838959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.588820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.596329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.838959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.588820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.303442                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 92469.899046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110289.223591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87883.254513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109929.957744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107936.004247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 92469.899046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110289.223591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87883.254513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109929.957744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90777.083469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96730.909412                       # average overall mshr miss latency
system.l2.replacements                      235032390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19135722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19135722                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           39                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             39                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19135761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19135761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           39                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           39                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53556525                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53556525                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          155                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            155                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53556680                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53556680                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          155                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          155                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    116389153                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      116389153                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10565467856770                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10565467856770                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90777.083469                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90777.083469                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9401                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1765                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11166                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         33583                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         18215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              51798                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    112620000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    109438500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    222058500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        42984                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        19980                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            62964                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.781291                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.911662                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.822661                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3353.482417                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6008.152621                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4287.009151                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          243                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          177                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             420                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        33340                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        18038                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         51378                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    680008496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    371108989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1051117485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.775637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.902803                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.815990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20396.175645                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20573.732620                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20458.513080                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5942                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1173                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7378                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        12075                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            19453                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     32143500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     25346000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     57489500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        13320                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        13248                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          26568                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.553904                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.911458                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.732197                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4356.668474                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2099.047619                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2955.302524                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          159                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           92                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           251                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7219                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        11983                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        19202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    152448432                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    243740971                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    396189403                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.541967                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.904514                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.722749                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21117.666159                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20340.563381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20632.715498                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           239983                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           313438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                553421                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3510297                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3606659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7116956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 372986029450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 378602306438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  751588335888                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3750280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3920097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7670377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.936009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.920043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.927850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106254.835260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104973.136201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105605.308771                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       317158                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       304407                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           621565                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3193139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3302252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6495391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 317444931980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 323179636971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 640624568951                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.851440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.842390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.846815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99414.692558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97866.436895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98627.560520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1816089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2691532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4507621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2747041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3911904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6658945                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 280551281368                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 382127857384                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 662679138752                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4563130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6603436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11166566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.602008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.592404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.596329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 102128.538077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97683.342276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99517.136536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        25914                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        23668                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         49582                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2721127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3888236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6609363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 251622338980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 341710833994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 593333172974                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.596329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.588820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.591889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 92469.899046                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87883.254513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89771.612328                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3203926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3531267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6735193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25961250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25843202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51804452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3081749347848                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3064459832471                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6146209180319                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29165176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29374469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58539645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.890145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.879784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118705.738277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118578.952889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118642.490038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1539656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1526186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3065842                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     24421594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24317016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     48738610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2728162530262                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2713005327186                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5441167857448                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.837355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.827828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111711.075463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111568.184484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111639.783273                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3892                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2280                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6172                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        16714                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        17570                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           34284                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data    198419500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data    152132000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    350551500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        20606                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        19850                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         40456                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.811123                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.885139                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.847439                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11871.455068                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8658.622652                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10224.929996                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         2587                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data         2052                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         4639                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        14127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        15518                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        29645                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    277047269                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    304948312                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    581995581                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.685577                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.781763                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.732771                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19611.189141                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19651.263823                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19632.166672                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999602                       # Cycle average of tags in use
system.l2.tags.total_refs                   257571660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 235042847                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.095850                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.883861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.826721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.296795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.048538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.213158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.730529                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.295060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.012918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.098387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.016383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.097081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.480165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1436638559                       # Number of tag accesses
system.l2.tags.data_accesses               1436638559                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     174155648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1776375872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     248853312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1776810240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7098984320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11075179392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    174155648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    248853312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     423008960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1116210112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1116210112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2721182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       27755873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3888333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       27762660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    110921630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           173049678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17440783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17440783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         87778114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        895330842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        125427309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        895549772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3578037569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5582123606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     87778114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    125427309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        213205422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      562593399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            562593399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      562593399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        87778114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       895330842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       125427309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       895549772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3578037569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6144717005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17071216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2721108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  27198685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3888264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27207820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 110334560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000235635750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1061792                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1061791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           230834555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16102120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   173049675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17440938                       # Number of write requests accepted
system.mem_ctrls.readBursts                 173049675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17440938                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1699238                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                369722                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           7348798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7886603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10523070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7954472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8329360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          15262668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          12229914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          13515329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          11367575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          12484426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11050602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         15421308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10806437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          8946022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10800460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7423395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            952714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1090211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1250981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            820955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            841001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1068880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            827603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            994123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            978440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1213191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           870686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1511452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1507590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1046955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1422836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           673598                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7933944951848                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               856752195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11146765683098                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46302.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65052.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                128009177                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9382226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             173049675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17440938                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10011797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                11403105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13265904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                13081687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13930226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13977891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                13087695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                12943429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12430968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                11487424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               11949007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               13442705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                9046510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4516331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3102576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1825637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1108156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 592269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 125106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  22014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 399373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 730723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 938768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1044021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1093416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1115881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1125844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1134944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1151406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1179160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1158898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1136023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1122068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1115506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1108450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1112388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 187317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  81359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  39321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51030241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.310538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.776099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.364628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7845809     15.37%     15.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     30382487     59.54%     74.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4592351      9.00%     83.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4160705      8.15%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1487164      2.91%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       660416      1.29%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       554382      1.09%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       338595      0.66%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1008332      1.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51030241                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1061791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.378607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    128.675811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.085435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         149526     14.08%     14.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       383410     36.11%     50.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191       237135     22.33%     72.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255       129161     12.16%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        67280      6.34%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        38316      3.61%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447        21830      2.06%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511        12397      1.17%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         7593      0.72%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         4869      0.46%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703         3208      0.30%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767         2164      0.20%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831         1532      0.14%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895         1049      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          744      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          508      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          335      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151          243      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215          151      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279          109      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           69      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           75      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           30      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1061791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1061792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.077748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.072523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.432109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1021610     96.22%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11702      1.10%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18399      1.73%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7084      0.67%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2330      0.22%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              550      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               95      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1061792                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            10966428096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               108751232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1092557824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11075179200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1116220032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5527.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       550.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5582.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    562.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        47.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1984044019999                       # Total gap between requests
system.mem_ctrls.avgGap                      10415.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    174150912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1740715840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    248848896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1741300480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7061411968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1092557824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 87775726.466684550047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 877357434.844010591507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 125425083.199291139841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 877652105.713844895363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3559100312.789292812347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 550672147.547869682312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2721182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     27755872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3888333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     27762660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    110921628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17440938                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 137993607178                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1891203231225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 179840111400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1881765376861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 7055963356434                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50006169709879                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     50710.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68137.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46251.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67780.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63612.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2867172.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         192732911700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         102439960590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        630463606500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        48153210660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     156618262320.018890                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     896591756010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6848296800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2033848004580.218506                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1025.102218                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10452583025                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66251380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1907340134475                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         171623087580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          91219804005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        592978527960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        40958562960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156618262320.018890                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     897897637980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5748606720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1957044489525.216553                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        986.391629                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7565727462                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66251380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1910226990038                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43876                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21939                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8903269.770728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89586314.552378                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21939    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6587418000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21939                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1788715262000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 195328835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33299659                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33299659                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33299659                       # number of overall hits
system.cpu1.icache.overall_hits::total       33299659                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      7027896                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       7027896                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      7027896                       # number of overall misses
system.cpu1.icache.overall_misses::total      7027896                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 452096602967                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 452096602967                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 452096602967                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 452096602967                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     40327555                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     40327555                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     40327555                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     40327555                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.174270                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.174270                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.174270                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.174270                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64328.869261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64328.869261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64328.869261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64328.869261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       265366                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3073                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.354051                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6601882                       # number of writebacks
system.cpu1.icache.writebacks::total          6601882                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       423954                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       423954                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       423954                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       423954                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6603942                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6603942                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6603942                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6603942                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 421942835479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 421942835479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 421942835479                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 421942835479                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.163758                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.163758                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.163758                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.163758                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63892.571358                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63892.571358                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63892.571358                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63892.571358                       # average overall mshr miss latency
system.cpu1.icache.replacements               6601882                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33299659                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33299659                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      7027896                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      7027896                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 452096602967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 452096602967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     40327555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     40327555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.174270                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.174270                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64328.869261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64328.869261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       423954                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       423954                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6603942                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6603942                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 421942835479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 421942835479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.163758                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.163758                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63892.571358                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63892.571358                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988270                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           40062673                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6603974                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.066449                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988270                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999633                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         87259052                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        87259052                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    148327992                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       148327992                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    148327992                       # number of overall hits
system.cpu1.dcache.overall_hits::total      148327992                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72850291                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72850291                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72850291                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72850291                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6797734516341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6797734516341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6797734516341                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6797734516341                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    221178283                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    221178283                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    221178283                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    221178283                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.329374                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.329374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.329374                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.329374                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93311.013903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93311.013903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93311.013903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93311.013903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    839364106                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       239816                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11820232                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3510                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.010798                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.323647                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33382538                       # number of writebacks
system.cpu1.dcache.writebacks::total         33382538                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     39374532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     39374532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     39374532                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     39374532                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33475759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33475759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33475759                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33475759                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3541879908648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3541879908648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3541879908648                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3541879908648                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151352                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151352                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151352                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151352                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105804.319736                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105804.319736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105804.319736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105804.319736                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33382529                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    135374138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      135374138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     64033773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     64033773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6088894511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6088894511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    199407911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    199407911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.321120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.321120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95088.798078                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95088.798078                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34537060                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34537060                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29496713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29496713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3152619002000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3152619002000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106880.349753                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106880.349753                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12953854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12953854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8816518                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8816518                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 708840005341                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 708840005341                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21770372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21770372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.404978                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.404978                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80399.087865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80399.087865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4837472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4837472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3979046                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3979046                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 389260906648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 389260906648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.182773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.182773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97827.697053                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97827.697053                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2876815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2876815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       137595                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       137595                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   8484891000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8484891000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      3014410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      3014410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.045646                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.045646                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 61665.692794                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 61665.692794                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        53051                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        53051                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        84544                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        84544                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   6026900000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   6026900000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028047                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028047                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71287.140424                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71287.140424                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2888953                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2888953                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59932                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59932                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    599500500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    599500500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2948885                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2948885                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020324                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020324                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10003.011747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10003.011747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59915                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59915                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    539613500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    539613500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020318                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020318                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9006.317283                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9006.317283                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       227000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       227000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       167212                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         167212                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        96900                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        96900                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1815351464                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1815351464                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       264112                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       264112                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.366890                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.366890                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18734.277234                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18734.277234                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          675                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          675                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        96225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        96225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1691441966                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1691441966                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.364334                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.364334                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17577.988735                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17577.988735                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.893959                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          188011232                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33572711                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.600121                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.893959                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996686                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996686                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        488384062                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       488384062                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1984044097500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70097712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36576504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58360959                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       217591693                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        187496197                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             216                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          198462                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        112110                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         310572                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7748496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7748499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11167692                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58930019                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        40456                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        40456                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     13688117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     99256654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19809260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    100446782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             233200813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    583959488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4215466880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    845140352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4267339072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9911905792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       423219570                       # Total snoops (count)
system.tol2bus.snoopTraffic                1146280960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        500733273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.173505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.402850                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              418567339     83.59%     83.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1               77466848     15.47%     99.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4684308      0.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  14778      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          500733273                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155363423527                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49813698549                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6855325551                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       50442797649                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9915693382                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           324123                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
