INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/ALUDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/InstrDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/MainFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/idmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/regFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/riscvmulti.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvmulti
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv_m/riscv_m.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
