Analysis & Synthesis report for div
Mon Apr 13 16:08:37 2020
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: Top-level Entity: |div
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 13 16:08:37 2020          ;
; Quartus II Version                 ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name                      ; div                                            ;
; Top-level Entity Name              ; div                                            ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 167                                            ;
;     Total combinational functions  ; 167                                            ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 25                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C8       ;                    ;
; Top-level entity name                                                      ; div                ; div                ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                       ;
+----------------------------------+-----------------+------------------------+--------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path   ;
+----------------------------------+-----------------+------------------------+--------------------------------+
; div.v                            ; yes             ; User Verilog HDL File  ; C:/modeltech64_10.1c/HW2/div.v ;
+----------------------------------+-----------------+------------------------+--------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 167    ;
;                                             ;        ;
; Total combinational functions               ; 167    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 8      ;
;     -- 3 input functions                    ; 139    ;
;     -- <=2 input functions                  ; 20     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 76     ;
;     -- arithmetic mode                      ; 91     ;
;                                             ;        ;
; Total registers                             ; 0      ;
;     -- Dedicated logic registers            ; 0      ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 25     ;
; Maximum fan-out node                        ; in2[0] ;
; Maximum fan-out                             ; 17     ;
; Total fan-out                               ; 496    ;
; Average fan-out                             ; 2.58   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |div                       ; 167 (167)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 25   ; 0            ; |div                ;              ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; rem_quo[0]                                         ; Equal0              ; yes                    ;
; rem_quo[1]                                         ; Equal0              ; yes                    ;
; rem_quo[2]                                         ; Equal0              ; yes                    ;
; rem_quo[3]                                         ; Equal0              ; yes                    ;
; rem_quo[4]                                         ; Equal0              ; yes                    ;
; rem_quo[5]                                         ; Equal0              ; yes                    ;
; rem_quo[6]                                         ; Equal0              ; yes                    ;
; rem_quo[7]                                         ; Equal0              ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |div ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Apr 13 16:08:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off div -c div
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Entity "cycloneii_ram_block" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_jtag" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_crcblock" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_asmiblock" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_pll" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_lcell_ff" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_lcell_comb" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_io" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_clk_delay_ctrl" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_clk_delay_cal_ctrl" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_clkctrl" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_mac_mult" will be ignored because it conflicts with Quartus II primitive name
Warning: Entity "cycloneii_mac_out" will be ignored because it conflicts with Quartus II primitive name
Info: Found 38 design units, including 38 entities, in source file cycloneii_atoms.v
    Info: Found entity 1: CYCLONEII_PRIM_DFFE
    Info: Found entity 2: CYCLONEII_PRIM_DFFEAS
    Info: Found entity 3: CYCLONEII_PRIM_DFFEAS_HIGH
    Info: Found entity 4: cycloneii_dffe
    Info: Found entity 5: cycloneii_latch
    Info: Found entity 6: cycloneii_mux21
    Info: Found entity 7: cycloneii_mux41
    Info: Found entity 8: cycloneii_and1
    Info: Found entity 9: cycloneii_and16
    Info: Found entity 10: cycloneii_bmux21
    Info: Found entity 11: cycloneii_b17mux21
    Info: Found entity 12: cycloneii_nmux21
    Info: Found entity 13: cycloneii_b5mux21
    Info: Found entity 14: cycloneii_ram_pulse_generator
    Info: Found entity 15: cycloneii_ram_register
    Info: Found entity 16: cycloneii_m_cntr
    Info: Found entity 17: cycloneii_n_cntr
    Info: Found entity 18: cycloneii_scale_cntr
    Info: Found entity 19: cycloneii_pll_reg
    Info: Found entity 20: cycloneii_routing_wire
    Info: Found entity 21: cycloneii_asynch_io
    Info: Found entity 22: cycloneii_ena_reg
    Info: Found entity 23: cycloneii_mac_data_reg
    Info: Found entity 24: cycloneii_mac_sign_reg
    Info: Found entity 25: cycloneii_mac_mult_internal
Info: Found 1 design units, including 1 entities, in source file div.v
    Info: Found entity 1: div
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2525): data type declaration for "numerator" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2518): see declaration for object "numerator"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2526): data type declaration for "denominator" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2519): see declaration for object "denominator"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2527): data type declaration for "max_denom" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2520): see declaration for object "max_denom"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2528): data type declaration for "fraction_num" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2521): see declaration for object "fraction_num"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2529): data type declaration for "fraction_div" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2522): see declaration for object "fraction_div"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2614): data type declaration for "value" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2613): see declaration for object "value"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for "C0" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C0"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for "C0_mode" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C0_mode"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for "C1" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C1"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for "C1_mode" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C1_mode"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for "C2" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C2"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for "C2_mode" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C2_mode"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for "C3" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C3"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for "C3_mode" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C3_mode"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for "C4" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C4"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for "C4_mode" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C4_mode"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for "C5" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C5"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for "C5_mode" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "C5_mode"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2627): data type declaration for "refclk" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "refclk"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2628): data type declaration for "m_mod" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object "m_mod"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2655): data type declaration for "X" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2654): see declaration for object "X"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2673): data type declaration for "X" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2672): see declaration for object "X"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2673): data type declaration for "Y" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2672): see declaration for object "Y"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2690): data type declaration for "X" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2689): see declaration for object "X"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2690): data type declaration for "Y" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2689): see declaration for object "Y"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A1" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A1"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A2" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A2"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A3" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A3"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A4" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A4"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A5" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A5"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A6" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A6"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A7" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A7"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A8" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A8"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A9" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A9"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "A10" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "A10"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for "P" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object "P"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for "clk_divide" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object "clk_divide"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for "clk_mult" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object "clk_mult"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for "M" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object "M"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for "N" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object "N"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2763): data type declaration for "duty_cycle" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2761): see declaration for object "duty_cycle"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2764): data type declaration for "output_counter_value" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2762): see declaration for object "output_counter_value"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2782): data type declaration for "output_counter_value" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2781): see declaration for object "output_counter_value"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2782): data type declaration for "duty_cycle" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2781): see declaration for object "duty_cycle"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2797): data type declaration for "output_counter_value" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2796): see declaration for object "output_counter_value"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2797): data type declaration for "duty_cycle" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2796): see declaration for object "duty_cycle"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t1" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t1"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t2" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t2"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t3" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t3"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t4" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t4"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t5" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t5"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t6" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t6"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t7" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t7"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t8" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t8"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t9" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t9"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for "t10" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object "t10"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t1" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t1"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t2" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t2"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t3" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t3"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t4" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t4"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t5" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t5"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t6" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t6"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t7" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t7"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t8" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t8"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t9" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t9"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for "t10" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object "t10"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2887): data type declaration for "tap_phase" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2886): see declaration for object "tap_phase"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2887): data type declaration for "ph_base" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2886): see declaration for object "ph_base"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2897): data type declaration for "tap_phase" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2896): see declaration for object "tap_phase"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2897): data type declaration for "m" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2896): see declaration for object "m"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2897): data type declaration for "n" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2896): see declaration for object "n"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2912): data type declaration for "tap_phase" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2909): see declaration for object "tap_phase"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2911): data type declaration for "m" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2910): see declaration for object "m"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2911): data type declaration for "n" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2910): see declaration for object "n"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2970): data type declaration for "i_phase_shift" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2969): see declaration for object "i_phase_shift"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2987): data type declaration for "phase_shift" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(2986): see declaration for object "phase_shift"
Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(3037): data type declaration for "msg_code" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at cycloneii_atoms.v(3036): see declaration for object "msg_code"
Info: Elaborating entity "div" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at div.v(20): inferring latch(es) for variable "dbz", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at div.v(20): inferring latch(es) for variable "rem_quo", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at div.v(20): inferring latch(es) for variable "shift", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rem_quo[0]" at div.v(26)
Info (10041): Inferred latch for "rem_quo[1]" at div.v(26)
Info (10041): Inferred latch for "rem_quo[2]" at div.v(26)
Info (10041): Inferred latch for "rem_quo[3]" at div.v(26)
Info (10041): Inferred latch for "rem_quo[4]" at div.v(26)
Info (10041): Inferred latch for "rem_quo[5]" at div.v(26)
Info (10041): Inferred latch for "rem_quo[6]" at div.v(26)
Info (10041): Inferred latch for "rem_quo[7]" at div.v(26)
Info (10041): Inferred latch for "dbz" at div.v(26)
Warning: Latch rem_quo[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in2[1]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "dbz" is stuck at VCC
Info: Generated suppressed messages file C:/modeltech64_10.1c/HW2/div.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 192 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 9 output pins
    Info: Implemented 167 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Mon Apr 13 16:08:37 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/modeltech64_10.1c/HW2/div.map.smsg.


