Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  2 23:03:44 2024
| Host         : DESKTOP-RJ15DL8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BLACKJACK_control_sets_placed.rpt
| Design       : BLACKJACK
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   160 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             667 |          476 |
| No           | No                    | Yes                    |              85 |           31 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              92 |           35 |
| Yes          | No                    | Yes                    |              64 |           24 |
| Yes          | Yes                   | No                     |              32 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                 Enable Signal                |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  my_univ_sseg/CLK_DIV/out[0]                         |                                              |                                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[4][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[0][3]_i_1_n_2  |                                                   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[7][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[3][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[1][3]_i_1_n_2  |                                                   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[4][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[6][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[10][3]_i_1_n_2 |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[8][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       |                                              | blckjack_pixl/bj/rand_dealer_inc/count[3]_i_1_n_2 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[2][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/rand_dealer_inc/p_0_in      |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[1][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[8][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[5][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[3][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/card_num[3]_i_1_n_2         | signal_pulses/oneshotter/w_reset                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards                |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[2][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[5][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[0][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[9][3]_i_1_n_2  |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_cards[7][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_cards[9][3]_i_1_n_2  |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/user_total[8]_i_1_n_2       | signal_pulses/oneshotter/w_reset                  |                3 |              9 |         3.00 |
|  vga_controller/w_25MHz                              | vga_controller/v_count_next_1                | signal_pulses/oneshotter/w_reset                  |                5 |             10 |         2.00 |
|  vga_controller/w_25MHz                              |                                              | signal_pulses/oneshotter/w_reset                  |                3 |             10 |         3.33 |
|  blckjack_pixl/bj/E[0]                               |                                              |                                                   |                8 |             11 |         1.38 |
|  blckjack_pixl/bj/card_num2_reg[3]_1[0]              |                                              |                                                   |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/dealer_total[8]_i_1_n_2     | signal_pulses/oneshotter/w_reset                  |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/player_money0               | signal_pulses/oneshotter/w_reset                  |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                                       | blckjack_pixl/bj/bet_amnt[13]_i_1_n_2        | signal_pulses/oneshotter/w_reset                  |                6 |             14 |         2.33 |
|  vga_controller/rom_addr_reg[6]_i_10_0               |                                              |                                                   |               11 |             29 |         2.64 |
|  blckjack_pixl/dealer_box/rom_addr_reg[6]_i_2__0_n_2 |                                              |                                                   |               13 |             29 |         2.23 |
|  clk_IBUF_BUFG                                       |                                              |                                                   |               11 |             31 |         2.82 |
|  clk_IBUF_BUFG                                       | signal_pulses/oneshotter/rst_pulse_reg_0     | blckjack_pixl/bj/staller[31]_i_1_n_2              |               15 |             32 |         2.13 |
|  n_0_2685_BUFG                                       |                                              |                                                   |               31 |             38 |         1.23 |
|  n_1_92_BUFG                                         |                                              |                                                   |               31 |             38 |         1.23 |
|  clk_IBUF_BUFG                                       |                                              | signal_pulses/oneshotter/w_reset                  |               28 |             75 |         2.68 |
|  rom_data_reg[36]_i_2__1_n_2                         |                                              |                                                   |              181 |            239 |         1.32 |
|  rom_data_reg[36]_i_2__2_n_2                         |                                              |                                                   |              182 |            239 |         1.31 |
+------------------------------------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


