Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 23 14:32:39 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IPSOC_HDL_control_sets_placed.rpt
| Design       : IPSOC_HDL
| Device       : xc7k160t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             191 |           87 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |              36 |           20 |
| Yes          | No                    | No                     |             256 |          113 |
| Yes          | No                    | Yes                    |            1082 |          607 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+--------------------------------------+----------------------------+------------------+----------------+
|                       Clock Signal                       |             Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+--------------------------------------+----------------------------+------------------+----------------+
|  U1/U1_1/ImmSel_reg[1]_i_1_n_0                           |                                      |                            |                1 |              2 |
|  U6/PT7SEG/sh_clk                                        |                                      |                            |                2 |              2 |
|  U8/clk_BUFG                                             |                                      | U9/rst                     |                1 |              3 |
|  DIVO_BUFG[1]                                            |                                      |                            |                3 |              3 |
|  U9/clk1                                                 | U9/pulse[3]_i_2_n_0                  |                            |                1 |              4 |
|  U9/clk1                                                 | U9/KCODE[4]_i_1_n_0                  |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                                    |                                      | U11/U12/strdata_reg[48]    |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[27]_i_1_n_0                    |                            |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[11]_i_1_n_0                    |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[15]_i_1_n_0                    |                            |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[19]_i_1_n_0                    |                            |                3 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[23]_i_1_n_0                    |                            |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[31]_i_1_n_0                    |                            |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[3]_i_1_n_0                     |                            |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                                    | M4/Ai[7]_i_1_n_0                     |                            |                1 |              4 |
|  U8/clk_BUFG                                             |                                      |                            |                1 |              5 |
|  clk_100mhz_IBUF_BUFG                                    |                                      | U9/rst                     |                4 |              7 |
|  clk_100mhz_IBUF_BUFG                                    | U11/U12/E[0]                         |                            |                4 |              7 |
| ~U8/clk_BUFG                                             | U4/GPIO_W0204                        |                            |                5 |              8 |
|  U9/clk1                                                 |                                      |                            |                4 |              9 |
|  clk_100mhz_IBUF_BUFG                                    |                                      | U11/U12/strdata_reg[38]    |                5 |              9 |
|  DIVO_BUFG[1]                                            | U11/U12/v_count                      |                            |                3 |             10 |
|  DIVO_BUFG[1]                                            |                                      | U11/U12/h_count[9]_i_1_n_0 |                8 |             11 |
|  DIVO_BUFG[1]                                            |                                      | U11/U12/rdn_reg_n_0        |                5 |             12 |
|  U7/PTLED/sh_clk                                         | U7/PTLED/Q[16]_i_1_n_0               |                            |                6 |             17 |
|  clk_100mhz_IBUF_BUFG                                    | U9/SWO[15]_i_1_n_0                   |                            |                6 |             17 |
|  U9/clk1                                                 | U9/sel                               | U9/counter0                |                6 |             21 |
|  clk_100mhz_IBUF_BUFG                                    | U9/counter1[0]_i_2_n_0               | U9/counter1[0]_i_1_n_0     |                6 |             21 |
| ~U8/clk_BUFG                                             | U4/GPIO_W0200                        | U9/rst                     |                8 |             26 |
| ~clk_100mhz_IBUF_BUFG                                    | U11/U12/OPCODE_reg[31][0]            |                            |               15 |             30 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[8][31]_i_1_n_0  | U9/rst                     |               23 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[23][31]_i_1_n_0 | U9/rst                     |               21 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[24][31]_i_1_n_0 | U9/rst                     |               11 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[31][31]_i_1_n_0 | U9/rst                     |               27 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[7][31]_i_1_n_0  | U9/rst                     |               23 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[4][31]_i_1_n_0  | U9/rst                     |               19 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[2][31]_i_1_n_0  | U9/rst                     |               17 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[19][31]_i_1_n_0 | U9/rst                     |               19 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG |                                      | U9/rst                     |                8 |             32 |
| ~U8/clk_BUFG                                             | U5/Datadn                            |                            |               18 |             32 |
| ~U8/clk_BUFG                                             | U5/Dataup                            |                            |               18 |             32 |
|  U8/points_BUFG[19]                                      |                                      |                            |               16 |             32 |
| ~U8/points_BUFG[19]                                      |                                      |                            |               15 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[10][31]_i_1_n_0 | U9/rst                     |               18 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[11][31]_i_1_n_0 | U9/rst                     |               16 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[6][31]_i_1_n_0  | U9/rst                     |               20 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[12][31]_i_1_n_0 | U9/rst                     |               18 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register                 | U9/rst                     |               16 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[30][31]_i_1_n_0 | U9/rst                     |               21 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[29][31]_i_1_n_0 | U9/rst                     |               20 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[16][31]_i_1_n_0 | U9/rst                     |               17 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[3][31]_i_1_n_0  | U9/rst                     |               16 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[27][31]_i_1_n_0 | U9/rst                     |               18 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[15][31]_i_1_n_0 | U9/rst                     |               22 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[17][31]_i_1_n_0 | U9/rst                     |               16 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[21][31]_i_1_n_0 | U9/rst                     |               17 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[26][31]_i_1_n_0 | U9/rst                     |               14 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[28][31]_i_1_n_0 | U9/rst                     |               14 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[13][31]_i_1_n_0 | U9/rst                     |               18 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[20][31]_i_1_n_0 | U9/rst                     |               17 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[25][31]_i_1_n_0 | U9/rst                     |               10 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[9][31]_i_1_n_0  | U9/rst                     |               28 |             32 |
|  clk_100mhz_IBUF_BUFG                                    | U10/counter0_Lock_1                  | U9/rst                     |               13 |             32 |
|  clk_100mhz_IBUF_BUFG                                    | U10/counter0[31]                     | U9/rst                     |               17 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[18][31]_i_1_n_0 | U9/rst                     |               16 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[14][31]_i_1_n_0 | U9/rst                     |               19 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[22][31]_i_1_n_0 | U9/rst                     |               20 |             32 |
|  clk_100mhz_IBUF_BUFG                                    | U9/rst_counter                       | U9/counter1[0]_i_1_n_0     |                8 |             32 |
|  U8/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_BUFG | U1/U1_2/DU2/register[5][31]_i_1_n_0  | U9/rst                     |               18 |             32 |
| ~clk_100mhz_IBUF_BUFG                                    | U1/ascii_code_reg[1]_3               |                            |               11 |             44 |
| ~clk_100mhz_IBUF_BUFG                                    | U11/__1/MEMBUF_reg_0_63_0_2_i_5_n_0  |                            |               11 |             44 |
|  clk_100mhz_IBUF_BUFG                                    | U11/U12/should_latch_debug_data      |                            |                6 |             48 |
|  U6/PT7SEG/sh_clk                                        | U6/PT7SEG/Q[63]_i_1_n_0              |                            |               21 |             63 |
|  clk_100mhz_IBUF_BUFG                                    |                                      |                            |               45 |            106 |
+----------------------------------------------------------+--------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     2 |
| 4      |                    11 |
| 5      |                     1 |
| 7      |                     2 |
| 8      |                     1 |
| 9      |                     2 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                    50 |
+--------+-----------------------+


