/*
 * Copyright (c) 2018 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Common Clock Framework support for Exynos2100 SoC.
 */

#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/clk-provider.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <soc/samsung/cal-if.h>
#include <dt-bindings/clock/s5e8835.h>

#include "../../soc/samsung/cal-if/s5e8835/cmucal/cmucal-vclk.h"
#include "../../soc/samsung/cal-if/s5e8835/cmucal/cmucal-node.h"
#include "../../soc/samsung/cal-if/s5e8835/cmucal/cmucal-qch.h"
#include "../../soc/samsung/cal-if/s5e8835/cmucal/clkout_s5e8835.h"
#include "composite.h"

static struct samsung_clk_provider *s5e8835_clk_provider;
bool clk_exynos_skip_hw;
/*
 * list of controller registers to be saved and restored during a
 * suspend/resume cycle.
 */
/* fixed rate clocks generated outside the soc */

struct samsung_fixed_rate s5e8835_fixed_rate_ext_clks[] = {
	FRATE(OSCCLK1, "fin_pll1", NULL, 0, 52000000),
	FRATE(OSCCLK2, "fin_pll2", NULL, 0, 26000000),	/* for mif/aud/peri */
};

/* CMU_TOP */
struct init_vclk s5e8835_top_hwacg_vclks[] = {
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK0, DFTMUX_CMU_QCH_CIS_CLK0, "GATE_DFTMUX_CMU_QCH_CIS_CLK0", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK1, DFTMUX_CMU_QCH_CIS_CLK1, "GATE_DFTMUX_CMU_QCH_CIS_CLK1", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK2, DFTMUX_CMU_QCH_CIS_CLK2, "GATE_DFTMUX_CMU_QCH_CIS_CLK2", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK3, DFTMUX_CMU_QCH_CIS_CLK3, "GATE_DFTMUX_CMU_QCH_CIS_CLK3", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK4, DFTMUX_CMU_QCH_CIS_CLK4, "GATE_DFTMUX_CMU_QCH_CIS_CLK4", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK5, DFTMUX_CMU_QCH_CIS_CLK5, "GATE_DFTMUX_CMU_QCH_CIS_CLK5", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
};

struct init_vclk s5e8835_top_vclks[] = {
	VCLK(DOUT_DIV_CLKCMU_AUD_NOC, TOP_DIV_CLKCMU_AUD_NOC, "DOUT_DIV_CLKCMU_AUD_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_AUD_CPU, TOP_DIV_CLKCMU_AUD_CPU, "DOUT_DIV_CLKCMU_AUD_CPU", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK0, TOP_DIV_CLKCMU_CIS_CLK0, "DOUT_DIV_CLKCMU_CIS_CLK0", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK1, TOP_DIV_CLKCMU_CIS_CLK1, "DOUT_DIV_CLKCMU_CIS_CLK1", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK2, TOP_DIV_CLKCMU_CIS_CLK2, "DOUT_DIV_CLKCMU_CIS_CLK2", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK3, TOP_DIV_CLKCMU_CIS_CLK3, "DOUT_DIV_CLKCMU_CIS_CLK3", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK4, TOP_DIV_CLKCMU_CIS_CLK4, "DOUT_DIV_CLKCMU_CIS_CLK4", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK5, TOP_DIV_CLKCMU_CIS_CLK5, "DOUT_DIV_CLKCMU_CIS_CLK5", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_HSI_NOC, TOP_DIV_CLKCMU_HSI_NOC, "DOUT_DIV_CLKCMU_HSI_NOC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_HSI_UFS_EMBD, TOP_DIV_CLKCMU_HSI_UFS_EMBD, "DOUT_CLKCMU_HSI_UFS_EMBD", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_USB_NOC, TOP_DIV_CLKCMU_USB_NOC, "DOUT_CLKCMU_USB_NOC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_USB_USB20DRD, TOP_DIV_CLKCMU_USB_USB20DRD, "DOUT_CLKCMU_USB_USB20DRD", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_M2M_NOC, TOP_DIV_CLKCMU_M2M_NOC, "DOUT_CLKCMU_M2M_NOC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_M2M_JPEG, TOP_DIV_CLKCMU_M2M_JPEG, "DOUT_CLKCMU_M2M_JPEG", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_M2M_GDC, TOP_DIV_CLKCMU_M2M_GDC, "DOUT_CLKCMU_M2M_GDC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_M2M_LME, TOP_DIV_CLKCMU_M2M_LME, "DOUT_CLKCMU_M2M_LME", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_PERI_MMC_CARD, TOP_DIV_CLKCMU_PERI_MMC_CARD, "DOUT_CLKCMU_PERI_MMC_CARD", 0, 0, NULL),
};

/* CMU ALIVE */
struct init_vclk s5e8835_alive_hwacg_vclks[] = {
	HWACG_VCLK(GATE_MCT_ALIVE_QCH, MCT_ALIVE_QCH, "GATE_MCT_ALIVE_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_ALIVE0_QCH, USI_ALIVE0_QCH, "GATE_USI_ALIVE0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_ALIVE0_QCH, I2C_ALIVE0_QCH, "GATE_I2C_ALIVE0_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_alive_vclks[] = {

	VCLK(DOUT_DIV_CLK_ALIVE_USI0, ALIVE_DIV_CLK_ALIVE_USI0, "DOUT_DIV_CLK_ALIVE_USI0", 0, 0, NULL),
	VCLK(DOUT_CLK_ALIVE_OSCCLK_USB_LINK, USB_OSCCLK_USB_LINK, "DOUT_CLK_ALIVE_OSCCLK_USB_LINK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_I2C, ALIVE_DIV_CLK_ALIVE_I2C0, "DOUT_DIV_CLK_ALIVE_I2C", 0, 0, NULL),
};

/* CMU_AUD */
struct init_vclk s5e8835_aud_hwacg_vclks[] = {
	HWACG_VCLK(UMUX_CLK_AUD_CPU_PLL, AUD_MUX_CLK_AUD_CPU_PLL, "UMUX_CLK_AUD_CPU_PLL", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CP_PCMC_CLK_USER, AUD_MUX_CP_PCMC_CLK_USER, "UMUX_CP_PCMC_CLK_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK_DSIF, ABOX_QCH_BCLK_DSIF, "GATE_ABOX_QCH_BCLK_DSIF", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK0, ABOX_QCH_BCLK0, "GATE_ABOX_QCH_BCLK0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK1, ABOX_QCH_BCLK1, "GATE_ABOX_QCH_BCLK1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK2, ABOX_QCH_BCLK2, "GATE_ABOX_QCH_BCLK2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK3, ABOX_QCH_BCLK3, "GATE_ABOX_QCH_BCLK3", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK4, ABOX_QCH_BCLK4, "GATE_ABOX_QCH_BCLK4", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK5, ABOX_QCH_BCLK5, "GATE_ABOX_QCH_BCLK5", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK6, ABOX_QCH_BCLK6, "GATE_ABOX_QCH_BCLK6", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_aud_vclks[] = {
	VCLK(MOUT_CLK_AUD_UAIF0, AUD_MUX_CLK_AUD_UAIF0, "MOUT_CLK_AUD_UAIF0", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF1, AUD_MUX_CLK_AUD_UAIF1, "MOUT_CLK_AUD_UAIF1", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF2, AUD_MUX_CLK_AUD_UAIF2, "MOUT_CLK_AUD_UAIF2", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF3, AUD_MUX_CLK_AUD_UAIF3, "MOUT_CLK_AUD_UAIF3", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF4, AUD_MUX_CLK_AUD_UAIF4, "MOUT_CLK_AUD_UAIF4", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF5, AUD_MUX_CLK_AUD_UAIF5, "MOUT_CLK_AUD_UAIF5", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF6, AUD_MUX_CLK_AUD_UAIF6, "MOUT_CLK_AUD_UAIF6", 0, 0, NULL),
	VCLK(UMUX_CP_PCMC_CLK, AUD_MUX_CP_PCMC_CLK_USER, "UMUX_CP_PCMC_CLK", 0, 0, NULL),

	VCLK(DOUT_DIV_CLK_AUD_DSIF, AUD_DIV_CLK_AUD_DSIF, "DOUT_DIV_CLK_AUD_DSIF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_USB_NOC, AUD_DIV_CLK_AUD_USB_NOC, "DOUT_DIV_CLK_AUD_USB_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF0, AUD_DIV_CLK_AUD_UAIF0, "DOUT_DIV_CLK_AUD_UAIF0", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF1, AUD_DIV_CLK_AUD_UAIF1, "DOUT_DIV_CLK_AUD_UAIF1", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF2, AUD_DIV_CLK_AUD_UAIF2, "DOUT_DIV_CLK_AUD_UAIF2", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF3, AUD_DIV_CLK_AUD_UAIF3, "DOUT_DIV_CLK_AUD_UAIF3", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF4, AUD_DIV_CLK_AUD_UAIF4, "DOUT_DIV_CLK_AUD_UAIF4", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF5, AUD_DIV_CLK_AUD_UAIF5, "DOUT_DIV_CLK_AUD_UAIF5", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF6, AUD_DIV_CLK_AUD_UAIF6, "DOUT_DIV_CLK_AUD_UAIF6", 0, 0, NULL),

	VCLK(MOUT_CLK_AUD_CPU_PLL, AUD_MUX_CLK_AUD_CPU_PLL, "MOUT_CLK_AUD_CPU_PLL", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_PCMC, AUD_MUX_CLK_AUD_PCMC, "MOUT_CLK_AUD_PCMC", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_PCMC, AUD_DIV_CLK_AUD_PCMC, "DOUT_CLK_AUD_PCMC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_NOCD, AUD_DIV_CLK_AUD_NOCD, "DOUT_DIV_CLK_AUD_NOCD", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_CNT, AUD_DIV_CLK_AUD_CNT, "DOUT_DIV_CLK_AUD_CNT", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_AUDIF, AUD_DIV_CLK_AUD_AUDIF, "DOUT_DIV_CLK_AUD_AUDIF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_FM, AUD_DIV_CLK_AUD_FM, "DOUT_DIV_CLK_AUD_FM", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_SERIAL_LIF, AUD_DIV_CLK_AUD_SERIAL_LIF, "DOUT_CLK_AUD_SERIAL_LIF", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_SERIAL_LIF_CORE, AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, "DOUT_CLK_AUD_SERIAL_LIF_CORE", 0, 0, NULL),

	VCLK(MOUT_CLKVTS_AUD_DMIC, AUD_MUX_CLKVTS_AUD_DMIC, "MOUT_CLKVTS_AUD_DMIC", 0, 0, NULL),
};

/* CMU_HSI */
struct init_vclk s5e8835_hsi_hwacg_vclks[] = {
	HWACG_VCLK(GATE_UFS_EMBD_QCH, UFS_EMBD_QCH, "GATE_UFS_EMBD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_UFS_EMBD_QCH_FMP, UFS_EMBD_QCH_FMP, "GATE_UFS_EMBD_QCH_FMP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_HSI_QCH, D_TZPC_HSI_QCH, "GATE_D_TZPC_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_GPIO_HSI_QCH,   GPIO_HSI_QCH,   "GATE_GPIO_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_HSI_UFS_QCH, GPIO_HSI_UFS_QCH, "GATE_GPIO_HSI_UFS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HSI_CMU_HSI_QCH, CMU_HSI_QCH, "GATE_HSI_CMU_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_HSI_QCH, PPMU_HSI_QCH, "GATE_PPMU_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_D_HSI_QCH_S2, S2MPU_D_HSI_QCH_S2, "GATE_S2MPU_D_HSI_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_HSI_QCH, SLH_AXI_MI_P_HSI_QCH, "GATE_SLH_AXI_MI_P_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_D_HSI_QCH, LH_AXI_SI_D_HSI_QCH, "GATE_SLH_AXI_SI_D_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_HSI_QCH, SYSREG_HSI_QCH, "GATE_SYSREG_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_HSI_QCH, VGEN_LITE_HSI_QCH, "GATE_VGEN_LITE_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_hsi_vclks[] = {
	VCLK(DOUT_CLKCMU_HSI_BUS, TOP_DIV_CLKCMU_HSI_NOC, "DOUT_CLKCMU_HSI_BUS", 0, 0, NULL),
};

/* CMU_MFC */
struct init_vclk s5e8835_mfc_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_MFC_QCH, D_TZPC_MFC_QCH, "GATE_D_TZPC_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D_MFC_QCH, LH_AXI_SI_D_MFC_QCH, "GATE_LH_AXI_SI_D_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MFC_QCH, MFC_QCH, "GATE_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MFC_CMU_MFC_QCH, CMU_MFC_QCH, "GATE_MFC_CMU_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_MFC_QCH, PPMU_D_MFC_QCH, "GATE_PPMU_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH, RSTnSYNC_CLK_MFC_NOCD_SW_RESET_QCH, "GATE_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_MFC_QCH, SLH_AXI_MI_P_MFC_QCH, "GATE_SLH_AXI_MI_P_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_MFC_QCH_S1, SYSMMU_MFC_QCH_S1, "GATE_SYSMMU_MFC_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_MFC_QCH_S2, SYSMMU_MFC_QCH_S2, "GATE_SYSMMU_MFC_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_MFC_QCH, SYSREG_MFC_QCH, "GATE_SYSREG_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_MFC_QCH, VGEN_LITE_MFC_QCH, "GATE_VGEN_LITE_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_mfc_vclks[] = {
	VCLK(DOUT_DIV_CLK_MFC_BUSP, MFC_DIV_CLK_MFC_NOCP, "DOUT_DIV_CLK_MFC_BUSP", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_MFC_MFC, TOP_DIV_CLKCMU_MFC_NOC, "DOUT_CLKCMU_MFC_MFC", 0, 0, NULL),
};

/* CMU_MIF0 */
struct init_vclk s5e8835_mif0_hwacg_vclks[] = {
	HWACG_VCLK(MUX_MIF_DDRPHY2X_MIF0, MIF0_CLKMUX_MIF_DDRPHY2X, "MUX_MIF_DDRPHY2X_MIF0", NULL, 0, 0, NULL),
};

struct init_vclk s5e8835_mif0_vclks[] = {
};

/* CMU_MIF1 */
struct init_vclk s5e8835_mif1_hwacg_vclks[] = {
	HWACG_VCLK(MUX_MIF_DDRPHY2X_MIF1, MIF1_CLKMUX_MIF_DDRPHY2X, "MUX_MIF_DDRPHY2X_MIF1", NULL, 0, 0, NULL),
};

struct init_vclk s5e8835_mif1_vclks[] = {
};

/* CMU_NOCL0 */
struct init_vclk s5e8835_nocl0_hwacg_vclks[] = {
};

struct init_vclk s5e8835_nocl0_vclks[] = {
};

/* CMU_NOCL1A */
struct init_vclk s5e8835_nocl1a_hwacg_vclks[] = {
	HWACG_VCLK(GATE_PDMA_NOCL1A_QCH, PDMA_NOCL1A_QCH, "GATE_PDMA_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_nocl1a_vclks[] = {
};

/* CMU_PERI */
struct init_vclk s5e8835_peri_hwacg_vclks[] = {
	HWACG_VCLK(GATE_USI00_I2C_QCH, USI00_I2C_QCH, "GATE_USI00_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI01_I2C_QCH, USI01_I2C_QCH, "GATE_USI01_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI02_I2C_QCH, USI02_I2C_QCH, "GATE_USI02_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI03_I2C_QCH, USI03_I2C_QCH, "GATE_USI03_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI04_I2C_QCH, USI04_I2C_QCH, "GATE_USI04_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI00_USI_QCH, USI00_USI_QCH, "GATE_USI00_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI01_USI_QCH, USI01_USI_QCH, "GATE_USI01_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI02_USI_QCH, USI02_USI_QCH, "GATE_USI02_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI03_USI_QCH, USI03_USI_QCH, "GATE_USI03_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI04_USI_QCH, USI04_USI_QCH, "GATE_USI04_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI05_USI_QCH, USI05_USI_OIS_QCH, "GATE_USI05_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI06_USI_QCH, USI06_USI_OIS_QCH, "GATE_USI06_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI07_I2C_QCH, USI07_I2C_QCH, "GATE_USI07_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT0_QCH, WDT0_QCH, "GATE_WDT0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT1_QCH, WDT1_QCH, "GATE_WDT1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_UART_DBG_QCH, UART_DBG_QCH, "GATE_UART_DBG_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_PERI_QCH, D_TZPC_PERI_QCH, "GATE_D_TZPC_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_PERI_QCH, GPIO_PERI_QCH_GPIO, "GATE_GPIO_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_PERIMMC_QCH_GPIO, GPIO_PERIMMC_QCH_GPIO, "GATE_GPIO_PERIMMC_QCH_GPIO", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MMC_CARD_QCH, MMC_CARD_QCH, "GATE_MMC_CARD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OTP_CON_TOP_QCH, OTP_CON_TOP_QCH, "GATE_OTP_CON_TOP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PERI_CMU_PERI_QCH, CMU_PERI_QCH, "GATE_PERI_CMU_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_PERI_QCH, PPMU_PERI_QCH, "GATE_PPMU_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PWM_QCH, PWM_QCH, "GATE_PWM_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_D_PERI_QCH, S2MPU_D_PERI_QCH_S2, "GATE_S2MPU_D_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_PERI_QCH, SLH_AXI_MI_P_PERI_QCH, "GATE_SLH_AXI_MI_P_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_D_PERI_QCH, SLH_AXI_SI_D_PERI_QCH, "GATE_SLH_AXI_SI_D_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_PERI_QCH, SYSREG_PERI_QCH, "GATE_SYSREG_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TMU_QCH, TMU_QCH, "GATE_TMU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_PERI_QCH, VGEN_LITE_PERI_QCH, "GATE_VGEN_LITE_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_peri_vclks[] = {
	VCLK(UMUX_CLKCMU_PERI_MMC_CARD_USER,PERI_MUX_CLKCMU_PERI_MMC_CARD_USER, "UMUX_CLKCMU_PERI_MMC_CARD_USER", 0, 0, NULL),
	VCLK(UMUX_CLK_PERI_UART_DBG,PERI_MUX_CLK_PERI_UART_DBG,"UMUX_CLK_PERI_UART_DBG", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_UART_DBG,PERI_DIV_CLK_PERI_UART_DBG,"DOUT_DIV_CLK_PERI_UART_DBG", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI_I2C, PERI_DIV_CLK_PERI_USI_I2C, "DOUT_DIV_CLK_PERI_USI_I2C", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI06_USI, VCLK_DIV_CLK_PERI_USI06_USI, "DOUT_DIV_CLK_PERI_USI06_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI05_USI, VCLK_DIV_CLK_PERI_USI05_USI, "DOUT_DIV_CLK_PERI_USI05_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI04_USI, VCLK_DIV_CLK_PERI_USI04_USI, "DOUT_DIV_CLK_PERI_USI04_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI03_USI, VCLK_DIV_CLK_PERI_USI03_USI, "DOUT_DIV_CLK_PERI_USI03_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI02_USI, VCLK_DIV_CLK_PERI_USI02_USI, "DOUT_DIV_CLK_PERI_USI02_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI01_USI, VCLK_DIV_CLK_PERI_USI01_USI, "DOUT_DIV_CLK_PERI_USI01_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERI_USI00_USI, VCLK_DIV_CLK_PERI_USI00_USI, "DOUT_DIV_CLK_PERI_USI00_USI", 0, 0, NULL),
};

/* CMU_RGBP */
struct init_vclk s5e8835_rgbp_hwacg_vclks[] = {
	HWACG_VCLK(GATE_MCFP_QCH, MCFP_QCH, "GATE_MCFP_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_rgbp_vclks[] = {
};

/* CMU_USB */
struct init_vclk s5e8835_usb_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_USB_QCH, D_TZPC_USB_QCH, "GATE_D_TZPC_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_USB_QCH, PPMU_USB_QCH, "GATE_PPMU_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_D_USB_QCH, S2MPU_D_USB_QCH, "GATE_S2MPU_D_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_USB_QCH, SLH_AXI_MI_P_USB_QCH, "GATE_SLH_AXI_MI_P_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_D_USB_QCH, LH_AXI_SI_D_USB_QCH, "GATE_SLH_AXI_SI_D_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_D_USBAUD_QCH, LH_AXI_SI_D_USBAUD_QCH, "GATE_SLH_AXI_SI_D_USBAUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_USB_QCH, SYSREG_USB_QCH, "GATE_SYSREG_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB20DRD_TOP_QCH_SLV_CTRL, USB20DRD_TOP_QCH_SLV_CTRL, "GATE_USB20DRD_TOP_QCH_SLV_CTRL", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB20DRD_TOP_QCH_SLV_LINK, USB20DRD_TOP_QCH_SLV_LINK, "GATE_USB20DRD_TOP_QCH_SLV_LINK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB_CMU_USB_QCH, CMU_USB_QCH, "GATE_USB_CMU_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_USB_QCH, VGEN_LITE_USB_QCH, "GATE_VGEN_LITE_USB_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_usb_vclks[] = {
	//VCLK(DOUT_CLKAUD_USB_BUS, AUD_CLKAUD_USB_NOC, "DOUT_CLKAUD_USB_BUS", 0, 0, NULL),
	//VCLK(DOUT_CLKAUD_USB_USB20DRD, CLKAUD_USB_USB20DRD, "DOUT_CLKAUD_USB_USB20DRD", 0, 0, NULL),
};

/* CMU_YUVP */
struct init_vclk s5e8835_yuvp_hwacg_vclks[] = {
	HWACG_VCLK(GATE_YUVP_QCH, YUVP_QCH, "GATE_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MCSC_QCH, MCSC_QCH, "GATE_MCSC_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_yuvp_vclks[] = {
};

/* CMU_CSIS */
struct init_vclk s5e8835_csis_hwacg_vclks[] = {
	HWACG_VCLK(GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS0, MIPI_DCPHY_LINK_WRAP_QCH_CSIS0, "GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS1, MIPI_DCPHY_LINK_WRAP_QCH_CSIS1, "GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS2, MIPI_DCPHY_LINK_WRAP_QCH_CSIS2, "GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS3, MIPI_DCPHY_LINK_WRAP_QCH_CSIS3, "GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS3", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS4, MIPI_DCPHY_LINK_WRAP_QCH_CSIS4, "GATE_MIPI_DCPHY_LINK_WRAP_QCH_CSIS4", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_DMA, CSIS_PDP_QCH_DMA, "GATE_CSIS_PDP_QCH_DMA", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_PDP_TOP, CSIS_PDP_QCH_PDP_TOP, "GATE_CSIS_PDP_QCH_PDP_TOP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_MI_OTF0_CSISCSTAT_QCH, LH_AST_MI_OTF0_CSISCSTAT_QCH, "GATE_LH_AST_MI_OTF0_CSISCSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_MI_OTF1_CSISCSTAT_QCH, LH_AST_MI_OTF1_CSISCSTAT_QCH, "GATE_LH_AST_MI_OTF1_CSISCSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OIS_MCU_TOP_QCH, OIS_MCU_TOP_QCH, "GATE_OIS_MCU_TOP_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_csis_vclks[] = {
};

/* CMU_CSTAT */
struct init_vclk s5e8835_cstat_hwacg_vclks[] = {
};

struct init_vclk s5e8835_cstat_vclks[] = {
};

/* CMU_M2M */
struct init_vclk s5e8835_m2m_hwacg_vclks[] = {
	HWACG_VCLK(GATE_M2M_QCH_S1, M2M_QCH_S1, "GATE_M2M_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_M2M_QCH_S2, M2M_QCH_S2, "GATE_M2M_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LME_QCH, LME_QCH, "GATE_LME_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GDC_QCH, GDC_QCH, "GATE_GDC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_M2M_QCH, D_TZPC_M2M_QCH, "GATE_D_TZPC_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_JPEG0_QCH,      JPEG_QCH,      "GATE_JPEG0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_M2M_QCH,    LH_AXI_SI_D0_M2M_QCH,    "GATE_LH_AXI_SI_D0_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_M2M_QCH,    LH_AXI_SI_D1_M2M_QCH,    "GATE_LH_AXI_SI_D1_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_M2M_CMU_M2M_QCH,        CMU_M2M_QCH,        "GATE_M2M_CMU_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D0_M2M_QCH, PPMU_D0_M2M_QCH, "GATE_PPMU_D0_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D1_M2M_QCH, PPMU_D1_M2M_QCH, "GATE_PPMU_D1_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_M2M_QCH,   SLH_AXI_MI_P_M2M_QCH,   "GATE_SLH_AXI_MI_P_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_M2M_QCH_S1,    SYSMMU_D0_M2M_QCH_S1,    "GATE_SYSMMU_D0_M2M_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_M2M_QCH_S2,    SYSMMU_D0_M2M_QCH_S2,    "GATE_SYSMMU_D0_M2M_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_M2M_QCH_S1,    SYSMMU_D1_M2M_QCH_S1,    "GATE_SYSMMU_D1_M2M_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_M2M_QCH_S2,    SYSMMU_D1_M2M_QCH_S2,    "GATE_SYSMMU_D1_M2M_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_M2M_QCH, SYSREG_M2M_QCH, "GATE_SYSREG_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D0_M2M_QCH,      VGEN_LITE_D0_M2M_QCH,      "GATE_VGEN_LITE_D0_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D1_M2M_QCH,      VGEN_LITE_D1_M2M_QCH,      "GATE_VGEN_LITE_D1_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_m2m_vclks[] = {
};

struct init_vclk s5e8835_chub_hwacg_vclks[] = {
};
struct init_vclk s5e8835_chub_vclks[] = {
	VCLK(DOUT_DIV_CLK_ALIVE_CHUB_NOC, CHUB_DIV_CLK_CHUB_NOC, "DOUT_DIV_CLK_ALIVE_CHUB_NOC", 0, 0, NULL),
};

/* CMU_CMGP */
struct init_vclk s5e8835_cmgp_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMGP_CMU_CMGP_QCH, CMU_CMGP_QCH, "GATE_CMGP_CMU_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_CMGP_QCH, D_TZPC_CMGP_QCH, "GATE_D_TZPC_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_CMGP_QCH, APBIF_GPIO_CMGP_QCH, "GATE_GPIO_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP0_QCH, I2C_CMGP0_QCH, "GATE_I2C_CMGP0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP1_QCH, I2C_CMGP1_QCH, "GATE_I2C_CMGP1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP2_QCH, I2C_CMGP2_QCH, "GATE_I2C_CMGP2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP3_QCH, I2C_CMGP3_QCH, "GATE_I2C_CMGP3_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP4_QCH, I2C_CMGP4_QCH, "GATE_I2C_CMGP4_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP5_QCH, I2C_CMGP5_QCH, "GATE_I2C_CMGP5_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP6_QCH, I2C_CMGP6_QCH, "GATE_I2C_CMGP6_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP0_QCH_P, I3C_CMGP0_QCH_P, "GATE_I3C_CMGP0_QCH_P", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP0_QCH_S, I3C_CMGP0_QCH_S, "GATE_I3C_CMGP0_QCH_S", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP1_QCH_P, I3C_CMGP1_QCH_P, "GATE_I3C_CMGP1_QCH_P", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP1_QCH_S, I3C_CMGP1_QCH_S, "GATE_I3C_CMGP1_QCH_S", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_C_CMGP_QCH, SLH_AXI_MI_P_ALIVECMGP_QCH, "GATE_SLH_AXI_MI_C_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP_QCH, SYSREG_CMGP_QCH, "GATE_SYSREG_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2APM_QCH, SYSREG_CMGP2APM_QCH, "GATE_SYSREG_CMGP2APM_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2CHUB_QCH, SYSREG_CMGP2CHUB_QCH, "GATE_SYSREG_CMGP2CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2CP_QCH, SYSREG_CMGP2CP_QCH, "GATE_SYSREG_CMGP2CP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2GNSS_QCH, SYSREG_CMGP2GNSS_QCH, "GATE_SYSREG_CMGP2GNSS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2PMU_AP_QCH, SYSREG_CMGP2PMU_AP_QCH, "GATE_SYSREG_CMGP2PMU_AP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2WLBT_QCH, SYSREG_CMGP2WLBT_QCH, "GATE_SYSREG_CMGP2WLBT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP0_QCH, USI_CMGP0_QCH, "GATE_USI_CMGP0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP1_QCH, USI_CMGP1_QCH, "GATE_USI_CMGP1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP2_QCH, USI_CMGP2_QCH, "GATE_USI_CMGP2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP3_QCH, USI_CMGP3_QCH, "GATE_USI_CMGP3_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP4_QCH, USI_CMGP4_QCH, "GATE_USI_CMGP4_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP5_QCH, USI_CMGP5_QCH, "GATE_USI_CMGP5_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP6_QCH, USI_CMGP6_QCH, "GATE_USI_CMGP6_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_cmgp_vclks[] = {
	VCLK(DOUT_DIV_CLK_CMGP_USI00_USI, CMGP_DIV_CLK_CMGP_USI00_USI, "DOUT_DIV_CLK_CMGP_USI00_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI01_USI, CMGP_DIV_CLK_CMGP_USI01_USI, "DOUT_DIV_CLK_CMGP_USI01_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI02_USI, CMGP_DIV_CLK_CMGP_USI02_USI, "DOUT_DIV_CLK_CMGP_USI02_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI03_USI, CMGP_DIV_CLK_CMGP_USI03_USI, "DOUT_DIV_CLK_CMGP_USI03_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI04_USI, CMGP_DIV_CLK_CMGP_USI04_USI, "DOUT_DIV_CLK_CMGP_USI04_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI05_USI, CMGP_DIV_CLK_CMGP_USI05_USI, "DOUT_DIV_CLK_CMGP_USI05_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI06_USI, CMGP_DIV_CLK_CMGP_USI06_USI, "DOUT_DIV_CLK_CMGP_USI06_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI_I2C, CMGP_DIV_CLK_CMGP_USI_I2C, "DOUT_DIV_CLK_CMGP_USI_I2C", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI_I3C, CMGP_DIV_CLK_CMGP_USI_I3C, "DOUT_DIV_CLK_CMGP_USI_I3C", 0, 0, NULL),
};

/* CMU_CPUCL0_GLB */
struct init_vclk s5e8835_cpucl0_glb_hwacg_vclks[] = {
};

struct init_vclk s5e8835_cpucl0_glb_vclks[] = {
	VCLK(MOUT_CLKCMU_CPUCL0_DBG_NOC_USER, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, "MOUT_CLKCMU_CPUCL0_DBG_NOC_USER", 0, 0, NULL),
};

/* CMU_ICPU */
struct init_vclk s5e8835_icpu_hwacg_vclks[] = {
	HWACG_VCLK(GATE_ICPU_QCH_CPU0, ICPU_QCH_CPU0, "GATE_ICPU_QCH_CPU0", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_ICPU_QCH_PERI, ICPU_QCH_PERI, "GATE_ICPU_QCH_PERI", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
};

/* CMU_NPU0 */
struct init_vclk s5e8835_npu0_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_NPU0_QCH, D_TZPC_NPU0_QCH, "GATE_D_TZPC_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUCORE_QCH_ACLK, IP_NPUCORE_QCH_ACLK, "GATE_IP_NPUCORE_QCH_ACLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUCORE_QCH_PCLK, IP_NPUCORE_QCH_PCLK, "GATE_IP_NPUCORE_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D0_NPU0_QCH, LH_AXI_MI_D0_NPUSNPU0_QCH, "GATE_LH_AXI_MI_D0_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D1_NPU0_QCH, LH_AXI_MI_D1_NPUSNPU0_QCH, "GATE_LH_AXI_MI_D1_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D_CTRL_NPU0_QCH, LH_AXI_MI_D_NPUSNPU0_CTRL_QCH, "GATE_LH_AXI_MI_D_CTRL_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D_CMDQ_NPU0_QCH, LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH, "GATE_LH_AXI_SI_D_CMDQ_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D_RQ_NPU0_QCH, LH_AXI_SI_D_NPU0NPUS_RQ_QCH, "GATE_LH_AXI_SI_D_RQ_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_NPU0_CMU_NPU0_QCH, CMU_NPU0_QCH, "GATE_NPU0_CMU_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_NPU0_QCH, SLH_AXI_MI_P_NPU0_QCH, "GATE_SLH_AXI_MI_P_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_NPU0_QCH, SYSREG_NPU0_QCH, "GATE_SYSREG_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_npu0_vclks[] = {
};

/* CMU_NPUS */
struct init_vclk s5e8835_npus_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_NPUS_QCH, D_TZPC_NPUS_QCH, "GATE_D_TZPC_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_NPUS_QCH_PCLK, HTU_NPUS_QCH_PCLK, "GATE_HTU_NPUS_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_NPUS_QCH_CLK, HTU_NPUS_QCH_CLK, "GATE_HTU_NPUS_QCH_CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUS_QCH, IP_NPUS_QCH, "GATE_IP_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUS_QCH_C2A0CLK, IP_NPUS_QCH_C2A0, "GATE_IP_NPUS_QCH_C2A0CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUS_QCH_C2A1CLK, IP_NPUS_QCH_C2A1, "GATE_IP_NPUS_QCH_C2A1CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUS_QCH_CPU, IP_NPUS_QCH_CPU, "GATE_IP_NPUS_QCH_CPU", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUS_QCH_NEON, IP_NPUS_QCH_NEON, "GATE_IP_NPUS_QCH_NEON", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D_CMDQ_NPU0_QCH, LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH, "GATE_LH_AXI_MI_D_CMDQ_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D_RQ_NPU0_QCH, LH_AXI_MI_D_NPU0NPUS_RQ_QCH, "GATE_LH_AXI_MI_D_RQ_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_NPU0_QCH, LH_AXI_SI_D0_NPUSNPU0_QCH, "GATE_LH_AXI_SI_D0_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_NPUS_QCH, LH_AXI_SI_D0_NPUS_QCH, "GATE_LH_AXI_SI_D0_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_NPU0_QCH, LH_AXI_SI_D1_NPUSNPU0_QCH, "GATE_LH_AXI_SI_D1_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_NPUS_QCH, LH_AXI_SI_D1_NPUS_QCH, "GATE_LH_AXI_SI_D1_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D_CTRL_NPU0_QCH, LH_AXI_SI_D_NPUSNPU0_CTRL_QCH, "GATE_LH_AXI_SI_D_CTRL_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_NPUS_CMU_NPUS_QCH, CMU_NPUS_QCH, "GATE_NPUS_CMU_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_NPUS_0_QCH, PPMU_NPUS_0_QCH, "GATE_PPMU_NPUS_0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_NPUS_1_QCH, PPMU_NPUS_1_QCH, "GATE_PPMU_NPUS_1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_INT_NPUS_QCH, LH_AXI_MI_P_NPUS_INT_QCH, "GATE_SLH_AXI_MI_P_INT_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_NPUS_QCH, SLH_AXI_MI_P_NPUS_QCH, "GATE_SLH_AXI_MI_P_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_INT_NPUS_QCH, LH_AXI_SI_P_NPUS_INT_QCH, "GATE_SLH_AXI_SI_P_INT_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_NPUS_QCH_S1, SYSMMU_D0_NPUS_QCH_S1, "GATE_SYSMMU_D0_NPUS_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_NPUS_QCH_S2, SYSMMU_D0_NPUS_QCH_S2, "GATE_SYSMMU_D0_NPUS_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_NPUS_QCH_S1, SYSMMU_D1_NPUS_QCH_S1, "GATE_SYSMMU_D1_NPUS_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_NPUS_QCH_S2, SYSMMU_D1_NPUS_QCH_S2, "GATE_SYSMMU_D1_NPUS_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_NPUS_QCH, SYSREG_NPUS_QCH, "GATE_SYSREG_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_NPUS_QCH, VGEN_LITE_NPUS_QCH, "GATE_VGEN_LITE_NPUS_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_npus_vclks[] = {
};

/* CMU_DPU */
struct init_vclk s5e8835_dpu_hwacg_vclks[] = {
	HWACG_VCLK(GATE_DPU_QCH_DPU, DPU_QCH_DPU, "GATE_DPU_QCH_DPU", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_DMA, DPU_QCH_DPU_DMA, "GATE_DPU_QCH_DPU_DMA", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_DPP, DPU_QCH_DPU_DPP, "GATE_DPU_QCH_DPU_DPP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_C2SERV, DPU_QCH_DPU_C2SERV, "GATE_DPU_QCH_DPU_C2SERV", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_DPU_QCH,                DPU_QCH,        "GATE_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_CMU_DPU_QCH, CMU_DPU_QCH, "GATE_DPU_CMU_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_DPU_QCH, D_TZPC_DPU_QCH, "GATE_D_TZPC_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_DPU_QCH, LH_AXI_SI_D0_DPU_QCH, "GATE_LH_AXI_SI_D0_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_DPU_QCH, LH_AXI_SI_D1_DPU_QCH, "GATE_LH_AXI_SI_D1_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D0_DPU_QCH, PPMU_D0_DPU_QCH, "GATE_PPMU_D0_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D1_DPU_QCH, PPMU_D1_DPU_QCH, "GATE_PPMU_D1_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_DPU_QCH, SLH_AXI_MI_P_DPU_QCH, "GATE_SLH_AXI_MI_P_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AXI_D0_DPU_QCH_S1, SYSMMU_D0_DPU_QCH_S1, "GATE_SYSMMU_AXI_D0_DPU_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AXI_D0_DPU_QCH_S2, SYSMMU_D0_DPU_QCH_S2, "GATE_SYSMMU_AXI_D0_DPU_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AXI_D1_DPU_QCH_S1, SYSMMU_D1_DPU_QCH_S1, "GATE_SYSMMU_AXI_D1_DPU_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AXI_D1_DPU_QCH_S2, SYSMMU_D1_DPU_QCH_S2, "GATE_SYSMMU_AXI_D1_DPU_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_DPU_QCH, SYSREG_DPU_QCH, "GATE_SYSREG_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_SCLK, CLUSTER0_QCH_SCLK, "GATE_CLUSTER0_QCH_SCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_ATCLK, CLUSTER0_QCH_ATCLK, "GATE_CLUSTER0_QCH_ATCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_GIC, CLUSTER0_QCH_GIC, "GATE_CLUSTER0_QCH_GIC", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_CLUSTER0_QCH_DBG_PD,            CLUSTER0_QCH_DBG_PD,    "GATE_CLUSTER0_QCH_DBG_PD", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_PCLK, CLUSTER0_QCH_PCLK, "GATE_CLUSTER0_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_CLUSTER0_QCH_PERIPHCLK,         CLUSTER0_QCH_PERIPHCLK, "GATE_CLUSTER0_QCH_PERIPHCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_PDBGCLK, CLUSTER0_QCH_PDBGCLK, "GATE_CLUSTER0_QCH_PDBGCLK", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_dpu_vclks[] = {
	VCLK(DOUT_DIV_CLK_DPU_BUSP, DPU_DIV_CLK_DPU_NOCP, "DOUT_DIV_CLK_DPU_BUSP", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_DPU_BUS, TOP_DIV_CLKCMU_DPU_NOC, "DOUT_CLKCMU_DPU_BUS", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_DPU_DSIM, TOP_DIV_CLKCMU_DPU_DSIM, "DOUT_CLKCMU_DPU_DSIM", 0, 0, NULL),
};

/* CMU_DSU */
struct init_vclk s5e8835_dsu_hwacg_vclks[] = {
	//HWACG_VCLK(GATE_CMU_DSU_CMUREF_QCH,             CMU_DSU_CMUREF_QCH,     "GATE_CMU_DSU_CMUREF_QCH", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_CMU_DSU_SHORTSTOP_QCH,          CMU_DSU_SHORTSTOP_QCH,  "GATE_CMU_DSU_SHORTSTOP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DSU_CMU_DSU_QCH, CMU_DSU_QCH, "GATE_DSU_CMU_DSU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_DSU_QCH_PCLK, HTU_DSU_QCH_PCLK, "GATE_HTU_DSU_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_DSU_QCH_CLK, HTU_DSU_QCH_CLK, "GATE_HTU_DSU_QCH_CLK", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_LH_AST_SI_G_CPU_QCH,            LH_AST_SI_G_CPU_QCH,    "GATE_LH_AST_SI_G_CPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_MIF_CPU_QCH, LH_AXI_SI_D_MFC_QCH, "GATE_LH_AXI_SI_D0_MIF_CPU_QCH", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_LH_AXI_SI_D1_MIF_CPU_QCH,               LH_AXI_SI_D1_MIF_CPU_QCH,       "GATE_LH_AXI_SI_D1_MIF_CPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRET_CLUSTER0_0_QCH, PPC_INSTRRET_CLUSTER0_0_QCH, "GATE_PPC_INSTRRET_CLUSTER0_0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRET_CLUSTER0_1_QCH, PPC_INSTRRET_CLUSTER0_1_QCH, "GATE_PPC_INSTRRET_CLUSTER0_1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRUN_CLUSTER0_0_QCH, PPC_INSTRRUN_CLUSTER0_0_QCH, "GATE_PPC_INSTRRUN_CLUSTER0_0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRUN_CLUSTER0_1_QCH, PPC_INSTRRUN_CLUSTER0_1_QCH, "GATE_PPC_INSTRRUN_CLUSTER0_1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_CPUCL0_QCH, PPMU_D0_AXI_CPUCL0_QCH, "GATE_PPMU_CPUCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_CPUCL1_QCH, PPMU_D1_AXI_CPUCL0_QCH, "GATE_PPMU_CPUCL1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_CLUSTER0_QCH, SLH_AXI_SI_P_CPUCL0_QCH, "GATE_SLH_AXI_SI_P_CLUSTER0_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_dsu_vclks[] = {
	//VCLK(DOUT_DIV_CLK_DSU_CLUSTER, DSU_DIV_CLK_DSU_CLUSTER, "DOUT_DIV_CLK_DSU_CLUSTER", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_DSU_SHORTSTOP, DSU_DIV_CLK_DSU_SHORTSTOP, "DOUT_DIV_CLK_DSU_SHORTSTOP", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_ACLK, DSU_DIV_CLK_CLUSTER_ACLK, "DOUT_DIV_CLK_CLUSTER0_ACLK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_ATCLK, DSU_DIV_CLK_CLUSTER_ATCLK, "DOUT_DIV_CLK_CLUSTER0_ATCLK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_PCLK, DSU_DIV_CLK_CLUSTER_PCLK, "DOUT_DIV_CLK_CLUSTER0_PCLK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_PERIPHCLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, "DOUT_DIV_CLK_CLUSTER0_PERIPHCLK", 0, 0, NULL),
};

/* CMU_G3D */
struct init_vclk s5e8835_g3d_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_G3D_QCH, D_TZPC_G3D_QCH, "GATE_D_TZPC_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_G3D_CMU_G3D_QCH, CMU_G3D_QCH, "GATE_G3D_CMU_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPU_QCH, GPU_QCH, "GATE_GPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_G3D_QCH_CLK, HTU_G3D_QCH_CLK, "GATE_HTU_G3D_QCH_CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_G3D_QCH_PCLK, HTU_G3D_QCH_PCLK, "GATE_HTU_G3D_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LHM_AXI_P_INT_G3D_QCH, LH_AXI_MI_P_INIT_G3D_INT_QCH, "GATE_LHM_AXI_P_INT_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LHS_AXI_P_INT_G3D_QCH, LH_AXI_SI_P_INIT_G3D_INT_QCH, "GATE_LHS_AXI_P_INT_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_G3D_QCH, LH_AXI_SI_D0_G3D_QCH, "GATE_LH_AXI_SI_D0_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_G3D_QCH, LH_AXI_SI_D1_G3D_QCH, "GATE_LH_AXI_SI_D1_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D0_G3D_QCH, PPMU_D0_G3D_QCH, "GATE_PPMU_D0_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D1_G3D_QCH, PPMU_D1_G3D_QCH, "GATE_PPMU_D1_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_G3D_QCH, SLH_AXI_MI_P_G3D_QCH, "GATE_SLH_AXI_MI_P_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_G3D_QCH, SYSMMU_D0_G3D_QCH, "GATE_SYSMMU_D0_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_G3D_QCH, SYSMMU_D1_G3D_QCH, "GATE_SYSMMU_D1_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_G3D_QCH, SYSREG_G3D_QCH, "GATE_SYSREG_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_G3D_QCH, VGEN_LITE_D_G3D_QCH, "GATE_VGEN_LITE_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	//HWACG_VCLK(GATE_GNSS_CMU_GNSS_QCH,      GNSS_CMU_GNSS_QCH,      "GATE_GNSS_CMU_GNSS_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8835_g3d_vclks[] = {
	//VCLK(DOUT_DIV_CLK_G3D_BUSD, DIV_CLK_G3D_BUSD, "DOUT_DIV_CLK_G3D_BUSD", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_G3D_BUSP, G3D_DIV_CLK_G3D_NOCP, "DOUT_DIV_CLK_G3D_BUSP", 0, 0, NULL),
};

/* CMU_VTS */
struct init_vclk s5e8835_vts_hwacg_vclks[] = {
	HWACG_VCLK(UMUX_CLK_AUD_DMIC_BUS_USER, VTS_MUX_CLKCMU_AUD_DMIC_BUS_USER, "UMUX_CLK_AUD_DMIC_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_VTS_RCO_USER, VTS_MUX_CLKCMU_VTS_RCO_USER, "UMUX_CLKCMU_VTS_RCO_USER", NULL, 0, 0, NULL),
};

struct init_vclk s5e8835_vts_vclks[] = {
	//VCLK(MOUT_CLK_VTS_DMIC_IF, MUX_CLK_VTS_DMIC_IF, "MOUT_CLK_VTS_DMIC_IF", 0, 0, NULL),
	VCLK(MOUT_MUX_VTS_DMIC_AUD, VTS_MUX_CLK_VTS_DMIC_AUD, "MOUT_MUX_VTS_DMIC_AUD", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_VTS_NOC_USER, VTS_MUX_CLKCMU_VTS_NOC_USER, "MOUT_MUX_CLKCMU_VTS_NOC_USER", 0, 0, NULL),
	//VCLK(MOUT_MUX_VTS_SERIAL_LIF, MUX_VTS_SERIAL_LIF, "MOUT_MUX_VTS_SERIAL_LIF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_BUS, VTS_DIV_CLK_VTS_NOC, "DOUT_DIV_CLK_VTS_BUS", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_DMIC_IF, VTS_DIV_CLK_VTS_DMIC_IF, "DOUT_DIV_CLK_VTS_DMIC_IF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_DMIC_DIV2, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, "DOUT_DIV_CLK_VTS_DMIC_DIV2", 0, 0, NULL),
	VCLK(DOUT_DIV_VTS_DMIC_AUD, VTS_DIV_CLK_VTS_DMIC_AUD, "DOUT_DIV_VTS_DMIC_AUD", 0, 0, NULL),
	//VCLK(DOUT_DIV_VTS_DMIC_AUD_DIV2, DIV_VTS_DMIC_AUD_DIV2, "DOUT_DIV_VTS_DMIC_AUD_DIV2", 0, 0, NULL),
	VCLK(DOUT_DIV_VTS_SERIAL_LIF_CORE, VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, "DOUT_DIV_VTS_SERIAL_LIF_CORE", 0, 0, NULL),
	VCLK(DOUT_DIV_VTS_SERIAL_LIF, VTS_DIV_CLK_VTS_SERIAL_LIF, "DOUT_DIV_VTS_SERIAL_LIF", 0, 0, NULL),
};

/* CLKOUT */
static struct init_vclk s5e8835_clkout_vclks[] = {
	VCLK(OSC_AUD, VCLK_CLKOUT0, "OSC_AUD", 0, 0, NULL),
};

static struct of_device_id ext_clk_match[] = {
	{.compatible = "samsung,s5e8835-oscclk", .data = (void *)0},
	{},
};

void s5e8835_vclk_init(void)
{
	/* Common clock init */
}

static int s5e8835_clock_probe(struct platform_device *pdev)
{
	struct device_node *np = pdev->dev.of_node;
	void __iomem *reg_base;

	if (np) {
		reg_base = of_iomap(np, 0);
		if (!reg_base)
			panic("%s: failed to map registers\n", __func__);
	} else {
		panic("%s: unable to determine soc\n", __func__);
	}

	s5e8835_clk_provider = samsung_clk_init(np, reg_base, CLK_NR_CLKS);
	if (!s5e8835_clk_provider)
		panic("%s: unable to allocate context.\n", __func__);

	samsung_register_of_fixed_ext(s5e8835_clk_provider, s5e8835_fixed_rate_ext_clks,
					  ARRAY_SIZE(s5e8835_fixed_rate_ext_clks),
					  ext_clk_match);
	/* register HWACG vclk */
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_top_hwacg_vclks, ARRAY_SIZE(s5e8835_top_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_alive_hwacg_vclks, ARRAY_SIZE(s5e8835_alive_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_hsi_hwacg_vclks, ARRAY_SIZE(s5e8835_hsi_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_mif0_hwacg_vclks, ARRAY_SIZE(s5e8835_mif0_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_mif1_hwacg_vclks, ARRAY_SIZE(s5e8835_mif1_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_nocl0_hwacg_vclks, ARRAY_SIZE(s5e8835_nocl0_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_nocl1a_hwacg_vclks, ARRAY_SIZE(s5e8835_nocl1a_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_peri_hwacg_vclks, ARRAY_SIZE(s5e8835_peri_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_usb_hwacg_vclks, ARRAY_SIZE(s5e8835_usb_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_cmgp_hwacg_vclks, ARRAY_SIZE(s5e8835_cmgp_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_cpucl0_glb_hwacg_vclks, ARRAY_SIZE(s5e8835_cpucl0_glb_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_npu0_hwacg_vclks, ARRAY_SIZE(s5e8835_npu0_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_npus_hwacg_vclks, ARRAY_SIZE(s5e8835_npus_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_dpu_hwacg_vclks, ARRAY_SIZE(s5e8835_dpu_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_dsu_hwacg_vclks, ARRAY_SIZE(s5e8835_dsu_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_g3d_hwacg_vclks, ARRAY_SIZE(s5e8835_g3d_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_vts_hwacg_vclks, ARRAY_SIZE(s5e8835_vts_hwacg_vclks));

	/* register special vclk */
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_top_vclks, ARRAY_SIZE(s5e8835_top_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_alive_vclks, ARRAY_SIZE(s5e8835_alive_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_hsi_vclks, ARRAY_SIZE(s5e8835_hsi_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_mif0_vclks, ARRAY_SIZE(s5e8835_mif0_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_mif1_vclks, ARRAY_SIZE(s5e8835_mif1_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_nocl0_vclks, ARRAY_SIZE(s5e8835_nocl0_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_nocl1a_vclks, ARRAY_SIZE(s5e8835_nocl1a_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_peri_vclks, ARRAY_SIZE(s5e8835_peri_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_usb_vclks, ARRAY_SIZE(s5e8835_usb_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_cmgp_vclks, ARRAY_SIZE(s5e8835_cmgp_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_cpucl0_glb_vclks, ARRAY_SIZE(s5e8835_cpucl0_glb_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_dpu_vclks, ARRAY_SIZE(s5e8835_dpu_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_dsu_vclks, ARRAY_SIZE(s5e8835_dsu_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_vts_vclks, ARRAY_SIZE(s5e8835_vts_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_clkout_vclks, ARRAY_SIZE(s5e8835_clkout_vclks));

	clk_exynos_skip_hw = true;
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_npu0_vclks, ARRAY_SIZE(s5e8835_npu0_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_npus_vclks, ARRAY_SIZE(s5e8835_npus_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_g3d_vclks, ARRAY_SIZE(s5e8835_g3d_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_aud_hwacg_vclks, ARRAY_SIZE(s5e8835_aud_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_mfc_hwacg_vclks, ARRAY_SIZE(s5e8835_mfc_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_rgbp_hwacg_vclks, ARRAY_SIZE(s5e8835_rgbp_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_yuvp_hwacg_vclks, ARRAY_SIZE(s5e8835_yuvp_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_csis_hwacg_vclks, ARRAY_SIZE(s5e8835_csis_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_cstat_hwacg_vclks, ARRAY_SIZE(s5e8835_cstat_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_m2m_hwacg_vclks, ARRAY_SIZE(s5e8835_m2m_hwacg_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_chub_hwacg_vclks, ARRAY_SIZE(s5e8835_chub_hwacg_vclks));

	samsung_register_vclk(s5e8835_clk_provider, s5e8835_aud_vclks, ARRAY_SIZE(s5e8835_aud_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_mfc_vclks, ARRAY_SIZE(s5e8835_mfc_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_rgbp_vclks, ARRAY_SIZE(s5e8835_rgbp_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_yuvp_vclks, ARRAY_SIZE(s5e8835_yuvp_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_csis_vclks, ARRAY_SIZE(s5e8835_csis_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_cstat_vclks, ARRAY_SIZE(s5e8835_cstat_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_m2m_vclks, ARRAY_SIZE(s5e8835_m2m_vclks));
	samsung_register_vclk(s5e8835_clk_provider, s5e8835_icpu_hwacg_vclks, ARRAY_SIZE(s5e8835_icpu_hwacg_vclks));
	clk_exynos_skip_hw = false;

	clk_register_fixed_factor(NULL, "pwm-clock", "fin_pll", CLK_SET_RATE_PARENT, 1, 1);
	samsung_clk_of_add_provider(np, s5e8835_clk_provider);

	s5e8835_vclk_init();

	pr_info("S5E8835: Clock setup completed\n");
	return 0;
}

static const struct of_device_id of_exynos_clock_match[] = {
	{ .compatible = "samsung,s5e8835-clock", },
	{ },
};
MODULE_DEVICE_TABLE(of, of_exynos_clock_match);

static const struct platform_device_id exynos_clock_ids[] = {
	{ "s5e8835-clock", },
	{ }
};

static struct platform_driver s5e8835_clock_driver = {
	.driver = {
		.name = "s5e8835_clock",
		.of_match_table = of_exynos_clock_match,
	},
	.probe		= s5e8835_clock_probe,
	.id_table	= exynos_clock_ids,
};

static int s5e8835_clock_init(void)
{
	return platform_driver_register(&s5e8835_clock_driver);
}
arch_initcall(s5e8835_clock_init);

static void s5e8835_clock_exit(void)
{
	return platform_driver_unregister(&s5e8835_clock_driver);
}
module_exit(s5e8835_clock_exit);

MODULE_LICENSE("GPL");
