P "CDS_LMAN_SYM_OUTLINE" "-400,1100,400,-1100" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L -400 1100 -400 -1100 -1 0
L -400 1100 400 1100 -1 0
L 400 1100 400 -1100 -1 0
L -400 -1100 400 -1100 -1 0
P "$LOCATION" "?" -406 1153 0 0 29 0 0 0 0 0 1 0 0
P "PATH" "?" 0 0 0 0 29 0 0 0 0 0 0 0 0
P "VALUE" "OP6180" -125 -1171 0 0 44 0 0 0 0 0 1 0 0
L -450 250 -400 250 -1 0
C -450 250 "VDD_CORE<1>" -475 250 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[1]" -390 250 0 0 29 0 0 0 0 0 1 0 0
L -450 200 -400 200 -1 0
C -450 200 "VDD_CORE<2>" -475 200 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[2]" -390 200 0 0 29 0 0 0 0 0 1 0 0
L -450 150 -400 150 -1 0
C -450 150 "VDD_CORE<3>" -475 150 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[3]" -390 150 0 0 29 0 0 0 0 0 1 0 0
L -450 100 -400 100 -1 0
C -450 100 "VDD_CORE<4>" -475 100 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[4]" -390 100 0 0 29 0 0 0 0 0 1 0 0
L -450 50 -400 50 -1 0
C -450 50 "VDD_CORE<5>" -475 50 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[5]" -390 50 0 0 29 0 0 0 0 0 1 0 0
L -450 0 -400 0 -1 0
C -450 0 "VDD_CORE<6>" -475 0 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[6]" -390 0 0 0 29 0 0 0 0 0 1 0 0
L -450 -50 -400 -50 -1 0
C -450 -50 "VDD_CORE<7>" -475 -50 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[7]" -390 -50 0 0 29 0 0 0 0 0 1 0 0
L -450 -100 -400 -100 -1 0
C -450 -100 "VDD_CORE<8>" -475 -100 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[8]" -390 -100 0 0 29 0 0 0 0 0 1 0 0
L -450 -150 -400 -150 -1 0
C -450 -150 "VDD_CORE<9>" -475 -150 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[9]" -390 -150 0 0 29 0 0 0 0 0 1 0 0
L -450 -200 -400 -200 -1 0
C -450 -200 "VDD_CORE<10>" -475 -200 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[10]" -390 -200 0 0 29 0 0 0 0 0 1 0 0
L -450 -250 -400 -250 -1 0
C -450 -250 "VDD_CORE<11>" -475 -250 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[11]" -390 -250 0 0 29 0 0 0 0 0 1 0 0
L -450 -300 -400 -300 -1 0
C -450 -300 "VDD_CORE<12>" -475 -300 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[12]" -390 -300 0 0 29 0 0 0 0 0 1 0 0
L -450 -350 -400 -350 -1 0
C -450 -350 "VDD_CORE<13>" -475 -350 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[13]" -390 -350 0 0 29 0 0 0 0 0 1 0 0
L -450 -400 -400 -400 -1 0
C -450 -400 "VDD_CORE<14>" -475 -400 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[14]" -390 -400 0 0 29 0 0 0 0 0 1 0 0
L -450 -450 -400 -450 -1 0
C -450 -450 "VDD_CORE<15>" -475 -450 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[15]" -390 -450 0 0 29 0 0 0 0 0 1 0 0
L -450 -500 -400 -500 -1 0
C -450 -500 "VDD_CORE<16>" -475 -500 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[16]" -390 -500 0 0 29 0 0 0 0 0 1 0 0
L -450 -550 -400 -550 -1 0
C -450 -550 "VDD_CORE<17>" -475 -550 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[17]" -390 -550 0 0 29 0 0 0 0 0 1 0 0
L -450 -600 -400 -600 -1 0
C -450 -600 "VDD_CORE<18>" -475 -600 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[18]" -390 -600 0 0 29 0 0 0 0 0 1 0 0
L -450 -650 -400 -650 -1 0
C -450 -650 "VDD_CORE<19>" -475 -650 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[19]" -390 -650 0 0 29 0 0 0 0 0 1 0 0
L -450 -700 -400 -700 -1 0
C -450 -700 "VDD_CORE<20>" -475 -700 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[20]" -390 -700 0 0 29 0 0 0 0 0 1 0 0
L -450 -750 -400 -750 -1 0
C -450 -750 "VDD_CORE<21>" -475 -750 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[21]" -390 -750 0 0 29 0 0 0 0 0 1 0 0
L -450 -800 -400 -800 -1 0
C -450 -800 "VDD_CORE<22>" -475 -800 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[22]" -390 -800 0 0 29 0 0 0 0 0 1 0 0
L -450 -850 -400 -850 -1 0
C -450 -850 "VDD_CORE<23>" -475 -850 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[23]" -390 -850 0 0 29 0 0 0 0 0 1 0 0
L -450 -900 -400 -900 -1 0
C -450 -900 "VDD_CORE<24>" -475 -900 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[24]" -390 -900 0 0 29 0 0 0 0 0 1 0 0
L -450 -950 -400 -950 -1 0
C -450 -950 "VDD_CORE<25>" -475 -950 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[25]" -390 -950 0 0 29 0 0 0 0 0 1 0 0
L 450 650 400 650 -1 0
C 450 650 "VSS_CORE<1>" 475 650 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[1]" 390 650 0 0 29 0 0 2 0 0 1 0 0
L 450 600 400 600 -1 0
C 450 600 "VSS_CORE<2>" 475 600 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[2]" 390 600 0 0 29 0 0 2 0 0 1 0 0
L 450 550 400 550 -1 0
C 450 550 "VSS_CORE<3>" 475 550 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[3]" 390 550 0 0 29 0 0 2 0 0 1 0 0
L 450 500 400 500 -1 0
C 450 500 "VSS_CORE<4>" 475 500 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[4]" 390 500 0 0 29 0 0 2 0 0 1 0 0
L 450 450 400 450 -1 0
C 450 450 "VSS_CORE<5>" 475 450 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[5]" 390 450 0 0 29 0 0 2 0 0 1 0 0
L 450 400 400 400 -1 0
C 450 400 "VSS_CORE<6>" 475 400 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[6]" 390 400 0 0 29 0 0 2 0 0 1 0 0
L 450 350 400 350 -1 0
C 450 350 "VSS_CORE<7>" 475 350 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[7]" 390 350 0 0 29 0 0 2 0 0 1 0 0
L 450 300 400 300 -1 0
C 450 300 "VSS_CORE<8>" 475 300 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[8]" 390 300 0 0 29 0 0 2 0 0 1 0 0
L 450 250 400 250 -1 0
C 450 250 "VSS_CORE<9>" 475 250 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[9]" 390 250 0 0 29 0 0 2 0 0 1 0 0
L 450 200 400 200 -1 0
C 450 200 "VSS_CORE<10>" 475 200 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[10]" 390 200 0 0 29 0 0 2 0 0 1 0 0
L 450 150 400 150 -1 0
C 450 150 "VSS_CORE<11>" 475 150 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[11]" 390 150 0 0 29 0 0 2 0 0 1 0 0
L 450 100 400 100 -1 0
C 450 100 "VSS_CORE<12>" 475 100 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[12]" 390 100 0 0 29 0 0 2 0 0 1 0 0
L 450 50 400 50 -1 0
C 450 50 "VSS_CORE<13>" 475 50 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[13]" 390 50 0 0 29 0 0 2 0 0 1 0 0
L 450 0 400 0 -1 0
C 450 0 "VSS_CORE<14>" 475 0 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[14]" 390 0 0 0 29 0 0 2 0 0 1 0 0
L 450 -50 400 -50 -1 0
C 450 -50 "VSS_CORE<15>" 475 -50 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[15]" 390 -50 0 0 29 0 0 2 0 0 1 0 0
L 450 -100 400 -100 -1 0
C 450 -100 "VSS_CORE<16>" 475 -100 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[16]" 390 -100 0 0 29 0 0 2 0 0 1 0 0
L 450 -150 400 -150 -1 0
C 450 -150 "VSS_CORE<17>" 475 -150 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[17]" 390 -150 0 0 29 0 0 2 0 0 1 0 0
L 450 -200 400 -200 -1 0
C 450 -200 "VSS_CORE<18>" 475 -200 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[18]" 390 -200 0 0 29 0 0 2 0 0 1 0 0
L 450 -250 400 -250 -1 0
C 450 -250 "VSS_CORE<19>" 475 -250 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[19]" 390 -250 0 0 29 0 0 2 0 0 1 0 0
L 450 -300 400 -300 -1 0
C 450 -300 "VSS_CORE<20>" 475 -300 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[20]" 390 -300 0 0 29 0 0 2 0 0 1 0 0
L 450 -350 400 -350 -1 0
C 450 -350 "VSS_CORE<21>" 475 -350 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[21]" 390 -350 0 0 29 0 0 2 0 0 1 0 0
L 450 -400 400 -400 -1 0
C 450 -400 "VSS_CORE<22>" 475 -400 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[22]" 390 -400 0 0 29 0 0 2 0 0 1 0 0
L 450 -450 400 -450 -1 0
C 450 -450 "VSS_CORE<23>" 475 -450 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[23]" 390 -450 0 0 29 0 0 2 0 0 1 0 0
L 450 -500 400 -500 -1 0
C 450 -500 "VSS_CORE<24>" 475 -500 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[24]" 390 -500 0 0 29 0 0 2 0 0 1 0 0
L 450 -550 400 -550 -1 0
C 450 -550 "VSS_CORE<25>" 475 -550 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[25]" 390 -550 0 0 29 0 0 2 0 0 1 0 0
L 450 -600 400 -600 -1 0
C 450 -600 "VSS_CORE<26>" 475 -600 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[26]" 390 -600 0 0 29 0 0 2 0 0 1 0 0
L 450 -650 400 -650 -1 0
C 450 -650 "VSS_CORE<27>" 475 -650 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[27]" 390 -650 0 0 29 0 0 2 0 0 1 0 0
L 450 -700 400 -700 -1 0
C 450 -700 "VSS_CORE<28>" 475 -700 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[28]" 390 -700 0 0 29 0 0 2 0 0 1 0 0
L 450 -750 400 -750 -1 0
C 450 -750 "VSS_CORE<29>" 475 -750 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[29]" 390 -750 0 0 29 0 0 2 0 0 1 0 0
L 450 -800 400 -800 -1 0
C 450 -800 "VSS_CORE<30>" 475 -800 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[30]" 390 -800 0 0 29 0 0 2 0 0 1 0 0
L 450 -850 400 -850 -1 0
C 450 -850 "VSS_CORE<31>" 475 -850 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[31]" 390 -850 0 0 29 0 0 2 0 0 1 0 0
L 450 -900 400 -900 -1 0
C 450 -900 "VSS_CORE<32>" 475 -900 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[32]" 390 -900 0 0 29 0 0 2 0 0 1 0 0
L 450 -950 400 -950 -1 0
C 450 -950 "VSS_CORE<33>" 475 -950 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[33]" 390 -950 0 0 29 0 0 2 0 0 1 0 0
L -450 950 -400 950 -1 0
C -450 950 "AVDD_1<1>" -475 950 0 1 29 0 R
X "PIN_TEXT" "AVDD_1[1]" -390 950 0 0 29 0 0 0 0 0 1 0 0
L -450 900 -400 900 -1 0
C -450 900 "AVDD_1<2>" -475 900 0 1 29 0 R
X "PIN_TEXT" "AVDD_1[2]" -390 900 0 0 29 0 0 0 0 0 1 0 0
L -450 650 -400 650 -1 0
C -450 650 "AVDD_25<1>" -475 650 0 1 29 0 R
X "PIN_TEXT" "AVDD_25[1]" -390 650 0 0 29 0 0 0 0 0 1 0 0
L -450 600 -400 600 -1 0
C -450 600 "AVDD_25<2>" -475 600 0 1 29 0 R
X "PIN_TEXT" "AVDD_25[2]" -390 600 0 0 29 0 0 0 0 0 1 0 0
L 450 950 400 950 -1 0
C 450 950 "AVSS<1>" 475 950 0 1 29 0 L
X "PIN_TEXT" "AVSS[1]" 390 950 0 0 29 0 0 2 0 0 1 0 0
L 450 900 400 900 -1 0
C 450 900 "AVSS<2>" 475 900 0 1 29 0 L
X "PIN_TEXT" "AVSS[2]" 390 900 0 0 29 0 0 2 0 0 1 0 0
L 450 850 400 850 -1 0
C 450 850 "AVSS<3>" 475 850 0 1 29 0 L
X "PIN_TEXT" "AVSS[3]" 390 850 0 0 29 0 0 2 0 0 1 0 0
L 450 800 400 800 -1 0
C 450 800 "AVSS<4>" 475 800 0 1 29 0 L
X "PIN_TEXT" "AVSS[4]" 390 800 0 0 29 0 0 2 0 0 1 0 0


