|Matriz_ubicacion
ADC_SCLK <= algoritmo_decision:inst33.ADC_SCLK
CLK => algoritmo_decision:inst33.IN_CLK
CLK => DFF_fijo:inst63.clk
CLK => Celda:inst15.CLK
CLK => Celda:inst11.CLK
CLK => Celda:inst7.CLK
CLK => Celda:inst2.CLK
CLK => Celda:inst1.CLK
CLK => Celda:inst6.CLK
CLK => Celda:inst10.CLK
CLK => Celda:inst14.CLK
CLK => Celda:inst13.CLK
CLK => Celda:inst9.CLK
CLK => Celda:inst5.CLK
CLK => Celda:inst.CLK
CLK => Celda:inst4.CLK
CLK => Celda:inst8.CLK
CLK => Celda:inst12.CLK
Reset1 => inst29.IN0
llego <= inst36.DB_MAX_OUTPUT_PORT_TYPE
SENSOR_LINEA => inst62.IN1
SENSOR_MURO => inst70.IN1
sprint_on <= DFF_fijo:inst63.salida
sprint => inst61.IN0
ADC_DOUT => algoritmo_decision:inst33.ADC_DOUT
ADC_CS_N <= algoritmo_decision:inst33.ADC_CS_N
ADC_DIN <= algoritmo_decision:inst33.ADC_DIN
MD0 <= algoritmo_decision:inst33.MD0
MD1 <= algoritmo_decision:inst33.MD1
MI0 <= algoritmo_decision:inst33.MI0
MI1 <= algoritmo_decision:inst33.MI1
VELD <= algoritmo_decision:inst33.VELD
VELI <= algoritmo_decision:inst33.VELI
GIROO <= control:inst30.ACT_GIRO
SENTIDOO <= control:inst30.ACT_SENTIDO
MUROO <= act_muro.DB_MAX_OUTPUT_PORT_TYPE
CUENTAA <= control:inst30.CUENTA
S/rebotes <= <GND>
LED_0 <= MicroMouseCounterSCH:inst28.LED_0
LED_1 <= MicroMouseCounterSCH:inst28.LED_1
LED_2 <= MicroMouseCounterSCH:inst28.LED_2
LED_3 <= MicroMouseCounterSCH:inst28.LED_3
LED_4 <= MicroMouseCounterSCH:inst28.LED_4
LED_5 <= MicroMouseCounterSCH:inst28.LED_5
LED_6 <= MicroMouseCounterSCH:inst28.LED_6
LED_7 <= MicroMouseCounterSCH:inst28.LED_7
LedIRi <= algoritmo_decision:inst33.LedIRi
LedIRd <= algoritmo_decision:inst33.LedIRd
C_ad[0] <= algoritmo_decision:inst33.C_ad[0]
C_ad[1] <= algoritmo_decision:inst33.C_ad[1]
C_ad[2] <= algoritmo_decision:inst33.C_ad[2]
C_ad[3] <= algoritmo_decision:inst33.C_ad[3]
C_at[0] <= algoritmo_decision:inst33.C_at[0]
C_at[1] <= algoritmo_decision:inst33.C_at[1]
C_at[2] <= algoritmo_decision:inst33.C_at[2]
C_at[3] <= algoritmo_decision:inst33.C_at[3]
C_der[0] <= algoritmo_decision:inst33.C_der[0]
C_der[1] <= algoritmo_decision:inst33.C_der[1]
C_der[2] <= algoritmo_decision:inst33.C_der[2]
C_der[3] <= algoritmo_decision:inst33.C_der[3]
C_izq[0] <= algoritmo_decision:inst33.C_izq[0]
C_izq[1] <= algoritmo_decision:inst33.C_izq[1]
C_izq[2] <= algoritmo_decision:inst33.C_izq[2]
C_izq[3] <= algoritmo_decision:inst33.C_izq[3]
CH0[0] <= algoritmo_decision:inst33.CH0[0]
CH0[1] <= algoritmo_decision:inst33.CH0[1]
CH0[2] <= algoritmo_decision:inst33.CH0[2]
CH0[3] <= algoritmo_decision:inst33.CH0[3]
CH0[4] <= algoritmo_decision:inst33.CH0[4]
CH0[5] <= algoritmo_decision:inst33.CH0[5]
CH0[6] <= algoritmo_decision:inst33.CH0[6]
CH0[7] <= algoritmo_decision:inst33.CH0[7]
CH0[8] <= algoritmo_decision:inst33.CH0[8]
CH0[9] <= algoritmo_decision:inst33.CH0[9]
CH0[10] <= algoritmo_decision:inst33.CH0[10]
CH0[11] <= algoritmo_decision:inst33.CH0[11]
CH1[0] <= algoritmo_decision:inst33.CH1[0]
CH1[1] <= algoritmo_decision:inst33.CH1[1]
CH1[2] <= algoritmo_decision:inst33.CH1[2]
CH1[3] <= algoritmo_decision:inst33.CH1[3]
CH1[4] <= algoritmo_decision:inst33.CH1[4]
CH1[5] <= algoritmo_decision:inst33.CH1[5]
CH1[6] <= algoritmo_decision:inst33.CH1[6]
CH1[7] <= algoritmo_decision:inst33.CH1[7]
CH1[8] <= algoritmo_decision:inst33.CH1[8]
CH1[9] <= algoritmo_decision:inst33.CH1[9]
CH1[10] <= algoritmo_decision:inst33.CH1[10]
CH1[11] <= algoritmo_decision:inst33.CH1[11]
P_ad[0] <= algoritmo_decision:inst33.P_ad[0]
P_ad[1] <= algoritmo_decision:inst33.P_ad[1]
P_ad[2] <= algoritmo_decision:inst33.P_ad[2]
P_ad[3] <= algoritmo_decision:inst33.P_ad[3]
P_at[0] <= algoritmo_decision:inst33.P_at[0]
P_at[1] <= algoritmo_decision:inst33.P_at[1]
P_at[2] <= algoritmo_decision:inst33.P_at[2]
P_at[3] <= algoritmo_decision:inst33.P_at[3]
P_der[0] <= algoritmo_decision:inst33.P_der[0]
P_der[1] <= algoritmo_decision:inst33.P_der[1]
P_der[2] <= algoritmo_decision:inst33.P_der[2]
P_der[3] <= algoritmo_decision:inst33.P_der[3]
P_izq[0] <= algoritmo_decision:inst33.P_izq[0]
P_izq[1] <= algoritmo_decision:inst33.P_izq[1]
P_izq[2] <= algoritmo_decision:inst33.P_izq[2]
P_izq[3] <= algoritmo_decision:inst33.P_izq[3]
pos_act[0] <= pos_actual[0].DB_MAX_OUTPUT_PORT_TYPE
pos_act[1] <= pos_actual[1].DB_MAX_OUTPUT_PORT_TYPE
pos_act[2] <= pos_actual[2].DB_MAX_OUTPUT_PORT_TYPE
pos_act[3] <= pos_actual[3].DB_MAX_OUTPUT_PORT_TYPE
sent_act[0] <= actual[0].DB_MAX_OUTPUT_PORT_TYPE
sent_act[1] <= actual[1].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33
CLK10KHz <= Control_Motores:inst.CLK10KHz
IN_CLK => Control_Motores:inst.inclk0
RESET => Control_Motores:inst.areset
RESET => inst2.IN1
RESET => Muro_o_peso:inst1.reset
ADC_DOUT => Control_Motores:inst.ADC_DOUT
llego => Control_Motores:inst.llego
ACT_GIRO => decido_accion:inst5.habilitacion
ACT_SENTIDO => SENT_ACTUAL:inst6.clk
sprint => inst2.IN0
sprint => Muro_o_peso:inst1.sprint
P_ad[0] <= Muro_o_peso:inst1.P_ad[0]
P_ad[1] <= Muro_o_peso:inst1.P_ad[1]
P_ad[2] <= Muro_o_peso:inst1.P_ad[2]
P_ad[3] <= Muro_o_peso:inst1.P_ad[3]
sensor_linea => Muro_o_peso:inst1.LS
P_13 => Muro_o_peso:inst1.En[3]
P_12 => Muro_o_peso:inst1.En[2]
P_11 => Muro_o_peso:inst1.En[1]
P_10 => Muro_o_peso:inst1.En[0]
M_0[0] => Muro_o_peso:inst1.Ent0[0]
M_0[1] => Muro_o_peso:inst1.Ent0[1]
M_0[2] => Muro_o_peso:inst1.Ent0[2]
M_0[3] => Muro_o_peso:inst1.Ent0[3]
M_103 => Muro_o_peso:inst1.Ent10[3]
M_102 => Muro_o_peso:inst1.Ent10[2]
M_101 => Muro_o_peso:inst1.Ent10[1]
M_100 => Muro_o_peso:inst1.Ent10[0]
M_113 => Muro_o_peso:inst1.Ent11[3]
M_112 => Muro_o_peso:inst1.Ent11[2]
M_111 => Muro_o_peso:inst1.Ent11[1]
M_110 => Muro_o_peso:inst1.Ent11[0]
M_123 => Muro_o_peso:inst1.Ent12[3]
M_122 => Muro_o_peso:inst1.Ent12[2]
M_121 => Muro_o_peso:inst1.Ent12[1]
M_120 => Muro_o_peso:inst1.Ent12[0]
M_133 => Muro_o_peso:inst1.Ent13[3]
M_132 => Muro_o_peso:inst1.Ent13[2]
M_131 => Muro_o_peso:inst1.Ent13[1]
M_130 => Muro_o_peso:inst1.Ent13[0]
M_14[0] => Muro_o_peso:inst1.Ent14[0]
M_14[1] => Muro_o_peso:inst1.Ent14[1]
M_14[2] => Muro_o_peso:inst1.Ent14[2]
M_14[3] => Muro_o_peso:inst1.Ent14[3]
M_15[0] => Muro_o_peso:inst1.Ent15[0]
M_15[1] => Muro_o_peso:inst1.Ent15[1]
M_15[2] => Muro_o_peso:inst1.Ent15[2]
M_15[3] => Muro_o_peso:inst1.Ent15[3]
M_2[0] => Muro_o_peso:inst1.Ent2[0]
M_2[1] => Muro_o_peso:inst1.Ent2[1]
M_2[2] => Muro_o_peso:inst1.Ent2[2]
M_2[3] => Muro_o_peso:inst1.Ent2[3]
M_3[0] => Muro_o_peso:inst1.Ent3[0]
M_3[1] => Muro_o_peso:inst1.Ent3[1]
M_3[2] => Muro_o_peso:inst1.Ent3[2]
M_3[3] => Muro_o_peso:inst1.Ent3[3]
M_4[0] => Muro_o_peso:inst1.Ent4[0]
M_4[1] => Muro_o_peso:inst1.Ent4[1]
M_4[2] => Muro_o_peso:inst1.Ent4[2]
M_4[3] => Muro_o_peso:inst1.Ent4[3]
M_5[0] => Muro_o_peso:inst1.Ent5[0]
M_5[1] => Muro_o_peso:inst1.Ent5[1]
M_5[2] => Muro_o_peso:inst1.Ent5[2]
M_5[3] => Muro_o_peso:inst1.Ent5[3]
M_6[0] => Muro_o_peso:inst1.Ent6[0]
M_6[1] => Muro_o_peso:inst1.Ent6[1]
M_6[2] => Muro_o_peso:inst1.Ent6[2]
M_6[3] => Muro_o_peso:inst1.Ent6[3]
M_7[0] => Muro_o_peso:inst1.Ent7[0]
M_7[1] => Muro_o_peso:inst1.Ent7[1]
M_7[2] => Muro_o_peso:inst1.Ent7[2]
M_7[3] => Muro_o_peso:inst1.Ent7[3]
M_8[0] => Muro_o_peso:inst1.Ent8[0]
M_8[1] => Muro_o_peso:inst1.Ent8[1]
M_8[2] => Muro_o_peso:inst1.Ent8[2]
M_8[3] => Muro_o_peso:inst1.Ent8[3]
M_9[0] => Muro_o_peso:inst1.Ent9[0]
M_9[1] => Muro_o_peso:inst1.Ent9[1]
M_9[2] => Muro_o_peso:inst1.Ent9[2]
M_9[3] => Muro_o_peso:inst1.Ent9[3]
M_13 => Muro_o_peso:inst1.Entr[3]
M_12 => Muro_o_peso:inst1.Entr[2]
M_11 => Muro_o_peso:inst1.Entr[1]
M_10 => Muro_o_peso:inst1.Entr[0]
P_0[0] => Muro_o_peso:inst1.I0[0]
P_0[1] => Muro_o_peso:inst1.I0[1]
P_0[2] => Muro_o_peso:inst1.I0[2]
P_0[3] => Muro_o_peso:inst1.I0[3]
P_103 => Muro_o_peso:inst1.I10[3]
P_102 => Muro_o_peso:inst1.I10[2]
P_101 => Muro_o_peso:inst1.I10[1]
P_100 => Muro_o_peso:inst1.I10[0]
P_113 => Muro_o_peso:inst1.I11[3]
P_112 => Muro_o_peso:inst1.I11[2]
P_111 => Muro_o_peso:inst1.I11[1]
P_110 => Muro_o_peso:inst1.I11[0]
P_123 => Muro_o_peso:inst1.I12[3]
P_122 => Muro_o_peso:inst1.I12[2]
P_121 => Muro_o_peso:inst1.I12[1]
P_120 => Muro_o_peso:inst1.I12[0]
P_133 => Muro_o_peso:inst1.I13[3]
P_132 => Muro_o_peso:inst1.I13[2]
P_131 => Muro_o_peso:inst1.I13[1]
P_130 => Muro_o_peso:inst1.I13[0]
P_14[0] => Muro_o_peso:inst1.I14[0]
P_14[1] => Muro_o_peso:inst1.I14[1]
P_14[2] => Muro_o_peso:inst1.I14[2]
P_14[3] => Muro_o_peso:inst1.I14[3]
P_15[0] => Muro_o_peso:inst1.I15[0]
P_15[1] => Muro_o_peso:inst1.I15[1]
P_15[2] => Muro_o_peso:inst1.I15[2]
P_15[3] => Muro_o_peso:inst1.I15[3]
P_2[0] => Muro_o_peso:inst1.I2[0]
P_2[1] => Muro_o_peso:inst1.I2[1]
P_2[2] => Muro_o_peso:inst1.I2[2]
P_2[3] => Muro_o_peso:inst1.I2[3]
P_3[0] => Muro_o_peso:inst1.I3[0]
P_3[1] => Muro_o_peso:inst1.I3[1]
P_3[2] => Muro_o_peso:inst1.I3[2]
P_3[3] => Muro_o_peso:inst1.I3[3]
P_4[0] => Muro_o_peso:inst1.I4[0]
P_4[1] => Muro_o_peso:inst1.I4[1]
P_4[2] => Muro_o_peso:inst1.I4[2]
P_4[3] => Muro_o_peso:inst1.I4[3]
P_5[0] => Muro_o_peso:inst1.I5[0]
P_5[1] => Muro_o_peso:inst1.I5[1]
P_5[2] => Muro_o_peso:inst1.I5[2]
P_5[3] => Muro_o_peso:inst1.I5[3]
P_6[0] => Muro_o_peso:inst1.I6[0]
P_6[1] => Muro_o_peso:inst1.I6[1]
P_6[2] => Muro_o_peso:inst1.I6[2]
P_6[3] => Muro_o_peso:inst1.I6[3]
P_7[0] => Muro_o_peso:inst1.I7[0]
P_7[1] => Muro_o_peso:inst1.I7[1]
P_7[2] => Muro_o_peso:inst1.I7[2]
P_7[3] => Muro_o_peso:inst1.I7[3]
P_8[0] => Muro_o_peso:inst1.I8[0]
P_8[1] => Muro_o_peso:inst1.I8[1]
P_8[2] => Muro_o_peso:inst1.I8[2]
P_8[3] => Muro_o_peso:inst1.I8[3]
P_9[0] => Muro_o_peso:inst1.I9[0]
P_9[1] => Muro_o_peso:inst1.I9[1]
P_9[2] => Muro_o_peso:inst1.I9[2]
P_9[3] => Muro_o_peso:inst1.I9[3]
sentido[0] => Muro_o_peso:inst1.s[0]
sentido[1] => Muro_o_peso:inst1.s[1]
P_at[0] <= Muro_o_peso:inst1.P_at[0]
P_at[1] <= Muro_o_peso:inst1.P_at[1]
P_at[2] <= Muro_o_peso:inst1.P_at[2]
P_at[3] <= Muro_o_peso:inst1.P_at[3]
P_der[0] <= Muro_o_peso:inst1.P_der[0]
P_der[1] <= Muro_o_peso:inst1.P_der[1]
P_der[2] <= Muro_o_peso:inst1.P_der[2]
P_der[3] <= Muro_o_peso:inst1.P_der[3]
P_izq[0] <= Muro_o_peso:inst1.P_izq[0]
P_izq[1] <= Muro_o_peso:inst1.P_izq[1]
P_izq[2] <= Muro_o_peso:inst1.P_izq[2]
P_izq[3] <= Muro_o_peso:inst1.P_izq[3]
ADC_SCLK <= Control_Motores:inst.ADC_SCLK
ADC_CS_N <= Control_Motores:inst.ADC_CS_N
ADC_DIN <= Control_Motores:inst.ADC_DIN
MD0 <= Control_Motores:inst.MD0
MD1 <= Control_Motores:inst.MD1
MI0 <= Control_Motores:inst.MI0
MI1 <= Control_Motores:inst.MI1
VELD <= Control_Motores:inst.VELD
VELI <= Control_Motores:inst.VELI
CLK1MHz <= Control_Motores:inst.CLK1MHz
40KHz <= Control_Motores:inst.clk_40KHz
LedIRi <= Control_Motores:inst.LedIRi
LedIRd <= Control_Motores:inst.LedIRd
C_ad[0] <= Muro_o_peso:inst1.C_ad[0]
C_ad[1] <= Muro_o_peso:inst1.C_ad[1]
C_ad[2] <= Muro_o_peso:inst1.C_ad[2]
C_ad[3] <= Muro_o_peso:inst1.C_ad[3]
C_at[0] <= Muro_o_peso:inst1.C_at[0]
C_at[1] <= Muro_o_peso:inst1.C_at[1]
C_at[2] <= Muro_o_peso:inst1.C_at[2]
C_at[3] <= Muro_o_peso:inst1.C_at[3]
C_der[0] <= Muro_o_peso:inst1.C_der[0]
C_der[1] <= Muro_o_peso:inst1.C_der[1]
C_der[2] <= Muro_o_peso:inst1.C_der[2]
C_der[3] <= Muro_o_peso:inst1.C_der[3]
C_izq[0] <= Muro_o_peso:inst1.C_izq[0]
C_izq[1] <= Muro_o_peso:inst1.C_izq[1]
C_izq[2] <= Muro_o_peso:inst1.C_izq[2]
C_izq[3] <= Muro_o_peso:inst1.C_izq[3]
CH0[0] <= Control_Motores:inst.CH0[0]
CH0[1] <= Control_Motores:inst.CH0[1]
CH0[2] <= Control_Motores:inst.CH0[2]
CH0[3] <= Control_Motores:inst.CH0[3]
CH0[4] <= Control_Motores:inst.CH0[4]
CH0[5] <= Control_Motores:inst.CH0[5]
CH0[6] <= Control_Motores:inst.CH0[6]
CH0[7] <= Control_Motores:inst.CH0[7]
CH0[8] <= Control_Motores:inst.CH0[8]
CH0[9] <= Control_Motores:inst.CH0[9]
CH0[10] <= Control_Motores:inst.CH0[10]
CH0[11] <= Control_Motores:inst.CH0[11]
CH1[0] <= Control_Motores:inst.CH1[0]
CH1[1] <= Control_Motores:inst.CH1[1]
CH1[2] <= Control_Motores:inst.CH1[2]
CH1[3] <= Control_Motores:inst.CH1[3]
CH1[4] <= Control_Motores:inst.CH1[4]
CH1[5] <= Control_Motores:inst.CH1[5]
CH1[6] <= Control_Motores:inst.CH1[6]
CH1[7] <= Control_Motores:inst.CH1[7]
CH1[8] <= Control_Motores:inst.CH1[8]
CH1[9] <= Control_Motores:inst.CH1[9]
CH1[10] <= Control_Motores:inst.CH1[10]
CH1[11] <= Control_Motores:inst.CH1[11]
pos_actual[0] <= Muro_o_peso:inst1.celda_actual[0]
pos_actual[1] <= Muro_o_peso:inst1.celda_actual[1]
pos_actual[2] <= Muro_o_peso:inst1.celda_actual[2]
pos_actual[3] <= Muro_o_peso:inst1.celda_actual[3]
sent_actual[0] <= SENT_ACTUAL:inst6.q_out[0]
sent_actual[1] <= SENT_ACTUAL:inst6.q_out[1]


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst
ADC_SCLK <= adc:inst8.ADC_SCLK
inclk0 => pll1:inst4.inclk0
areset => pll1:inst4.areset
areset => adc:inst8.RESET
areset => Motores:inst.reset
areset => frequency_100hz:inst14.reset
areset => ir_smf:inst13.reset
areset => temporizador_doble:inst2.reset
ADC_DOUT => adc:inst8.ADC_DOUT
ADC_CS_N <= adc:inst8.ADC_CS_N
ADC_DIN <= adc:inst8.ADC_DIN
VELD <= clk_20KHz.DB_MAX_OUTPUT_PORT_TYPE
VELI <= clk_20KHz.DB_MAX_OUTPUT_PORT_TYPE
MD0 <= Motores:inst.MD0
CH0[0] <= ir_smf:inst13.ir_diff_r[0]
CH0[1] <= ir_smf:inst13.ir_diff_r[1]
CH0[2] <= ir_smf:inst13.ir_diff_r[2]
CH0[3] <= ir_smf:inst13.ir_diff_r[3]
CH0[4] <= ir_smf:inst13.ir_diff_r[4]
CH0[5] <= ir_smf:inst13.ir_diff_r[5]
CH0[6] <= ir_smf:inst13.ir_diff_r[6]
CH0[7] <= ir_smf:inst13.ir_diff_r[7]
CH0[8] <= ir_smf:inst13.ir_diff_r[8]
CH0[9] <= ir_smf:inst13.ir_diff_r[9]
CH0[10] <= ir_smf:inst13.ir_diff_r[10]
CH0[11] <= ir_smf:inst13.ir_diff_r[11]
CH1[0] <= ir_smf:inst13.ir_diff_l[0]
CH1[1] <= ir_smf:inst13.ir_diff_l[1]
CH1[2] <= ir_smf:inst13.ir_diff_l[2]
CH1[3] <= ir_smf:inst13.ir_diff_l[3]
CH1[4] <= ir_smf:inst13.ir_diff_l[4]
CH1[5] <= ir_smf:inst13.ir_diff_l[5]
CH1[6] <= ir_smf:inst13.ir_diff_l[6]
CH1[7] <= ir_smf:inst13.ir_diff_l[7]
CH1[8] <= ir_smf:inst13.ir_diff_l[8]
CH1[9] <= ir_smf:inst13.ir_diff_l[9]
CH1[10] <= ir_smf:inst13.ir_diff_l[10]
CH1[11] <= ir_smf:inst13.ir_diff_l[11]
llego => Motores:inst.llego
SEL[0] => Motores:inst.SEL[0]
SEL[1] => Motores:inst.SEL[1]
MI0 <= Motores:inst.MI0
MD1 <= Motores:inst.MD1
MI1 <= Motores:inst.MI1
CLK10KHz <= clk_10KHz.DB_MAX_OUTPUT_PORT_TYPE
CLK1MHz <= 1M.DB_MAX_OUTPUT_PORT_TYPE
clk_40KHz <= clk_20KHz.DB_MAX_OUTPUT_PORT_TYPE
LedIRi <= ir_smf:inst13.tx_en
LedIRd <= ir_smf:inst13.tx_en


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|adc:inst8
CLOCK => adc_adc_mega_0:adc_mega_0.CLOCK
ADC_SCLK <= adc_adc_mega_0:adc_mega_0.ADC_SCLK
ADC_CS_N <= adc_adc_mega_0:adc_mega_0.ADC_CS_N
ADC_DOUT => adc_adc_mega_0:adc_mega_0.ADC_DOUT
ADC_DIN <= adc_adc_mega_0:adc_mega_0.ADC_DIN
CH0[0] <= adc_adc_mega_0:adc_mega_0.CH0[0]
CH0[1] <= adc_adc_mega_0:adc_mega_0.CH0[1]
CH0[2] <= adc_adc_mega_0:adc_mega_0.CH0[2]
CH0[3] <= adc_adc_mega_0:adc_mega_0.CH0[3]
CH0[4] <= adc_adc_mega_0:adc_mega_0.CH0[4]
CH0[5] <= adc_adc_mega_0:adc_mega_0.CH0[5]
CH0[6] <= adc_adc_mega_0:adc_mega_0.CH0[6]
CH0[7] <= adc_adc_mega_0:adc_mega_0.CH0[7]
CH0[8] <= adc_adc_mega_0:adc_mega_0.CH0[8]
CH0[9] <= adc_adc_mega_0:adc_mega_0.CH0[9]
CH0[10] <= adc_adc_mega_0:adc_mega_0.CH0[10]
CH0[11] <= adc_adc_mega_0:adc_mega_0.CH0[11]
CH1[0] <= adc_adc_mega_0:adc_mega_0.CH1[0]
CH1[1] <= adc_adc_mega_0:adc_mega_0.CH1[1]
CH1[2] <= adc_adc_mega_0:adc_mega_0.CH1[2]
CH1[3] <= adc_adc_mega_0:adc_mega_0.CH1[3]
CH1[4] <= adc_adc_mega_0:adc_mega_0.CH1[4]
CH1[5] <= adc_adc_mega_0:adc_mega_0.CH1[5]
CH1[6] <= adc_adc_mega_0:adc_mega_0.CH1[6]
CH1[7] <= adc_adc_mega_0:adc_mega_0.CH1[7]
CH1[8] <= adc_adc_mega_0:adc_mega_0.CH1[8]
CH1[9] <= adc_adc_mega_0:adc_mega_0.CH1[9]
CH1[10] <= adc_adc_mega_0:adc_mega_0.CH1[10]
CH1[11] <= adc_adc_mega_0:adc_mega_0.CH1[11]
CH2[0] <= adc_adc_mega_0:adc_mega_0.CH2[0]
CH2[1] <= adc_adc_mega_0:adc_mega_0.CH2[1]
CH2[2] <= adc_adc_mega_0:adc_mega_0.CH2[2]
CH2[3] <= adc_adc_mega_0:adc_mega_0.CH2[3]
CH2[4] <= adc_adc_mega_0:adc_mega_0.CH2[4]
CH2[5] <= adc_adc_mega_0:adc_mega_0.CH2[5]
CH2[6] <= adc_adc_mega_0:adc_mega_0.CH2[6]
CH2[7] <= adc_adc_mega_0:adc_mega_0.CH2[7]
CH2[8] <= adc_adc_mega_0:adc_mega_0.CH2[8]
CH2[9] <= adc_adc_mega_0:adc_mega_0.CH2[9]
CH2[10] <= adc_adc_mega_0:adc_mega_0.CH2[10]
CH2[11] <= adc_adc_mega_0:adc_mega_0.CH2[11]
CH3[0] <= adc_adc_mega_0:adc_mega_0.CH3[0]
CH3[1] <= adc_adc_mega_0:adc_mega_0.CH3[1]
CH3[2] <= adc_adc_mega_0:adc_mega_0.CH3[2]
CH3[3] <= adc_adc_mega_0:adc_mega_0.CH3[3]
CH3[4] <= adc_adc_mega_0:adc_mega_0.CH3[4]
CH3[5] <= adc_adc_mega_0:adc_mega_0.CH3[5]
CH3[6] <= adc_adc_mega_0:adc_mega_0.CH3[6]
CH3[7] <= adc_adc_mega_0:adc_mega_0.CH3[7]
CH3[8] <= adc_adc_mega_0:adc_mega_0.CH3[8]
CH3[9] <= adc_adc_mega_0:adc_mega_0.CH3[9]
CH3[10] <= adc_adc_mega_0:adc_mega_0.CH3[10]
CH3[11] <= adc_adc_mega_0:adc_mega_0.CH3[11]
CH4[0] <= adc_adc_mega_0:adc_mega_0.CH4[0]
CH4[1] <= adc_adc_mega_0:adc_mega_0.CH4[1]
CH4[2] <= adc_adc_mega_0:adc_mega_0.CH4[2]
CH4[3] <= adc_adc_mega_0:adc_mega_0.CH4[3]
CH4[4] <= adc_adc_mega_0:adc_mega_0.CH4[4]
CH4[5] <= adc_adc_mega_0:adc_mega_0.CH4[5]
CH4[6] <= adc_adc_mega_0:adc_mega_0.CH4[6]
CH4[7] <= adc_adc_mega_0:adc_mega_0.CH4[7]
CH4[8] <= adc_adc_mega_0:adc_mega_0.CH4[8]
CH4[9] <= adc_adc_mega_0:adc_mega_0.CH4[9]
CH4[10] <= adc_adc_mega_0:adc_mega_0.CH4[10]
CH4[11] <= adc_adc_mega_0:adc_mega_0.CH4[11]
CH5[0] <= adc_adc_mega_0:adc_mega_0.CH5[0]
CH5[1] <= adc_adc_mega_0:adc_mega_0.CH5[1]
CH5[2] <= adc_adc_mega_0:adc_mega_0.CH5[2]
CH5[3] <= adc_adc_mega_0:adc_mega_0.CH5[3]
CH5[4] <= adc_adc_mega_0:adc_mega_0.CH5[4]
CH5[5] <= adc_adc_mega_0:adc_mega_0.CH5[5]
CH5[6] <= adc_adc_mega_0:adc_mega_0.CH5[6]
CH5[7] <= adc_adc_mega_0:adc_mega_0.CH5[7]
CH5[8] <= adc_adc_mega_0:adc_mega_0.CH5[8]
CH5[9] <= adc_adc_mega_0:adc_mega_0.CH5[9]
CH5[10] <= adc_adc_mega_0:adc_mega_0.CH5[10]
CH5[11] <= adc_adc_mega_0:adc_mega_0.CH5[11]
CH6[0] <= adc_adc_mega_0:adc_mega_0.CH6[0]
CH6[1] <= adc_adc_mega_0:adc_mega_0.CH6[1]
CH6[2] <= adc_adc_mega_0:adc_mega_0.CH6[2]
CH6[3] <= adc_adc_mega_0:adc_mega_0.CH6[3]
CH6[4] <= adc_adc_mega_0:adc_mega_0.CH6[4]
CH6[5] <= adc_adc_mega_0:adc_mega_0.CH6[5]
CH6[6] <= adc_adc_mega_0:adc_mega_0.CH6[6]
CH6[7] <= adc_adc_mega_0:adc_mega_0.CH6[7]
CH6[8] <= adc_adc_mega_0:adc_mega_0.CH6[8]
CH6[9] <= adc_adc_mega_0:adc_mega_0.CH6[9]
CH6[10] <= adc_adc_mega_0:adc_mega_0.CH6[10]
CH6[11] <= adc_adc_mega_0:adc_mega_0.CH6[11]
CH7[0] <= adc_adc_mega_0:adc_mega_0.CH7[0]
CH7[1] <= adc_adc_mega_0:adc_mega_0.CH7[1]
CH7[2] <= adc_adc_mega_0:adc_mega_0.CH7[2]
CH7[3] <= adc_adc_mega_0:adc_mega_0.CH7[3]
CH7[4] <= adc_adc_mega_0:adc_mega_0.CH7[4]
CH7[5] <= adc_adc_mega_0:adc_mega_0.CH7[5]
CH7[6] <= adc_adc_mega_0:adc_mega_0.CH7[6]
CH7[7] <= adc_adc_mega_0:adc_mega_0.CH7[7]
CH7[8] <= adc_adc_mega_0:adc_mega_0.CH7[8]
CH7[9] <= adc_adc_mega_0:adc_mega_0.CH7[9]
CH7[10] <= adc_adc_mega_0:adc_mega_0.CH7[10]
CH7[11] <= adc_adc_mega_0:adc_mega_0.CH7[11]
RESET => adc_adc_mega_0:adc_mega_0.RESET


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|adc:inst8|adc_adc_mega_0:adc_mega_0
CLOCK => CLOCK.IN1
RESET => RESET.IN1
ADC_CS_N <= altera_up_avalon_adv_adc:ADC_CTRL.port4
ADC_SCLK <= altera_up_avalon_adv_adc:ADC_CTRL.port3
ADC_DIN <= altera_up_avalon_adv_adc:ADC_CTRL.port5
ADC_DOUT => ADC_DOUT.IN1
CH0[0] <= CH0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[1] <= CH0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[2] <= CH0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[3] <= CH0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[4] <= CH0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[5] <= CH0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[6] <= CH0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[7] <= CH0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[8] <= CH0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[9] <= CH0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[10] <= CH0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[11] <= CH0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[0] <= CH1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[1] <= CH1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[2] <= CH1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[3] <= CH1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[4] <= CH1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[5] <= CH1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[6] <= CH1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[7] <= CH1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[8] <= CH1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[9] <= CH1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[10] <= CH1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[11] <= CH1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[0] <= CH2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[1] <= CH2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[2] <= CH2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[3] <= CH2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[4] <= CH2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[5] <= CH2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[6] <= CH2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[7] <= CH2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[8] <= CH2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[9] <= CH2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[10] <= CH2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[11] <= CH2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[0] <= CH3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[1] <= CH3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[2] <= CH3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[3] <= CH3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[4] <= CH3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[5] <= CH3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[6] <= CH3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[7] <= CH3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[8] <= CH3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[9] <= CH3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[10] <= CH3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[11] <= CH3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[0] <= CH4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[1] <= CH4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[2] <= CH4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[3] <= CH4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[4] <= CH4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[5] <= CH4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[6] <= CH4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[7] <= CH4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[8] <= CH4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[9] <= CH4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[10] <= CH4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[11] <= CH4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[0] <= CH5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[1] <= CH5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[2] <= CH5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[3] <= CH5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[4] <= CH5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[5] <= CH5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[6] <= CH5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[7] <= CH5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[8] <= CH5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[9] <= CH5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[10] <= CH5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[11] <= CH5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[0] <= CH6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[1] <= CH6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[2] <= CH6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[3] <= CH6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[4] <= CH6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[5] <= CH6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[6] <= CH6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[7] <= CH6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[8] <= CH6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[9] <= CH6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[10] <= CH6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[11] <= CH6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[0] <= CH7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[1] <= CH7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[2] <= CH7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[3] <= CH7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[4] <= CH7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[5] <= CH7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[6] <= CH7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[7] <= CH7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[8] <= CH7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[9] <= CH7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[10] <= CH7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[11] <= CH7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
clock => next_addr[0].CLK
clock => next_addr[1].CLK
clock => next_addr[2].CLK
clock => addr_shift_reg[0].CLK
clock => addr_shift_reg[1].CLK
clock => addr_shift_reg[2].CLK
clock => addr_shift_reg[3].CLK
clock => addr_shift_reg[4].CLK
clock => addr_shift_reg[5].CLK
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
clock => shift_reg[4].CLK
clock => shift_reg[5].CLK
clock => shift_reg[6].CLK
clock => shift_reg[7].CLK
clock => shift_reg[8].CLK
clock => shift_reg[9].CLK
clock => shift_reg[10].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => reading0[0]~reg0.CLK
clock => reading0[1]~reg0.CLK
clock => reading0[2]~reg0.CLK
clock => reading0[3]~reg0.CLK
clock => reading0[4]~reg0.CLK
clock => reading0[5]~reg0.CLK
clock => reading0[6]~reg0.CLK
clock => reading0[7]~reg0.CLK
clock => reading0[8]~reg0.CLK
clock => reading0[9]~reg0.CLK
clock => reading0[10]~reg0.CLK
clock => reading0[11]~reg0.CLK
clock => reading1[0]~reg0.CLK
clock => reading1[1]~reg0.CLK
clock => reading1[2]~reg0.CLK
clock => reading1[3]~reg0.CLK
clock => reading1[4]~reg0.CLK
clock => reading1[5]~reg0.CLK
clock => reading1[6]~reg0.CLK
clock => reading1[7]~reg0.CLK
clock => reading1[8]~reg0.CLK
clock => reading1[9]~reg0.CLK
clock => reading1[10]~reg0.CLK
clock => reading1[11]~reg0.CLK
clock => reading2[0]~reg0.CLK
clock => reading2[1]~reg0.CLK
clock => reading2[2]~reg0.CLK
clock => reading2[3]~reg0.CLK
clock => reading2[4]~reg0.CLK
clock => reading2[5]~reg0.CLK
clock => reading2[6]~reg0.CLK
clock => reading2[7]~reg0.CLK
clock => reading2[8]~reg0.CLK
clock => reading2[9]~reg0.CLK
clock => reading2[10]~reg0.CLK
clock => reading2[11]~reg0.CLK
clock => reading3[0]~reg0.CLK
clock => reading3[1]~reg0.CLK
clock => reading3[2]~reg0.CLK
clock => reading3[3]~reg0.CLK
clock => reading3[4]~reg0.CLK
clock => reading3[5]~reg0.CLK
clock => reading3[6]~reg0.CLK
clock => reading3[7]~reg0.CLK
clock => reading3[8]~reg0.CLK
clock => reading3[9]~reg0.CLK
clock => reading3[10]~reg0.CLK
clock => reading3[11]~reg0.CLK
clock => reading4[0]~reg0.CLK
clock => reading4[1]~reg0.CLK
clock => reading4[2]~reg0.CLK
clock => reading4[3]~reg0.CLK
clock => reading4[4]~reg0.CLK
clock => reading4[5]~reg0.CLK
clock => reading4[6]~reg0.CLK
clock => reading4[7]~reg0.CLK
clock => reading4[8]~reg0.CLK
clock => reading4[9]~reg0.CLK
clock => reading4[10]~reg0.CLK
clock => reading4[11]~reg0.CLK
clock => reading5[0]~reg0.CLK
clock => reading5[1]~reg0.CLK
clock => reading5[2]~reg0.CLK
clock => reading5[3]~reg0.CLK
clock => reading5[4]~reg0.CLK
clock => reading5[5]~reg0.CLK
clock => reading5[6]~reg0.CLK
clock => reading5[7]~reg0.CLK
clock => reading5[8]~reg0.CLK
clock => reading5[9]~reg0.CLK
clock => reading5[10]~reg0.CLK
clock => reading5[11]~reg0.CLK
clock => reading6[0]~reg0.CLK
clock => reading6[1]~reg0.CLK
clock => reading6[2]~reg0.CLK
clock => reading6[3]~reg0.CLK
clock => reading6[4]~reg0.CLK
clock => reading6[5]~reg0.CLK
clock => reading6[6]~reg0.CLK
clock => reading6[7]~reg0.CLK
clock => reading6[8]~reg0.CLK
clock => reading6[9]~reg0.CLK
clock => reading6[10]~reg0.CLK
clock => reading6[11]~reg0.CLK
clock => reading7[0]~reg0.CLK
clock => reading7[1]~reg0.CLK
clock => reading7[2]~reg0.CLK
clock => reading7[3]~reg0.CLK
clock => reading7[4]~reg0.CLK
clock => reading7[5]~reg0.CLK
clock => reading7[6]~reg0.CLK
clock => reading7[7]~reg0.CLK
clock => reading7[8]~reg0.CLK
clock => reading7[9]~reg0.CLK
clock => reading7[10]~reg0.CLK
clock => reading7[11]~reg0.CLK
clock => sclk_counter[0].CLK
clock => sclk_counter[1].CLK
clock => sclk_counter[2].CLK
clock => sclk_counter[3].CLK
clock => sclk~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => currState~1.DATAIN
reset => sclk~reg0.PRESET
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
go => always8.IN0
go => Selector1.IN4
go => Selector2.IN3
go => Selector0.IN2
go => Selector0.IN3
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n.DB_MAX_OUTPUT_PORT_TYPE
din <= addr_shift_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout => reading6.DATAB
dout => reading5.DATAB
dout => reading4.DATAB
dout => reading3.DATAB
dout => reading2.DATAB
dout => reading1.DATAB
dout => reading0.DATAB
dout => reading7.DATAB
dout => shift_reg[0].DATAIN
done <= done.DB_MAX_OUTPUT_PORT_TYPE
reading0[0] <= reading0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[1] <= reading0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[2] <= reading0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[3] <= reading0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[4] <= reading0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[5] <= reading0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[6] <= reading0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[7] <= reading0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[8] <= reading0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[9] <= reading0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[10] <= reading0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[11] <= reading0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[0] <= reading1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[1] <= reading1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[2] <= reading1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[3] <= reading1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[4] <= reading1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[5] <= reading1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[6] <= reading1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[7] <= reading1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[8] <= reading1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[9] <= reading1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[10] <= reading1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[11] <= reading1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[0] <= reading2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[1] <= reading2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[2] <= reading2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[3] <= reading2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[4] <= reading2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[5] <= reading2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[6] <= reading2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[7] <= reading2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[8] <= reading2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[9] <= reading2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[10] <= reading2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[11] <= reading2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[0] <= reading3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[1] <= reading3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[2] <= reading3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[3] <= reading3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[4] <= reading3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[5] <= reading3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[6] <= reading3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[7] <= reading3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[8] <= reading3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[9] <= reading3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[10] <= reading3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[11] <= reading3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[0] <= reading4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[1] <= reading4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[2] <= reading4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[3] <= reading4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[4] <= reading4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[5] <= reading4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[6] <= reading4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[7] <= reading4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[8] <= reading4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[9] <= reading4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[10] <= reading4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[11] <= reading4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[0] <= reading5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[1] <= reading5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[2] <= reading5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[3] <= reading5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[4] <= reading5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[5] <= reading5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[6] <= reading5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[7] <= reading5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[8] <= reading5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[9] <= reading5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[10] <= reading5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[11] <= reading5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[0] <= reading6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[1] <= reading6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[2] <= reading6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[3] <= reading6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[4] <= reading6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[5] <= reading6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[6] <= reading6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[7] <= reading6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[8] <= reading6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[9] <= reading6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[10] <= reading6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[11] <= reading6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[0] <= reading7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[1] <= reading7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[2] <= reading7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[3] <= reading7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[4] <= reading7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[5] <= reading7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[6] <= reading7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[7] <= reading7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[8] <= reading7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[9] <= reading7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[10] <= reading7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[11] <= reading7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|pll1:inst4
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|pll1:inst4|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|Motores:inst
reset => fstate~3.DATAIN
clock => fstate~1.DATAIN
SR => process_1.IN1
SR => process_1.IN0
SR => process_1.IN1
SR => process_1.IN0
SL => process_1.IN1
SL => process_1.IN1
SL => process_1.IN0
SL => process_1.IN1
SL => process_1.IN0
SEL[0] => Equal0.IN1
SEL[0] => Equal1.IN1
SEL[0] => Equal2.IN0
SEL[0] => Equal3.IN1
SEL[1] => Equal0.IN0
SEL[1] => Equal1.IN0
SEL[1] => Equal2.IN1
SEL[1] => Equal3.IN0
fin_giro => Selector0.IN4
fin_giro => Selector0.IN5
fin_giro => Selector0.IN6
fin_giro => Selector3.IN2
fin_giro => Selector4.IN2
fin_giro => Selector5.IN2
llego => reg_fstate.DATAA
llego => reg_fstate.DATAA
llego => reg_fstate.DATAA
llego => Selector6.IN5
llego => reg_fstate.DATAA
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => process_1.IN1
llego => Selector0.IN0
llego => reg_fstate.DATAA
llego => reg_fstate.DATAA
MD0 <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
MI0 <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
MD1 <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
MI1 <= MI1.DB_MAX_OUTPUT_PORT_TYPE
h_giro[0] <= h_giro.DB_MAX_OUTPUT_PORT_TYPE
h_giro[1] <= h_giro[1].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|comparador_derecha:inst9
a[0] => LessThan0.IN24
a[1] => LessThan0.IN23
a[2] => LessThan0.IN22
a[3] => LessThan0.IN21
a[4] => LessThan0.IN20
a[5] => LessThan0.IN19
a[6] => LessThan0.IN18
a[7] => LessThan0.IN17
a[8] => LessThan0.IN16
a[9] => LessThan0.IN15
a[10] => LessThan0.IN14
a[11] => LessThan0.IN13
o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|ir_smf:inst13
clk => ir_diff_l[0]~reg0.CLK
clk => ir_diff_l[1]~reg0.CLK
clk => ir_diff_l[2]~reg0.CLK
clk => ir_diff_l[3]~reg0.CLK
clk => ir_diff_l[4]~reg0.CLK
clk => ir_diff_l[5]~reg0.CLK
clk => ir_diff_l[6]~reg0.CLK
clk => ir_diff_l[7]~reg0.CLK
clk => ir_diff_l[8]~reg0.CLK
clk => ir_diff_l[9]~reg0.CLK
clk => ir_diff_l[10]~reg0.CLK
clk => ir_diff_l[11]~reg0.CLK
clk => ir_diff_r[0]~reg0.CLK
clk => ir_diff_r[1]~reg0.CLK
clk => ir_diff_r[2]~reg0.CLK
clk => ir_diff_r[3]~reg0.CLK
clk => ir_diff_r[4]~reg0.CLK
clk => ir_diff_r[5]~reg0.CLK
clk => ir_diff_r[6]~reg0.CLK
clk => ir_diff_r[7]~reg0.CLK
clk => ir_diff_r[8]~reg0.CLK
clk => ir_diff_r[9]~reg0.CLK
clk => ir_diff_r[10]~reg0.CLK
clk => ir_diff_r[11]~reg0.CLK
clk => diff_l[0].CLK
clk => diff_l[1].CLK
clk => diff_l[2].CLK
clk => diff_l[3].CLK
clk => diff_l[4].CLK
clk => diff_l[5].CLK
clk => diff_l[6].CLK
clk => diff_l[7].CLK
clk => diff_l[8].CLK
clk => diff_l[9].CLK
clk => diff_l[10].CLK
clk => diff_l[11].CLK
clk => diff_r[0].CLK
clk => diff_r[1].CLK
clk => diff_r[2].CLK
clk => diff_r[3].CLK
clk => diff_r[4].CLK
clk => diff_r[5].CLK
clk => diff_r[6].CLK
clk => diff_r[7].CLK
clk => diff_r[8].CLK
clk => diff_r[9].CLK
clk => diff_r[10].CLK
clk => diff_r[11].CLK
clk => ir_low_l[0].CLK
clk => ir_low_l[1].CLK
clk => ir_low_l[2].CLK
clk => ir_low_l[3].CLK
clk => ir_low_l[4].CLK
clk => ir_low_l[5].CLK
clk => ir_low_l[6].CLK
clk => ir_low_l[7].CLK
clk => ir_low_l[8].CLK
clk => ir_low_l[9].CLK
clk => ir_low_l[10].CLK
clk => ir_low_l[11].CLK
clk => ir_low_r[0].CLK
clk => ir_low_r[1].CLK
clk => ir_low_r[2].CLK
clk => ir_low_r[3].CLK
clk => ir_low_r[4].CLK
clk => ir_low_r[5].CLK
clk => ir_low_r[6].CLK
clk => ir_low_r[7].CLK
clk => ir_low_r[8].CLK
clk => ir_low_r[9].CLK
clk => ir_low_r[10].CLK
clk => ir_low_r[11].CLK
clk => ir_high_l[0].CLK
clk => ir_high_l[1].CLK
clk => ir_high_l[2].CLK
clk => ir_high_l[3].CLK
clk => ir_high_l[4].CLK
clk => ir_high_l[5].CLK
clk => ir_high_l[6].CLK
clk => ir_high_l[7].CLK
clk => ir_high_l[8].CLK
clk => ir_high_l[9].CLK
clk => ir_high_l[10].CLK
clk => ir_high_l[11].CLK
clk => ir_high_r[0].CLK
clk => ir_high_r[1].CLK
clk => ir_high_r[2].CLK
clk => ir_high_r[3].CLK
clk => ir_high_r[4].CLK
clk => ir_high_r[5].CLK
clk => ir_high_r[6].CLK
clk => ir_high_r[7].CLK
clk => ir_high_r[8].CLK
clk => ir_high_r[9].CLK
clk => ir_high_r[10].CLK
clk => ir_high_r[11].CLK
clk => tx_en~reg0.CLK
clk => state~1.DATAIN
reset => state~3.DATAIN
adc_r[0] => ir_low_r[0].DATAIN
adc_r[0] => ir_high_r[0].DATAIN
adc_r[1] => ir_low_r[1].DATAIN
adc_r[1] => ir_high_r[1].DATAIN
adc_r[2] => ir_low_r[2].DATAIN
adc_r[2] => ir_high_r[2].DATAIN
adc_r[3] => ir_low_r[3].DATAIN
adc_r[3] => ir_high_r[3].DATAIN
adc_r[4] => ir_low_r[4].DATAIN
adc_r[4] => ir_high_r[4].DATAIN
adc_r[5] => ir_low_r[5].DATAIN
adc_r[5] => ir_high_r[5].DATAIN
adc_r[6] => ir_low_r[6].DATAIN
adc_r[6] => ir_high_r[6].DATAIN
adc_r[7] => ir_low_r[7].DATAIN
adc_r[7] => ir_high_r[7].DATAIN
adc_r[8] => ir_low_r[8].DATAIN
adc_r[8] => ir_high_r[8].DATAIN
adc_r[9] => ir_low_r[9].DATAIN
adc_r[9] => ir_high_r[9].DATAIN
adc_r[10] => ir_low_r[10].DATAIN
adc_r[10] => ir_high_r[10].DATAIN
adc_r[11] => ir_low_r[11].DATAIN
adc_r[11] => ir_high_r[11].DATAIN
adc_l[0] => ir_low_l[0].DATAIN
adc_l[0] => ir_high_l[0].DATAIN
adc_l[1] => ir_low_l[1].DATAIN
adc_l[1] => ir_high_l[1].DATAIN
adc_l[2] => ir_low_l[2].DATAIN
adc_l[2] => ir_high_l[2].DATAIN
adc_l[3] => ir_low_l[3].DATAIN
adc_l[3] => ir_high_l[3].DATAIN
adc_l[4] => ir_low_l[4].DATAIN
adc_l[4] => ir_high_l[4].DATAIN
adc_l[5] => ir_low_l[5].DATAIN
adc_l[5] => ir_high_l[5].DATAIN
adc_l[6] => ir_low_l[6].DATAIN
adc_l[6] => ir_high_l[6].DATAIN
adc_l[7] => ir_low_l[7].DATAIN
adc_l[7] => ir_high_l[7].DATAIN
adc_l[8] => ir_low_l[8].DATAIN
adc_l[8] => ir_high_l[8].DATAIN
adc_l[9] => ir_low_l[9].DATAIN
adc_l[9] => ir_high_l[9].DATAIN
adc_l[10] => ir_low_l[10].DATAIN
adc_l[10] => ir_high_l[10].DATAIN
adc_l[11] => ir_low_l[11].DATAIN
adc_l[11] => ir_high_l[11].DATAIN
ir_diff_r[0] <= ir_diff_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[1] <= ir_diff_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[2] <= ir_diff_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[3] <= ir_diff_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[4] <= ir_diff_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[5] <= ir_diff_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[6] <= ir_diff_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[7] <= ir_diff_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[8] <= ir_diff_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[9] <= ir_diff_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[10] <= ir_diff_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_r[11] <= ir_diff_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[0] <= ir_diff_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[1] <= ir_diff_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[2] <= ir_diff_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[3] <= ir_diff_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[4] <= ir_diff_l[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[5] <= ir_diff_l[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[6] <= ir_diff_l[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[7] <= ir_diff_l[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[8] <= ir_diff_l[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[9] <= ir_diff_l[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[10] <= ir_diff_l[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_diff_l[11] <= ir_diff_l[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_en <= tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|frequency_100hz:inst14
clk_10khz => tick_100hz~reg0.CLK
clk_10khz => counter[0].CLK
clk_10khz => counter[1].CLK
clk_10khz => counter[2].CLK
clk_10khz => counter[3].CLK
clk_10khz => counter[4].CLK
clk_10khz => counter[5].CLK
clk_10khz => counter[6].CLK
reset => tick_100hz~reg0.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
tick_100hz <= tick_100hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|comparador_izquierda:inst10
a[0] => LessThan0.IN24
a[1] => LessThan0.IN23
a[2] => LessThan0.IN22
a[3] => LessThan0.IN21
a[4] => LessThan0.IN20
a[5] => LessThan0.IN19
a[6] => LessThan0.IN18
a[7] => LessThan0.IN17
a[8] => LessThan0.IN16
a[9] => LessThan0.IN15
a[10] => LessThan0.IN14
a[11] => LessThan0.IN13
o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|temporizador_doble:inst2
clk => tiempo_limite[0].CLK
clk => tiempo_limite[1].CLK
clk => tiempo_limite[2].CLK
clk => tiempo_limite[3].CLK
clk => tiempo_limite[4].CLK
clk => tiempo_limite[5].CLK
clk => tiempo_limite[6].CLK
clk => tiempo_limite[7].CLK
clk => tiempo_limite[8].CLK
clk => tiempo_limite[9].CLK
clk => tiempo_limite[10].CLK
clk => tiempo_limite[11].CLK
clk => tiempo_limite[12].CLK
clk => tiempo_limite[13].CLK
clk => tiempo_limite[14].CLK
clk => tiempo_limite[15].CLK
clk => tiempo_limite[16].CLK
clk => fin_reg.CLK
clk => contador[0].CLK
clk => contador[1].CLK
clk => contador[2].CLK
clk => contador[3].CLK
clk => contador[4].CLK
clk => contador[5].CLK
clk => contador[6].CLK
clk => contador[7].CLK
clk => contador[8].CLK
clk => contador[9].CLK
clk => contador[10].CLK
clk => contador[11].CLK
clk => contador[12].CLK
clk => contador[13].CLK
clk => contador[14].CLK
clk => contador[15].CLK
clk => contador[16].CLK
reset => fin_reg.ACLR
reset => contador[0].ACLR
reset => contador[1].ACLR
reset => contador[2].ACLR
reset => contador[3].ACLR
reset => contador[4].ACLR
reset => contador[5].ACLR
reset => contador[6].ACLR
reset => contador[7].ACLR
reset => contador[8].ACLR
reset => contador[9].ACLR
reset => contador[10].ACLR
reset => contador[11].ACLR
reset => contador[12].ACLR
reset => contador[13].ACLR
reset => contador[14].ACLR
reset => contador[15].ACLR
reset => contador[16].ACLR
reset => tiempo_limite[0].ENA
reset => tiempo_limite[16].ENA
reset => tiempo_limite[15].ENA
reset => tiempo_limite[14].ENA
reset => tiempo_limite[13].ENA
reset => tiempo_limite[12].ENA
reset => tiempo_limite[11].ENA
reset => tiempo_limite[10].ENA
reset => tiempo_limite[9].ENA
reset => tiempo_limite[8].ENA
reset => tiempo_limite[7].ENA
reset => tiempo_limite[6].ENA
reset => tiempo_limite[5].ENA
reset => tiempo_limite[4].ENA
reset => tiempo_limite[3].ENA
reset => tiempo_limite[2].ENA
reset => tiempo_limite[1].ENA
hab[0] => Equal0.IN1
hab[0] => Equal1.IN1
hab[0] => Equal2.IN0
hab[1] => Equal0.IN0
hab[1] => Equal1.IN0
hab[1] => Equal2.IN1
fin <= fin_reg.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_8rc:auto_generated.data[0]
data[0][1] => mux_8rc:auto_generated.data[1]
data[1][0] => mux_8rc:auto_generated.data[2]
data[1][1] => mux_8rc:auto_generated.data[3]
sel[0] => mux_8rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8rc:auto_generated.result[0]
result[1] <= mux_8rc:auto_generated.result[1]


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|BUSMUX:inst11|lpm_mux:$00000|mux_8rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst|generador_prueba:inst7
prueba[0] <= <VCC>
prueba[1] <= <VCC>


|Matriz_ubicacion|algoritmo_decision:inst33|decido_accion:inst5
sentido_actual[0] => Mux2.IN4
sentido_actual[0] => Mux3.IN4
sentido_actual[1] => Mux2.IN3
sentido_actual[1] => Mux3.IN3
sentido_futuro[0] => Mux0.IN5
sentido_futuro[0] => Mux1.IN5
sentido_futuro[0] => Mux2.IN5
sentido_futuro[0] => Mux3.IN5
sentido_futuro[0] => Mux2.IN2
sentido_futuro[0] => Mux3.IN2
sentido_futuro[1] => Mux0.IN4
sentido_futuro[1] => Mux1.IN4
habilitacion => seleccion.OUTPUTSELECT
habilitacion => seleccion.OUTPUTSELECT
seleccion[0] <= seleccion.DB_MAX_OUTPUT_PORT_TYPE
seleccion[1] <= seleccion.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|SENT_ACTUAL:inst6
clk => q_reg[0].CLK
clk => q_reg[1].CLK
reset => q_reg[0].ACLR
reset => q_reg[1].ACLR
d_in[0] => q_reg[0].DATAIN
d_in[1] => q_reg[1].DATAIN
q_out[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|elijo_sentido:inst4
adelante[0] => LessThan0.IN4
adelante[0] => min_value.DATAA
adelante[1] => LessThan0.IN3
adelante[1] => min_value.DATAA
adelante[2] => LessThan0.IN2
adelante[2] => min_value.DATAA
adelante[3] => LessThan0.IN1
adelante[3] => min_value.DATAA
atras[0] => LessThan1.IN8
atras[0] => min_value.DATAB
atras[1] => LessThan1.IN7
atras[1] => min_value.DATAB
atras[2] => LessThan1.IN6
atras[2] => min_value.DATAB
atras[3] => LessThan1.IN5
atras[3] => min_value.DATAB
derecha[0] => LessThan2.IN8
derecha[1] => LessThan2.IN7
derecha[2] => LessThan2.IN6
derecha[3] => LessThan2.IN5
izquierda[0] => LessThan0.IN8
izquierda[0] => min_value.DATAB
izquierda[1] => LessThan0.IN7
izquierda[1] => min_value.DATAB
izquierda[2] => LessThan0.IN6
izquierda[2] => min_value.DATAB
izquierda[3] => LessThan0.IN5
izquierda[3] => min_value.DATAB
menor_cod[0] <= cod_value.DB_MAX_OUTPUT_PORT_TYPE
menor_cod[1] <= cod_value.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1
C_ad[0] <= Donde_ir:inst.C_ad[0]
C_ad[1] <= Donde_ir:inst.C_ad[1]
C_ad[2] <= Donde_ir:inst.C_ad[2]
C_ad[3] <= Donde_ir:inst.C_ad[3]
LS => Donde_ir:inst.LS
reset => Donde_ir:inst.reset
sprint => Donde_ir:inst.sprint
En[0] => Donde_ir:inst.En[0]
En[1] => Donde_ir:inst.En[1]
En[2] => Donde_ir:inst.En[2]
En[3] => Donde_ir:inst.En[3]
I0[0] => Donde_ir:inst.I0[0]
I0[1] => Donde_ir:inst.I0[1]
I0[2] => Donde_ir:inst.I0[2]
I0[3] => Donde_ir:inst.I0[3]
I10[0] => Donde_ir:inst.I10[0]
I10[1] => Donde_ir:inst.I10[1]
I10[2] => Donde_ir:inst.I10[2]
I10[3] => Donde_ir:inst.I10[3]
I11[0] => Donde_ir:inst.I11[0]
I11[1] => Donde_ir:inst.I11[1]
I11[2] => Donde_ir:inst.I11[2]
I11[3] => Donde_ir:inst.I11[3]
I12[0] => Donde_ir:inst.I12[0]
I12[1] => Donde_ir:inst.I12[1]
I12[2] => Donde_ir:inst.I12[2]
I12[3] => Donde_ir:inst.I12[3]
I13[0] => Donde_ir:inst.I13[0]
I13[1] => Donde_ir:inst.I13[1]
I13[2] => Donde_ir:inst.I13[2]
I13[3] => Donde_ir:inst.I13[3]
I14[0] => Donde_ir:inst.I14[0]
I14[1] => Donde_ir:inst.I14[1]
I14[2] => Donde_ir:inst.I14[2]
I14[3] => Donde_ir:inst.I14[3]
I15[0] => Donde_ir:inst.I15[0]
I15[1] => Donde_ir:inst.I15[1]
I15[2] => Donde_ir:inst.I15[2]
I15[3] => Donde_ir:inst.I15[3]
I2[0] => Donde_ir:inst.I2[0]
I2[1] => Donde_ir:inst.I2[1]
I2[2] => Donde_ir:inst.I2[2]
I2[3] => Donde_ir:inst.I2[3]
I3[0] => Donde_ir:inst.I3[0]
I3[1] => Donde_ir:inst.I3[1]
I3[2] => Donde_ir:inst.I3[2]
I3[3] => Donde_ir:inst.I3[3]
I4[0] => Donde_ir:inst.I4[0]
I4[1] => Donde_ir:inst.I4[1]
I4[2] => Donde_ir:inst.I4[2]
I4[3] => Donde_ir:inst.I4[3]
I5[0] => Donde_ir:inst.I5[0]
I5[1] => Donde_ir:inst.I5[1]
I5[2] => Donde_ir:inst.I5[2]
I5[3] => Donde_ir:inst.I5[3]
I6[0] => Donde_ir:inst.I6[0]
I6[1] => Donde_ir:inst.I6[1]
I6[2] => Donde_ir:inst.I6[2]
I6[3] => Donde_ir:inst.I6[3]
I7[0] => Donde_ir:inst.I7[0]
I7[1] => Donde_ir:inst.I7[1]
I7[2] => Donde_ir:inst.I7[2]
I7[3] => Donde_ir:inst.I7[3]
I8[0] => Donde_ir:inst.I8[0]
I8[1] => Donde_ir:inst.I8[1]
I8[2] => Donde_ir:inst.I8[2]
I8[3] => Donde_ir:inst.I8[3]
I9[0] => Donde_ir:inst.I9[0]
I9[1] => Donde_ir:inst.I9[1]
I9[2] => Donde_ir:inst.I9[2]
I9[3] => Donde_ir:inst.I9[3]
s[0] => Donde_ir:inst.s[0]
s[1] => Donde_ir:inst.s[1]
C_at[0] <= Donde_ir:inst.C_at[0]
C_at[1] <= Donde_ir:inst.C_at[1]
C_at[2] <= Donde_ir:inst.C_at[2]
C_at[3] <= Donde_ir:inst.C_at[3]
C_der[0] <= Donde_ir:inst.C_der[0]
C_der[1] <= Donde_ir:inst.C_der[1]
C_der[2] <= Donde_ir:inst.C_der[2]
C_der[3] <= Donde_ir:inst.C_der[3]
C_izq[0] <= Donde_ir:inst.C_izq[0]
C_izq[1] <= Donde_ir:inst.C_izq[1]
C_izq[2] <= Donde_ir:inst.C_izq[2]
C_izq[3] <= Donde_ir:inst.C_izq[3]
celda_actual[0] <= Donde_ir:inst.celda_actual[0]
celda_actual[1] <= Donde_ir:inst.celda_actual[1]
celda_actual[2] <= Donde_ir:inst.celda_actual[2]
celda_actual[3] <= Donde_ir:inst.celda_actual[3]
P_ad[0] <= mux_peso_o_muro:inst4.Y[0]
P_ad[1] <= mux_peso_o_muro:inst4.Y[1]
P_ad[2] <= mux_peso_o_muro:inst4.Y[2]
P_ad[3] <= mux_peso_o_muro:inst4.Y[3]
Ent0[0] => mux_selector16a1:inst13.Ent0[0]
Ent0[1] => mux_selector16a1:inst13.Ent0[1]
Ent0[2] => mux_selector16a1:inst13.Ent0[2]
Ent0[3] => mux_selector16a1:inst13.Ent0[3]
Ent10[0] => mux_selector16a1:inst13.Ent10[0]
Ent10[1] => mux_selector16a1:inst13.Ent10[1]
Ent10[2] => mux_selector16a1:inst13.Ent10[2]
Ent10[3] => mux_selector16a1:inst13.Ent10[3]
Ent11[0] => mux_selector16a1:inst13.Ent11[0]
Ent11[1] => mux_selector16a1:inst13.Ent11[1]
Ent11[2] => mux_selector16a1:inst13.Ent11[2]
Ent11[3] => mux_selector16a1:inst13.Ent11[3]
Ent12[0] => mux_selector16a1:inst13.Ent12[0]
Ent12[1] => mux_selector16a1:inst13.Ent12[1]
Ent12[2] => mux_selector16a1:inst13.Ent12[2]
Ent12[3] => mux_selector16a1:inst13.Ent12[3]
Ent13[0] => mux_selector16a1:inst13.Ent13[0]
Ent13[1] => mux_selector16a1:inst13.Ent13[1]
Ent13[2] => mux_selector16a1:inst13.Ent13[2]
Ent13[3] => mux_selector16a1:inst13.Ent13[3]
Ent14[0] => mux_selector16a1:inst13.Ent14[0]
Ent14[1] => mux_selector16a1:inst13.Ent14[1]
Ent14[2] => mux_selector16a1:inst13.Ent14[2]
Ent14[3] => mux_selector16a1:inst13.Ent14[3]
Ent15[0] => mux_selector16a1:inst13.Ent15[0]
Ent15[1] => mux_selector16a1:inst13.Ent15[1]
Ent15[2] => mux_selector16a1:inst13.Ent15[2]
Ent15[3] => mux_selector16a1:inst13.Ent15[3]
Ent2[0] => mux_selector16a1:inst13.Ent2[0]
Ent2[1] => mux_selector16a1:inst13.Ent2[1]
Ent2[2] => mux_selector16a1:inst13.Ent2[2]
Ent2[3] => mux_selector16a1:inst13.Ent2[3]
Ent3[0] => mux_selector16a1:inst13.Ent3[0]
Ent3[1] => mux_selector16a1:inst13.Ent3[1]
Ent3[2] => mux_selector16a1:inst13.Ent3[2]
Ent3[3] => mux_selector16a1:inst13.Ent3[3]
Ent4[0] => mux_selector16a1:inst13.Ent4[0]
Ent4[1] => mux_selector16a1:inst13.Ent4[1]
Ent4[2] => mux_selector16a1:inst13.Ent4[2]
Ent4[3] => mux_selector16a1:inst13.Ent4[3]
Ent5[0] => mux_selector16a1:inst13.Ent5[0]
Ent5[1] => mux_selector16a1:inst13.Ent5[1]
Ent5[2] => mux_selector16a1:inst13.Ent5[2]
Ent5[3] => mux_selector16a1:inst13.Ent5[3]
Ent6[0] => mux_selector16a1:inst13.Ent6[0]
Ent6[1] => mux_selector16a1:inst13.Ent6[1]
Ent6[2] => mux_selector16a1:inst13.Ent6[2]
Ent6[3] => mux_selector16a1:inst13.Ent6[3]
Ent7[0] => mux_selector16a1:inst13.Ent7[0]
Ent7[1] => mux_selector16a1:inst13.Ent7[1]
Ent7[2] => mux_selector16a1:inst13.Ent7[2]
Ent7[3] => mux_selector16a1:inst13.Ent7[3]
Ent8[0] => mux_selector16a1:inst13.Ent8[0]
Ent8[1] => mux_selector16a1:inst13.Ent8[1]
Ent8[2] => mux_selector16a1:inst13.Ent8[2]
Ent8[3] => mux_selector16a1:inst13.Ent8[3]
Ent9[0] => mux_selector16a1:inst13.Ent9[0]
Ent9[1] => mux_selector16a1:inst13.Ent9[1]
Ent9[2] => mux_selector16a1:inst13.Ent9[2]
Ent9[3] => mux_selector16a1:inst13.Ent9[3]
Entr[0] => mux_selector16a1:inst13.Entr[0]
Entr[1] => mux_selector16a1:inst13.Entr[1]
Entr[2] => mux_selector16a1:inst13.Entr[2]
Entr[3] => mux_selector16a1:inst13.Entr[3]
P_at[0] <= mux_peso_o_muro:inst3.Y[0]
P_at[1] <= mux_peso_o_muro:inst3.Y[1]
P_at[2] <= mux_peso_o_muro:inst3.Y[2]
P_at[3] <= mux_peso_o_muro:inst3.Y[3]
P_der[0] <= mux_peso_o_muro:inst5.Y[0]
P_der[1] <= mux_peso_o_muro:inst5.Y[1]
P_der[2] <= mux_peso_o_muro:inst5.Y[2]
P_der[3] <= mux_peso_o_muro:inst5.Y[3]
P_izq[0] <= mux_peso_o_muro:inst6.Y[0]
P_izq[1] <= mux_peso_o_muro:inst6.Y[1]
P_izq[2] <= mux_peso_o_muro:inst6.Y[2]
P_izq[3] <= mux_peso_o_muro:inst6.Y[3]


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst
C_ad[0] <= seleccionadores_mux:inst2.Y3[0]
C_ad[1] <= seleccionadores_mux:inst2.Y3[1]
C_ad[2] <= seleccionadores_mux:inst2.Y3[2]
C_ad[3] <= seleccionadores_mux:inst2.Y3[3]
LS => Posicion:inst.LS
reset => Posicion:inst.reset
sprint => Posicion:inst.sprint
s[0] => Posicion:inst.s[0]
s[1] => Posicion:inst.s[1]
C_at[0] <= seleccionadores_mux:inst2.Y4[0]
C_at[1] <= seleccionadores_mux:inst2.Y4[1]
C_at[2] <= seleccionadores_mux:inst2.Y4[2]
C_at[3] <= seleccionadores_mux:inst2.Y4[3]
C_der[0] <= seleccionadores_mux:inst2.Y2[0]
C_der[1] <= seleccionadores_mux:inst2.Y2[1]
C_der[2] <= seleccionadores_mux:inst2.Y2[2]
C_der[3] <= seleccionadores_mux:inst2.Y2[3]
C_izq[0] <= seleccionadores_mux:inst2.Y1[0]
C_izq[1] <= seleccionadores_mux:inst2.Y1[1]
C_izq[2] <= seleccionadores_mux:inst2.Y1[2]
C_izq[3] <= seleccionadores_mux:inst2.Y1[3]
celda_actual[0] <= Posicion:inst.Q[0]
celda_actual[1] <= Posicion:inst.Q[1]
celda_actual[2] <= Posicion:inst.Q[2]
celda_actual[3] <= Posicion:inst.Q[3]
Yaba[0] <= mux_16to1:inst4.Y[0]
Yaba[1] <= mux_16to1:inst4.Y[1]
Yaba[2] <= mux_16to1:inst4.Y[2]
Yaba[3] <= mux_16to1:inst4.Y[3]
En[0] => mux_16to1:inst4.En[0]
En[0] => mux_16to1:inst5.En[0]
En[0] => mux_16to1:inst6.En[0]
En[0] => mux_16to1:inst1.En[0]
En[1] => mux_16to1:inst4.En[1]
En[1] => mux_16to1:inst5.En[1]
En[1] => mux_16to1:inst6.En[1]
En[1] => mux_16to1:inst1.En[1]
En[2] => mux_16to1:inst4.En[2]
En[2] => mux_16to1:inst5.En[2]
En[2] => mux_16to1:inst6.En[2]
En[2] => mux_16to1:inst1.En[2]
En[3] => mux_16to1:inst4.En[3]
En[3] => mux_16to1:inst5.En[3]
En[3] => mux_16to1:inst6.En[3]
En[3] => mux_16to1:inst1.En[3]
I0[0] => mux_16to1:inst4.I0[0]
I0[0] => mux_16to1:inst5.I0[0]
I0[0] => mux_16to1:inst6.I0[0]
I0[0] => mux_16to1:inst1.I0[0]
I0[1] => mux_16to1:inst4.I0[1]
I0[1] => mux_16to1:inst5.I0[1]
I0[1] => mux_16to1:inst6.I0[1]
I0[1] => mux_16to1:inst1.I0[1]
I0[2] => mux_16to1:inst4.I0[2]
I0[2] => mux_16to1:inst5.I0[2]
I0[2] => mux_16to1:inst6.I0[2]
I0[2] => mux_16to1:inst1.I0[2]
I0[3] => mux_16to1:inst4.I0[3]
I0[3] => mux_16to1:inst5.I0[3]
I0[3] => mux_16to1:inst6.I0[3]
I0[3] => mux_16to1:inst1.I0[3]
I10[0] => mux_16to1:inst4.I10[0]
I10[0] => mux_16to1:inst5.I10[0]
I10[0] => mux_16to1:inst6.I10[0]
I10[0] => mux_16to1:inst1.I10[0]
I10[1] => mux_16to1:inst4.I10[1]
I10[1] => mux_16to1:inst5.I10[1]
I10[1] => mux_16to1:inst6.I10[1]
I10[1] => mux_16to1:inst1.I10[1]
I10[2] => mux_16to1:inst4.I10[2]
I10[2] => mux_16to1:inst5.I10[2]
I10[2] => mux_16to1:inst6.I10[2]
I10[2] => mux_16to1:inst1.I10[2]
I10[3] => mux_16to1:inst4.I10[3]
I10[3] => mux_16to1:inst5.I10[3]
I10[3] => mux_16to1:inst6.I10[3]
I10[3] => mux_16to1:inst1.I10[3]
I11[0] => mux_16to1:inst4.I11[0]
I11[0] => mux_16to1:inst5.I11[0]
I11[0] => mux_16to1:inst6.I11[0]
I11[0] => mux_16to1:inst1.I11[0]
I11[1] => mux_16to1:inst4.I11[1]
I11[1] => mux_16to1:inst5.I11[1]
I11[1] => mux_16to1:inst6.I11[1]
I11[1] => mux_16to1:inst1.I11[1]
I11[2] => mux_16to1:inst4.I11[2]
I11[2] => mux_16to1:inst5.I11[2]
I11[2] => mux_16to1:inst6.I11[2]
I11[2] => mux_16to1:inst1.I11[2]
I11[3] => mux_16to1:inst4.I11[3]
I11[3] => mux_16to1:inst5.I11[3]
I11[3] => mux_16to1:inst6.I11[3]
I11[3] => mux_16to1:inst1.I11[3]
I12[0] => mux_16to1:inst4.I12[0]
I12[0] => mux_16to1:inst5.I12[0]
I12[0] => mux_16to1:inst6.I12[0]
I12[0] => mux_16to1:inst1.I12[0]
I12[1] => mux_16to1:inst4.I12[1]
I12[1] => mux_16to1:inst5.I12[1]
I12[1] => mux_16to1:inst6.I12[1]
I12[1] => mux_16to1:inst1.I12[1]
I12[2] => mux_16to1:inst4.I12[2]
I12[2] => mux_16to1:inst5.I12[2]
I12[2] => mux_16to1:inst6.I12[2]
I12[2] => mux_16to1:inst1.I12[2]
I12[3] => mux_16to1:inst4.I12[3]
I12[3] => mux_16to1:inst5.I12[3]
I12[3] => mux_16to1:inst6.I12[3]
I12[3] => mux_16to1:inst1.I12[3]
I13[0] => mux_16to1:inst4.I13[0]
I13[0] => mux_16to1:inst5.I13[0]
I13[0] => mux_16to1:inst6.I13[0]
I13[0] => mux_16to1:inst1.I13[0]
I13[1] => mux_16to1:inst4.I13[1]
I13[1] => mux_16to1:inst5.I13[1]
I13[1] => mux_16to1:inst6.I13[1]
I13[1] => mux_16to1:inst1.I13[1]
I13[2] => mux_16to1:inst4.I13[2]
I13[2] => mux_16to1:inst5.I13[2]
I13[2] => mux_16to1:inst6.I13[2]
I13[2] => mux_16to1:inst1.I13[2]
I13[3] => mux_16to1:inst4.I13[3]
I13[3] => mux_16to1:inst5.I13[3]
I13[3] => mux_16to1:inst6.I13[3]
I13[3] => mux_16to1:inst1.I13[3]
I14[0] => mux_16to1:inst4.I14[0]
I14[0] => mux_16to1:inst5.I14[0]
I14[0] => mux_16to1:inst6.I14[0]
I14[0] => mux_16to1:inst1.I14[0]
I14[1] => mux_16to1:inst4.I14[1]
I14[1] => mux_16to1:inst5.I14[1]
I14[1] => mux_16to1:inst6.I14[1]
I14[1] => mux_16to1:inst1.I14[1]
I14[2] => mux_16to1:inst4.I14[2]
I14[2] => mux_16to1:inst5.I14[2]
I14[2] => mux_16to1:inst6.I14[2]
I14[2] => mux_16to1:inst1.I14[2]
I14[3] => mux_16to1:inst4.I14[3]
I14[3] => mux_16to1:inst5.I14[3]
I14[3] => mux_16to1:inst6.I14[3]
I14[3] => mux_16to1:inst1.I14[3]
I15[0] => mux_16to1:inst4.I15[0]
I15[0] => mux_16to1:inst5.I15[0]
I15[0] => mux_16to1:inst6.I15[0]
I15[0] => mux_16to1:inst1.I15[0]
I15[1] => mux_16to1:inst4.I15[1]
I15[1] => mux_16to1:inst5.I15[1]
I15[1] => mux_16to1:inst6.I15[1]
I15[1] => mux_16to1:inst1.I15[1]
I15[2] => mux_16to1:inst4.I15[2]
I15[2] => mux_16to1:inst5.I15[2]
I15[2] => mux_16to1:inst6.I15[2]
I15[2] => mux_16to1:inst1.I15[2]
I15[3] => mux_16to1:inst4.I15[3]
I15[3] => mux_16to1:inst5.I15[3]
I15[3] => mux_16to1:inst6.I15[3]
I15[3] => mux_16to1:inst1.I15[3]
I2[0] => mux_16to1:inst4.I2[0]
I2[0] => mux_16to1:inst5.I2[0]
I2[0] => mux_16to1:inst6.I2[0]
I2[0] => mux_16to1:inst1.I2[0]
I2[1] => mux_16to1:inst4.I2[1]
I2[1] => mux_16to1:inst5.I2[1]
I2[1] => mux_16to1:inst6.I2[1]
I2[1] => mux_16to1:inst1.I2[1]
I2[2] => mux_16to1:inst4.I2[2]
I2[2] => mux_16to1:inst5.I2[2]
I2[2] => mux_16to1:inst6.I2[2]
I2[2] => mux_16to1:inst1.I2[2]
I2[3] => mux_16to1:inst4.I2[3]
I2[3] => mux_16to1:inst5.I2[3]
I2[3] => mux_16to1:inst6.I2[3]
I2[3] => mux_16to1:inst1.I2[3]
I3[0] => mux_16to1:inst4.I3[0]
I3[0] => mux_16to1:inst5.I3[0]
I3[0] => mux_16to1:inst6.I3[0]
I3[0] => mux_16to1:inst1.I3[0]
I3[1] => mux_16to1:inst4.I3[1]
I3[1] => mux_16to1:inst5.I3[1]
I3[1] => mux_16to1:inst6.I3[1]
I3[1] => mux_16to1:inst1.I3[1]
I3[2] => mux_16to1:inst4.I3[2]
I3[2] => mux_16to1:inst5.I3[2]
I3[2] => mux_16to1:inst6.I3[2]
I3[2] => mux_16to1:inst1.I3[2]
I3[3] => mux_16to1:inst4.I3[3]
I3[3] => mux_16to1:inst5.I3[3]
I3[3] => mux_16to1:inst6.I3[3]
I3[3] => mux_16to1:inst1.I3[3]
I4[0] => mux_16to1:inst4.I4[0]
I4[0] => mux_16to1:inst5.I4[0]
I4[0] => mux_16to1:inst6.I4[0]
I4[0] => mux_16to1:inst1.I4[0]
I4[1] => mux_16to1:inst4.I4[1]
I4[1] => mux_16to1:inst5.I4[1]
I4[1] => mux_16to1:inst6.I4[1]
I4[1] => mux_16to1:inst1.I4[1]
I4[2] => mux_16to1:inst4.I4[2]
I4[2] => mux_16to1:inst5.I4[2]
I4[2] => mux_16to1:inst6.I4[2]
I4[2] => mux_16to1:inst1.I4[2]
I4[3] => mux_16to1:inst4.I4[3]
I4[3] => mux_16to1:inst5.I4[3]
I4[3] => mux_16to1:inst6.I4[3]
I4[3] => mux_16to1:inst1.I4[3]
I5[0] => mux_16to1:inst4.I5[0]
I5[0] => mux_16to1:inst5.I5[0]
I5[0] => mux_16to1:inst6.I5[0]
I5[0] => mux_16to1:inst1.I5[0]
I5[1] => mux_16to1:inst4.I5[1]
I5[1] => mux_16to1:inst5.I5[1]
I5[1] => mux_16to1:inst6.I5[1]
I5[1] => mux_16to1:inst1.I5[1]
I5[2] => mux_16to1:inst4.I5[2]
I5[2] => mux_16to1:inst5.I5[2]
I5[2] => mux_16to1:inst6.I5[2]
I5[2] => mux_16to1:inst1.I5[2]
I5[3] => mux_16to1:inst4.I5[3]
I5[3] => mux_16to1:inst5.I5[3]
I5[3] => mux_16to1:inst6.I5[3]
I5[3] => mux_16to1:inst1.I5[3]
I6[0] => mux_16to1:inst4.I6[0]
I6[0] => mux_16to1:inst5.I6[0]
I6[0] => mux_16to1:inst6.I6[0]
I6[0] => mux_16to1:inst1.I6[0]
I6[1] => mux_16to1:inst4.I6[1]
I6[1] => mux_16to1:inst5.I6[1]
I6[1] => mux_16to1:inst6.I6[1]
I6[1] => mux_16to1:inst1.I6[1]
I6[2] => mux_16to1:inst4.I6[2]
I6[2] => mux_16to1:inst5.I6[2]
I6[2] => mux_16to1:inst6.I6[2]
I6[2] => mux_16to1:inst1.I6[2]
I6[3] => mux_16to1:inst4.I6[3]
I6[3] => mux_16to1:inst5.I6[3]
I6[3] => mux_16to1:inst6.I6[3]
I6[3] => mux_16to1:inst1.I6[3]
I7[0] => mux_16to1:inst4.I7[0]
I7[0] => mux_16to1:inst5.I7[0]
I7[0] => mux_16to1:inst6.I7[0]
I7[0] => mux_16to1:inst1.I7[0]
I7[1] => mux_16to1:inst4.I7[1]
I7[1] => mux_16to1:inst5.I7[1]
I7[1] => mux_16to1:inst6.I7[1]
I7[1] => mux_16to1:inst1.I7[1]
I7[2] => mux_16to1:inst4.I7[2]
I7[2] => mux_16to1:inst5.I7[2]
I7[2] => mux_16to1:inst6.I7[2]
I7[2] => mux_16to1:inst1.I7[2]
I7[3] => mux_16to1:inst4.I7[3]
I7[3] => mux_16to1:inst5.I7[3]
I7[3] => mux_16to1:inst6.I7[3]
I7[3] => mux_16to1:inst1.I7[3]
I8[0] => mux_16to1:inst4.I8[0]
I8[0] => mux_16to1:inst5.I8[0]
I8[0] => mux_16to1:inst6.I8[0]
I8[0] => mux_16to1:inst1.I8[0]
I8[1] => mux_16to1:inst4.I8[1]
I8[1] => mux_16to1:inst5.I8[1]
I8[1] => mux_16to1:inst6.I8[1]
I8[1] => mux_16to1:inst1.I8[1]
I8[2] => mux_16to1:inst4.I8[2]
I8[2] => mux_16to1:inst5.I8[2]
I8[2] => mux_16to1:inst6.I8[2]
I8[2] => mux_16to1:inst1.I8[2]
I8[3] => mux_16to1:inst4.I8[3]
I8[3] => mux_16to1:inst5.I8[3]
I8[3] => mux_16to1:inst6.I8[3]
I8[3] => mux_16to1:inst1.I8[3]
I9[0] => mux_16to1:inst4.I9[0]
I9[0] => mux_16to1:inst5.I9[0]
I9[0] => mux_16to1:inst6.I9[0]
I9[0] => mux_16to1:inst1.I9[0]
I9[1] => mux_16to1:inst4.I9[1]
I9[1] => mux_16to1:inst5.I9[1]
I9[1] => mux_16to1:inst6.I9[1]
I9[1] => mux_16to1:inst1.I9[1]
I9[2] => mux_16to1:inst4.I9[2]
I9[2] => mux_16to1:inst5.I9[2]
I9[2] => mux_16to1:inst6.I9[2]
I9[2] => mux_16to1:inst1.I9[2]
I9[3] => mux_16to1:inst4.I9[3]
I9[3] => mux_16to1:inst5.I9[3]
I9[3] => mux_16to1:inst6.I9[3]
I9[3] => mux_16to1:inst1.I9[3]
Yarr[0] <= mux_16to1:inst5.Y[0]
Yarr[1] <= mux_16to1:inst5.Y[1]
Yarr[2] <= mux_16to1:inst5.Y[2]
Yarr[3] <= mux_16to1:inst5.Y[3]
Yder[0] <= mux_16to1:inst6.Y[0]
Yder[1] <= mux_16to1:inst6.Y[1]
Yder[2] <= mux_16to1:inst6.Y[2]
Yder[3] <= mux_16to1:inst6.Y[3]
Yizq[0] <= mux_16to1:inst1.Y[0]
Yizq[1] <= mux_16to1:inst1.Y[1]
Yizq[2] <= mux_16to1:inst1.Y[2]
Yizq[3] <= mux_16to1:inst1.Y[3]


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2
X[0] => Add0.IN8
X[0] => Add1.IN8
X[0] => Y3[0].DATAIN
X[0] => Y4[0].DATAIN
X[1] => Add0.IN7
X[1] => Add1.IN7
X[1] => Y3[1].DATAIN
X[1] => Y4[1].DATAIN
X[2] => Add0.IN6
X[2] => Add1.IN6
X[2] => Add2.IN4
X[2] => Add3.IN4
X[3] => Add0.IN5
X[3] => Add1.IN5
X[3] => Add2.IN3
X[3] => Add3.IN3
Y1[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y1[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y1[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y1[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Y2[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y2[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y2[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y2[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y3[0] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
Y3[1] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
Y3[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Y3[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Y4[0] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
Y4[1] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
Y4[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
Y4[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst
Q[0] <= flipflop_d:inst2.Q[0]
Q[1] <= flipflop_d:inst2.Q[1]
Q[2] <= flipflop_d:inst2.Q[2]
Q[3] <= flipflop_d:inst2.Q[3]
LS => flipflop_d:inst2.clk
sprint => inst3.IN0
reset => inst3.IN1
s[0] => Mux_presuma:inst.s[0]
s[1] => Mux_presuma:inst.s[1]


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|sumador_fivebits:inst1
A[0] => Add0.IN5
A[1] => Add0.IN4
A[2] => Add0.IN3
A[3] => Add0.IN2
B[0] => Add0.IN10
B[1] => Add0.IN9
B[2] => Add0.IN8
B[3] => Add0.IN7
B[4] => Add0.IN6
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|Mux_presuma:inst
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Y[0].DATAIN
Y[0] <= s[1].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst4
S[0] => Mux0.IN3
S[0] => Mux1.IN3
S[0] => Mux2.IN3
S[0] => Mux3.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN2
S[1] => Mux2.IN2
S[1] => Mux3.IN2
S[2] => Mux0.IN1
S[2] => Mux1.IN1
S[2] => Mux2.IN1
S[2] => Mux3.IN1
S[3] => Mux0.IN0
S[3] => Mux1.IN0
S[3] => Mux2.IN0
S[3] => Mux3.IN0
I0[0] => Mux3.IN4
I0[1] => Mux2.IN4
I0[2] => Mux1.IN4
I0[3] => Mux0.IN4
En[0] => Mux3.IN5
En[1] => Mux2.IN5
En[2] => Mux1.IN5
En[3] => Mux0.IN5
I2[0] => Mux3.IN6
I2[1] => Mux2.IN6
I2[2] => Mux1.IN6
I2[3] => Mux0.IN6
I3[0] => Mux3.IN7
I3[1] => Mux2.IN7
I3[2] => Mux1.IN7
I3[3] => Mux0.IN7
I4[0] => Mux3.IN8
I4[1] => Mux2.IN8
I4[2] => Mux1.IN8
I4[3] => Mux0.IN8
I5[0] => Mux3.IN9
I5[1] => Mux2.IN9
I5[2] => Mux1.IN9
I5[3] => Mux0.IN9
I6[0] => Mux3.IN10
I6[1] => Mux2.IN10
I6[2] => Mux1.IN10
I6[3] => Mux0.IN10
I7[0] => Mux3.IN11
I7[1] => Mux2.IN11
I7[2] => Mux1.IN11
I7[3] => Mux0.IN11
I8[0] => Mux3.IN12
I8[1] => Mux2.IN12
I8[2] => Mux1.IN12
I8[3] => Mux0.IN12
I9[0] => Mux3.IN13
I9[1] => Mux2.IN13
I9[2] => Mux1.IN13
I9[3] => Mux0.IN13
I10[0] => Mux3.IN14
I10[1] => Mux2.IN14
I10[2] => Mux1.IN14
I10[3] => Mux0.IN14
I11[0] => Mux3.IN15
I11[1] => Mux2.IN15
I11[2] => Mux1.IN15
I11[3] => Mux0.IN15
I12[0] => Mux3.IN16
I12[1] => Mux2.IN16
I12[2] => Mux1.IN16
I12[3] => Mux0.IN16
I13[0] => Mux3.IN17
I13[1] => Mux2.IN17
I13[2] => Mux1.IN17
I13[3] => Mux0.IN17
I14[0] => Mux3.IN18
I14[1] => Mux2.IN18
I14[2] => Mux1.IN18
I14[3] => Mux0.IN18
I15[0] => Mux3.IN19
I15[1] => Mux2.IN19
I15[2] => Mux1.IN19
I15[3] => Mux0.IN19
Y[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5
S[0] => Mux0.IN3
S[0] => Mux1.IN3
S[0] => Mux2.IN3
S[0] => Mux3.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN2
S[1] => Mux2.IN2
S[1] => Mux3.IN2
S[2] => Mux0.IN1
S[2] => Mux1.IN1
S[2] => Mux2.IN1
S[2] => Mux3.IN1
S[3] => Mux0.IN0
S[3] => Mux1.IN0
S[3] => Mux2.IN0
S[3] => Mux3.IN0
I0[0] => Mux3.IN4
I0[1] => Mux2.IN4
I0[2] => Mux1.IN4
I0[3] => Mux0.IN4
En[0] => Mux3.IN5
En[1] => Mux2.IN5
En[2] => Mux1.IN5
En[3] => Mux0.IN5
I2[0] => Mux3.IN6
I2[1] => Mux2.IN6
I2[2] => Mux1.IN6
I2[3] => Mux0.IN6
I3[0] => Mux3.IN7
I3[1] => Mux2.IN7
I3[2] => Mux1.IN7
I3[3] => Mux0.IN7
I4[0] => Mux3.IN8
I4[1] => Mux2.IN8
I4[2] => Mux1.IN8
I4[3] => Mux0.IN8
I5[0] => Mux3.IN9
I5[1] => Mux2.IN9
I5[2] => Mux1.IN9
I5[3] => Mux0.IN9
I6[0] => Mux3.IN10
I6[1] => Mux2.IN10
I6[2] => Mux1.IN10
I6[3] => Mux0.IN10
I7[0] => Mux3.IN11
I7[1] => Mux2.IN11
I7[2] => Mux1.IN11
I7[3] => Mux0.IN11
I8[0] => Mux3.IN12
I8[1] => Mux2.IN12
I8[2] => Mux1.IN12
I8[3] => Mux0.IN12
I9[0] => Mux3.IN13
I9[1] => Mux2.IN13
I9[2] => Mux1.IN13
I9[3] => Mux0.IN13
I10[0] => Mux3.IN14
I10[1] => Mux2.IN14
I10[2] => Mux1.IN14
I10[3] => Mux0.IN14
I11[0] => Mux3.IN15
I11[1] => Mux2.IN15
I11[2] => Mux1.IN15
I11[3] => Mux0.IN15
I12[0] => Mux3.IN16
I12[1] => Mux2.IN16
I12[2] => Mux1.IN16
I12[3] => Mux0.IN16
I13[0] => Mux3.IN17
I13[1] => Mux2.IN17
I13[2] => Mux1.IN17
I13[3] => Mux0.IN17
I14[0] => Mux3.IN18
I14[1] => Mux2.IN18
I14[2] => Mux1.IN18
I14[3] => Mux0.IN18
I15[0] => Mux3.IN19
I15[1] => Mux2.IN19
I15[2] => Mux1.IN19
I15[3] => Mux0.IN19
Y[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6
S[0] => Mux0.IN3
S[0] => Mux1.IN3
S[0] => Mux2.IN3
S[0] => Mux3.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN2
S[1] => Mux2.IN2
S[1] => Mux3.IN2
S[2] => Mux0.IN1
S[2] => Mux1.IN1
S[2] => Mux2.IN1
S[2] => Mux3.IN1
S[3] => Mux0.IN0
S[3] => Mux1.IN0
S[3] => Mux2.IN0
S[3] => Mux3.IN0
I0[0] => Mux3.IN4
I0[1] => Mux2.IN4
I0[2] => Mux1.IN4
I0[3] => Mux0.IN4
En[0] => Mux3.IN5
En[1] => Mux2.IN5
En[2] => Mux1.IN5
En[3] => Mux0.IN5
I2[0] => Mux3.IN6
I2[1] => Mux2.IN6
I2[2] => Mux1.IN6
I2[3] => Mux0.IN6
I3[0] => Mux3.IN7
I3[1] => Mux2.IN7
I3[2] => Mux1.IN7
I3[3] => Mux0.IN7
I4[0] => Mux3.IN8
I4[1] => Mux2.IN8
I4[2] => Mux1.IN8
I4[3] => Mux0.IN8
I5[0] => Mux3.IN9
I5[1] => Mux2.IN9
I5[2] => Mux1.IN9
I5[3] => Mux0.IN9
I6[0] => Mux3.IN10
I6[1] => Mux2.IN10
I6[2] => Mux1.IN10
I6[3] => Mux0.IN10
I7[0] => Mux3.IN11
I7[1] => Mux2.IN11
I7[2] => Mux1.IN11
I7[3] => Mux0.IN11
I8[0] => Mux3.IN12
I8[1] => Mux2.IN12
I8[2] => Mux1.IN12
I8[3] => Mux0.IN12
I9[0] => Mux3.IN13
I9[1] => Mux2.IN13
I9[2] => Mux1.IN13
I9[3] => Mux0.IN13
I10[0] => Mux3.IN14
I10[1] => Mux2.IN14
I10[2] => Mux1.IN14
I10[3] => Mux0.IN14
I11[0] => Mux3.IN15
I11[1] => Mux2.IN15
I11[2] => Mux1.IN15
I11[3] => Mux0.IN15
I12[0] => Mux3.IN16
I12[1] => Mux2.IN16
I12[2] => Mux1.IN16
I12[3] => Mux0.IN16
I13[0] => Mux3.IN17
I13[1] => Mux2.IN17
I13[2] => Mux1.IN17
I13[3] => Mux0.IN17
I14[0] => Mux3.IN18
I14[1] => Mux2.IN18
I14[2] => Mux1.IN18
I14[3] => Mux0.IN18
I15[0] => Mux3.IN19
I15[1] => Mux2.IN19
I15[2] => Mux1.IN19
I15[3] => Mux0.IN19
Y[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst1
S[0] => Mux0.IN3
S[0] => Mux1.IN3
S[0] => Mux2.IN3
S[0] => Mux3.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN2
S[1] => Mux2.IN2
S[1] => Mux3.IN2
S[2] => Mux0.IN1
S[2] => Mux1.IN1
S[2] => Mux2.IN1
S[2] => Mux3.IN1
S[3] => Mux0.IN0
S[3] => Mux1.IN0
S[3] => Mux2.IN0
S[3] => Mux3.IN0
I0[0] => Mux3.IN4
I0[1] => Mux2.IN4
I0[2] => Mux1.IN4
I0[3] => Mux0.IN4
En[0] => Mux3.IN5
En[1] => Mux2.IN5
En[2] => Mux1.IN5
En[3] => Mux0.IN5
I2[0] => Mux3.IN6
I2[1] => Mux2.IN6
I2[2] => Mux1.IN6
I2[3] => Mux0.IN6
I3[0] => Mux3.IN7
I3[1] => Mux2.IN7
I3[2] => Mux1.IN7
I3[3] => Mux0.IN7
I4[0] => Mux3.IN8
I4[1] => Mux2.IN8
I4[2] => Mux1.IN8
I4[3] => Mux0.IN8
I5[0] => Mux3.IN9
I5[1] => Mux2.IN9
I5[2] => Mux1.IN9
I5[3] => Mux0.IN9
I6[0] => Mux3.IN10
I6[1] => Mux2.IN10
I6[2] => Mux1.IN10
I6[3] => Mux0.IN10
I7[0] => Mux3.IN11
I7[1] => Mux2.IN11
I7[2] => Mux1.IN11
I7[3] => Mux0.IN11
I8[0] => Mux3.IN12
I8[1] => Mux2.IN12
I8[2] => Mux1.IN12
I8[3] => Mux0.IN12
I9[0] => Mux3.IN13
I9[1] => Mux2.IN13
I9[2] => Mux1.IN13
I9[3] => Mux0.IN13
I10[0] => Mux3.IN14
I10[1] => Mux2.IN14
I10[2] => Mux1.IN14
I10[3] => Mux0.IN14
I11[0] => Mux3.IN15
I11[1] => Mux2.IN15
I11[2] => Mux1.IN15
I11[3] => Mux0.IN15
I12[0] => Mux3.IN16
I12[1] => Mux2.IN16
I12[2] => Mux1.IN16
I12[3] => Mux0.IN16
I13[0] => Mux3.IN17
I13[1] => Mux2.IN17
I13[2] => Mux1.IN17
I13[3] => Mux0.IN17
I14[0] => Mux3.IN18
I14[1] => Mux2.IN18
I14[2] => Mux1.IN18
I14[3] => Mux0.IN18
I15[0] => Mux3.IN19
I15[1] => Mux2.IN19
I15[2] => Mux1.IN19
I15[3] => Mux0.IN19
Y[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13
actual[0] => Mux0.IN3
actual[0] => Mux1.IN3
actual[0] => Mux2.IN3
actual[0] => Mux3.IN3
actual[1] => Mux0.IN2
actual[1] => Mux1.IN2
actual[1] => Mux2.IN2
actual[1] => Mux3.IN2
actual[2] => Mux0.IN1
actual[2] => Mux1.IN1
actual[2] => Mux2.IN1
actual[2] => Mux3.IN1
actual[3] => Mux0.IN0
actual[3] => Mux1.IN0
actual[3] => Mux2.IN0
actual[3] => Mux3.IN0
Ent0[0] => Mux3.IN4
Ent0[1] => Mux2.IN4
Ent0[2] => Mux1.IN4
Ent0[3] => Mux0.IN4
Entr[0] => Mux3.IN5
Entr[1] => Mux2.IN5
Entr[2] => Mux1.IN5
Entr[3] => Mux0.IN5
Ent2[0] => Mux3.IN6
Ent2[1] => Mux2.IN6
Ent2[2] => Mux1.IN6
Ent2[3] => Mux0.IN6
Ent3[0] => Mux3.IN7
Ent3[1] => Mux2.IN7
Ent3[2] => Mux1.IN7
Ent3[3] => Mux0.IN7
Ent4[0] => Mux3.IN8
Ent4[1] => Mux2.IN8
Ent4[2] => Mux1.IN8
Ent4[3] => Mux0.IN8
Ent5[0] => Mux3.IN9
Ent5[1] => Mux2.IN9
Ent5[2] => Mux1.IN9
Ent5[3] => Mux0.IN9
Ent6[0] => Mux3.IN10
Ent6[1] => Mux2.IN10
Ent6[2] => Mux1.IN10
Ent6[3] => Mux0.IN10
Ent7[0] => Mux3.IN11
Ent7[1] => Mux2.IN11
Ent7[2] => Mux1.IN11
Ent7[3] => Mux0.IN11
Ent8[0] => Mux3.IN12
Ent8[1] => Mux2.IN12
Ent8[2] => Mux1.IN12
Ent8[3] => Mux0.IN12
Ent9[0] => Mux3.IN13
Ent9[1] => Mux2.IN13
Ent9[2] => Mux1.IN13
Ent9[3] => Mux0.IN13
Ent10[0] => Mux3.IN14
Ent10[1] => Mux2.IN14
Ent10[2] => Mux1.IN14
Ent10[3] => Mux0.IN14
Ent11[0] => Mux3.IN15
Ent11[1] => Mux2.IN15
Ent11[2] => Mux1.IN15
Ent11[3] => Mux0.IN15
Ent12[0] => Mux3.IN16
Ent12[1] => Mux2.IN16
Ent12[2] => Mux1.IN16
Ent12[3] => Mux0.IN16
Ent13[0] => Mux3.IN17
Ent13[1] => Mux2.IN17
Ent13[2] => Mux1.IN17
Ent13[3] => Mux0.IN17
Ent14[0] => Mux3.IN18
Ent14[1] => Mux2.IN18
Ent14[2] => Mux1.IN18
Ent14[3] => Mux0.IN18
Ent15[0] => Mux3.IN19
Ent15[1] => Mux2.IN19
Ent15[2] => Mux1.IN19
Ent15[3] => Mux0.IN19
Y[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst5
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst6
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|control:inst30
reset => fstate~3.DATAIN
clock => fstate~1.DATAIN
LINEA => process_1.IN0
LINEA => Selector1.IN3
LINEA => Selector2.IN0
MURO => reg_fstate.DATAA
MURO => Selector5.IN3
MURO => reg_fstate.DATAA
MURO => process_1.IN1
MURO => Selector6.IN1
fin_gir => Selector0.IN3
fin_gir => Selector4.IN2
fin_atraso => Selector3.IN3
fin_atraso => Selector6.IN2
CUENTA <= CUENTA.DB_MAX_OUTPUT_PORT_TYPE
ACT_GIRO <= ACT_GIRO.DB_MAX_OUTPUT_PORT_TYPE
ACT_MUROS <= ACT_MUROS.DB_MAX_OUTPUT_PORT_TYPE
ACT_SENTIDO <= ACT_SENTIDO.DB_MAX_OUTPUT_PORT_TYPE
hab_atraso <= hab_atraso.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|MicroMouseCounterSCH:inst28
LED_0 <= MicroMouseCounter:instCounter.q0
CLK_10k => frequency_divider:Divisor.clk_in
CLK_10k => DetectorSM:instDetection.clock
RESET => instdasdasd.IN0
Valido <= DetectorSM:instDetection.Valido
SENSOR => DetectorSM:instDetection.Linea
SENSOR => LED_7.DATAIN
LED_1 <= MicroMouseCounter:instCounter.q1
LED_2 <= MicroMouseCounter:instCounter.q2
LED_3 <= MicroMouseCounter:instCounter.q3
LED_4 <= MicroMouseCounter:instCounter.q4
LED_6 <= instdasdasd2NMNM.DB_MAX_OUTPUT_PORT_TYPE
LED_7 <= SENSOR.DB_MAX_OUTPUT_PORT_TYPE
LED_5 <= instdasdasd2NMNM.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|MicroMouseCounterSCH:inst28|MicroMouseCounter:instCounter
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
enable => process_1.IN1
enable => process_1.IN1
updown => Equal0.IN0
updown => Equal0.IN1
updown => Equal0.IN2
updown => Equal0.IN3
updown => Equal0.IN4
updown => Add0.IN29
updown => Add0.IN30
updown => Add0.IN31
updown => Add0.IN32
updown => Add0.IN33
updown => Add0.IN34
updown => Add0.IN35
updown => Add0.IN36
updown => Add0.IN37
updown => Add0.IN38
updown => Add0.IN39
updown => Add0.IN40
updown => Add0.IN41
updown => Add0.IN42
updown => Add0.IN43
updown => Add0.IN44
updown => Add0.IN45
updown => Add0.IN46
updown => Add0.IN47
updown => Add0.IN48
updown => Add0.IN49
updown => Add0.IN50
updown => Add0.IN51
updown => Add0.IN52
updown => Add0.IN53
updown => Add0.IN54
updown => Add0.IN55
updown => Add0.IN56
updown => Add0.IN57
updown => Add0.IN58
updown => Add0.IN59
q0 <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
q1 <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
q2 <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
q3 <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
q4 <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|MicroMouseCounterSCH:inst28|frequency_divider:Divisor
clk_in => clk_reg.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
clk_in => counter[25].CLK
clk_in => counter[26].CLK
clk_in => counter[27].CLK
clk_in => counter[28].CLK
clk_in => counter[29].CLK
clk_in => counter[30].CLK
clk_in => counter[31].CLK
reset => clk_reg.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
clk_out <= clk_reg.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|MicroMouseCounterSCH:inst28|DetectorSM:instDetection
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => reg_fstate~3.DATAIN
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => reg_fstate~1.DATAIN
Linea => next_fstate.OUTPUTSELECT
Linea => next_fstate.OUTPUTSELECT
Linea => Selector0.IN3
Linea => Selector3.IN3
Linea => next_fstate.OUTPUTSELECT
Linea => next_fstate.OUTPUTSELECT
Linea => Selector1.IN1
Linea => Selector2.IN1
Valido <= Valido.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|atrasa_decision:inst31
clk => fin.CLK
clk => contador[0].CLK
clk => contador[1].CLK
clk => contador[2].CLK
clk => contador[3].CLK
clk => contador[4].CLK
clk => contador[5].CLK
clk => contador[6].CLK
clk => contador[7].CLK
clk => contador[8].CLK
clk => contador[9].CLK
clk => contador[10].CLK
clk => contador[11].CLK
clk => contador[12].CLK
clk => contador[13].CLK
clk => contador[14].CLK
clk => contador[15].CLK
clk => contador[16].CLK
clk => contador[17].CLK
clk => contador[18].CLK
clk => contador[19].CLK
clk => contador[20].CLK
clk => contador[21].CLK
clk => contador[22].CLK
clk => contador[23].CLK
clk => contador[24].CLK
clk => contador[25].CLK
clk => contador[26].CLK
clk => contador[27].CLK
clk => contador[28].CLK
clk => contador[29].CLK
clk => contador[30].CLK
clk => contador[31].CLK
reset => fin.ACLR
reset => contador[0].ACLR
reset => contador[1].ACLR
reset => contador[2].ACLR
reset => contador[3].ACLR
reset => contador[4].ACLR
reset => contador[5].ACLR
reset => contador[6].ACLR
reset => contador[7].ACLR
reset => contador[8].ACLR
reset => contador[9].ACLR
reset => contador[10].ACLR
reset => contador[11].ACLR
reset => contador[12].ACLR
reset => contador[13].ACLR
reset => contador[14].ACLR
reset => contador[15].ACLR
reset => contador[16].ACLR
reset => contador[17].ACLR
reset => contador[18].ACLR
reset => contador[19].ACLR
reset => contador[20].ACLR
reset => contador[21].ACLR
reset => contador[22].ACLR
reset => contador[23].ACLR
reset => contador[24].ACLR
reset => contador[25].ACLR
reset => contador[26].ACLR
reset => contador[27].ACLR
reset => contador[28].ACLR
reset => contador[29].ACLR
reset => contador[30].ACLR
reset => contador[31].ACLR
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => contador.OUTPUTSELECT
habilitacion => fin.OUTPUTSELECT
modo => LessThan0.IN29
modo => LessThan0.IN30
modo => LessThan0.IN31
modo => LessThan0.IN64
fin_avanza <= fin.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|DFF_fijo:inst63
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst15|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst15|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|escribe_muros:inst35
muro_ad <= demux_sentido:inst.muro_ad
SENTIDO[0] => demux_sentido:inst.SENTIDO[0]
SENTIDO[1] => demux_sentido:inst.SENTIDO[1]
muro_at <= demux_sentido:inst.muro_at
muro_der <= demux_sentido:inst.muro_der
muro_izq <= demux_sentido:inst.muro_izq
H_CELDA0[0] <= demux_4bits:inst3.salida0[0]
H_CELDA0[1] <= demux_4bits:inst3.salida0[1]
H_CELDA0[2] <= demux_4bits:inst3.salida0[2]
H_CELDA0[3] <= demux_4bits:inst3.salida0[3]
hay_muro => demux_4bits:inst3.habilitacion
POSICION[0] => demux_4bits:inst3.seleccion[0]
POSICION[1] => demux_4bits:inst3.seleccion[1]
POSICION[2] => demux_4bits:inst3.seleccion[2]
POSICION[3] => demux_4bits:inst3.seleccion[3]
H_CELDA13 <= demux_4bits:inst3.salida13
H_CELDA12 <= demux_4bits:inst3.salida12
H_CELDA11 <= demux_4bits:inst3.salida11
H_CELDA10 <= demux_4bits:inst3.salida10
H_CELDA103 <= demux_4bits:inst3.salida103
H_CELDA102 <= demux_4bits:inst3.salida102
H_CELDA101 <= demux_4bits:inst3.salida101
H_CELDA100 <= demux_4bits:inst3.salida100
H_CELDA113 <= demux_4bits:inst3.salida113
H_CELDA112 <= demux_4bits:inst3.salida112
H_CELDA111 <= demux_4bits:inst3.salida111
H_CELDA110 <= demux_4bits:inst3.salida110
H_CELDA123 <= demux_4bits:inst3.salida123
H_CELDA122 <= demux_4bits:inst3.salida122
H_CELDA121 <= demux_4bits:inst3.salida121
H_CELDA120 <= demux_4bits:inst3.salida120
H_CELDA133 <= demux_4bits:inst3.salida133
H_CELDA132 <= demux_4bits:inst3.salida132
H_CELDA131 <= demux_4bits:inst3.salida131
H_CELDA130 <= demux_4bits:inst3.salida130
H_CELDA14[0] <= demux_4bits:inst3.salida14[0]
H_CELDA14[1] <= demux_4bits:inst3.salida14[1]
H_CELDA14[2] <= demux_4bits:inst3.salida14[2]
H_CELDA14[3] <= demux_4bits:inst3.salida14[3]
H_CELDA15[0] <= demux_4bits:inst3.salida15[0]
H_CELDA15[1] <= demux_4bits:inst3.salida15[1]
H_CELDA15[2] <= demux_4bits:inst3.salida15[2]
H_CELDA15[3] <= demux_4bits:inst3.salida15[3]
H_CELDA2[0] <= demux_4bits:inst3.salida2[0]
H_CELDA2[1] <= demux_4bits:inst3.salida2[1]
H_CELDA2[2] <= demux_4bits:inst3.salida2[2]
H_CELDA2[3] <= demux_4bits:inst3.salida2[3]
H_CELDA3[0] <= demux_4bits:inst3.salida3[0]
H_CELDA3[1] <= demux_4bits:inst3.salida3[1]
H_CELDA3[2] <= demux_4bits:inst3.salida3[2]
H_CELDA3[3] <= demux_4bits:inst3.salida3[3]
H_CELDA4[0] <= demux_4bits:inst3.salida4[0]
H_CELDA4[1] <= demux_4bits:inst3.salida4[1]
H_CELDA4[2] <= demux_4bits:inst3.salida4[2]
H_CELDA4[3] <= demux_4bits:inst3.salida4[3]
H_CELDA5[0] <= demux_4bits:inst3.salida5[0]
H_CELDA5[1] <= demux_4bits:inst3.salida5[1]
H_CELDA5[2] <= demux_4bits:inst3.salida5[2]
H_CELDA5[3] <= demux_4bits:inst3.salida5[3]
H_CELDA6[0] <= demux_4bits:inst3.salida6[0]
H_CELDA6[1] <= demux_4bits:inst3.salida6[1]
H_CELDA6[2] <= demux_4bits:inst3.salida6[2]
H_CELDA6[3] <= demux_4bits:inst3.salida6[3]
H_CELDA7[0] <= demux_4bits:inst3.salida7[0]
H_CELDA7[1] <= demux_4bits:inst3.salida7[1]
H_CELDA7[2] <= demux_4bits:inst3.salida7[2]
H_CELDA7[3] <= demux_4bits:inst3.salida7[3]
H_CELDA8[0] <= demux_4bits:inst3.salida8[0]
H_CELDA8[1] <= demux_4bits:inst3.salida8[1]
H_CELDA8[2] <= demux_4bits:inst3.salida8[2]
H_CELDA8[3] <= demux_4bits:inst3.salida8[3]
H_CELDA9[0] <= demux_4bits:inst3.salida9[0]
H_CELDA9[1] <= demux_4bits:inst3.salida9[1]
H_CELDA9[2] <= demux_4bits:inst3.salida9[2]
H_CELDA9[3] <= demux_4bits:inst3.salida9[3]


|Matriz_ubicacion|escribe_muros:inst35|demux_sentido:inst
SENTIDO[0] => Mux0.IN5
SENTIDO[0] => Mux1.IN5
SENTIDO[0] => Mux2.IN5
SENTIDO[0] => Mux3.IN5
SENTIDO[1] => Mux0.IN4
SENTIDO[1] => Mux1.IN4
SENTIDO[1] => Mux2.IN4
SENTIDO[1] => Mux3.IN4
muro_ad <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
muro_at <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
muro_der <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
muro_izq <= Mux3.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|escribe_muros:inst35|demux_4bits:inst3
habilitacion => salida0.OUTPUTSELECT
habilitacion => salida0.OUTPUTSELECT
habilitacion => salida0.OUTPUTSELECT
habilitacion => salida0.OUTPUTSELECT
habilitacion => salida1.OUTPUTSELECT
habilitacion => salida1.OUTPUTSELECT
habilitacion => salida1.OUTPUTSELECT
habilitacion => salida1.OUTPUTSELECT
habilitacion => salida2.OUTPUTSELECT
habilitacion => salida2.OUTPUTSELECT
habilitacion => salida2.OUTPUTSELECT
habilitacion => salida2.OUTPUTSELECT
habilitacion => salida3.OUTPUTSELECT
habilitacion => salida3.OUTPUTSELECT
habilitacion => salida3.OUTPUTSELECT
habilitacion => salida3.OUTPUTSELECT
habilitacion => salida4.OUTPUTSELECT
habilitacion => salida4.OUTPUTSELECT
habilitacion => salida4.OUTPUTSELECT
habilitacion => salida4.OUTPUTSELECT
habilitacion => salida5.OUTPUTSELECT
habilitacion => salida5.OUTPUTSELECT
habilitacion => salida5.OUTPUTSELECT
habilitacion => salida5.OUTPUTSELECT
habilitacion => salida6.OUTPUTSELECT
habilitacion => salida6.OUTPUTSELECT
habilitacion => salida6.OUTPUTSELECT
habilitacion => salida6.OUTPUTSELECT
habilitacion => salida7.OUTPUTSELECT
habilitacion => salida7.OUTPUTSELECT
habilitacion => salida7.OUTPUTSELECT
habilitacion => salida7.OUTPUTSELECT
habilitacion => salida8.OUTPUTSELECT
habilitacion => salida8.OUTPUTSELECT
habilitacion => salida8.OUTPUTSELECT
habilitacion => salida8.OUTPUTSELECT
habilitacion => salida9.OUTPUTSELECT
habilitacion => salida9.OUTPUTSELECT
habilitacion => salida9.OUTPUTSELECT
habilitacion => salida9.OUTPUTSELECT
habilitacion => salida10.OUTPUTSELECT
habilitacion => salida10.OUTPUTSELECT
habilitacion => salida10.OUTPUTSELECT
habilitacion => salida10.OUTPUTSELECT
habilitacion => salida11.OUTPUTSELECT
habilitacion => salida11.OUTPUTSELECT
habilitacion => salida11.OUTPUTSELECT
habilitacion => salida11.OUTPUTSELECT
habilitacion => salida12.OUTPUTSELECT
habilitacion => salida12.OUTPUTSELECT
habilitacion => salida12.OUTPUTSELECT
habilitacion => salida12.OUTPUTSELECT
habilitacion => salida13.OUTPUTSELECT
habilitacion => salida13.OUTPUTSELECT
habilitacion => salida13.OUTPUTSELECT
habilitacion => salida13.OUTPUTSELECT
habilitacion => salida14.OUTPUTSELECT
habilitacion => salida14.OUTPUTSELECT
habilitacion => salida14.OUTPUTSELECT
habilitacion => salida14.OUTPUTSELECT
habilitacion => salida15.OUTPUTSELECT
habilitacion => salida15.OUTPUTSELECT
habilitacion => salida15.OUTPUTSELECT
habilitacion => salida15.OUTPUTSELECT
entrada[0] => Mux3.IN15
entrada[0] => Mux7.IN15
entrada[0] => Mux11.IN15
entrada[0] => Mux15.IN15
entrada[0] => Mux19.IN15
entrada[0] => Mux23.IN15
entrada[0] => Mux27.IN15
entrada[0] => Mux31.IN15
entrada[0] => Mux35.IN15
entrada[0] => Mux39.IN15
entrada[0] => Mux43.IN15
entrada[0] => Mux47.IN15
entrada[0] => Mux51.IN15
entrada[0] => Mux55.IN15
entrada[0] => Mux59.IN15
entrada[0] => Mux63.IN15
entrada[1] => Mux2.IN15
entrada[1] => Mux6.IN15
entrada[1] => Mux10.IN15
entrada[1] => Mux14.IN15
entrada[1] => Mux18.IN15
entrada[1] => Mux22.IN15
entrada[1] => Mux26.IN15
entrada[1] => Mux30.IN15
entrada[1] => Mux34.IN15
entrada[1] => Mux38.IN15
entrada[1] => Mux42.IN15
entrada[1] => Mux46.IN15
entrada[1] => Mux50.IN15
entrada[1] => Mux54.IN15
entrada[1] => Mux58.IN15
entrada[1] => Mux62.IN15
entrada[2] => Mux1.IN15
entrada[2] => Mux5.IN15
entrada[2] => Mux9.IN15
entrada[2] => Mux13.IN15
entrada[2] => Mux17.IN15
entrada[2] => Mux21.IN15
entrada[2] => Mux25.IN15
entrada[2] => Mux29.IN15
entrada[2] => Mux33.IN15
entrada[2] => Mux37.IN15
entrada[2] => Mux41.IN15
entrada[2] => Mux45.IN15
entrada[2] => Mux49.IN15
entrada[2] => Mux53.IN15
entrada[2] => Mux57.IN15
entrada[2] => Mux61.IN15
entrada[3] => Mux0.IN15
entrada[3] => Mux4.IN15
entrada[3] => Mux8.IN15
entrada[3] => Mux12.IN15
entrada[3] => Mux16.IN15
entrada[3] => Mux20.IN15
entrada[3] => Mux24.IN15
entrada[3] => Mux28.IN15
entrada[3] => Mux32.IN15
entrada[3] => Mux36.IN15
entrada[3] => Mux40.IN15
entrada[3] => Mux44.IN15
entrada[3] => Mux48.IN15
entrada[3] => Mux52.IN15
entrada[3] => Mux56.IN15
entrada[3] => Mux60.IN15
seleccion[0] => Mux0.IN19
seleccion[0] => Mux1.IN19
seleccion[0] => Mux2.IN19
seleccion[0] => Mux3.IN19
seleccion[0] => Mux4.IN19
seleccion[0] => Mux5.IN19
seleccion[0] => Mux6.IN19
seleccion[0] => Mux7.IN19
seleccion[0] => Mux8.IN19
seleccion[0] => Mux9.IN19
seleccion[0] => Mux10.IN19
seleccion[0] => Mux11.IN19
seleccion[0] => Mux12.IN19
seleccion[0] => Mux13.IN19
seleccion[0] => Mux14.IN19
seleccion[0] => Mux15.IN19
seleccion[0] => Mux16.IN19
seleccion[0] => Mux17.IN19
seleccion[0] => Mux18.IN19
seleccion[0] => Mux19.IN19
seleccion[0] => Mux20.IN19
seleccion[0] => Mux21.IN19
seleccion[0] => Mux22.IN19
seleccion[0] => Mux23.IN19
seleccion[0] => Mux24.IN19
seleccion[0] => Mux25.IN19
seleccion[0] => Mux26.IN19
seleccion[0] => Mux27.IN19
seleccion[0] => Mux28.IN19
seleccion[0] => Mux29.IN19
seleccion[0] => Mux30.IN19
seleccion[0] => Mux31.IN19
seleccion[0] => Mux32.IN19
seleccion[0] => Mux33.IN19
seleccion[0] => Mux34.IN19
seleccion[0] => Mux35.IN19
seleccion[0] => Mux36.IN19
seleccion[0] => Mux37.IN19
seleccion[0] => Mux38.IN19
seleccion[0] => Mux39.IN19
seleccion[0] => Mux40.IN19
seleccion[0] => Mux41.IN19
seleccion[0] => Mux42.IN19
seleccion[0] => Mux43.IN19
seleccion[0] => Mux44.IN19
seleccion[0] => Mux45.IN19
seleccion[0] => Mux46.IN19
seleccion[0] => Mux47.IN19
seleccion[0] => Mux48.IN19
seleccion[0] => Mux49.IN19
seleccion[0] => Mux50.IN19
seleccion[0] => Mux51.IN19
seleccion[0] => Mux52.IN19
seleccion[0] => Mux53.IN19
seleccion[0] => Mux54.IN19
seleccion[0] => Mux55.IN19
seleccion[0] => Mux56.IN19
seleccion[0] => Mux57.IN19
seleccion[0] => Mux58.IN19
seleccion[0] => Mux59.IN19
seleccion[0] => Mux60.IN19
seleccion[0] => Mux61.IN19
seleccion[0] => Mux62.IN19
seleccion[0] => Mux63.IN19
seleccion[1] => Mux0.IN18
seleccion[1] => Mux1.IN18
seleccion[1] => Mux2.IN18
seleccion[1] => Mux3.IN18
seleccion[1] => Mux4.IN18
seleccion[1] => Mux5.IN18
seleccion[1] => Mux6.IN18
seleccion[1] => Mux7.IN18
seleccion[1] => Mux8.IN18
seleccion[1] => Mux9.IN18
seleccion[1] => Mux10.IN18
seleccion[1] => Mux11.IN18
seleccion[1] => Mux12.IN18
seleccion[1] => Mux13.IN18
seleccion[1] => Mux14.IN18
seleccion[1] => Mux15.IN18
seleccion[1] => Mux16.IN18
seleccion[1] => Mux17.IN18
seleccion[1] => Mux18.IN18
seleccion[1] => Mux19.IN18
seleccion[1] => Mux20.IN18
seleccion[1] => Mux21.IN18
seleccion[1] => Mux22.IN18
seleccion[1] => Mux23.IN18
seleccion[1] => Mux24.IN18
seleccion[1] => Mux25.IN18
seleccion[1] => Mux26.IN18
seleccion[1] => Mux27.IN18
seleccion[1] => Mux28.IN18
seleccion[1] => Mux29.IN18
seleccion[1] => Mux30.IN18
seleccion[1] => Mux31.IN18
seleccion[1] => Mux32.IN18
seleccion[1] => Mux33.IN18
seleccion[1] => Mux34.IN18
seleccion[1] => Mux35.IN18
seleccion[1] => Mux36.IN18
seleccion[1] => Mux37.IN18
seleccion[1] => Mux38.IN18
seleccion[1] => Mux39.IN18
seleccion[1] => Mux40.IN18
seleccion[1] => Mux41.IN18
seleccion[1] => Mux42.IN18
seleccion[1] => Mux43.IN18
seleccion[1] => Mux44.IN18
seleccion[1] => Mux45.IN18
seleccion[1] => Mux46.IN18
seleccion[1] => Mux47.IN18
seleccion[1] => Mux48.IN18
seleccion[1] => Mux49.IN18
seleccion[1] => Mux50.IN18
seleccion[1] => Mux51.IN18
seleccion[1] => Mux52.IN18
seleccion[1] => Mux53.IN18
seleccion[1] => Mux54.IN18
seleccion[1] => Mux55.IN18
seleccion[1] => Mux56.IN18
seleccion[1] => Mux57.IN18
seleccion[1] => Mux58.IN18
seleccion[1] => Mux59.IN18
seleccion[1] => Mux60.IN18
seleccion[1] => Mux61.IN18
seleccion[1] => Mux62.IN18
seleccion[1] => Mux63.IN18
seleccion[2] => Mux0.IN17
seleccion[2] => Mux1.IN17
seleccion[2] => Mux2.IN17
seleccion[2] => Mux3.IN17
seleccion[2] => Mux4.IN17
seleccion[2] => Mux5.IN17
seleccion[2] => Mux6.IN17
seleccion[2] => Mux7.IN17
seleccion[2] => Mux8.IN17
seleccion[2] => Mux9.IN17
seleccion[2] => Mux10.IN17
seleccion[2] => Mux11.IN17
seleccion[2] => Mux12.IN17
seleccion[2] => Mux13.IN17
seleccion[2] => Mux14.IN17
seleccion[2] => Mux15.IN17
seleccion[2] => Mux16.IN17
seleccion[2] => Mux17.IN17
seleccion[2] => Mux18.IN17
seleccion[2] => Mux19.IN17
seleccion[2] => Mux20.IN17
seleccion[2] => Mux21.IN17
seleccion[2] => Mux22.IN17
seleccion[2] => Mux23.IN17
seleccion[2] => Mux24.IN17
seleccion[2] => Mux25.IN17
seleccion[2] => Mux26.IN17
seleccion[2] => Mux27.IN17
seleccion[2] => Mux28.IN17
seleccion[2] => Mux29.IN17
seleccion[2] => Mux30.IN17
seleccion[2] => Mux31.IN17
seleccion[2] => Mux32.IN17
seleccion[2] => Mux33.IN17
seleccion[2] => Mux34.IN17
seleccion[2] => Mux35.IN17
seleccion[2] => Mux36.IN17
seleccion[2] => Mux37.IN17
seleccion[2] => Mux38.IN17
seleccion[2] => Mux39.IN17
seleccion[2] => Mux40.IN17
seleccion[2] => Mux41.IN17
seleccion[2] => Mux42.IN17
seleccion[2] => Mux43.IN17
seleccion[2] => Mux44.IN17
seleccion[2] => Mux45.IN17
seleccion[2] => Mux46.IN17
seleccion[2] => Mux47.IN17
seleccion[2] => Mux48.IN17
seleccion[2] => Mux49.IN17
seleccion[2] => Mux50.IN17
seleccion[2] => Mux51.IN17
seleccion[2] => Mux52.IN17
seleccion[2] => Mux53.IN17
seleccion[2] => Mux54.IN17
seleccion[2] => Mux55.IN17
seleccion[2] => Mux56.IN17
seleccion[2] => Mux57.IN17
seleccion[2] => Mux58.IN17
seleccion[2] => Mux59.IN17
seleccion[2] => Mux60.IN17
seleccion[2] => Mux61.IN17
seleccion[2] => Mux62.IN17
seleccion[2] => Mux63.IN17
seleccion[3] => Mux0.IN16
seleccion[3] => Mux1.IN16
seleccion[3] => Mux2.IN16
seleccion[3] => Mux3.IN16
seleccion[3] => Mux4.IN16
seleccion[3] => Mux5.IN16
seleccion[3] => Mux6.IN16
seleccion[3] => Mux7.IN16
seleccion[3] => Mux8.IN16
seleccion[3] => Mux9.IN16
seleccion[3] => Mux10.IN16
seleccion[3] => Mux11.IN16
seleccion[3] => Mux12.IN16
seleccion[3] => Mux13.IN16
seleccion[3] => Mux14.IN16
seleccion[3] => Mux15.IN16
seleccion[3] => Mux16.IN16
seleccion[3] => Mux17.IN16
seleccion[3] => Mux18.IN16
seleccion[3] => Mux19.IN16
seleccion[3] => Mux20.IN16
seleccion[3] => Mux21.IN16
seleccion[3] => Mux22.IN16
seleccion[3] => Mux23.IN16
seleccion[3] => Mux24.IN16
seleccion[3] => Mux25.IN16
seleccion[3] => Mux26.IN16
seleccion[3] => Mux27.IN16
seleccion[3] => Mux28.IN16
seleccion[3] => Mux29.IN16
seleccion[3] => Mux30.IN16
seleccion[3] => Mux31.IN16
seleccion[3] => Mux32.IN16
seleccion[3] => Mux33.IN16
seleccion[3] => Mux34.IN16
seleccion[3] => Mux35.IN16
seleccion[3] => Mux36.IN16
seleccion[3] => Mux37.IN16
seleccion[3] => Mux38.IN16
seleccion[3] => Mux39.IN16
seleccion[3] => Mux40.IN16
seleccion[3] => Mux41.IN16
seleccion[3] => Mux42.IN16
seleccion[3] => Mux43.IN16
seleccion[3] => Mux44.IN16
seleccion[3] => Mux45.IN16
seleccion[3] => Mux46.IN16
seleccion[3] => Mux47.IN16
seleccion[3] => Mux48.IN16
seleccion[3] => Mux49.IN16
seleccion[3] => Mux50.IN16
seleccion[3] => Mux51.IN16
seleccion[3] => Mux52.IN16
seleccion[3] => Mux53.IN16
seleccion[3] => Mux54.IN16
seleccion[3] => Mux55.IN16
seleccion[3] => Mux56.IN16
seleccion[3] => Mux57.IN16
seleccion[3] => Mux58.IN16
seleccion[3] => Mux59.IN16
seleccion[3] => Mux60.IN16
seleccion[3] => Mux61.IN16
seleccion[3] => Mux62.IN16
seleccion[3] => Mux63.IN16
salida0[0] <= salida0.DB_MAX_OUTPUT_PORT_TYPE
salida0[1] <= salida0.DB_MAX_OUTPUT_PORT_TYPE
salida0[2] <= salida0.DB_MAX_OUTPUT_PORT_TYPE
salida0[3] <= salida0.DB_MAX_OUTPUT_PORT_TYPE
salida1[0] <= salida1.DB_MAX_OUTPUT_PORT_TYPE
salida1[1] <= salida1.DB_MAX_OUTPUT_PORT_TYPE
salida1[2] <= salida1.DB_MAX_OUTPUT_PORT_TYPE
salida1[3] <= salida1.DB_MAX_OUTPUT_PORT_TYPE
salida2[0] <= salida2.DB_MAX_OUTPUT_PORT_TYPE
salida2[1] <= salida2.DB_MAX_OUTPUT_PORT_TYPE
salida2[2] <= salida2.DB_MAX_OUTPUT_PORT_TYPE
salida2[3] <= salida2.DB_MAX_OUTPUT_PORT_TYPE
salida3[0] <= salida3.DB_MAX_OUTPUT_PORT_TYPE
salida3[1] <= salida3.DB_MAX_OUTPUT_PORT_TYPE
salida3[2] <= salida3.DB_MAX_OUTPUT_PORT_TYPE
salida3[3] <= salida3.DB_MAX_OUTPUT_PORT_TYPE
salida4[0] <= salida4.DB_MAX_OUTPUT_PORT_TYPE
salida4[1] <= salida4.DB_MAX_OUTPUT_PORT_TYPE
salida4[2] <= salida4.DB_MAX_OUTPUT_PORT_TYPE
salida4[3] <= salida4.DB_MAX_OUTPUT_PORT_TYPE
salida5[0] <= salida5.DB_MAX_OUTPUT_PORT_TYPE
salida5[1] <= salida5.DB_MAX_OUTPUT_PORT_TYPE
salida5[2] <= salida5.DB_MAX_OUTPUT_PORT_TYPE
salida5[3] <= salida5.DB_MAX_OUTPUT_PORT_TYPE
salida6[0] <= salida6.DB_MAX_OUTPUT_PORT_TYPE
salida6[1] <= salida6.DB_MAX_OUTPUT_PORT_TYPE
salida6[2] <= salida6.DB_MAX_OUTPUT_PORT_TYPE
salida6[3] <= salida6.DB_MAX_OUTPUT_PORT_TYPE
salida7[0] <= salida7.DB_MAX_OUTPUT_PORT_TYPE
salida7[1] <= salida7.DB_MAX_OUTPUT_PORT_TYPE
salida7[2] <= salida7.DB_MAX_OUTPUT_PORT_TYPE
salida7[3] <= salida7.DB_MAX_OUTPUT_PORT_TYPE
salida8[0] <= salida8.DB_MAX_OUTPUT_PORT_TYPE
salida8[1] <= salida8.DB_MAX_OUTPUT_PORT_TYPE
salida8[2] <= salida8.DB_MAX_OUTPUT_PORT_TYPE
salida8[3] <= salida8.DB_MAX_OUTPUT_PORT_TYPE
salida9[0] <= salida9.DB_MAX_OUTPUT_PORT_TYPE
salida9[1] <= salida9.DB_MAX_OUTPUT_PORT_TYPE
salida9[2] <= salida9.DB_MAX_OUTPUT_PORT_TYPE
salida9[3] <= salida9.DB_MAX_OUTPUT_PORT_TYPE
salida10[0] <= salida10.DB_MAX_OUTPUT_PORT_TYPE
salida10[1] <= salida10.DB_MAX_OUTPUT_PORT_TYPE
salida10[2] <= salida10.DB_MAX_OUTPUT_PORT_TYPE
salida10[3] <= salida10.DB_MAX_OUTPUT_PORT_TYPE
salida11[0] <= salida11.DB_MAX_OUTPUT_PORT_TYPE
salida11[1] <= salida11.DB_MAX_OUTPUT_PORT_TYPE
salida11[2] <= salida11.DB_MAX_OUTPUT_PORT_TYPE
salida11[3] <= salida11.DB_MAX_OUTPUT_PORT_TYPE
salida12[0] <= salida12.DB_MAX_OUTPUT_PORT_TYPE
salida12[1] <= salida12.DB_MAX_OUTPUT_PORT_TYPE
salida12[2] <= salida12.DB_MAX_OUTPUT_PORT_TYPE
salida12[3] <= salida12.DB_MAX_OUTPUT_PORT_TYPE
salida13[0] <= salida13.DB_MAX_OUTPUT_PORT_TYPE
salida13[1] <= salida13.DB_MAX_OUTPUT_PORT_TYPE
salida13[2] <= salida13.DB_MAX_OUTPUT_PORT_TYPE
salida13[3] <= salida13.DB_MAX_OUTPUT_PORT_TYPE
salida14[0] <= salida14.DB_MAX_OUTPUT_PORT_TYPE
salida14[1] <= salida14.DB_MAX_OUTPUT_PORT_TYPE
salida14[2] <= salida14.DB_MAX_OUTPUT_PORT_TYPE
salida14[3] <= salida14.DB_MAX_OUTPUT_PORT_TYPE
salida15[0] <= salida15.DB_MAX_OUTPUT_PORT_TYPE
salida15[1] <= salida15.DB_MAX_OUTPUT_PORT_TYPE
salida15[2] <= salida15.DB_MAX_OUTPUT_PORT_TYPE
salida15[3] <= salida15.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|escribe_muros:inst35|combinador_4a1:inst2
in0 => salida[0].DATAIN
in1 => salida[1].DATAIN
in2 => salida[2].DATAIN
in3 => salida[3].DATAIN
salida[0] <= in0.DB_MAX_OUTPUT_PORT_TYPE
salida[1] <= in1.DB_MAX_OUTPUT_PORT_TYPE
salida[2] <= in2.DB_MAX_OUTPUT_PORT_TYPE
salida[3] <= in3.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst11|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst11|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst7
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst7|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst7|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst2
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst2|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst2|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|bit_to_vector:inst55
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst1|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst1|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst6
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst6|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst6|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst10
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst10|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst10|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst14
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst14|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst14|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|bit_to_vector:inst40
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst13|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst13|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst9
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst9|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst9|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst5
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst5|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst5|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|bit_to_vector:inst59
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst4|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst4|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst8
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst8|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst8|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst12
muros_ady[0] <= bit_to_vector:inst1.muros_ady[0]
muros_ady[1] <= bit_to_vector:inst1.muros_ady[1]
muros_ady[2] <= bit_to_vector:inst1.muros_ady[2]
muros_ady[3] <= bit_to_vector:inst1.muros_ady[3]
CLK => DFF_fijo:inst3.clk
CLK => DFF_fijo:inst5.clk
CLK => DFF_fijo:inst8.clk
CLK => DFF_fijo:inst11.clk
CLK => latcheo_salida:inst2.clk
Reset => DFF_fijo:inst3.reset
Reset => DFF_fijo:inst5.reset
Reset => DFF_fijo:inst8.reset
Reset => DFF_fijo:inst11.reset
Reset => latcheo_salida:inst2.reset
hab_escrit[0] => inst19.IN1
hab_escrit[1] => inst18.IN1
hab_escrit[2] => inst10.IN0
hab_escrit[3] => inst4.IN0
Muro_Ad => inst4.IN1
Muro_At => inst10.IN1
Muro_Der => inst18.IN0
Muro_Izq => inst19.IN0
Peso[0] <= latcheo_salida:inst2.q_out[0]
Peso[1] <= latcheo_salida:inst2.q_out[1]
Peso[2] <= latcheo_salida:inst2.q_out[2]
Peso[3] <= latcheo_salida:inst2.q_out[3]
Adelante[0] => BUSMUX:inst17.dataa[0]
Adelante[1] => BUSMUX:inst17.dataa[1]
Adelante[2] => BUSMUX:inst17.dataa[2]
Adelante[3] => BUSMUX:inst17.dataa[3]
Atras[0] => BUSMUX:inst6.dataa[0]
Atras[1] => BUSMUX:inst6.dataa[1]
Atras[2] => BUSMUX:inst6.dataa[2]
Atras[3] => BUSMUX:inst6.dataa[3]
Derecha[0] => BUSMUX:inst7.dataa[0]
Derecha[1] => BUSMUX:inst7.dataa[1]
Derecha[2] => BUSMUX:inst7.dataa[2]
Derecha[3] => BUSMUX:inst7.dataa[3]
Izquierda[0] => BUSMUX:inst9.dataa[0]
Izquierda[1] => BUSMUX:inst9.dataa[1]
Izquierda[2] => BUSMUX:inst9.dataa[2]
Izquierda[3] => BUSMUX:inst9.dataa[3]


|Matriz_ubicacion|Celda:inst12|bit_to_vector:inst1
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|DFF_fijo:inst3
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|DFF_fijo:inst5
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|DFF_fijo:inst8
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|DFF_fijo:inst11
clk => estado.CLK
reset => estado.ACLR
entrada => estado.ENA
salida <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|latcheo_salida:inst2
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
reset => reg_val[0].ACLR
reset => reg_val[1].ACLR
reset => reg_val[2].ACLR
reset => reg_val[3].ACLR
d_in[0] => reg_val[0].DATAIN
d_in[1] => reg_val[1].DATAIN
d_in[2] => reg_val[2].DATAIN
d_in[3] => reg_val[3].DATAIN
q_out[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
q_out[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
q_out[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
q_out[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|sumador_3_bits:inst16
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|Min_Vector:inst
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[0] => LessThan2.IN4
A[0] => LessThan3.IN4
A[0] => LessThan6.IN4
A[0] => Min_Out.DATAB
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[1] => LessThan2.IN3
A[1] => LessThan3.IN3
A[1] => LessThan6.IN3
A[1] => Min_Out.DATAB
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[2] => LessThan2.IN2
A[2] => LessThan3.IN2
A[2] => LessThan6.IN2
A[2] => Min_Out.DATAB
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
A[3] => LessThan2.IN1
A[3] => LessThan3.IN1
A[3] => LessThan6.IN1
A[3] => Min_Out.DATAB
B[0] => LessThan0.IN8
B[0] => LessThan3.IN8
B[0] => LessThan4.IN4
B[0] => LessThan5.IN4
B[0] => LessThan7.IN4
B[0] => Min_Out.DATAB
B[1] => LessThan0.IN7
B[1] => LessThan3.IN7
B[1] => LessThan4.IN3
B[1] => LessThan5.IN3
B[1] => LessThan7.IN3
B[1] => Min_Out.DATAB
B[2] => LessThan0.IN6
B[2] => LessThan3.IN6
B[2] => LessThan4.IN2
B[2] => LessThan5.IN2
B[2] => LessThan7.IN2
B[2] => Min_Out.DATAB
B[3] => LessThan0.IN5
B[3] => LessThan3.IN5
B[3] => LessThan4.IN1
B[3] => LessThan5.IN1
B[3] => LessThan7.IN1
B[3] => Min_Out.DATAB
C[0] => LessThan1.IN8
C[0] => LessThan4.IN8
C[0] => LessThan6.IN8
C[0] => LessThan7.IN8
C[0] => LessThan8.IN4
C[0] => Min_Out.DATAB
C[1] => LessThan1.IN7
C[1] => LessThan4.IN7
C[1] => LessThan6.IN7
C[1] => LessThan7.IN7
C[1] => LessThan8.IN3
C[1] => Min_Out.DATAB
C[2] => LessThan1.IN6
C[2] => LessThan4.IN6
C[2] => LessThan6.IN6
C[2] => LessThan7.IN6
C[2] => LessThan8.IN2
C[2] => Min_Out.DATAB
C[3] => LessThan1.IN5
C[3] => LessThan4.IN5
C[3] => LessThan6.IN5
C[3] => LessThan7.IN5
C[3] => LessThan8.IN1
C[3] => Min_Out.DATAB
D[0] => LessThan2.IN8
D[0] => LessThan5.IN8
D[0] => LessThan8.IN8
D[0] => Min_Out.DATAA
D[1] => LessThan2.IN7
D[1] => LessThan5.IN7
D[1] => LessThan8.IN7
D[1] => Min_Out.DATAA
D[2] => LessThan2.IN6
D[2] => LessThan5.IN6
D[2] => LessThan8.IN6
D[2] => Min_Out.DATAA
D[3] => LessThan2.IN5
D[3] => LessThan5.IN5
D[3] => LessThan8.IN5
D[3] => Min_Out.DATAA
Min_Out[0] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[1] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[2] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE
Min_Out[3] <= Min_Out.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst17|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst7|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Matriz_ubicacion|Celda:inst12|BUSMUX:inst9|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Matriz_ubicacion|bit_to_vector:inst45
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|bit_to_vector:inst49
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|bit_to_vector:inst53
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|bit_to_vector:inst41
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|bit_to_vector:inst57
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|bit_to_vector:inst51
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|bit_to_vector:inst47
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


|Matriz_ubicacion|bit_to_vector:inst39
a => muros_ady[3].DATAIN
b => muros_ady[2].DATAIN
c => muros_ady[1].DATAIN
d => muros_ady[0].DATAIN
muros_ady[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
muros_ady[3] <= a.DB_MAX_OUTPUT_PORT_TYPE


