$date
	Mon Oct 16 20:44:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RIGHT_SHIFTER_N_BIT_TB $end
$var wire 8 ! out [7:0] $end
$var wire 4 " flags_n_z_v_c [3:0] $end
$var reg 8 # a [7:0] $end
$var reg 4 $ shift [3:0] $end
$scope module MY_RShift $end
$var wire 8 % in_a [7:0] $end
$var wire 4 & shift [3:0] $end
$var wire 8 ' out [7:0] $end
$var wire 4 ( flags_n_z_v_c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0x (
bx '
bx &
b11110000 %
bx $
b11110000 #
bx0x "
bx !
$end
#1
b1111000 !
b1111000 '
b0 "
b0 (
b1 $
b1 &
#2
b11110 !
b11110 '
b11 $
b11 &
#3
b11 !
b11 '
b1 "
b1 (
b110 $
b110 &
