<!doctype html>
<html>
  <head>
    <title>VLSI Final</title>
    <link rel="stylesheet" href="default.css"></link>
  </head>
  <body>
    <div class="top-nav">
      <h1>High-Speed 8-bit Carry Look-Ahead Adder with Zero and Overflow</h1>
    </div>
    <div class="sidebar">
      <h2>Navigation</h2>
      <ul>
	<li><a href="index.html">Home</a></li>
	<li><a href="abstract.html">Abstract</a></li>
	<li><a href="blockdiagram.html">Top-Level Block Diagram</a></li>
	<li><a href="subcells.html">Sub-Cells</a></li>
	<li><a href="designstrategy.html">Design Strategy</a></li>
	<li><a href="completiontable.html">Table of Completion</a></li>
	<li><a href="performanceresults.html">Quantitative Performance Results</a></li>
	<li><a href="conclusions.html">Conclusions</a></li>
	<li><a href="images.html">Schematics/Layouts</a></li>
	<li><a href="lab3.html">Lab #3: Part II</a></li>
      </ul>
    </div>
    <div class="main-content">

      <h2>Quantitative Performance Results</h2>
<table>
  <thead>
    <tr>
      <th>Implementation</th>
      <th>Delay</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>Static CMOS</td>
      <td>20ns</td>
    </tr>
    <tr>
      <td>High-Speed Domino</td>
      <td>2.3ns</td>
    </tr>
  </tbody>
</table>
<p><strong>Notes:</strong> The carry seems to propagate (the carry out bit is correct), but in many cases the carried bit does not add properly.  This should not significantly effect the delay.  Additionally, the initally simulated static CMOS implementation was a ripple-carry adder, not a carry look-ahead adder, so much of the improvement in delay time was due to a better logic implementation.  The carry look-ahead adder propagates through a worst-case of about 16 logic gates, while the ripple-carry adder propagates through a worst-case of about 22 logic gates.</p>


    </div>
    <div class="footer">
      <p>Jacob Rosenberg and Michael Nuzzolo</p>
      <p>Tufts University EE103 (VLSI Design)</p>
      <p>Fall term 2014</p>
    </div>
  </body>
</html>
