Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Wed Nov 17 17:47:34 2021
| Host             : e5-cse-322-16 running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file post_synth_power.rpt
| Design           : cnn_layer_accel
| Device           : xcvu37p-fsvh2892-2-e
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 18.551       |
|   FPGA Power (W)         | 18.293       |
|   HBM Power (W)          | 0.258        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 15.046       |
| Device Static (W)        | 3.505        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 91.4         |
| Junction Temperature (C) | 33.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.477 |     4368 |       --- |             --- |
|   LUT as Logic |     0.474 |     1443 |   1303680 |            0.11 |
|   CARRY8       |     0.002 |        2 |    162960 |           <0.01 |
|   Register     |    <0.001 |     1158 |   2607360 |            0.04 |
|   Others       |     0.000 |     1190 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       27 |   1303680 |           <0.01 |
| Signals        |     1.230 |    53102 |       --- |             --- |
| Block RAM      |    13.339 |      533 |      2016 |           26.44 |
| Static Power   |     3.505 |          |           |                 |
| Total          |    18.551 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |    19.066 |      17.394 |      1.671 |
| Vccint_io  |       0.850 |     0.272 |       0.000 |      0.272 |
| Vccbram    |       0.850 |     0.348 |       0.307 |      0.041 |
| Vccaux     |       1.800 |     0.806 |       0.000 |      0.806 |
| Vccaux_io  |       1.800 |     0.035 |       0.000 |      0.035 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |
| VCC_IO_HBM |       1.200 |     0.085 |       0.000 |      0.085 |
| VCC_HBM    |       1.200 |     0.087 |       0.000 |      0.087 |
| VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| cnn_layer_accel                               |    15.046 |
|   genblk1[0].nolabel_line245                  |     1.277 |
|     QUAD[0].i0_cnn_layer_accel_quad           |     0.179 |
|       i0_pixel_sequence_data_bram             |     0.179 |
|     i0_cnn_layer_accel_trans_eg_fifo          |     0.548 |
|       i0_trans_eg_meta_fifo                   |     0.274 |
|       i0_trans_eg_pyld_fifo                   |     0.274 |
|     i0_cnn_layer_accel_trans_in_fifo          |     0.550 |
|       i0_trans_in_meta_fifo                   |     0.275 |
|       i0_trans_in_pyld_fifo                   |     0.275 |
|   nolabel_line195                             |    13.769 |
|     genblk1[0].iX_cnn_layer_accel_conv1x1_pip |     8.075 |
|       i_krnl1x1Bias_bram                      |     0.750 |
|       i_krnl1x1_bram                          |     7.323 |
|     i0_cnn_layer_accel_trans_eg_fifo          |     0.863 |
|       i0_trans_eg_meta_fifo                   |     0.431 |
|       i0_trans_eg_pyld_fifo                   |     0.431 |
|     i0_cnn_layer_accel_trans_in_fifo          |     0.877 |
|       i0_trans_in_meta_fifo                   |     0.431 |
|       i0_trans_in_pyld_fifo                   |     0.431 |
|     i0_conv1x1_dwc_fifo                       |     0.674 |
|       U0                                      |     0.674 |
|     i0_convMap_fifo                           |     0.431 |
|       U0                                      |     0.431 |
|     i0_job_fetch_fifo                         |     0.320 |
|       U0                                      |     0.320 |
|     i0_krnl1x1Bias_dwc_fifo                   |     0.452 |
|       U0                                      |     0.452 |
|     i0_outBuf_fifo                            |     0.431 |
|       U0                                      |     0.431 |
|     i0_partMap_fifo                           |     0.431 |
|       U0                                      |     0.431 |
|     i0_prevMap_fifo                           |     0.431 |
|       U0                                      |     0.431 |
|     i0_res_dwc_fifo                           |     0.317 |
|       U0                                      |     0.317 |
|     i0_resdMap_fifo                           |     0.431 |
|       U0                                      |     0.431 |
+-----------------------------------------------+-----------+


