Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov  1 23:04:41 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                           Enable Signal                          |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                           |                                                                  | reset_IBUF                                      |                1 |              3 |         3.00 |
|  tx_uart/pulse_gen/cnt_2/reg3/pulse      | tx_uart/rdc_12/generate_regs[7].reg_i/rdc_enable                 | tx_uart/rdc_12/generate_regs[7].reg_i/rdc_reset |                2 |              6 |         3.00 |
|  tx_uart/pulse_gen/cnt_1/reg7/q_reg_0[0] | tx_uart/pulse_gen/cnt_2/reg7/FSM_sequential_current_state_reg[1] | tx_uart/pulse_gen/cnt_2/reg4/q_reg_1            |                3 |              8 |         2.67 |
|  tx_uart/pulse_gen/cnt_2/reg3/pulse      | tx_uart/bit_counter/reg7/counter_en                              | tx_uart/bit_counter/reg7/counter_reset          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                           | tx_uart/pulse_gen/cnt_2/reg7/FSM_sequential_current_state_reg[1] | tx_uart/pulse_gen/cnt_2/reg4/q_reg_1            |                5 |              8 |         1.60 |
+------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


