PC: 3
Reg:
reg_op1: 0x8cc8|SIMD[11001000/-4 10001100/-0.0234375 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_op2: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_res: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_north_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_south_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_west_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_east_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_predicate: false
reg_loop_start: 3
reg_loop_end: 3
Sig:
wire_alu_out: Some(SIMD[10100000/-0.125 00001101/0.025390625 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ])
wire_north_in: None
wire_south_in: None
wire_west_in: Some(SIMD[11001000/-4 10001100/-0.0234375 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ])
wire_east_in: None
wire_north_out: None
wire_south_out: None
wire_west_out: None
wire_east_out: Some(SIMD[10100000/-0.125 00001101/0.025390625 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ])
Conf: operation: LS 5
switch_config: {
    Open -> predicate,
    Open -> south_out,
    Open -> west_out,
    Open -> north_out,
    ALUOut -> east_out,
    Open -> alu_op2,
    WestIn -> alu_op1,
};
input_register_used: {};
input_register_write: {};
Previous op is load: None
