#ifndef NVME_QUEUE_H
#define NVME_QUEUE_H

#include <osv/nvme-structs.h>
#include <lockfree/ring.hh>

#include <osv/virt_to_phys.hh>
#include <osv/mutex.h>
#include <osv/sched.hh>
#include <map>

// The queue_pair classes only store a pci::device* and take pci::device& by
// reference, so a forward declaration is enough here. Declaring it makes this
// header self-contained — includers don't have to pull in (and correctly
// order) drivers/pci-device.hh before this one.
namespace pci { class device; }

#define nvme_tag "nvme"
#define nvme_d(...)    tprintf_d(nvme_tag, __VA_ARGS__)
#define nvme_i(...)    tprintf_i(nvme_tag, __VA_ARGS__)
#define nvme_w(...)    tprintf_w(nvme_tag, __VA_ARGS__)
#define nvme_e(...)    tprintf_e(nvme_tag, __VA_ARGS__)

#define NVME_PAGESIZE  mmu::page_size
#define NVME_PAGESHIFT 12

namespace nvme {
// Template to specify common elements of the submission and completion
// queue as described in the chapter 4.1 of the NVMe specification (see
// "https://www.nvmexpress.org/wp-content/uploads/NVM-Express-1_1a.pdf")
// The type T argument would be either nvme_sq_entry_t or nvme_cq_entry_t.
//
// The _tail, used by the producer, specifies the 0-based index of
// the next free slot to place new entry into the array _addr. After
// placing new entry, the _tail should be incremented - if it exceeds
// queue size, the it should roll to 0.
//
// The _head, used by the consumer, specifies the 0-based index of
// the entry to be fetched of the queue _addr. Likewise, the _head is
// incremented after, and if exceeds queue size, it should roll to 0.
//
// The queue is considered empty, if _head == _tail.
// The queue is considered full, if _head == (_tail + 1)
//
// The _doorbell points to the address where _tail of the submission
// queue is written to. For completion queue, it points to the address
// where the _head value is written to.
enum NVME_COMMAND {
  WRITE = 0,
  READ = 1,
  FLUSH = 2
};

typedef void (*osv_nvme_cmd_cb)(void *ctx, const nvme_sq_entry_t* cpl);

typedef struct osv_nvme_callback {
    osv_nvme_cmd_cb cb;
    void* cb_args;
} osv_nvme_callback;


template<typename T>
struct queue {
    queue(u32* doorbell) :
        _addr(nullptr), _doorbell(doorbell), _head(0), _tail(0) {}
    T* _addr;
    volatile u32* _doorbell;
    std::atomic<u32> _head;
    u32 _tail;
};

struct nvme_pending_req {
    osv_nvme_callback cb;
    u64* prp_list = nullptr;

    nvme_pending_req(osv_nvme_cmd_cb cb, void* cb_args) : cb{cb, cb_args}, prp_list(nullptr) {};
};

// Base class for a single NVMe submission/completion queue pair. It owns the SQ
// and CQ ring buffers and the doorbell plumbing common to both the admin queue
// (admin_queue_pair) and the I/O queues (io_queue_pair). The completion
// handling differs between the two, so process_completions() is virtual and is
// the method the MSI-X ISR calls on whichever concrete queue raised the
// interrupt.
class queue_pair
{
public:
    queue_pair(
        int driver_id,
        u32 id,
        int qsize,
        pci::device& dev,
        u32* sq_doorbell,
        u32* cq_doorbell,
        std::map<u32, nvme_ns_t*>& ns
    );

    virtual ~queue_pair();

    u64 sq_phys_addr() { return (u64) mmu::virt_to_phys((void*) _sq._addr); }
    u64 cq_phys_addr() { return (u64) mmu::virt_to_phys((void*) _cq._addr); }

    void enable_interrupts();
    void disable_interrupts();

    bool completion_queue_not_empty() const;

    // Process any outstanding completions on this queue pair. Called from the
    // MSI-X ISR (see msix_register_completion_interrupt). The admin queue wakes the
    // waiting submitter; the I/O queue invokes the per-request callbacks. In the
    // old design this was the admin queue's req_done() loop.
    virtual int process_completions(int max) = 0;

    void wait_for_completion_queue_entries();

    u32 _id;

protected:
    inline void advance_sq_tail();
    inline void advance_cq_head()
    {
        // trace_nvme_cq_head_advance(_driver_id, _id, _cq._head);
        if (++_cq._head == _qsize)
        {
            _cq._head = 0;
            _cq_phase_tag = _cq_phase_tag ? 0 : 1;
        }
    };

    // place_sqe writes the command into the SQ and advances the tail but does
    // NOT ring the doorbell. submit_cmd == place_sqe + an immediate doorbell
    // ring (used by the admin queue, which needs each command visible at once).
    // The io path uses place_sqe and rings once per batch via ring_sq_doorbell.
    u16 place_sqe(nvme_sq_entry_t* cmd);
    u16 submit_cmd(nvme_sq_entry_t* cmd);

    // Make all SQEs placed since the last ring visible to the controller with a
    // single SQ-doorbell MMIO write.
    void ring_sq_doorbell();

    nvme_cq_entry_t* get_completion_queue_entry();

    int _driver_id;

    // Length of the CQ and SQ
    // Admin queue is 8 entries long, therefore occupies 640 bytes (8 * (64 + 16))
    // I/O queue is normally 64 entries long, therefore occupies 5K (64 * (64 + 16))
    u32 _qsize;

    pci::device* _dev;

    // Submission Queue (SQ) - each entry is 64 bytes in size
    queue<nvme_sq_entry_t> _sq;
    std::atomic<bool> _sq_full;

    // Completion Queue (CQ) - each entry is 16 bytes in size
    queue<nvme_cq_entry_t> _cq;
    u16 _cq_phase_tag;

    // Map of namespaces (for now there would normally be one entry keyed by 1)
    std::map<u32, nvme_ns_t*> _ns;
};

// Pair of SQ and CQ queues used for reading from and writing to (I/O). Tracks a
// callback per in-flight command and maps the payload into PRPs.
class io_queue_pair : public queue_pair
{
public:
    io_queue_pair(
        int driver_id,
        u32 id,
        int qsize,
        pci::device& dev,
        u32* sq_doorbell,
        u32* cq_doorbell,
        std::map<u32, nvme_ns_t*>& ns
    );

    ~io_queue_pair();

    inline bool is_full() {
        return _sq_full.load();
    };

    int submit_request(int ns, void *payload, uint64_t lba, uint32_t lba_count, osv_nvme_cmd_cb cb_fn, void *cb_arg, uint32_t io_flags, NVME_COMMAND cmd);

    // submit_request only places the command; the caller batches submissions and
    // calls this once per batch.
    using queue_pair::ring_sq_doorbell;

    int process_completions(int max) override;

private:
    u16 submit_flush_cmd(u16 cid, u32 nsid);

    void init_callbacks(u32 level);
    void map_prps(u32 nsid, nvme_sq_entry_t *cmd, void* payload, struct nvme_pending_req *pending_req, u64 datasize);

    inline u16 cid_to_row(u16 cid) { return cid / _qsize; }
    inline u16 cid_to_col(u16 cid) { return cid % _qsize; }

    u16 submit_read_write_page_cmd(u16 cid, u32 nsid, int opc, u64 slba, u32 nlb, void* payload, nvme_pending_req* req);

    static constexpr size_t max_pending_levels = 4;

    // Let us hold to allocated PRP pages but also limit to up 16 ones
    ring_spsc<u64*, unsigned, 16> _free_prp_lists;

    // Vector of arrays of pointers to struct bio used to track bio associated
    // with given command. The scheme to generate 16-bit 'cid' is -
    // _sq._tail + N * qsize - where N is typically 0 and  is equal
    // to a row in _pending_bios and _sq._tail is equal to a column.
    // Given cid, we can easily identify a pending bio by calculating
    // the row - cid / _qsize and column - cid % _qsize
    nvme_pending_req* _pending_callbacks[max_pending_levels] = {};
    std::atomic<bool>* _pending_callbacks_locks[max_pending_levels] = {};
};

// Pair of SQ and CQ queues used for setting up/configuring the controller (e.g.
// creating I/O queues, identify, set-features). Admin commands are submitted
// one at a time and the submitter blocks until the completion arrives, so there
// is no need for PRP mapping (map_prps) or per-command callbacks.
class admin_queue_pair : public queue_pair
{
public:
    admin_queue_pair(
        int driver_id,
        u32 id,
        int qsize,
        pci::device& dev,
        u32* sq_doorbell,
        u32* cq_doorbell,
        std::map<u32, nvme_ns_t*>& ns
    );

    int process_completions(int max) override;
    nvme_cq_entry_t submit_and_return_on_completion(nvme_sq_entry_t* cmd, void* data = nullptr, unsigned int datasize = 0);

private:
    mutex _lock;
    sched::thread_handle _req_waiter;
    nvme_cq_entry_t _req_res;
    volatile bool new_cq = false;
};
}
#endif
