Classic Timing Analyzer report for keyled1
Mon Aug 30 11:20:35 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-------------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.832 ns    ; key_data[3] ; LED7[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-------------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To      ;
+-------+-------------------+-----------------+-------------+---------+
; N/A   ; None              ; 9.832 ns        ; key_data[3] ; LED7[4] ;
; N/A   ; None              ; 9.682 ns        ; key_data[4] ; LED7[1] ;
; N/A   ; None              ; 9.440 ns        ; key_data[4] ; LED7[4] ;
; N/A   ; None              ; 9.345 ns        ; key_data[3] ; LED7[0] ;
; N/A   ; None              ; 9.339 ns        ; key_data[4] ; LED7[2] ;
; N/A   ; None              ; 9.224 ns        ; key_data[4] ; LED7[3] ;
; N/A   ; None              ; 9.063 ns        ; key_data[4] ; LED7[0] ;
; N/A   ; None              ; 8.768 ns        ; key_data[3] ; LED7[1] ;
; N/A   ; None              ; 8.424 ns        ; key_data[3] ; LED7[2] ;
; N/A   ; None              ; 8.310 ns        ; key_data[3] ; LED7[3] ;
; N/A   ; None              ; 7.854 ns        ; key_data[1] ; LED7[4] ;
; N/A   ; None              ; 7.367 ns        ; key_data[1] ; LED7[0] ;
; N/A   ; None              ; 7.298 ns        ; key_data[2] ; LED7[4] ;
; N/A   ; None              ; 7.088 ns        ; key_data[0] ; LED7[1] ;
; N/A   ; None              ; 7.000 ns        ; key_data[0] ; LED7[4] ;
; N/A   ; None              ; 6.813 ns        ; key_data[2] ; LED7[0] ;
; N/A   ; None              ; 6.808 ns        ; key_data[2] ; LED7[1] ;
; N/A   ; None              ; 6.745 ns        ; key_data[0] ; LED7[2] ;
; N/A   ; None              ; 6.642 ns        ; key_data[1] ; LED7[1] ;
; N/A   ; None              ; 6.630 ns        ; key_data[0] ; LED7[3] ;
; N/A   ; None              ; 6.515 ns        ; key_data[0] ; LED7[0] ;
; N/A   ; None              ; 6.415 ns        ; key_data[1] ; LED7[2] ;
; N/A   ; None              ; 6.390 ns        ; key_data[2] ; LED7[2] ;
; N/A   ; None              ; 6.347 ns        ; key_data[2] ; LED7[3] ;
; N/A   ; None              ; 6.289 ns        ; key_data[1] ; LED7[3] ;
+-------+-------------------+-----------------+-------------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Aug 30 11:20:33 2010
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off keyled1 -c keyled1 --speed=8
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Warning: Found 8 output pins without output pin load capacitance assignment
    Info: Pin "LED7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED7[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "key_data[3]" to destination pin "LED7[4]" is 9.832 ns
    Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 4; PIN Node = 'key_data[3]'
    Info: 2: + IC(2.768 ns) + CELL(0.370 ns) = 4.288 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 2; COMB Node = 'Mux2~4'
    Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 4.861 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'Mux0~0'
    Info: 4: + IC(1.685 ns) + CELL(3.286 ns) = 9.832 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'LED7[4]'
    Info: Total cell delay = 5.012 ns ( 50.98 % )
    Info: Total interconnect delay = 4.820 ns ( 49.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Mon Aug 30 11:20:35 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


