{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716443364909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716443364916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 17:49:24 2024 " "Processing started: Thu May 23 17:49:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716443364916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716443364916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 701-COR-ASP -c cor_asp " "Command: quartus_map --read_settings_files=on --write_settings_files=off 701-COR-ASP -c cor_asp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716443364916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716443365402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716443365402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/701-cor-asp/vhdl-autocorrelator/src/memory/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/701-cor-asp/vhdl-autocorrelator/src/memory/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_buffer-arch " "Found design unit 1: register_buffer-arch" {  } { { "../src/memory/register.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/memory/register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716443370312 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_buffer " "Found entity 1: register_buffer" {  } { { "../src/memory/register.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/memory/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716443370312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716443370312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/701-cor-asp/vhdl-autocorrelator/src/processor/cor_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/701-cor-asp/vhdl-autocorrelator/src/processor/cor_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cor_asp-arch " "Found design unit 1: cor_asp-arch" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716443370331 ""} { "Info" "ISGN_ENTITY_NAME" "1 cor_asp " "Found entity 1: cor_asp" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716443370331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716443370331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/701-cor-asp/vhdl-autocorrelator/src/util/address_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/701-cor-asp/vhdl-autocorrelator/src/util/address_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_constants " "Found design unit 1: address_constants" {  } { { "../src/util/address_constants.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/util/address_constants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716443370349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716443370349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cor_asp " "Elaborating entity \"cor_asp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716443370403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_config_bit_mode cor_asp.vhd(44) " "Verilog HDL or VHDL warning at cor_asp.vhd(44): object \"registered_config_bit_mode\" assigned a value but never read" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716443370406 "|cor_asp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_reset cor_asp.vhd(144) " "VHDL Process Statement warning at cor_asp.vhd(144): signal \"config_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716443370407 "|cor_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_buffer register_buffer:address_register " "Elaborating entity \"register_buffer\" for hierarchy \"register_buffer:address_register\"" {  } { { "../src/processor/cor_asp.vhd" "address_register" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716443370620 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset register.vhd(27) " "VHDL Process Statement warning at register.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/memory/register.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/memory/register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716443370620 "|cor_asp|register_buffer:address_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_buffer register_buffer:bit_mode_register " "Elaborating entity \"register_buffer\" for hierarchy \"register_buffer:bit_mode_register\"" {  } { { "../src/processor/cor_asp.vhd" "bit_mode_register" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716443370766 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset register.vhd(27) " "VHDL Process Statement warning at register.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/memory/register.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/memory/register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716443370767 "|cor_asp|register_buffer:bit_mode_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_buffer register_buffer:correlation_window_register " "Elaborating entity \"register_buffer\" for hierarchy \"register_buffer:correlation_window_register\"" {  } { { "../src/processor/cor_asp.vhd" "correlation_window_register" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716443370902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset register.vhd(27) " "VHDL Process Statement warning at register.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/memory/register.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/memory/register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716443370902 "|cor_asp|register_buffer:correlation_window_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_buffer register_buffer:enable_register " "Elaborating entity \"register_buffer\" for hierarchy \"register_buffer:enable_register\"" {  } { { "../src/processor/cor_asp.vhd" "enable_register" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716443371041 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset register.vhd(27) " "VHDL Process Statement warning at register.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/memory/register.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/memory/register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716443371041 "|cor_asp|register_buffer:enable_register"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[16\] GND " "Pin \"send_data\[16\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[17\] GND " "Pin \"send_data\[17\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[18\] GND " "Pin \"send_data\[18\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[19\] GND " "Pin \"send_data\[19\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[20\] GND " "Pin \"send_data\[20\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[21\] GND " "Pin \"send_data\[21\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[22\] GND " "Pin \"send_data\[22\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[23\] GND " "Pin \"send_data\[23\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[24\] GND " "Pin \"send_data\[24\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[25\] GND " "Pin \"send_data\[25\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[26\] GND " "Pin \"send_data\[26\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[27\] GND " "Pin \"send_data\[27\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[28\] GND " "Pin \"send_data\[28\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_data\[30\] GND " "Pin \"send_data\[30\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_addr\[0\] GND " "Pin \"send_addr\[0\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_addr\[1\] GND " "Pin \"send_addr\[1\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_addr\[2\] GND " "Pin \"send_addr\[2\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_addr\[3\] GND " "Pin \"send_addr\[3\]\" is stuck at GND" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716443372706 "|cor_asp|send_addr[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716443372706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716443372770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716443373422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716443374315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716443374315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "global_reset " "No output dependent on input pin \"global_reset\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|global_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "global_enable " "No output dependent on input pin \"global_enable\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|global_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_data\[18\] " "No output dependent on input pin \"recv_data\[18\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_data\[19\] " "No output dependent on input pin \"recv_data\[19\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_data\[20\] " "No output dependent on input pin \"recv_data\[20\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_data\[21\] " "No output dependent on input pin \"recv_data\[21\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_data\[22\] " "No output dependent on input pin \"recv_data\[22\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_data\[23\] " "No output dependent on input pin \"recv_data\[23\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[0\] " "No output dependent on input pin \"recv_addr\[0\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[1\] " "No output dependent on input pin \"recv_addr\[1\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[2\] " "No output dependent on input pin \"recv_addr\[2\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[3\] " "No output dependent on input pin \"recv_addr\[3\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[4\] " "No output dependent on input pin \"recv_addr\[4\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[5\] " "No output dependent on input pin \"recv_addr\[5\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[6\] " "No output dependent on input pin \"recv_addr\[6\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_addr\[7\] " "No output dependent on input pin \"recv_addr\[7\]\"" {  } { { "../src/processor/cor_asp.vhd" "" { Text "H:/Documents/GitHub/701-COR-ASP/VHDL-Autocorrelator/src/processor/cor_asp.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716443375507 "|cor_asp|recv_addr[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716443375507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1109 " "Implemented 1109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716443375515 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716443375515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1025 " "Implemented 1025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716443375515 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716443375515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716443375515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716443375742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 17:49:35 2024 " "Processing ended: Thu May 23 17:49:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716443375742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716443375742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716443375742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716443375742 ""}
