<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:22:27.327+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:22:25.758+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_2_out_V_load_4', cnn_ap_lp/dense_out.cpp:48) on array 'dense_2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_2_out_V'." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:41.257+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_out' (Loop: Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[146] ('add_ln1192_5', cnn_ap_lp/dense_out.cpp:48) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:41.219+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[50] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [48]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14) [50]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[69] ('add_ln1192_10', cnn_ap_lp/dense_2.cpp:14) [69]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[87] ('add_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [87]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[105] ('add_ln1192_12', cnn_ap_lp/dense_2.cpp:14) [105]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[123] ('add_ln1192_13', cnn_ap_lp/dense_2.cpp:14) [123]  (3.02 ns)" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:39.008+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:38.996+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_2' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[142] ('add_ln1192_14', cnn_ap_lp/dense_2.cpp:14) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:38.970+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[83] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[98] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[113] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[128] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:36.614+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:36.602+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:36.521+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:35.769+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:35.755+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:34.763+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:34.740+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:34.718+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('max_pool_out_V_addr_2_write_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out_V'." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:31.687+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:14.981+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:14.408+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:02.621+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_2.cpp:9:31) in function 'dense_2' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:02.602+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (cnn_ap_lp/dense_out.cpp:42:6) in function 'dense_out' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:21:02.592+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:20:53.493+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_2_out_V_load_2', cnn_ap_lp/cnn.cpp:68) on array 'conv_2_out.V', cnn_ap_lp/cnn.cpp:60 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_2_out_V'." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:34.116+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_pool_1_out_0_V_6', cnn_ap_lp/cnn.cpp:54) on array 'max_pool_1_out[0].V', cnn_ap_lp/cnn.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_1_out_0_V'." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:29.903+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('conv_1_out_c_24_V_a_2_write_ln40', cnn_ap_lp/cnn.cpp:40) of variable 'conv_1_out_2_V_load', cnn_ap_lp/cnn.cpp:40 on array 'conv_1_out_c[24].V', cnn_ap_lp/cnn.cpp:35 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_1_out_c_24_V'." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:29.780+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[83] ('add_ln1192_1', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[98] ('add_ln1192_2', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[113] ('add_ln1192_3', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[128] ('add_ln1192_4', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)" projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:23.895+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:23.883+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:23.813+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:23.067+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:23.055+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:22.089+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:22.074+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:22.060+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:02:02.137+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:01:50.976+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:01:09.409+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_lp" solutionName="solution4" date="2024-08-12T01:00:47.219+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[83] ('add_ln1192_1', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[98] ('add_ln1192_2', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[113] ('add_ln1192_3', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[128] ('add_ln1192_4', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)" projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:53.375+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:53.362+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:53.293+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:52.571+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:52.559+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:51.657+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:51.641+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[744] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:51.628+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_0_V_load_2', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_0_V'." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:40.530+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:36.457+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:35.911+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:27.785+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_lp" solutionName="OPT_AP" date="2024-08-11T21:27:20.921+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_lp" solutionName="solution3" date="2024-08-11T18:39:06.716+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_lp" solutionName="solution3" date="2024-08-11T18:39:06.682+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_lp" solutionName="solution3" date="2024-08-11T18:38:58.293+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_lp" solutionName="conv1_fp3_u3_aptest" date="2024-08-11T16:04:30.506+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_lp" solutionName="conv1_fp3_u3_aptest" date="2024-08-11T16:04:29.717+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_lp" solutionName="conv1_fp3_u3_aptest" date="2024-08-11T16:04:17.743+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_out' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[57] ('mul_ln1192', cnn_ap_lp/dense_out.cpp:48) [55]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[57] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48) [57]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[76] ('add_ln1192_1', cnn_ap_lp/dense_out.cpp:48) [76]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[94] ('add_ln1192_2', cnn_ap_lp/dense_out.cpp:48) [94]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[113] ('add_ln1192_3', cnn_ap_lp/dense_out.cpp:48) [113]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[131] ('add_ln1192_4', cnn_ap_lp/dense_out.cpp:48) [131]  (3.02 ns)" projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:30.034+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:30.018+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_out' (Loop: Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[150] ('add_ln1192_5', cnn_ap_lp/dense_out.cpp:48) and 'add' operation of DSP[57] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:29.979+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[245] ('mul_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [242]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[245] ('add_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [245]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[252] ('add_ln1192_12', cnn_ap_lp/dense_2.cpp:14) [252]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[259] ('add_ln1192_13', cnn_ap_lp/dense_2.cpp:14) [259]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[266] ('add_ln1192_14', cnn_ap_lp/dense_2.cpp:14) [266]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[273] ('add_ln1192_15', cnn_ap_lp/dense_2.cpp:14) [273]  (3.02 ns)" projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:24.152+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:24.125+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[120] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [118]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[120] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [120]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[136] ('add_ln1192_58', cnn_ap_lp/dense_1.cpp:14) [136]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[151] ('add_ln1192_59', cnn_ap_lp/dense_1.cpp:14) [151]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[166] ('add_ln1192_60', cnn_ap_lp/dense_1.cpp:14) [166]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[181] ('add_ln1192_61', cnn_ap_lp/dense_1.cpp:14) [181]  (3.02 ns)" projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:18.305+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:18.290+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[797] ('add_ln1192_102', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[120] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:18.180+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[797] ('add_ln1192_102', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[120] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:16.941+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[797] ('add_ln1192_102', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[120] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:16.914+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[797] ('add_ln1192_102', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[120] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:15.488+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[797] ('add_ln1192_102', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[120] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:15.469+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[797] ('add_ln1192_102', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[120] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14)." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T14:00:15.444+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T13:58:02.981+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T13:57:55.433+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T13:57:02.154+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (cnn_ap_lp/dense_out.cpp:42:6) in function 'dense_out' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T13:57:02.122+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_lp" solutionName="OPT_AP_LP_0" date="2024-08-11T13:55:28.204+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set prediction_output_group [add_wave_group prediction_output(bram) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Rst_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Clk_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Dout_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Din_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_WEN_A -into $prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_EN_A -into $prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Addr_A -into $prediction_output_group -radix hex&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/interrupt -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARADDR -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WSTRB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWADDR -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set cnn_input_group [add_wave_group cnn_input(bram) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Rst_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Clk_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Dout_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Din_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_WEN_A -into $cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_EN_A -into $cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Addr_A -into $cnn_input_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/LENGTH_cnn_input -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/LENGTH_prediction_output -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_prediction_output_group [add_wave_group prediction_output(bram) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_RST_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_CLK_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_DOUT_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_DIN_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_WEN_A -into $tb_prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_EN_A -into $tb_prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_ADDR_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARADDR -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WSTRB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWADDR -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_cnn_input_group [add_wave_group cnn_input(bram) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_RST_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_CLK_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_DOUT_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_DIN_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_WEN_A -into $tb_cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_EN_A -into $tb_cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_ADDR_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## save_wave_config cnn.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 354150 ns  Iteration: 1  Process: /apatb_cnn_top/generate_sim_done_proc  File: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 354150 ns  Iteration: 1  Process: /apatb_cnn_top/generate_sim_done_proc  File: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn.autotb.vhd&#xD;&#xA;$finish called at time : 354150 ns&#xD;&#xA;## quit" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T19:45:12.889+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_fpext_0_no_dsp_32.vhd:190]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_unsigned&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package ieee.std_logic_textio&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Compiling architecture behave of entity xil_defaultlib.cnn_CRTL_BUS_s_axi [cnn_crtl_bus_s_axi_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_bxn_ram [\cnn_conv_1_input_bxn_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_bxn [cnn_conv_1_input_bxn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_byn_ram [\cnn_conv_1_input_byn_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_byn [cnn_conv_1_input_byn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_bBo_ram [\cnn_conv_1_input_bBo_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_bBo [cnn_conv_1_input_bbo_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_out_0_V_ram [\cnn_conv_1_out_0_V_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_out_0_V [cnn_conv_1_out_0_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_out_c_bGp_ram [\cnn_conv_1_out_c_bGp_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_out_c_bGp [cnn_conv_1_out_c_bgp_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oub6t_ram [\cnn_max_pool_1_oub6t_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oub6t [cnn_max_pool_1_oub6t_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucjv_ram [\cnn_max_pool_1_oucjv_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucjv [cnn_max_pool_1_oucjv_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucpw_ram [\cnn_max_pool_1_oucpw_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucpw [cnn_max_pool_1_oucpw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucHz_ram [\cnn_max_pool_1_oucHz_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucHz [cnn_max_pool_1_ouchz_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_2_out_V_ram [\cnn_conv_2_out_V_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_2_out_V [cnn_conv_2_out_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_2_oueNU_ram [\cnn_max_pool_2_oueNU_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_2_oueNU [cnn_max_pool_2_ouenu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_2_oueOU_ram [\cnn_max_pool_2_oueOU_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_2_oueOU [cnn_max_pool_2_oueou_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_flat_array_c_ePU_ram [\cnn_flat_array_c_ePU_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_flat_array_c_ePU [cnn_flat_array_c_epu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_dense_1_out_V_ram [\cnn_dense_1_out_V_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dense_1_out_V [cnn_dense_1_out_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_dense_1_out_cfeY_ram [\cnn_dense_1_out_cfeY_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dense_1_out_cfeY [cnn_dense_1_out_cfey_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_dense_2_out_V_ram [\cnn_dense_2_out_V_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dense_2_out_V [cnn_dense_2_out_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_prediction_V_ram [\cnn_prediction_V_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_prediction_V [cnn_prediction_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiibs_rom [conv_2_conv_2_weiibs_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiibs [conv_2_conv_2_weiibs_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weijbC_rom [conv_2_conv_2_weijbc_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weijbC [conv_2_conv_2_weijbc_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weikbM_rom [conv_2_conv_2_weikbm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weikbM [conv_2_conv_2_weikbm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weilbW_rom [conv_2_conv_2_weilbw_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weilbW [conv_2_conv_2_weilbw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weimb6_rom [conv_2_conv_2_weimb6_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weimb6 [conv_2_conv_2_weimb6_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weincg_rom [conv_2_conv_2_weincg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weincg [conv_2_conv_2_weincg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiocq_rom [conv_2_conv_2_weiocq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiocq [conv_2_conv_2_weiocq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weipcA_rom [conv_2_conv_2_weipca_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weipcA [conv_2_conv_2_weipca_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiqcK_rom [conv_2_conv_2_weiqck_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiqcK [conv_2_conv_2_weiqck_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weircU_rom [conv_2_conv_2_weircu_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weircU [conv_2_conv_2_weircu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weisc4_rom [conv_2_conv_2_weisc4_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weisc4 [conv_2_conv_2_weisc4_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weitde_rom [conv_2_conv_2_weitde_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weitde [conv_2_conv_2_weitde_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiudo_rom [conv_2_conv_2_weiudo_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiudo [conv_2_conv_2_weiudo_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weivdy_rom [conv_2_conv_2_weivdy_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weivdy [conv_2_conv_2_weivdy_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiwdI_rom [conv_2_conv_2_weiwdi_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiwdI [conv_2_conv_2_weiwdi_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weixdS_rom [conv_2_conv_2_weixds_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weixdS [conv_2_conv_2_weixds_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiyd2_rom [conv_2_conv_2_weiyd2_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiyd2 [conv_2_conv_2_weiyd2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weizec_rom [conv_2_conv_2_weizec_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weizec [conv_2_conv_2_weizec_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiAem_rom [conv_2_conv_2_weiaem_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiAem [conv_2_conv_2_weiaem_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiBew_rom [conv_2_conv_2_weibew_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiBew [conv_2_conv_2_weibew_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiCeG_rom [conv_2_conv_2_weiceg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiCeG [conv_2_conv_2_weiceg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiDeQ_rom [conv_2_conv_2_weideq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiDeQ [conv_2_conv_2_weideq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiEe0_rom [conv_2_conv_2_weiee0_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiEe0 [conv_2_conv_2_weiee0_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiFfa_rom [conv_2_conv_2_weiffa_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiFfa [conv_2_conv_2_weiffa_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiGfk_rom [conv_2_conv_2_weigfk_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiGfk [conv_2_conv_2_weigfk_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiHfu_rom [conv_2_conv_2_weihfu_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiHfu [conv_2_conv_2_weihfu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiIfE_rom [conv_2_conv_2_weiife_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiIfE [conv_2_conv_2_weiife_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiJfO_rom [conv_2_conv_2_weijfo_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiJfO [conv_2_conv_2_weijfo_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiKfY_rom [conv_2_conv_2_weikfy_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiKfY [conv_2_conv_2_weikfy_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiLf8_rom [conv_2_conv_2_weilf8_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiLf8 [conv_2_conv_2_weilf8_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiMgi_rom [conv_2_conv_2_weimgi_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiMgi [conv_2_conv_2_weimgi_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiNgs_rom [conv_2_conv_2_weings_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiNgs [conv_2_conv_2_weings_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiOgC_rom [conv_2_conv_2_weiogc_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiOgC [conv_2_conv_2_weiogc_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiPgM_rom [conv_2_conv_2_weipgm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiPgM [conv_2_conv_2_weipgm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiQgW_rom [conv_2_conv_2_weiqgw_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiQgW [conv_2_conv_2_weiqgw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiRg6_rom [conv_2_conv_2_weirg6_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiRg6 [conv_2_conv_2_weirg6_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiShg_rom [conv_2_conv_2_weishg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiShg [conv_2_conv_2_weishg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiThq_rom [conv_2_conv_2_weithq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiThq [conv_2_conv_2_weithq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiUhA_rom [conv_2_conv_2_weiuha_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiUhA [conv_2_conv_2_weiuha_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiVhK_rom [conv_2_conv_2_weivhk_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiVhK [conv_2_conv_2_weivhk_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiWhU_rom [conv_2_conv_2_weiwhu_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiWhU [conv_2_conv_2_weiwhu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiXh4_rom [conv_2_conv_2_weixh4_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiXh4 [conv_2_conv_2_weixh4_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiYie_rom [conv_2_conv_2_weiyie_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiYie [conv_2_conv_2_weiyie_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiZio_rom [conv_2_conv_2_weizio_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiZio [conv_2_conv_2_weizio_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei0iy_rom [conv_2_conv_2_wei0iy_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei0iy [conv_2_conv_2_wei0iy_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei1iI_rom [conv_2_conv_2_wei1ii_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei1iI [conv_2_conv_2_wei1ii_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei2iS_rom [conv_2_conv_2_wei2is_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei2iS [conv_2_conv_2_wei2is_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei3i2_rom [conv_2_conv_2_wei3i2_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei3i2 [conv_2_conv_2_wei3i2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei4jc_rom [conv_2_conv_2_wei4jc_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei4jc [conv_2_conv_2_wei4jc_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei5jm_rom [conv_2_conv_2_wei5jm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei5jm [conv_2_conv_2_wei5jm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei6jw_rom [conv_2_conv_2_wei6jw_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei6jw [conv_2_conv_2_wei6jw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei7jG_rom [conv_2_conv_2_wei7jg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei7jG [conv_2_conv_2_wei7jg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei8jQ_rom [conv_2_conv_2_wei8jq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei8jQ [conv_2_conv_2_wei8jq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_bia9j0_rom [conv_2_conv_2_bia9j0_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_bia9j0 [conv_2_conv_2_bia9j0_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weibak_rom [conv_2_conv_2_weibak_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weibak [conv_2_conv_2_weibak_default]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=22,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.cnn_ap_dcmp_0_no_dsp_64 [cnn_ap_dcmp_0_no_dsp_64_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dcmp_64ns_64ndEe [cnn_dcmp_64ns_64ndee_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk_div_u [\cnn_urem_4ns_3ns_bbk_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk_div [\cnn_urem_4ns_3ns_bbk_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk [\cnn_urem_4ns_3ns_bbk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_5nbck_DSP48_3 [cnn_mac_muladd_5nbck_dsp48_3_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_5nbck [\cnn_mac_muladd_5nbck(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_14s_8bdk_DSP48_4 [cnn_mul_mul_14s_8bdk_dsp48_4_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_14s_8bdk [\cnn_mul_mul_14s_8bdk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_9s_14bek_DSP48_5 [cnn_mul_mul_9s_14bek_dsp48_5_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_9s_14bek [\cnn_mul_mul_9s_14bek(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_8s_14bfk_DSP48_6 [cnn_mul_mul_8s_14bfk_dsp48_6_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_8s_14bfk [\cnn_mul_mul_8s_14bfk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_10s_1bgk_DSP48_7 [cnn_mul_mul_10s_1bgk_dsp48_7_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_10s_1bgk [\cnn_mul_mul_10s_1bgk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_7sbhl_DSP48_8 [cnn_mac_muladd_7sbhl_dsp48_8_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_7sbhl [\cnn_mac_muladd_7sbhl(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.conv_2 [conv_2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_1_conv_1_weibkb_rom [conv_1_conv_1_weibkb_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_1_conv_1_weibkb [conv_1_conv_1_weibkb_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_1_conv_1_biacud_rom [conv_1_conv_1_biacud_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_1_conv_1_biacud [conv_1_conv_1_biacud_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg_div_u [\cnn_urem_5ns_3ns_eOg_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg_div [\cnn_urem_5ns_3ns_eOg_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg [\cnn_urem_5ns_3ns_eOg(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_14s_9fYi_DSP48_0 [cnn_mul_mul_14s_9fyi_dsp48_0_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_14s_9fYi [\cnn_mul_mul_14s_9fYi(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_9s_14g8j_DSP48_1 [cnn_mul_mul_9s_14g8j_dsp48_1_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_9s_14g8j [\cnn_mul_mul_9s_14g8j(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_6nhbi_DSP48_2 [cnn_mac_muladd_6nhbi_dsp48_2_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_6nhbi [\cnn_mac_muladd_6nhbi(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.conv_1 [conv_1_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_1_dense_1_wbil_rom [dense_1_dense_1_wbil_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_1_dense_1_wbil [dense_1_dense_1_wbil_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_1_dense_1_bbjl_rom [dense_1_dense_1_bbjl_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_1_dense_1_bbjl [dense_1_dense_1_bbjl_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9nbkl_DSP48_9 [cnn_mac_muladd_9nbkl_dsp48_9_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9nbkl [\cnn_mac_muladd_9nbkl(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9sbll_DSP48_10 [cnn_mac_muladd_9sbll_dsp48_10_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9sbll [\cnn_mac_muladd_9sbll(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.dense_1 [dense_1_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.max_pool_2 [max_pool_2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_obtn_rom [dense_out_dense_obtn_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_out_dense_obtn [dense_out_dense_obtn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_obun_rom [dense_out_dense_obun_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_out_dense_obun [dense_out_dense_obun_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_abvn_ram [\dense_out_dense_abvn_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_out_dense_abvn [dense_out_dense_abvn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_f_x_lsbpm_rom [exp_15_7_s_f_x_lsbpm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_f_x_lsbpm [exp_15_7_s_f_x_lsbpm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_exp_x_bqm_rom [exp_15_7_s_exp_x_bqm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_exp_x_bqm [exp_15_7_s_exp_x_bqm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_exp_x_brm_rom [exp_15_7_s_exp_x_brm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_exp_x_brm [exp_15_7_s_exp_x_brm_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.exp_15_7_s [exp_15_7_s_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm_div_u [\cnn_sdiv_22ns_14sbsm_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm_div [\cnn_sdiv_22ns_14sbsm_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm [\cnn_sdiv_22ns_14sbsm(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.soft_max [soft_max_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_13bwn_DSP48_12 [cnn_mac_muladd_13bwn_dsp48_12_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_13bwn [\cnn_mac_muladd_13bwn(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.dense_out [dense_out_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.max_pool_1 [max_pool_1_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_2_dense_2_wbml_rom [dense_2_dense_2_wbml_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_2_dense_2_wbml [dense_2_dense_2_wbml_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_2_dense_2_bbnm_rom [dense_2_dense_2_bbnm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_2_dense_2_bbnm [dense_2_dense_2_bbnm_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9sbom_DSP48_11 [cnn_mac_muladd_9sbom_dsp48_11_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9sbom [\cnn_mac_muladd_9sbom(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.dense_2 [dense_2_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.flat [flat_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.cnn_ap_fpext_0_no_dsp_32 [cnn_ap_fpext_0_no_dsp_32_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_fpext_32ns_64fjZ [\cnn_fpext_32ns_64fjZ(id=1)\]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ_div_u [\cnn_urem_3ns_3ns_fkZ_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ_div [\cnn_urem_3ns_3ns_fkZ_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ [\cnn_urem_3ns_3ns_fkZ(id=1,num_s...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_mux_332_14_1_1 [\cnn_mux_332_14_1_1(id=1,din0_wi...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_mux_134_14_1_1 [\cnn_mux_134_14_1_1(id=1,din0_wi...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_5nflZ_DSP48_13 [cnn_mac_muladd_5nflz_dsp48_13_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_5nflZ [\cnn_mac_muladd_5nflZ(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_4nfmZ_DSP48_14 [cnn_mac_muladd_4nfmz_dsp48_14_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_4nfmZ [\cnn_mac_muladd_4nfmZ(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn [cnn_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_cnn_input [aesl_autobram_cnn_input_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_prediction_output [aesl_autobram_prediction_output_...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CRTL_BUS [aesl_axi_slave_crtl_bus_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_cnn_top&#xD;&#xA;Built simulation snapshot cnn&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.1 (64-bit)&#xD;&#xA;  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019&#xD;&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/xsim.dir/cnn/webtalk/xsim_webtalk.tcl -notrace" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T19:45:03.018+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_dcmp_0_no_dsp_64.vhd:200]" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T19:44:55.082+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set prediction_output_group [add_wave_group prediction_output(bram) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Rst_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Clk_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Dout_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Din_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_WEN_A -into $prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_EN_A -into $prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Addr_A -into $prediction_output_group -radix hex&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/interrupt -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARADDR -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WSTRB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWADDR -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set cnn_input_group [add_wave_group cnn_input(bram) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Rst_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Clk_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Dout_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Din_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_WEN_A -into $cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_EN_A -into $cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Addr_A -into $cnn_input_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/LENGTH_cnn_input -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/LENGTH_prediction_output -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_prediction_output_group [add_wave_group prediction_output(bram) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_RST_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_CLK_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_DOUT_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_DIN_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_WEN_A -into $tb_prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_EN_A -into $tb_prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_ADDR_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARADDR -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WSTRB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWADDR -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_cnn_input_group [add_wave_group cnn_input(bram) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_RST_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_CLK_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_DOUT_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_DIN_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_WEN_A -into $tb_cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_EN_A -into $tb_cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_ADDR_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## save_wave_config cnn.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 354150 ns  Iteration: 1  Process: /apatb_cnn_top/generate_sim_done_proc  File: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 354150 ns  Iteration: 1  Process: /apatb_cnn_top/generate_sim_done_proc  File: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn.autotb.vhd&#xD;&#xA;$finish called at time : 354150 ns&#xD;&#xA;## quit" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:28:01.157+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_fpext_0_no_dsp_32.vhd:190]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_unsigned&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package ieee.std_logic_textio&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Compiling architecture behave of entity xil_defaultlib.cnn_CRTL_BUS_s_axi [cnn_crtl_bus_s_axi_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_bxn_ram [\cnn_conv_1_input_bxn_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_bxn [cnn_conv_1_input_bxn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_byn_ram [\cnn_conv_1_input_byn_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_byn [cnn_conv_1_input_byn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_bBo_ram [\cnn_conv_1_input_bBo_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_bBo [cnn_conv_1_input_bbo_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_out_0_V_ram [\cnn_conv_1_out_0_V_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_out_0_V [cnn_conv_1_out_0_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_out_c_bGp_ram [\cnn_conv_1_out_c_bGp_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_out_c_bGp [cnn_conv_1_out_c_bgp_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oub6t_ram [\cnn_max_pool_1_oub6t_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oub6t [cnn_max_pool_1_oub6t_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucjv_ram [\cnn_max_pool_1_oucjv_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucjv [cnn_max_pool_1_oucjv_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucpw_ram [\cnn_max_pool_1_oucpw_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucpw [cnn_max_pool_1_oucpw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucHz_ram [\cnn_max_pool_1_oucHz_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucHz [cnn_max_pool_1_ouchz_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_conv_2_out_V_ram [\cnn_conv_2_out_V_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_conv_2_out_V [cnn_conv_2_out_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_2_oueNU_ram [\cnn_max_pool_2_oueNU_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_2_oueNU [cnn_max_pool_2_ouenu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_2_oueOU_ram [\cnn_max_pool_2_oueOU_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_2_oueOU [cnn_max_pool_2_oueou_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_flat_array_c_ePU_ram [\cnn_flat_array_c_ePU_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_flat_array_c_ePU [cnn_flat_array_c_epu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_dense_1_out_V_ram [\cnn_dense_1_out_V_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dense_1_out_V [cnn_dense_1_out_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_dense_1_out_cfeY_ram [\cnn_dense_1_out_cfeY_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dense_1_out_cfeY [cnn_dense_1_out_cfey_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_dense_2_out_V_ram [\cnn_dense_2_out_V_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dense_2_out_V [cnn_dense_2_out_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_prediction_V_ram [\cnn_prediction_V_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_prediction_V [cnn_prediction_v_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiibs_rom [conv_2_conv_2_weiibs_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiibs [conv_2_conv_2_weiibs_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weijbC_rom [conv_2_conv_2_weijbc_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weijbC [conv_2_conv_2_weijbc_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weikbM_rom [conv_2_conv_2_weikbm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weikbM [conv_2_conv_2_weikbm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weilbW_rom [conv_2_conv_2_weilbw_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weilbW [conv_2_conv_2_weilbw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weimb6_rom [conv_2_conv_2_weimb6_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weimb6 [conv_2_conv_2_weimb6_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weincg_rom [conv_2_conv_2_weincg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weincg [conv_2_conv_2_weincg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiocq_rom [conv_2_conv_2_weiocq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiocq [conv_2_conv_2_weiocq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weipcA_rom [conv_2_conv_2_weipca_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weipcA [conv_2_conv_2_weipca_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiqcK_rom [conv_2_conv_2_weiqck_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiqcK [conv_2_conv_2_weiqck_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weircU_rom [conv_2_conv_2_weircu_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weircU [conv_2_conv_2_weircu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weisc4_rom [conv_2_conv_2_weisc4_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weisc4 [conv_2_conv_2_weisc4_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weitde_rom [conv_2_conv_2_weitde_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weitde [conv_2_conv_2_weitde_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiudo_rom [conv_2_conv_2_weiudo_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiudo [conv_2_conv_2_weiudo_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weivdy_rom [conv_2_conv_2_weivdy_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weivdy [conv_2_conv_2_weivdy_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiwdI_rom [conv_2_conv_2_weiwdi_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiwdI [conv_2_conv_2_weiwdi_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weixdS_rom [conv_2_conv_2_weixds_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weixdS [conv_2_conv_2_weixds_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiyd2_rom [conv_2_conv_2_weiyd2_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiyd2 [conv_2_conv_2_weiyd2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weizec_rom [conv_2_conv_2_weizec_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weizec [conv_2_conv_2_weizec_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiAem_rom [conv_2_conv_2_weiaem_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiAem [conv_2_conv_2_weiaem_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiBew_rom [conv_2_conv_2_weibew_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiBew [conv_2_conv_2_weibew_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiCeG_rom [conv_2_conv_2_weiceg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiCeG [conv_2_conv_2_weiceg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiDeQ_rom [conv_2_conv_2_weideq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiDeQ [conv_2_conv_2_weideq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiEe0_rom [conv_2_conv_2_weiee0_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiEe0 [conv_2_conv_2_weiee0_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiFfa_rom [conv_2_conv_2_weiffa_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiFfa [conv_2_conv_2_weiffa_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiGfk_rom [conv_2_conv_2_weigfk_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiGfk [conv_2_conv_2_weigfk_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiHfu_rom [conv_2_conv_2_weihfu_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiHfu [conv_2_conv_2_weihfu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiIfE_rom [conv_2_conv_2_weiife_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiIfE [conv_2_conv_2_weiife_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiJfO_rom [conv_2_conv_2_weijfo_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiJfO [conv_2_conv_2_weijfo_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiKfY_rom [conv_2_conv_2_weikfy_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiKfY [conv_2_conv_2_weikfy_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiLf8_rom [conv_2_conv_2_weilf8_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiLf8 [conv_2_conv_2_weilf8_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiMgi_rom [conv_2_conv_2_weimgi_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiMgi [conv_2_conv_2_weimgi_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiNgs_rom [conv_2_conv_2_weings_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiNgs [conv_2_conv_2_weings_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiOgC_rom [conv_2_conv_2_weiogc_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiOgC [conv_2_conv_2_weiogc_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiPgM_rom [conv_2_conv_2_weipgm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiPgM [conv_2_conv_2_weipgm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiQgW_rom [conv_2_conv_2_weiqgw_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiQgW [conv_2_conv_2_weiqgw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiRg6_rom [conv_2_conv_2_weirg6_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiRg6 [conv_2_conv_2_weirg6_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiShg_rom [conv_2_conv_2_weishg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiShg [conv_2_conv_2_weishg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiThq_rom [conv_2_conv_2_weithq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiThq [conv_2_conv_2_weithq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiUhA_rom [conv_2_conv_2_weiuha_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiUhA [conv_2_conv_2_weiuha_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiVhK_rom [conv_2_conv_2_weivhk_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiVhK [conv_2_conv_2_weivhk_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiWhU_rom [conv_2_conv_2_weiwhu_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiWhU [conv_2_conv_2_weiwhu_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiXh4_rom [conv_2_conv_2_weixh4_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiXh4 [conv_2_conv_2_weixh4_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiYie_rom [conv_2_conv_2_weiyie_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiYie [conv_2_conv_2_weiyie_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiZio_rom [conv_2_conv_2_weizio_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiZio [conv_2_conv_2_weizio_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei0iy_rom [conv_2_conv_2_wei0iy_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei0iy [conv_2_conv_2_wei0iy_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei1iI_rom [conv_2_conv_2_wei1ii_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei1iI [conv_2_conv_2_wei1ii_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei2iS_rom [conv_2_conv_2_wei2is_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei2iS [conv_2_conv_2_wei2is_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei3i2_rom [conv_2_conv_2_wei3i2_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei3i2 [conv_2_conv_2_wei3i2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei4jc_rom [conv_2_conv_2_wei4jc_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei4jc [conv_2_conv_2_wei4jc_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei5jm_rom [conv_2_conv_2_wei5jm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei5jm [conv_2_conv_2_wei5jm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei6jw_rom [conv_2_conv_2_wei6jw_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei6jw [conv_2_conv_2_wei6jw_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei7jG_rom [conv_2_conv_2_wei7jg_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei7jG [conv_2_conv_2_wei7jg_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei8jQ_rom [conv_2_conv_2_wei8jq_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei8jQ [conv_2_conv_2_wei8jq_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_bia9j0_rom [conv_2_conv_2_bia9j0_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_bia9j0 [conv_2_conv_2_bia9j0_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weibak_rom [conv_2_conv_2_weibak_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weibak [conv_2_conv_2_weibak_default]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=22,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.cnn_ap_dcmp_0_no_dsp_64 [cnn_ap_dcmp_0_no_dsp_64_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_dcmp_64ns_64ndEe [cnn_dcmp_64ns_64ndee_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk_div_u [\cnn_urem_4ns_3ns_bbk_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk_div [\cnn_urem_4ns_3ns_bbk_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk [\cnn_urem_4ns_3ns_bbk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_5nbck_DSP48_3 [cnn_mac_muladd_5nbck_dsp48_3_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_5nbck [\cnn_mac_muladd_5nbck(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_14s_8bdk_DSP48_4 [cnn_mul_mul_14s_8bdk_dsp48_4_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_14s_8bdk [\cnn_mul_mul_14s_8bdk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_9s_14bek_DSP48_5 [cnn_mul_mul_9s_14bek_dsp48_5_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_9s_14bek [\cnn_mul_mul_9s_14bek(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_8s_14bfk_DSP48_6 [cnn_mul_mul_8s_14bfk_dsp48_6_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_8s_14bfk [\cnn_mul_mul_8s_14bfk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_10s_1bgk_DSP48_7 [cnn_mul_mul_10s_1bgk_dsp48_7_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_10s_1bgk [\cnn_mul_mul_10s_1bgk(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_7sbhl_DSP48_8 [cnn_mac_muladd_7sbhl_dsp48_8_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_7sbhl [\cnn_mac_muladd_7sbhl(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.conv_2 [conv_2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_1_conv_1_weibkb_rom [conv_1_conv_1_weibkb_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_1_conv_1_weibkb [conv_1_conv_1_weibkb_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.conv_1_conv_1_biacud_rom [conv_1_conv_1_biacud_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.conv_1_conv_1_biacud [conv_1_conv_1_biacud_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg_div_u [\cnn_urem_5ns_3ns_eOg_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg_div [\cnn_urem_5ns_3ns_eOg_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg [\cnn_urem_5ns_3ns_eOg(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_14s_9fYi_DSP48_0 [cnn_mul_mul_14s_9fyi_dsp48_0_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_14s_9fYi [\cnn_mul_mul_14s_9fYi(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_9s_14g8j_DSP48_1 [cnn_mul_mul_9s_14g8j_dsp48_1_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_9s_14g8j [\cnn_mul_mul_9s_14g8j(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_6nhbi_DSP48_2 [cnn_mac_muladd_6nhbi_dsp48_2_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_6nhbi [\cnn_mac_muladd_6nhbi(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.conv_1 [conv_1_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_1_dense_1_wbil_rom [dense_1_dense_1_wbil_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_1_dense_1_wbil [dense_1_dense_1_wbil_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_1_dense_1_bbjl_rom [dense_1_dense_1_bbjl_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_1_dense_1_bbjl [dense_1_dense_1_bbjl_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9nbkl_DSP48_9 [cnn_mac_muladd_9nbkl_dsp48_9_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9nbkl [\cnn_mac_muladd_9nbkl(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9sbll_DSP48_10 [cnn_mac_muladd_9sbll_dsp48_10_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9sbll [\cnn_mac_muladd_9sbll(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.dense_1 [dense_1_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.max_pool_2 [max_pool_2_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_obtn_rom [dense_out_dense_obtn_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_out_dense_obtn [dense_out_dense_obtn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_obun_rom [dense_out_dense_obun_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_out_dense_obun [dense_out_dense_obun_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_abvn_ram [\dense_out_dense_abvn_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_out_dense_abvn [dense_out_dense_abvn_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_f_x_lsbpm_rom [exp_15_7_s_f_x_lsbpm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_f_x_lsbpm [exp_15_7_s_f_x_lsbpm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_exp_x_bqm_rom [exp_15_7_s_exp_x_bqm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_exp_x_bqm [exp_15_7_s_exp_x_bqm_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_exp_x_brm_rom [exp_15_7_s_exp_x_brm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_exp_x_brm [exp_15_7_s_exp_x_brm_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.exp_15_7_s [exp_15_7_s_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm_div_u [\cnn_sdiv_22ns_14sbsm_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm_div [\cnn_sdiv_22ns_14sbsm_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm [\cnn_sdiv_22ns_14sbsm(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.soft_max [soft_max_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_13bwn_DSP48_12 [cnn_mac_muladd_13bwn_dsp48_12_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_13bwn [\cnn_mac_muladd_13bwn(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.dense_out [dense_out_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.max_pool_1 [max_pool_1_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_2_dense_2_wbml_rom [dense_2_dense_2_wbml_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_2_dense_2_wbml [dense_2_dense_2_wbml_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.dense_2_dense_2_bbnm_rom [dense_2_dense_2_bbnm_rom_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.dense_2_dense_2_bbnm [dense_2_dense_2_bbnm_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9sbom_DSP48_11 [cnn_mac_muladd_9sbom_dsp48_11_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9sbom [\cnn_mac_muladd_9sbom(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.dense_2 [dense_2_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.flat [flat_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.cnn_ap_fpext_0_no_dsp_32 [cnn_ap_fpext_0_no_dsp_32_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_fpext_32ns_64fjZ [\cnn_fpext_32ns_64fjZ(id=1)\]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ_div_u [\cnn_urem_3ns_3ns_fkZ_div_u(in0_...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ_div [\cnn_urem_3ns_3ns_fkZ_div(in0_wi...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ [\cnn_urem_3ns_3ns_fkZ(id=1,num_s...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_mux_332_14_1_1 [\cnn_mux_332_14_1_1(id=1,din0_wi...]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.cnn_mux_134_14_1_1 [\cnn_mux_134_14_1_1(id=1,din0_wi...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_5nflZ_DSP48_13 [cnn_mac_muladd_5nflz_dsp48_13_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_5nflZ [\cnn_mac_muladd_5nflZ(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_4nfmZ_DSP48_14 [cnn_mac_muladd_4nfmz_dsp48_14_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_4nfmZ [\cnn_mac_muladd_4nfmZ(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.cnn [cnn_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_cnn_input [aesl_autobram_cnn_input_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_prediction_output [aesl_autobram_prediction_output_...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CRTL_BUS [aesl_axi_slave_crtl_bus_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_cnn_top&#xD;&#xA;Built simulation snapshot cnn&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.1 (64-bit)&#xD;&#xA;  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019&#xD;&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/xsim.dir/cnn/webtalk/xsim_webtalk.tcl -notrace" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:27:51.427+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_dcmp_0_no_dsp_64.vhd:200]" projectName="cnn_ap_lp" solutionName="OPT_AP_LP1" date="2024-08-13T18:27:44.127+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
