Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Mar 28 16:11:36 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nahid_timing_summary_routed.rpt -rpx Nahid_timing_summary_routed.rpx
| Design       : Nahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 74 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.974    -6032.833                    912                 1749        0.067        0.000                      0                 1749        1.520        0.000                       0                  1309  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 2.500}        5.000           200.000         
  c1/cycle[0]  {0.000 2.500}        5.000           200.000         
  c1/cycle[1]  {0.000 2.500}        5.000           200.000         
  c1/cycle[2]  {0.000 2.500}        5.000           200.000         
  c1/cycle[3]  {0.000 2.500}        5.000           200.000         
  c1/cycle[4]  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 -4.849     -993.961                    289                 1176        0.067        0.000                      0                 1176        1.520        0.000                       0                  1235  
  c1/cycle[0]       -7.400      -74.347                     29                   30        0.567        0.000                      0                   30        2.000        0.000                       0                    72  
  c1/cycle[1]       -7.179     -107.028                     52                   54        0.629        0.000                      0                   54        2.000        0.000                       0                    74  
  c1/cycle[2]       -3.025      -80.082                     45                   45        0.683        0.000                      0                   45        2.000        0.000                       0                    74  
  c1/cycle[3]       -7.548      -89.669                     45                   47        0.785        0.000                      0                   47        2.000        0.000                       0                    74  
  c1/cycle[4]       -6.794     -154.315                     64                   65        0.551        0.000                      0                   65        2.000        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c1/cycle[0]   clk               -11.906    -4097.830                    784                  799        0.562        0.000                      0                  799  
c1/cycle[1]   clk                -9.507    -3911.891                    792                  798        0.239        0.000                      0                  798  
c1/cycle[2]   clk               -11.217    -3908.750                    788                  797        0.270        0.000                      0                  797  
c1/cycle[3]   clk               -11.974    -4351.258                    788                  796        0.716        0.000                      0                  796  
c1/cycle[4]   clk               -11.157    -4581.352                    795                  798        0.410        0.000                      0                  798  
c1/cycle[1]   c1/cycle[0]        -7.669     -110.716                     52                   53        0.271        0.000                      0                   53  
c1/cycle[2]   c1/cycle[0]        -3.052      -85.707                     45                   45        0.372        0.000                      0                   45  
c1/cycle[3]   c1/cycle[0]        -7.767      -93.613                     43                   46        0.207        0.000                      0                   46  
c1/cycle[4]   c1/cycle[0]        -6.974     -155.305                     63                   64        0.185        0.000                      0                   64  
c1/cycle[0]   c1/cycle[1]        -7.549      -90.856                     32                   32        0.535        0.000                      0                   32  
c1/cycle[2]   c1/cycle[1]        -3.048      -85.779                     45                   45        0.492        0.000                      0                   45  
c1/cycle[3]   c1/cycle[1]        -7.741      -98.804                     45                   47        0.444        0.000                      0                   47  
c1/cycle[4]   c1/cycle[1]        -6.948     -166.868                     65                   66        0.424        0.000                      0                   66  
c1/cycle[0]   c1/cycle[2]        -7.672      -91.207                     32                   32        0.385        0.000                      0                   32  
c1/cycle[1]   c1/cycle[2]        -7.489     -117.574                     54                   54        0.403        0.000                      0                   54  
c1/cycle[3]   c1/cycle[2]        -7.864      -98.691                     46                   47        0.296        0.000                      0                   47  
c1/cycle[4]   c1/cycle[2]        -7.071     -168.693                     65                   66        0.274        0.000                      0                   66  
c1/cycle[0]   c1/cycle[3]        -7.531      -90.319                     32                   32        0.493        0.000                      0                   32  
c1/cycle[1]   c1/cycle[3]        -7.597     -114.603                     53                   54        0.326        0.000                      0                   54  
c1/cycle[2]   c1/cycle[3]        -3.153      -85.009                     45                   45        0.283        0.000                      0                   45  
c1/cycle[4]   c1/cycle[3]        -6.930     -165.533                     65                   66        0.493        0.000                      0                   66  
c1/cycle[0]   c1/cycle[4]        -7.569      -91.213                     31                   32        0.328        0.000                      0                   32  
c1/cycle[1]   c1/cycle[4]        -7.393     -109.921                     52                   53        0.367        0.000                      0                   53  
c1/cycle[2]   c1/cycle[4]        -2.997      -85.249                     44                   44        0.513        0.000                      0                   44  
c1/cycle[3]   c1/cycle[4]        -7.761      -93.040                     45                   46        0.301        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          289  Failing Endpoints,  Worst Slack       -4.849ns,  Total Violation     -993.961ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.849ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 2.850ns (29.070%)  route 6.954ns (70.930%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.599 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    13.241    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    13.548 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.835    14.383    data1/muxr6/add4resul[19]
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124    14.507 r  data1/muxr6/o[19]_i_1/O
                         net (fo=1, routed)           0.000    14.507    data1/r6/D[19]
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[19]/C
                         clock pessimism              0.323     9.662    
                         clock uncertainty           -0.035     9.626    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.032     9.658    data1/r6/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                 -4.849    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 2.850ns (28.956%)  route 6.993ns (71.044%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 9.420 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.599 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    13.241    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    13.548 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.874    14.422    data1/muxr10/add4resul[19]
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124    14.546 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    14.546    data1/r10/D[19]
    SLICE_X1Y52          FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.603     9.420    data1/r10/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.323     9.743    
                         clock uncertainty           -0.035     9.707    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)        0.031     9.738    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                 -4.808    

Slack (VIOLATED) :        -4.717ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r3/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.850ns (29.480%)  route 6.818ns (70.520%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 9.336 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.599 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    13.241    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    13.548 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.699    14.247    data1/muxr3/add4resul[19]
    SLICE_X9Y59          LUT5 (Prop_lut5_I1_O)        0.124    14.371 r  data1/muxr3/o[19]_i_1/O
                         net (fo=1, routed)           0.000    14.371    data1/r3/D[19]
    SLICE_X9Y59          FDRE                                         r  data1/r3/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519     9.336    data1/r3/clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  data1/r3/o_reg[19]/C
                         clock pessimism              0.323     9.659    
                         clock uncertainty           -0.035     9.623    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.031     9.654    data1/r3/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                 -4.717    

Slack (VIOLATED) :        -4.716ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 2.974ns (30.701%)  route 6.713ns (69.299%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.401 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.401    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.724 r  c1/o_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.460    13.185    c1/o_reg[23][1]
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.306    13.491 r  c1/o[21]_i_3/O
                         net (fo=4, routed)           0.776    14.267    data1/muxr6/add4resul[21]
    SLICE_X13Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.391 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    14.391    data1/r6/D[21]
    SLICE_X13Y57         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.341     9.678    
                         clock uncertainty           -0.035     9.642    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)        0.032     9.674    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                 -4.716    

Slack (VIOLATED) :        -4.667ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 2.768ns (28.582%)  route 6.916ns (71.418%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.523 r  c1/o_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.452    12.976    c1/o_reg[19][2]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.301    13.277 r  c1/o[18]_i_3/O
                         net (fo=4, routed)           0.987    14.264    data1/muxr6/add4resul[18]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124    14.388 r  data1/muxr6/o[18]_i_1/O
                         net (fo=1, routed)           0.000    14.388    data1/r6/D[18]
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism              0.341     9.678    
                         clock uncertainty           -0.035     9.642    
    SLICE_X14Y58         FDRE (Setup_fdre_C_D)        0.079     9.721    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                 -4.667    

Slack (VIOLATED) :        -4.652ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 2.859ns (29.764%)  route 6.747ns (70.236%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.401 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.401    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.620 r  c1/o_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.470    13.090    c1/o_reg[23][0]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.295    13.385 r  c1/o[20]_i_3/O
                         net (fo=4, routed)           0.800    14.185    data1/muxr6/add4resul[20]
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124    14.309 r  data1/muxr6/o[20]_i_1/O
                         net (fo=1, routed)           0.000    14.309    data1/r6/D[20]
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism              0.323     9.662    
                         clock uncertainty           -0.035     9.626    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.031     9.657    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 -4.652    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 2.857ns (29.771%)  route 6.740ns (70.229%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.607 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.515    13.122    c1/o_reg[19][1]
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.306    13.428 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.748    14.176    data1/muxr10/add4resul[17]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.300 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    14.300    data1/r10/D[17]
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523     9.340    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.323     9.663    
                         clock uncertainty           -0.035     9.627    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029     9.656    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                 -4.644    

Slack (VIOLATED) :        -4.616ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 2.623ns (27.231%)  route 7.009ns (72.769%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.373 r  c1/o_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.515    12.888    c1/o_reg[11]_0[1]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.306    13.194 r  c1/o[9]_i_1/O
                         net (fo=5, routed)           1.018    14.212    data1/muxr6/add4resul[9]
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.336 r  data1/muxr6/o[9]_i_1/O
                         net (fo=1, routed)           0.000    14.336    data1/r6/D[9]
    SLICE_X12Y55         FDRE                                         r  data1/r6/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  data1/r6/o_reg[9]/C
                         clock pessimism              0.341     9.679    
                         clock uncertainty           -0.035     9.643    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077     9.720    data1/r6/o_reg[9]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                 -4.616    

Slack (VIOLATED) :        -4.609ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.859ns (29.890%)  route 6.706ns (70.110%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 9.341 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.167 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.167    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.284 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.284    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.401 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.401    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.620 r  c1/o_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.470    13.090    c1/o_reg[23][0]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.295    13.385 r  c1/o[20]_i_3/O
                         net (fo=4, routed)           0.759    14.145    data1/muxr10/add4resul[20]
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.269 r  data1/muxr10/o[20]_i_1/O
                         net (fo=1, routed)           0.000    14.269    data1/r10/D[20]
    SLICE_X11Y56         FDRE                                         r  data1/r10/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524     9.341    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  data1/r10/o_reg[20]/C
                         clock pessimism              0.323     9.664    
                         clock uncertainty           -0.035     9.628    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)        0.032     9.660    data1/r10/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                 -4.609    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 data1/r2/o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.508ns (26.248%)  route 7.047ns (73.752%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.644     4.704    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.222 f  data1/r2/o_reg[18]/Q
                         net (fo=5, routed)           2.985     8.207    c1/o_reg[22]_7[7]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.330 f  c1/o[19]_i_22/O
                         net (fo=4, routed)           0.798     9.129    c1/o[19]_i_22_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.253 r  c1/o[23]_i_25/O
                         net (fo=1, routed)           0.331     9.583    c1/o[23]_i_25_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.090 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    11.453    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    11.606 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    11.933 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.933    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.050    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.269 r  c1/o_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.787    13.056    c1/o_reg[11]_0[0]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.295    13.351 r  c1/o[8]_i_1/O
                         net (fo=5, routed)           0.783    14.134    data1/muxr6/add4resul[8]
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.258 r  data1/muxr6/o[8]_i_1/O
                         net (fo=1, routed)           0.000    14.258    data1/r6/D[8]
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[8]/C
                         clock pessimism              0.341     9.678    
                         clock uncertainty           -0.035     9.642    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.031     9.673    data1/r6/o_reg[8]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 -4.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.572     1.414    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X11Y90         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.611    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X10Y90         SRL16E                                       r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X10Y90         SRL16E                                       r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism             -0.504     1.427    
    SLICE_X10Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.544    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.572     1.414    data1/divider/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X11Y91         FDRE                                         r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.112     1.667    data1/divider/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X10Y92         SRLC32E                                      r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X10Y92         SRLC32E                                      r  data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
                         clock pessimism             -0.501     1.430    
    SLICE_X10Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.547    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X4Y90          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=15, routed)          0.077     1.661    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]_0[0]
    SLICE_X4Y90          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.871     1.960    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y90          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.517     1.442    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.075     1.517    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X6Y97          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.608 f  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.051     1.659    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[19]_19[12]
    SLICE_X7Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.704 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.704    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[12]
    SLICE_X7Y97          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.962    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X7Y97          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.504     1.457    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.091     1.548    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.748%)  route 0.290ns (67.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.638     1.481    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X17Y45         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=1, routed)           0.290     1.912    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/p_1_in[2]
    SLICE_X15Y52         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.845     1.934    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X15Y52         FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]/C
                         clock pessimism             -0.251     1.682    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.070     1.752    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.600     1.442    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X1Y89          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=15, routed)          0.111     1.695    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]_0[0]
    SLICE_X3Y90          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y90          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.503     1.459    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.075     1.534    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.596     1.438    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X5Y83          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.707    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]_0[2]
    SLICE_X3Y83          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.868     1.957    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X3Y83          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.480     1.476    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.070     1.546    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.667     1.510    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y46          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.291     1.942    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X4Y60          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y60          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.251     1.707    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.070     1.777    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X7Y89          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.111     1.693    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]_0[7]
    SLICE_X5Y89          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X5Y89          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.070     1.527    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.570     1.412    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X8Y87          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.576 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.113     1.689    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]_0[2]
    SLICE_X11Y87         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.840     1.929    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X11Y87         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.480     1.448    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.075     1.523    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X3Y85    c1/FSM_sequential_cycle_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X5Y88    c1/FSM_sequential_cycle_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X3Y85    c1/FSM_sequential_cycle_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X3Y85    c1/FSM_sequential_cycle_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X3Y85    c1/FSM_sequential_cycle_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X14Y44   data1/r1/o_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X10Y56   data1/r1/o_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y46    data1/r1/o_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X10Y57   data1/r1/o_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y61    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y61    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y60    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y60    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X2Y61    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X2Y61    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y57    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y57    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y57    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y57    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y92   data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y92   data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X10Y90   data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X10Y90   data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y61    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y61    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y57    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y57    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y60    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X6Y60    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[0]

Setup :           29  Failing Endpoints,  Worst Slack       -7.400ns,  Total Violation      -74.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.400ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.319ns  (logic 0.124ns (1.007%)  route 12.195ns (98.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 9.782 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.053    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.892     9.173    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.273 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.782    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.453    10.235    
                         clock uncertainty           -0.035    10.200    
                         time borrowed                2.453    12.653    
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                 -7.400    

Slack (VIOLATED) :        -7.195ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.001ns  (logic 0.124ns (1.033%)  route 11.877ns (98.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 9.672 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.735    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.672    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.453    10.125    
                         clock uncertainty           -0.035    10.089    
                         time borrowed                2.450    12.539    
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                 -7.195    

Slack (VIOLATED) :        -3.769ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.028ns  (logic 0.124ns (1.374%)  route 8.904ns (98.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.631ns = ( 10.131 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.495    15.229    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    15.353 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.409    16.761    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     9.052    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.152 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.131    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.453    10.584    
                         clock uncertainty           -0.035    10.549    
                         time borrowed                2.444    12.993    
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                 -3.769    

Slack (VIOLATED) :        -3.740ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.631ns = ( 10.131 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.493    15.227    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.124    15.351 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.388    16.739    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     9.052    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.152 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.131    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.453    10.584    
                         clock uncertainty           -0.035    10.549    
                         time borrowed                2.450    12.999    
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -16.739    
  -------------------------------------------------------------------
                         slack                                 -3.740    

Slack (VIOLATED) :        -3.269ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.217ns  (logic 0.124ns (1.509%)  route 8.093ns (98.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 9.791 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.142    14.876    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    15.000 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.951    15.950    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.892     9.173    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.273 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.791    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.453    10.244    
                         clock uncertainty           -0.035    10.209    
                         time borrowed                2.473    12.682    
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 -3.269    

Slack (VIOLATED) :        -3.185ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.120ns  (logic 0.124ns (1.527%)  route 7.996ns (98.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 9.791 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.893    14.627    c1/cycle[0]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.124    14.751 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.102    15.853    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.892     9.173    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.273 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.791    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.453    10.244    
                         clock uncertainty           -0.035    10.209    
                         time borrowed                2.459    12.668    
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 -3.185    

Slack (VIOLATED) :        -3.143ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.124ns (1.478%)  route 8.264ns (98.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.631ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.091    12.325    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.449 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    13.621    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     6.552    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     6.652 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     7.631    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.453     8.084    
                         clock uncertainty           -0.035     8.049    
                         time borrowed                2.430    10.479    
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                         -13.621    
  -------------------------------------------------------------------
                         slack                                 -3.143    

Slack (VIOLATED) :        -2.891ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.778ns  (logic 0.124ns (1.594%)  route 7.654ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.244ns = ( 9.744 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.665    14.399    c1/cycle[0]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.124    14.523 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    15.512    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.744    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.453    10.197    
                         clock uncertainty           -0.035    10.162    
                         time borrowed                2.459    12.621    
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                 -2.891    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.913ns  (logic 0.124ns (1.567%)  route 7.789ns (98.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns = ( 9.912 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.095    14.828    c1/cycle[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.124    14.952 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.694    15.646    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.934     9.214    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.314 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.598     9.912    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.453    10.365    
                         clock uncertainty           -0.035    10.330    
                         time borrowed                2.450    12.780    
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.599ns  (logic 0.124ns (1.632%)  route 7.475ns (98.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.127ns = ( 9.627 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.701    14.435    c1/cycle[0]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124    14.559 r  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.774    15.332    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X1Y48          LDCE                                         r  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.440     9.627    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y48          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.453    10.080    
                         clock uncertainty           -0.035    10.045    
                         time borrowed                2.453    12.498    
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -15.332    
  -------------------------------------------------------------------
                         slack                                 -2.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.045ns (2.608%)  route 1.681ns (97.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.681     3.262    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     3.307 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.307    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.648     2.782    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.056     2.838 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.166    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.552     2.614    
                         clock uncertainty            0.035     2.649    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.740    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        1.662ns  (logic 0.045ns (2.708%)  route 1.617ns (97.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 5.353 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.059     5.141    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.045     5.186 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     5.743    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.437     5.071    c1/cycle[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.056     5.127 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     5.353    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.552     4.801    
                         clock uncertainty            0.035     4.836    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     4.906    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -4.906    
                         arrival time                           5.743    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.266ns  (logic 0.045ns (1.986%)  route 2.221ns (98.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 5.929 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.221     6.302    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.045     6.347 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     6.347    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.912     5.545    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.056     5.601 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     5.929    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.552     5.377    
                         clock uncertainty            0.035     5.412    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     5.503    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -5.503    
                         arrival time                           6.347    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.695ns  (logic 0.045ns (1.670%)  route 2.650ns (98.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 6.090 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.650     6.731    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.045     6.776 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.776    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.046     5.679    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.056     5.735 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.090    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.552     5.538    
                         clock uncertainty            0.035     5.573    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.665    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.665    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.705ns  (logic 0.045ns (1.664%)  route 2.660ns (98.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 6.090 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.660     6.741    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     6.786 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     6.786    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.046     5.679    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.056     5.735 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.090    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.552     5.538    
                         clock uncertainty            0.035     5.573    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     5.664    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.045ns (1.550%)  route 2.859ns (98.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.859     4.440    c1/cycle[0]
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.045     4.485 r  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.485    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X7Y43          LDCE                                         r  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.176     3.309    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.056     3.365 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.344     3.709    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y43          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.552     3.157    
                         clock uncertainty            0.035     3.192    
    SLICE_X7Y43          LDCE (Hold_ldce_G_D)         0.091     3.283    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.618ns  (logic 0.045ns (1.719%)  route 2.573ns (98.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.949 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.037     6.119    c1/cycle[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.045     6.164 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     6.700    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.101     5.735    c1/cycle[0]
    SLICE_X14Y58         LUT5 (Prop_lut5_I3_O)        0.056     5.791 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     5.949    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.552     5.397    
                         clock uncertainty            0.035     5.433    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     5.492    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.492    
                         arrival time                           6.700    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.045ns (1.723%)  route 2.567ns (98.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.274     3.855    c1/cycle[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     3.900 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.193    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.912     3.045    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.056     3.101 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.423    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.552     2.871    
                         clock uncertainty            0.035     2.906    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     2.976    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.045ns (1.683%)  route 2.629ns (98.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.205     3.787    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.832 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.423     4.255    c1/enable4_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.912     3.045    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.056     3.101 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.429    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.552     2.877    
                         clock uncertainty            0.035     2.912    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.066     2.978    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.912ns  (logic 0.045ns (1.545%)  route 2.867ns (98.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 6.032 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.867     6.948    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.045     6.993 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     6.993    c1/enable9_reg_i_1_n_0
    SLICE_X6Y43          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.979     5.613    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.056     5.669 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     6.032    c1/enable9_reg_i_2_n_0
    SLICE_X6Y43          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.552     5.479    
                         clock uncertainty            0.035     5.515    
    SLICE_X6Y43          LDCE (Hold_ldce_G_D)         0.120     5.635    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -5.635    
                         arrival time                           6.993    
  -------------------------------------------------------------------
                         slack                                  1.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { c1/FSM_sequential_cycle_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y44   c1/enable10_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X1Y90   c1/enable11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y44   c1/enable1_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X18Y47  c1/seladd2_1_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X19Y47  c1/seladd2_2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X19Y47  c1/seladd2_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X3Y60   c1/selr3_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X3Y60   c1/selr3_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X6Y66   c1/clr4_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X9Y70   c1/clr8_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[1]

Setup :           52  Failing Endpoints,  Worst Slack       -7.179ns,  Total Violation     -107.028ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.179ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.526ns  (logic 0.124ns (1.076%)  route 11.402ns (98.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.689ns = ( 9.189 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    19.260    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.357     8.637    c1/cycle[1]
    SLICE_X6Y67          LUT5 (Prop_lut5_I1_O)        0.100     8.737 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.189    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.454     9.643    
                         clock uncertainty           -0.035     9.608    
                         time borrowed                2.473    12.081    
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                         -19.260    
  -------------------------------------------------------------------
                         slack                                 -7.179    

Slack (VIOLATED) :        -7.168ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.654ns  (logic 0.124ns (1.064%)  route 11.530ns (98.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.829ns = ( 9.329 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    19.389    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.496     8.777    c1/cycle[1]
    SLICE_X8Y66          LUT5 (Prop_lut5_I1_O)        0.100     8.877 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.329    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.454     9.783    
                         clock uncertainty           -0.035     9.747    
                         time borrowed                2.473    12.220    
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                 -7.168    

Slack (VIOLATED) :        -7.083ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.401ns  (logic 0.124ns (1.088%)  route 11.277ns (98.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.694ns = ( 9.194 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    19.136    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.511     8.791    c1/cycle[1]
    SLICE_X10Y68         LUT5 (Prop_lut5_I2_O)        0.100     8.891 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     9.194    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.454     9.648    
                         clock uncertainty           -0.035     9.612    
                         time borrowed                2.440    12.052    
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                 -7.083    

Slack (VIOLATED) :        -6.992ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.319ns  (logic 0.124ns (1.096%)  route 11.195ns (98.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 9.162 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    19.053    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.448     8.729    c1/cycle[1]
    SLICE_X7Y66          LUT5 (Prop_lut5_I1_O)        0.100     8.829 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     9.162    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.454     9.616    
                         clock uncertainty           -0.035     9.581    
                         time borrowed                2.480    12.061    
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -19.053    
  -------------------------------------------------------------------
                         slack                                 -6.992    

Slack (VIOLATED) :        -6.140ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.385ns  (logic 0.124ns (1.089%)  route 11.261ns (98.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 10.116 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    19.119    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.072     9.352    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.100     9.452 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664    10.116    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.454    10.570    
                         clock uncertainty           -0.035    10.535    
                         time borrowed                2.444    12.979    
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -19.119    
  -------------------------------------------------------------------
                         slack                                 -6.140    

Slack (VIOLATED) :        -4.633ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.780ns  (logic 0.124ns (1.053%)  route 11.656ns (98.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.493ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.328    15.562    c1/cycle[1]
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    15.686 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    17.015    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.913     8.694    c1/cycle[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.100     8.794 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699     9.493    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.454     9.947    
                         clock uncertainty           -0.035     9.911    
                         time borrowed                2.470    12.381    
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -17.015    
  -------------------------------------------------------------------
                         slack                                 -4.633    

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 0.124ns (1.525%)  route 8.009ns (98.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.853    12.088    c1/cycle[1]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.124    12.212 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    13.368    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     7.352    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.454     7.806    
                         clock uncertainty           -0.035     7.771    
                         time borrowed                2.444    10.215    
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 0.124ns (1.590%)  route 7.676ns (98.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.478ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.503    11.737    c1/cycle[1]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124    11.861 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    13.034    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     7.478    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.454     7.932    
                         clock uncertainty           -0.035     7.896    
                         time borrowed                2.430    10.326    
  -------------------------------------------------------------------
                         required time                         10.326    
                         arrival time                         -13.034    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.661ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.124ns (1.701%)  route 7.166ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.401    11.636    c1/cycle[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.124    11.760 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.765    12.525    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.627     6.408    c1/cycle[1]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.100     6.508 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     6.993    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.454     7.446    
                         clock uncertainty           -0.035     7.411    
                         time borrowed                2.453     9.864    
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                 -2.661    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 0.124ns (1.653%)  route 7.376ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.351ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.545    10.779    c1/cycle[1]
    SLICE_X1Y48          LUT3 (Prop_lut3_I0_O)        0.124    10.903 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    12.735    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         f  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852     7.351    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.454     7.805    
                         clock uncertainty           -0.035     7.769    
                         time borrowed                2.430    10.199    
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                 -2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.045ns (1.994%)  route 2.212ns (98.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.212     3.794    c1/cycle[1]
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.045     3.839 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.839    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.122     3.256    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.056     3.312 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.635    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.551     3.084    
                         clock uncertainty            0.035     3.119    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.210    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.492ns  (logic 0.045ns (3.016%)  route 1.447ns (96.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 5.340 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.800     4.882    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     4.927 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     5.574    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.420     5.054    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.056     5.110 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.340    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.551     4.788    
                         clock uncertainty            0.035     4.824    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     4.894    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 5.830 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.300    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.914     5.547    c1/cycle[1]
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.056     5.603 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.830    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.551     5.279    
                         clock uncertainty            0.035     5.314    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.399    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.399    
                         arrival time                           6.300    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 5.365 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.153     5.235    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.045     5.280 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     5.837    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.449     5.082    c1/cycle[1]
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.056     5.138 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     5.365    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.551     4.814    
                         clock uncertainty            0.035     4.849    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     4.919    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -4.919    
                         arrival time                           5.837    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.045ns (1.765%)  route 2.505ns (98.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 6.153 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.208     6.291    c1/cycle[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     6.336 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.297     6.632    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X11Y43         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.122     5.756    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.056     5.812 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.341     6.153    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.551     5.602    
                         clock uncertainty            0.035     5.637    
    SLICE_X11Y43         LDCE (Hold_ldce_G_D)         0.066     5.703    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.703    
                         arrival time                           6.632    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.164ns  (logic 0.045ns (2.079%)  route 2.119ns (97.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 5.724 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     6.247    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.808     5.442    c1/cycle[1]
    SLICE_X9Y70          LUT5 (Prop_lut5_I4_O)        0.056     5.498 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     5.724    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.551     5.173    
                         clock uncertainty            0.035     5.209    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     5.279    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -5.279    
                         arrival time                           6.247    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.893ns  (logic 0.045ns (2.377%)  route 1.848ns (97.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 5.428 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.848     5.930    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.045     5.975 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.975    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.410     5.043    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.099 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.428    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.551     4.876    
                         clock uncertainty            0.035     4.912    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.003    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.003    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.251ns  (logic 0.045ns (1.999%)  route 2.206ns (98.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 5.775 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.801     5.883    c1/cycle[1]
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.045     5.928 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.333    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.858     5.492    c1/cycle[1]
    SLICE_X3Y61          LUT5 (Prop_lut5_I3_O)        0.056     5.548 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.775    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.551     5.223    
                         clock uncertainty            0.035     5.259    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.329    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.329    
                         arrival time                           6.333    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.334ns  (logic 0.045ns (1.928%)  route 2.289ns (98.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 5.828 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.651     6.416    c1/clr5_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.912     5.546    c1/cycle[1]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.056     5.602 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.227     5.828    c1/clr6_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.551     5.277    
                         clock uncertainty            0.035     5.313    
    SLICE_X9Y60          LDCE (Hold_ldce_G_D)         0.070     5.383    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -5.383    
                         arrival time                           6.416    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.627ns  (logic 0.045ns (1.713%)  route 2.582ns (98.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 6.079 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.582     6.664    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.045     6.709 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.709    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.035     5.668    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.056     5.724 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.079    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.551     5.527    
                         clock uncertainty            0.035     5.563    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.655    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.655    
                         arrival time                           6.709    
  -------------------------------------------------------------------
                         slack                                  1.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[1]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { c1/FSM_sequential_cycle_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y56   c1/enable5_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X18Y46  c1/seladd2_1_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X17Y47  c1/seladd2_1_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y61   c1/seldiv_2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y61   c1/seldiv_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y81   c1/clr11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X7Y68   c1/clr7_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X1Y90   c1/enable11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y59   c1/enable2_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y59   c1/enable4_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[2]

Setup :           45  Failing Endpoints,  Worst Slack       -3.025ns,  Total Violation      -80.082ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.025ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.628ns  (logic 0.124ns (1.626%)  route 7.504ns (98.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns = ( 9.468 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.385    14.119    c1/cycle[2]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.118    15.361    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.470     8.750    c1/cycle[2]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.100     8.850 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.468    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.453     9.921    
                         clock uncertainty           -0.035     9.886    
                         time borrowed                2.450    12.336    
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -3.025    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.600ns  (logic 0.124ns (1.632%)  route 7.476ns (98.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.089ns = ( 9.589 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.022ns
    Computed max time borrow:         2.478ns
    Time borrowed from endpoint:      2.478ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.006    13.740    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124    13.864 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.470    15.334    c1/enable8_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.539     8.820    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.100     8.920 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     9.589    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.453    10.042    
                         clock uncertainty           -0.035    10.007    
                         time borrowed                2.478    12.485    
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.831ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.501ns  (logic 0.124ns (1.653%)  route 7.377ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.042ns = ( 9.542 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.582    14.315    c1/cycle[2]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124    14.439 f  c1/selr9_reg[0]_i_1/O
                         net (fo=1, routed)           0.796    15.235    c1/selr9_reg[0]_i_1_n_0
    SLICE_X4Y45          LDCE                                         f  c1/selr9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.699     8.980    c1/cycle[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.100     9.080 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.462     9.542    c1/selr9_reg[1]_i_2_n_0
    SLICE_X4Y45          LDCE                                         r  c1/selr9_reg[0]/G
                         clock pessimism              0.453     9.995    
                         clock uncertainty           -0.035     9.960    
                         time borrowed                2.444    12.404    
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.831    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.431ns  (logic 0.124ns (1.669%)  route 7.307ns (98.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns = ( 9.490 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.087    15.165    c1/selr9_reg[1]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.470     8.750    c1/cycle[2]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.100     8.850 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.640     9.490    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/G
                         clock pessimism              0.453     9.943    
                         clock uncertainty           -0.035     9.908    
                         time borrowed                2.444    12.352    
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.634ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.326ns  (logic 0.124ns (1.693%)  route 7.202ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.035ns = ( 9.535 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.435    14.168    c1/cycle[2]
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.124    14.292 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.767    15.060    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X2Y45          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.478     9.535    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X2Y45          LDCE                                         r  c1/opadd2_reg[1]/G
                         clock pessimism              0.453     9.988    
                         clock uncertainty           -0.035     9.953    
                         time borrowed                2.473    12.426    
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 -2.634    

Slack (VIOLATED) :        -2.578ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 8.355 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.716    12.449    c1/cycle[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    12.573 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.208    13.781    c1/clr5_reg_i_1_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.564     7.844    c1/cycle[2]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.100     7.944 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.411     8.355    c1/seladd5_2_reg_i_2_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/G
                         clock pessimism              0.453     8.808    
                         clock uncertainty           -0.035     8.773    
                         time borrowed                2.430    11.203    
  -------------------------------------------------------------------
                         required time                         11.203    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                 -2.578    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.286ns  (logic 0.124ns (1.702%)  route 7.162ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 9.617 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.942    15.019    c1/selr9_reg[1]_i_1_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.699     8.980    c1/cycle[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.100     9.080 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.536     9.617    c1/selr9_reg[1]_i_2_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.453    10.069    
                         clock uncertainty           -0.035    10.034    
                         time borrowed                2.440    12.474    
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.481ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.520ns  (logic 0.124ns (1.649%)  route 7.396ns (98.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.411ns = ( 9.911 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.240    13.973    c1/cycle[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.097 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    15.253    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     9.911    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.453    10.364    
                         clock uncertainty           -0.035    10.329    
                         time borrowed                2.444    12.773    
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                 -2.481    

Slack (VIOLATED) :        -2.436ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.420ns  (logic 0.124ns (1.671%)  route 7.296ns (98.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.324ns = ( 9.824 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.024ns
    Computed max time borrow:         2.476ns
    Time borrowed from endpoint:      2.476ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.076    15.154    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.887     9.167    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.100     9.267 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.824    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.453    10.277    
                         clock uncertainty           -0.035    10.242    
                         time borrowed                2.476    12.718    
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -2.436    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.253ns  (logic 0.124ns (1.710%)  route 7.129ns (98.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.324ns = ( 9.824 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.140    13.874    c1/cycle[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I1_O)        0.124    13.998 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    14.986    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.887     9.167    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.100     9.267 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.824    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.453    10.277    
                         clock uncertainty           -0.035    10.242    
                         time borrowed                2.459    12.701    
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.045ns (1.644%)  route 2.692ns (98.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.285     3.866    c1/cycle[2]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.045     3.911 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.407     4.318    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.542     3.675    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.056     3.731 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.351     4.082    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/G
                         clock pessimism             -0.552     3.530    
                         clock uncertainty            0.035     3.565    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     3.635    c1/clr7_reg
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.848ns  (logic 0.045ns (2.435%)  route 1.803ns (97.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 5.577 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.803     5.884    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045     5.929 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.929    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.559     5.193    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.056     5.249 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.577    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.552     5.025    
                         clock uncertainty            0.035     5.060    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.151    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.151    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.009ns  (logic 0.045ns (2.240%)  route 1.964ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 5.662 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.559     5.640    c1/cycle[2]
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.045     5.685 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.090    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.746     5.380    c1/cycle[2]
    SLICE_X3Y61          LUT5 (Prop_lut5_I1_O)        0.056     5.436 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.662    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.552     5.110    
                         clock uncertainty            0.035     5.146    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.216    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.216    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.045ns (1.863%)  route 2.370ns (98.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.370     3.952    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.997 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.997    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     3.109    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.165 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.493    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.552     2.940    
                         clock uncertainty            0.035     2.976    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.067    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.708ns  (logic 0.045ns (2.635%)  route 1.663ns (97.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 5.275 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     5.151    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     5.196 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     5.789    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.356     4.990    c1/cycle[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.056     5.046 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.275    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.552     4.723    
                         clock uncertainty            0.035     4.759    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     4.825    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.825    
                         arrival time                           5.789    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.966ns  (logic 0.045ns (2.289%)  route 1.921ns (97.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 5.390 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.364     5.445    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045     5.490 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     6.048    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.474     5.108    c1/cycle[2]
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.056     5.164 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     5.390    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.552     4.838    
                         clock uncertainty            0.035     4.873    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     4.943    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -4.943    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.379ns  (logic 0.045ns (1.892%)  route 2.334ns (98.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 5.722 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     5.151    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     5.196 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.264     6.460    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y61          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.806     5.440    c1/cycle[2]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.056     5.496 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.722    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y61          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.552     5.170    
                         clock uncertainty            0.035     5.205    
    SLICE_X4Y61          LDCE (Hold_ldce_G_D)         0.066     5.271    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.271    
                         arrival time                           6.460    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.714ns  (logic 0.045ns (1.658%)  route 2.669ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 6.008 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.669     6.750    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.045     6.795 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.795    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.964     5.598    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.056     5.654 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.008    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.552     5.456    
                         clock uncertainty            0.035     5.491    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.583    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.344ns  (logic 0.045ns (1.920%)  route 2.299ns (98.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 5.662 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     5.151    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     5.196 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.230     6.426    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.746     5.380    c1/cycle[2]
    SLICE_X3Y60          LUT5 (Prop_lut5_I3_O)        0.056     5.436 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.227     5.662    c1/selr3_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.552     5.110    
                         clock uncertainty            0.035     5.145    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.066     5.211    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.211    
                         arrival time                           6.426    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.045ns (1.608%)  route 2.754ns (98.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.754     4.336    c1/cycle[2]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.045     4.381 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.381    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.079     3.213    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.056     3.269 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.592    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.552     3.039    
                         clock uncertainty            0.035     3.075    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.166    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  1.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[2]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { c1/FSM_sequential_cycle_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X6Y43   c1/enable9_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X7Y46   c1/seladd4_1_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X7Y46   c1/seladd4_1_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X6Y46   c1/seladd4_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y44   c1/selr4_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y44   c1/selr4_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X3Y57   c1/selsqrt_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X10Y69  c1/clr10_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X6Y66   c1/clr4_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X1Y90   c1/enable11_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[3]

Setup :           45  Failing Endpoints,  Worst Slack       -7.548ns,  Total Violation      -89.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.548ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.193ns  (logic 0.124ns (1.017%)  route 12.069ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.011ns = ( 9.511 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.927    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     8.926    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     9.026 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.511    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.453     9.964    
                         clock uncertainty           -0.035     9.929    
                         time borrowed                2.450    12.379    
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 -7.548    

Slack (VIOLATED) :        -7.433ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.512ns  (logic 0.124ns (0.991%)  route 12.388ns (99.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 9.941 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.245    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.051     9.332    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.432 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.941    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.453    10.394    
                         clock uncertainty           -0.035    10.359    
                         time borrowed                2.453    12.812    
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -20.245    
  -------------------------------------------------------------------
                         slack                                 -7.433    

Slack (VIOLATED) :        -7.395ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 0.124ns (1.078%)  route 11.375ns (98.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    16.733    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.115     5.896    c1/cycle[3]
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.100     5.996 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     6.447    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.453     6.900    
                         clock uncertainty           -0.035     6.865    
                         time borrowed                2.473     9.338    
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 -7.395    

Slack (VIOLATED) :        -7.272ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.628ns  (logic 0.124ns (1.066%)  route 11.504ns (98.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.699ns = ( 9.199 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    19.362    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.367     8.648    c1/cycle[3]
    SLICE_X8Y66          LUT5 (Prop_lut5_I0_O)        0.100     8.748 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.199    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.453     9.652    
                         clock uncertainty           -0.035     9.617    
                         time borrowed                2.473    12.090    
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                 -7.272    

Slack (VIOLATED) :        -7.201ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.375ns  (logic 0.124ns (1.090%)  route 11.251ns (98.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.550ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    16.609    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.367     6.147    c1/cycle[3]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.100     6.247 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.550    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.453     7.003    
                         clock uncertainty           -0.035     6.968    
                         time borrowed                2.440     9.408    
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 -7.201    

Slack (VIOLATED) :        -7.169ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.292ns  (logic 0.124ns (1.098%)  route 11.168ns (98.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 8.960 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    19.026    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.245     8.526    c1/cycle[3]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.100     8.626 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     8.960    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.453     9.413    
                         clock uncertainty           -0.035     9.377    
                         time borrowed                2.480    11.857    
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                         -19.026    
  -------------------------------------------------------------------
                         slack                                 -7.169    

Slack (VIOLATED) :        -5.426ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.358ns  (logic 0.124ns (1.092%)  route 11.234ns (98.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.305ns = ( 10.805 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    19.092    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.760    10.041    c1/cycle[3]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.100    10.141 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664    10.805    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.453    11.258    
                         clock uncertainty           -0.035    11.222    
                         time borrowed                2.444    13.666    
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                 -5.426    

Slack (VIOLATED) :        -5.122ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.636ns  (logic 0.124ns (0.981%)  route 12.512ns (99.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.890ns = ( 12.390 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.369    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.196    11.477    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.100    11.577 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.390    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.453    12.843    
                         clock uncertainty           -0.035    12.807    
                         time borrowed                2.440    15.247    
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -5.122    

Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        6.453ns  (logic 0.124ns (1.922%)  route 6.329ns (98.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.960ns = ( 9.460 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.022ns
    Computed max time borrow:         2.478ns
    Time borrowed from endpoint:      2.478ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.859    12.592    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.124    12.716 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.470    14.187    c1/enable8_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.410     8.691    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.100     8.791 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     9.460    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.453     9.913    
                         clock uncertainty           -0.035     9.878    
                         time borrowed                2.478    12.356    
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.810ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        6.725ns  (logic 0.124ns (1.844%)  route 6.601ns (98.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.278ns = ( 9.778 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.605    13.338    c1/cycle[3]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124    13.462 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.996    14.459    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.779     9.060    c1/cycle[3]
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.160 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.778    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.453    10.231    
                         clock uncertainty           -0.035    10.195    
                         time borrowed                2.453    12.648    
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                 -1.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.751%)  route 1.591ns (97.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 5.359 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     5.672    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.045     5.717 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.717    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.341     4.974    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.056     5.030 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.359    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.552     4.806    
                         clock uncertainty            0.035     4.842    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     4.933    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.717    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.295%)  route 1.916ns (97.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 5.584 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.511     5.592    c1/cycle[3]
    SLICE_X2Y61          LUT4 (Prop_lut4_I2_O)        0.045     5.637 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.042    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.668     5.301    c1/cycle[3]
    SLICE_X3Y61          LUT5 (Prop_lut5_I2_O)        0.056     5.357 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.584    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.552     5.032    
                         clock uncertainty            0.035     5.067    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.137    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.137    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.045ns (2.174%)  route 2.024ns (97.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     3.145    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     3.190 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.461     3.651    c1/clr5_reg_i_1_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.771     2.905    c1/cycle[3]
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.056     2.961 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.227     3.188    c1/clr5_reg_i_2_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.552     2.635    
                         clock uncertainty            0.035     2.671    
    SLICE_X5Y72          LDCE (Hold_ldce_G_D)         0.070     2.741    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.409     3.990    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.045     4.035 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.035    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.995     3.128    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.056     3.184 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.539    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.552     2.987    
                         clock uncertainty            0.035     3.022    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     3.113    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.260ns  (logic 0.045ns (1.991%)  route 2.215ns (98.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 5.819 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.651     6.341    c1/clr5_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.902     5.536    c1/cycle[3]
    SLICE_X9Y60          LUT5 (Prop_lut5_I2_O)        0.056     5.592 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.227     5.819    c1/clr6_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.552     5.266    
                         clock uncertainty            0.035     5.302    
    SLICE_X9Y60          LDCE (Hold_ldce_G_D)         0.070     5.372    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -5.372    
                         arrival time                           6.341    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.045ns (1.739%)  route 2.542ns (98.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.542     4.124    c1/cycle[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.045     4.169 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.169    c1/enable6_reg_i_1_n_0
    SLICE_X8Y42          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.145     3.278    c1/cycle[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.056     3.334 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     3.568    c1/enable6_reg_i_2_n_0
    SLICE_X8Y42          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.552     3.016    
                         clock uncertainty            0.035     3.051    
    SLICE_X8Y42          LDCE (Hold_ldce_G_D)         0.120     3.171    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.085ns  (logic 0.045ns (2.159%)  route 2.040ns (97.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 5.584 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.040     6.121    c1/cycle[3]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.045     6.166 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.166    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.668     5.301    c1/cycle[3]
    SLICE_X3Y61          LUT5 (Prop_lut5_I2_O)        0.056     5.357 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.584    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.552     5.032    
                         clock uncertainty            0.035     5.067    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.159    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.159    
                         arrival time                           6.166    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.557ns  (logic 0.045ns (1.760%)  route 2.512ns (98.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 6.039 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.512     6.594    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     6.639 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.639    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.995     5.628    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.056     5.684 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.039    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.552     5.487    
                         clock uncertainty            0.035     5.522    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.614    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.614    
                         arrival time                           6.639    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.373ns  (logic 0.045ns (1.896%)  route 2.328ns (98.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 5.858 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.764     6.455    c1/clr5_reg_i_1_n_0
    SLICE_X10Y60         LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.940     5.574    c1/cycle[3]
    SLICE_X10Y60         LUT5 (Prop_lut5_I3_O)        0.056     5.630 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.228     5.858    c1/clr9_reg_i_1_n_0
    SLICE_X10Y60         LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.552     5.305    
                         clock uncertainty            0.035     5.341    
    SLICE_X10Y60         LDCE (Hold_ldce_G_D)         0.059     5.400    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -5.400    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 5.595 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.225    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.679     5.313    c1/cycle[3]
    SLICE_X11Y69         LUT5 (Prop_lut5_I3_O)        0.056     5.369 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.595    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.552     5.043    
                         clock uncertainty            0.035     5.079    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.164    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  1.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[3]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { c1/FSM_sequential_cycle_reg[3]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X1Y48  c1/seladd3_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y91  c1/selr11_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y91  c1/selr11_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X9Y60  c1/clr6_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X1Y90  c1/enable11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y61  c1/seldiv_2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X4Y61  c1/seldiv_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X3Y61  c1/selr10_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X3Y61  c1/selr10_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y81  c1/clr11_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[4]

Setup :           64  Failing Endpoints,  Worst Slack       -6.794ns,  Total Violation     -154.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.794ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.719ns  (logic 0.124ns (1.058%)  route 11.595ns (98.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 9.788 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    19.452    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.898     9.179    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.279 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.788    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.453    10.241    
                         clock uncertainty           -0.035    10.206    
                         time borrowed                2.453    12.659    
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 -6.794    

Slack (VIOLATED) :        -6.697ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.400ns  (logic 0.124ns (1.088%)  route 11.276ns (98.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 9.569 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.134    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.704     8.985    c1/cycle[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.100     9.085 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.569    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.453    10.022    
                         clock uncertainty           -0.035     9.987    
                         time borrowed                2.450    12.437    
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                 -6.697    

Slack (VIOLATED) :        -4.929ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.237ns  (logic 0.124ns (1.342%)  route 9.113ns (98.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.652ns = ( 9.152 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    16.971    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.319     8.600    c1/cycle[4]
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.100     8.700 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.152    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.453     9.604    
                         clock uncertainty           -0.035     9.569    
                         time borrowed                2.473    12.042    
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                 -4.929    

Slack (VIOLATED) :        -4.727ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.113ns  (logic 0.124ns (1.361%)  route 8.989ns (98.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 9.262 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    16.847    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.579     8.859    c1/cycle[4]
    SLICE_X10Y68         LUT5 (Prop_lut5_I3_O)        0.100     8.959 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     9.262    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.453     9.715    
                         clock uncertainty           -0.035     9.680    
                         time borrowed                2.440    12.120    
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                         -16.847    
  -------------------------------------------------------------------
                         slack                                 -4.727    

Slack (VIOLATED) :        -4.678ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.366ns  (logic 0.124ns (1.324%)  route 9.242ns (98.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 9.531 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    17.100    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.699     8.979    c1/cycle[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I4_O)        0.100     9.079 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.531    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.453     9.984    
                         clock uncertainty           -0.035     9.949    
                         time borrowed                2.473    12.422    
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                 -4.678    

Slack (VIOLATED) :        -4.674ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.030ns  (logic 0.124ns (1.373%)  route 8.906ns (98.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 9.193 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    16.764    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.478     8.759    c1/cycle[4]
    SLICE_X7Y66          LUT5 (Prop_lut5_I3_O)        0.100     8.859 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     9.193    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.453     9.645    
                         clock uncertainty           -0.035     9.610    
                         time borrowed                2.480    12.090    
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                 -4.674    

Slack (VIOLATED) :        -4.251ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        12.149ns  (logic 0.124ns (1.021%)  route 12.025ns (98.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.245ns = ( 12.745 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.697    18.431    c1/cycle[4]
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.124    18.555 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.883    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.665    11.945    c1/cycle[4]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.100    12.045 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    12.745    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.453    13.197    
                         clock uncertainty           -0.035    13.162    
                         time borrowed                2.470    15.632    
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -19.883    
  -------------------------------------------------------------------
                         slack                                 -4.251    

Slack (VIOLATED) :        -3.889ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.805ns  (logic 0.124ns (1.408%)  route 8.681ns (98.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.302ns = ( 9.802 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.850    14.583    c1/cycle[4]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124    14.707 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    16.539    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852     9.802    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.453    10.255    
                         clock uncertainty           -0.035    10.220    
                         time borrowed                2.430    12.650    
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -16.539    
  -------------------------------------------------------------------
                         slack                                 -3.889    

Slack (VIOLATED) :        -3.860ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.843ns  (logic 0.124ns (1.047%)  route 11.719ns (98.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.358ns = ( 12.858 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    19.576    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.665    11.945    c1/cycle[4]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.100    12.045 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.858    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.453    13.311    
                         clock uncertainty           -0.035    13.276    
                         time borrowed                2.440    15.716    
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -19.576    
  -------------------------------------------------------------------
                         slack                                 -3.860    

Slack (VIOLATED) :        -3.617ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.423ns  (logic 0.124ns (1.472%)  route 8.299ns (98.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.192ns = ( 9.692 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.850    14.583    c1/cycle[4]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124    14.707 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.450    16.157    c1/enable3_reg_i_1_n_0
    SLICE_X15Y54         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.665     8.946    c1/cycle[4]
    SLICE_X15Y58         LUT5 (Prop_lut5_I3_O)        0.100     9.046 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.647     9.692    c1/selr2_reg[1]_i_1_n_0
    SLICE_X15Y54         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.453    10.145    
                         clock uncertainty           -0.035    10.110    
                         time borrowed                2.430    12.540    
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                 -3.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        1.615ns  (logic 0.045ns (2.787%)  route 1.570ns (97.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 5.571 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.570     5.651    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.045     5.696 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.696    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.553     5.187    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.056     5.243 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.571    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.552     5.019    
                         clock uncertainty            0.035     5.054    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.145    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.145    
                         arrival time                           5.696    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.110%)  route 2.087ns (97.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.087     3.669    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.045     3.714 f  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.714    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840     2.974    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.056     3.030 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.358    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.552     2.805    
                         clock uncertainty            0.035     2.841    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     2.932    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.045ns (1.746%)  route 2.532ns (98.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.532     4.114    c1/cycle[4]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.045     4.159 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.159    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.115     3.249    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.056     3.305 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.628    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.552     3.076    
                         clock uncertainty            0.035     3.111    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.202    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        1.749ns  (logic 0.045ns (2.572%)  route 1.704ns (97.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 5.312 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.111     5.192    c1/cycle[4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.045     5.237 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     5.831    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.392     5.026    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.082 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.312    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.552     4.759    
                         clock uncertainty            0.035     4.795    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     4.861    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.861    
                         arrival time                           5.831    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.045ns (2.203%)  route 1.998ns (97.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.998     3.579    c1/cycle[4]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.045     3.624 f  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.624    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.611     2.744    c1/cycle[4]
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.056     2.800 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.027    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.552     2.475    
                         clock uncertainty            0.035     2.510    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     2.602    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.045ns (1.835%)  route 2.407ns (98.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.114     3.695    c1/cycle[4]
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.045     3.740 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.033    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840     2.974    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.056     3.030 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.352    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.552     2.800    
                         clock uncertainty            0.035     2.835    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     2.905    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.919     3.500    c1/cycle[4]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.045     3.545 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     4.082    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.041     3.174    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.056     3.230 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     3.389    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.552     2.837    
                         clock uncertainty            0.035     2.872    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     2.931    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        1.958ns  (logic 0.045ns (2.298%)  route 1.913ns (97.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 5.312 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.266     5.348    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     5.393 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     6.039    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.392     5.026    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.082 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.312    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.552     4.759    
                         clock uncertainty            0.035     4.795    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     4.865    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.865    
                         arrival time                           6.039    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.045ns (1.799%)  route 2.457ns (98.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.033     3.615    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.045     3.660 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.423     4.083    c1/enable4_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840     2.974    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.056     3.030 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.358    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.552     2.805    
                         clock uncertainty            0.035     2.841    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.066     2.907    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.045ns (1.636%)  route 2.705ns (98.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.279     3.861    c1/cycle[4]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.906 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.426     4.332    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.895     3.029    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.056     3.085 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.511     3.596    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.552     3.043    
                         clock uncertainty            0.035     3.079    
    SLICE_X18Y46         LDCE (Hold_ldce_G_D)         0.070     3.149    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[4]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { c1/FSM_sequential_cycle_reg[4]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X10Y69  c1/clr10_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y72   c1/clr5_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X9Y60   c1/clr6_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X9Y70   c1/clr8_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X10Y69  c1/clr10_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y81   c1/clr11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X5Y72   c1/clr5_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X10Y60  c1/clr9_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X11Y47  c1/selr7_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2.500       2.000      SLICE_X6Y54   c1/enable3_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  clk

Setup :          784  Failing Endpoints,  Worst Slack      -11.906ns,  Total Violation    -4097.830ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.906ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.167ns  (logic 3.049ns (37.333%)  route 5.118ns (62.667%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.576 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    20.218    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    20.525 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.835    21.360    data1/muxr6/add4resul[19]
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.484 r  data1/muxr6/o[19]_i_1/O
                         net (fo=1, routed)           0.000    21.484    data1/r6/D[19]
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[19]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.032     9.578    data1/r6/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.578    
                         arrival time                         -21.484    
  -------------------------------------------------------------------
                         slack                                -11.906    

Slack (VIOLATED) :        -11.865ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.206ns  (logic 3.049ns (37.157%)  route 5.157ns (62.843%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 9.420 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.576 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    20.218    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    20.525 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.874    21.399    data1/muxr10/add4resul[19]
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124    21.523 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    21.523    data1/r10/D[19]
    SLICE_X1Y52          FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.603     9.420    data1/r10/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.243     9.663    
                         clock uncertainty           -0.035     9.627    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)        0.031     9.658    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -21.523    
  -------------------------------------------------------------------
                         slack                                -11.865    

Slack (VIOLATED) :        -11.791ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.050ns  (logic 3.173ns (39.415%)  route 4.877ns (60.585%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.378 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.378    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.701 r  c1/o_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.460    20.162    c1/o_reg[23][1]
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.306    20.468 r  c1/o[21]_i_3/O
                         net (fo=4, routed)           0.776    21.244    data1/muxr6/add4resul[21]
    SLICE_X13Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.368 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    21.368    data1/r6/D[21]
    SLICE_X13Y57         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)        0.032     9.576    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -21.368    
  -------------------------------------------------------------------
                         slack                                -11.791    

Slack (VIOLATED) :        -11.774ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r3/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.031ns  (logic 3.049ns (37.966%)  route 4.982ns (62.034%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 9.336 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.576 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    20.218    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    20.525 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.699    21.224    data1/muxr3/add4resul[19]
    SLICE_X9Y59          LUT5 (Prop_lut5_I1_O)        0.124    21.348 r  data1/muxr3/o[19]_i_1/O
                         net (fo=1, routed)           0.000    21.348    data1/r3/D[19]
    SLICE_X9Y59          FDRE                                         r  data1/r3/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519     9.336    data1/r3/clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  data1/r3/o_reg[19]/C
                         clock pessimism              0.243     9.579    
                         clock uncertainty           -0.035     9.543    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.031     9.574    data1/r3/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                         -21.348    
  -------------------------------------------------------------------
                         slack                                -11.774    

Slack (VIOLATED) :        -11.742ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.048ns  (logic 2.967ns (36.868%)  route 5.081ns (63.132%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.500 r  c1/o_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.452    19.953    c1/o_reg[19][2]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.301    20.254 r  c1/o[18]_i_3/O
                         net (fo=4, routed)           0.987    21.241    data1/muxr6/add4resul[18]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124    21.365 r  data1/muxr6/o[18]_i_1/O
                         net (fo=1, routed)           0.000    21.365    data1/r6/D[18]
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X14Y58         FDRE (Setup_fdre_C_D)        0.079     9.623    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -21.365    
  -------------------------------------------------------------------
                         slack                                -11.742    

Slack (VIOLATED) :        -11.709ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.969ns  (logic 3.058ns (38.375%)  route 4.911ns (61.625%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.378 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.378    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.597 r  c1/o_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.470    20.067    c1/o_reg[23][0]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.295    20.362 r  c1/o[20]_i_3/O
                         net (fo=4, routed)           0.800    21.162    data1/muxr6/add4resul[20]
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.286 r  data1/muxr6/o[20]_i_1/O
                         net (fo=1, routed)           0.000    21.286    data1/r6/D[20]
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.031     9.577    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                         -21.286    
  -------------------------------------------------------------------
                         slack                                -11.709    

Slack (VIOLATED) :        -11.701ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.960ns  (logic 3.056ns (38.393%)  route 4.904ns (61.607%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.584 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.515    20.099    c1/o_reg[19][1]
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.306    20.405 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.748    21.153    data1/muxr10/add4resul[17]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.277 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    21.277    data1/r10/D[17]
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523     9.340    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029     9.576    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -21.277    
  -------------------------------------------------------------------
                         slack                                -11.701    

Slack (VIOLATED) :        -11.691ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.995ns  (logic 2.822ns (35.295%)  route 5.173ns (64.705%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.350 r  c1/o_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.515    19.865    c1/o_reg[11]_0[1]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.306    20.171 r  c1/o[9]_i_1/O
                         net (fo=5, routed)           1.018    21.189    data1/muxr6/add4resul[9]
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.313 r  data1/muxr6/o[9]_i_1/O
                         net (fo=1, routed)           0.000    21.313    data1/r6/D[9]
    SLICE_X12Y55         FDRE                                         r  data1/r6/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  data1/r6/o_reg[9]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077     9.622    data1/r6/o_reg[9]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -21.313    
  -------------------------------------------------------------------
                         slack                                -11.691    

Slack (VIOLATED) :        -11.665ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.928ns  (logic 3.058ns (38.571%)  route 4.870ns (61.429%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 9.341 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.144 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.144    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.378 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.378    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.597 r  c1/o_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.470    20.067    c1/o_reg[23][0]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.295    20.362 r  c1/o[20]_i_3/O
                         net (fo=4, routed)           0.759    21.122    data1/muxr10/add4resul[20]
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  data1/muxr10/o[20]_i_1/O
                         net (fo=1, routed)           0.000    21.246    data1/r10/D[20]
    SLICE_X11Y56         FDRE                                         r  data1/r10/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524     9.341    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  data1/r10/o_reg[20]/C
                         clock pessimism              0.243     9.584    
                         clock uncertainty           -0.035     9.548    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)        0.032     9.580    data1/r10/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -21.246    
  -------------------------------------------------------------------
                         slack                                -11.665    

Slack (VIOLATED) :        -11.660ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.918ns  (logic 2.707ns (34.188%)  route 5.211ns (65.812%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.341ns = ( 10.841 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.267    10.000    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.124    10.124 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.841    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.476    13.317    
    SLICE_X6Y46                                       0.000    13.317 r  c1/seladd4_2_reg[1]/D
    SLICE_X6Y46          LDCE (DToQ_ldce_D_Q)         0.479    13.796 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    14.694    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    14.818 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    15.214    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.338 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    15.848    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    16.446    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.953 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    16.953    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.067 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    18.430    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    18.583 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    18.583    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    18.910 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    18.910    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.027    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.246 r  c1/o_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.787    20.033    c1/o_reg[11]_0[0]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.295    20.328 r  c1/o[8]_i_1/O
                         net (fo=5, routed)           0.783    21.111    data1/muxr6/add4resul[8]
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.235 r  data1/muxr6/o[8]_i_1/O
                         net (fo=1, routed)           0.000    21.235    data1/r6/D[8]
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[8]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.031     9.575    data1/r6/o_reg[8]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                         -21.235    
  -------------------------------------------------------------------
                         slack                                -11.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.743%)  route 0.739ns (94.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.739     2.320    c1/cycle[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.045     2.365 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.365    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.091     1.803    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.045ns (5.729%)  route 0.741ns (94.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.741     2.322    c1/cycle[0]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.045     2.367 f  c1/FSM_sequential_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     2.367    c1/FSM_sequential_cycle[0]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.092     1.804    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.045ns (5.297%)  route 0.805ns (94.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.805     2.386    c1/cycle[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.045     2.431 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.431    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.092     1.804    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.203ns (49.070%)  route 0.211ns (50.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.404     1.985    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.385 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.211     2.596    data1/muxr11/selr11[0]
    SLICE_X2Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.641 r  data1/muxr11/o[2]_i_1/O
                         net (fo=2, routed)           0.000     2.641    data1/r11/D[2]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.203ns (42.610%)  route 0.273ns (57.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.404     1.985    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.385 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.273     2.658    data1/muxr11/selr11[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.703 r  data1/muxr11/o[6]_i_1/O
                         net (fo=2, routed)           0.000     2.703    data1/r11/D[6]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[6]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.203ns (41.226%)  route 0.289ns (58.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.404     1.985    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.385 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.289     2.674    data1/muxr11/selr11[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.719 r  data1/muxr11/o[4]_i_1/O
                         net (fo=2, routed)           0.000     2.719    data1/r11/D[4]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[4]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.203ns (41.835%)  route 0.282ns (58.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.404     1.985    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.385 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.226     2.611    data1/muxr11/selr11[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.045     2.656 r  data1/muxr11/o[8]_i_1/O
                         net (fo=2, routed)           0.056     2.712    data1/r11/D[8]
    SLICE_X4Y96          FDRE                                         r  data1/r11/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.872     1.961    data1/r11/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  data1/r11/o_reg[8]/C
                         clock pessimism             -0.246     1.714    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.070     1.784    data1/r11/o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.001%)  route 0.280ns (57.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.404     1.985    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.385 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.212     2.597    data1/muxr11/selr11[1]
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.045     2.642 r  data1/muxr11/o[7]_i_1/O
                         net (fo=2, routed)           0.068     2.710    data1/r11/D[7]
    SLICE_X2Y94          FDRE                                         r  data1/r11/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  data1/r11/o_reg[7]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.063     1.780    data1/r11/o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.203ns (38.584%)  route 0.323ns (61.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.404     1.985    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.385 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.207     2.592    data1/muxr11/selr11[0]
    SLICE_X2Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.637 r  data1/muxr11/o[0]_i_1/O
                         net (fo=2, routed)           0.116     2.753    data1/r11/D[0]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.060     1.776    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.203ns (37.649%)  route 0.336ns (62.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.404     1.985    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.385 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.212     2.597    data1/muxr11/selr11[1]
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.045     2.642 r  data1/muxr11/o[7]_i_1/O
                         net (fo=2, routed)           0.124     2.766    data1/r11/D[7]
    SLICE_X3Y94          FDRE                                         r  data1/r11/o_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  data1/r11/o_reg[7]_lopt_replica/C
                         clock pessimism             -0.246     1.717    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.070     1.787    data1/r11/o_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.979    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  clk

Setup :          792  Failing Endpoints,  Worst Slack       -9.507ns,  Total Violation    -3911.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.507ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.313ns  (logic 3.195ns (38.434%)  route 5.118ns (61.566%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.177 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    17.818    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    18.125 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.835    18.961    data1/muxr6/add4resul[19]
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124    19.085 r  data1/muxr6/o[19]_i_1/O
                         net (fo=1, routed)           0.000    19.085    data1/r6/D[19]
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[19]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.032     9.578    data1/r6/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.578    
                         arrival time                         -19.085    
  -------------------------------------------------------------------
                         slack                                 -9.507    

Slack (VIOLATED) :        -9.465ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.352ns  (logic 3.195ns (38.255%)  route 5.157ns (61.744%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 9.420 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.177 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    17.818    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    18.125 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.874    19.000    data1/muxr10/add4resul[19]
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    19.124    data1/r10/D[19]
    SLICE_X1Y52          FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.603     9.420    data1/r10/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.243     9.663    
                         clock uncertainty           -0.035     9.627    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)        0.031     9.658    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -19.124    
  -------------------------------------------------------------------
                         slack                                 -9.465    

Slack (VIOLATED) :        -9.392ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.196ns  (logic 3.319ns (40.495%)  route 4.877ns (59.505%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.302 r  c1/o_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.460    17.762    c1/o_reg[23][1]
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.306    18.068 r  c1/o[21]_i_3/O
                         net (fo=4, routed)           0.776    18.844    data1/muxr6/add4resul[21]
    SLICE_X13Y57         LUT5 (Prop_lut5_I0_O)        0.124    18.968 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    18.968    data1/r6/D[21]
    SLICE_X13Y57         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)        0.032     9.576    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -18.968    
  -------------------------------------------------------------------
                         slack                                 -9.392    

Slack (VIOLATED) :        -9.374ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r3/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.177ns  (logic 3.195ns (39.074%)  route 4.982ns (60.926%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 9.336 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.177 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.642    17.818    c1/o_reg[19][3]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.307    18.125 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.699    18.825    data1/muxr3/add4resul[19]
    SLICE_X9Y59          LUT5 (Prop_lut5_I1_O)        0.124    18.949 r  data1/muxr3/o[19]_i_1/O
                         net (fo=1, routed)           0.000    18.949    data1/r3/D[19]
    SLICE_X9Y59          FDRE                                         r  data1/r3/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519     9.336    data1/r3/clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  data1/r3/o_reg[19]/C
                         clock pessimism              0.243     9.579    
                         clock uncertainty           -0.035     9.543    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.031     9.574    data1/r3/o_reg[19]
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                         -18.949    
  -------------------------------------------------------------------
                         slack                                 -9.374    

Slack (VIOLATED) :        -9.342ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.194ns  (logic 3.113ns (37.993%)  route 5.081ns (62.007%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.101 r  c1/o_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.452    17.553    c1/o_reg[19][2]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.301    17.854 r  c1/o[18]_i_3/O
                         net (fo=4, routed)           0.987    18.841    data1/muxr6/add4resul[18]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124    18.965 r  data1/muxr6/o[18]_i_1/O
                         net (fo=1, routed)           0.000    18.965    data1/r6/D[18]
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X14Y58         FDRE (Setup_fdre_C_D)        0.079     9.623    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                 -9.342    

Slack (VIOLATED) :        -9.309ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.115ns  (logic 3.204ns (39.484%)  route 4.911ns (60.516%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.198 r  c1/o_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.470    17.668    c1/o_reg[23][0]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.295    17.963 r  c1/o[20]_i_3/O
                         net (fo=4, routed)           0.800    18.763    data1/muxr6/add4resul[20]
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124    18.887 r  data1/muxr6/o[20]_i_1/O
                         net (fo=1, routed)           0.000    18.887    data1/r6/D[20]
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.031     9.577    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                         -18.887    
  -------------------------------------------------------------------
                         slack                                 -9.309    

Slack (VIOLATED) :        -9.301ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.106ns  (logic 3.202ns (39.503%)  route 4.904ns (60.497%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.185 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.515    17.700    c1/o_reg[19][1]
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.306    18.006 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.748    18.754    data1/muxr10/add4resul[17]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    18.878    data1/r10/D[17]
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523     9.340    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029     9.576    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -18.878    
  -------------------------------------------------------------------
                         slack                                 -9.301    

Slack (VIOLATED) :        -9.291ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.141ns  (logic 2.968ns (36.455%)  route 5.173ns (63.545%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.951 r  c1/o_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.515    17.466    c1/o_reg[11]_0[1]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.306    17.772 r  c1/o[9]_i_1/O
                         net (fo=5, routed)           1.018    18.789    data1/muxr6/add4resul[9]
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.913 r  data1/muxr6/o[9]_i_1/O
                         net (fo=1, routed)           0.000    18.913    data1/r6/D[9]
    SLICE_X12Y55         FDRE                                         r  data1/r6/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  data1/r6/o_reg[9]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077     9.622    data1/r6/o_reg[9]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                 -9.291    

Slack (VIOLATED) :        -9.266ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.074ns  (logic 3.204ns (39.682%)  route 4.870ns (60.318%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 9.341 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.745    c1/o_reg[11]_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.862    c1/o_reg[15]_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    c1/o_reg[19]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.198 r  c1/o_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.470    17.668    c1/o_reg[23][0]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.295    17.963 r  c1/o[20]_i_3/O
                         net (fo=4, routed)           0.759    18.722    data1/muxr10/add4resul[20]
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    18.846 r  data1/muxr10/o[20]_i_1/O
                         net (fo=1, routed)           0.000    18.846    data1/r10/D[20]
    SLICE_X11Y56         FDRE                                         r  data1/r10/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524     9.341    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  data1/r10/o_reg[20]/C
                         clock pessimism              0.243     9.584    
                         clock uncertainty           -0.035     9.548    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)        0.032     9.580    data1/r10/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -9.266    

Slack (VIOLATED) :        -9.261ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.064ns  (logic 2.853ns (35.379%)  route 5.211ns (64.621%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.272ns = ( 10.772 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.196     9.931    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    10.055 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.717    10.772    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X6Y46          LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.625    11.397 r  c1/seladd4_2_reg[1]/Q
                         net (fo=53, routed)          0.898    12.295    data1/mux2add4/seladd4_2[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.419 f  data1/mux2add4/o[11]_i_44/O
                         net (fo=1, routed)           0.395    12.814    data1/mux2add4/o[11]_i_44_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.938 f  data1/mux2add4/o[11]_i_24/O
                         net (fo=5, routed)           0.510    13.448    c1/op2add4[10]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  c1/o[23]_i_34/O
                         net (fo=1, routed)           0.474    14.046    c1/o[23]_i_34_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.553 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.001    14.554    c1/o_reg[23]_i_22_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.362    16.030    c1/data1/add4/o1
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.153    16.183 r  c1/o[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.183    c1/data1/add4/p_1_in[2]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327    16.510 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001    16.511    c1/o_reg[3]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.628    c1/o_reg[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.847 r  c1/o_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.787    17.634    c1/o_reg[11]_0[0]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.295    17.929 r  c1/o[8]_i_1/O
                         net (fo=5, routed)           0.783    18.712    data1/muxr6/add4resul[8]
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124    18.836 r  data1/muxr6/o[8]_i_1/O
                         net (fo=1, routed)           0.000    18.836    data1/r6/D[8]
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[8]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.031     9.575    data1/r6/o_reg[8]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                         -18.836    
  -------------------------------------------------------------------
                         slack                                 -9.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.045ns (9.755%)  route 0.416ns (90.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.416     1.999    c1/cycle[1]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.045     2.044 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.044    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.092     1.804    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.045ns (9.692%)  route 0.419ns (90.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.419     2.002    c1/cycle[1]
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     2.047 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.047    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.092     1.804    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.045ns (7.128%)  route 0.586ns (92.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.586     2.169    c1/cycle[1]
    SLICE_X3Y85          LUT5 (Prop_lut5_I2_O)        0.045     2.214 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.214    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.091     1.803    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.045ns (6.770%)  route 0.620ns (93.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.620     2.202    c1/cycle[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.247 r  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.247    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     1.803    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.045ns (5.673%)  route 0.748ns (94.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.581     2.163    c1/cycle[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     2.208 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.168     2.376    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X5Y88          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y88          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.438%)  route 0.783ns (94.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.581     2.163    c1/cycle[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     2.208 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.410    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.438%)  route 0.783ns (94.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.581     2.163    c1/cycle[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     2.208 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.410    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.438%)  route 0.783ns (94.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.581     2.163    c1/cycle[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     2.208 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.410    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.438%)  route 0.783ns (94.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.581     2.163    c1/cycle[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     2.208 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.410    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.203ns (49.070%)  route 0.211ns (50.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.359     1.942    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.045     1.987 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.183    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.341 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.211     2.552    data1/muxr11/selr11[0]
    SLICE_X2Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.597 r  data1/muxr11/o[2]_i_1/O
                         net (fo=2, routed)           0.000     2.597    data1/r11/D[2]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.760    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  clk

Setup :          788  Failing Endpoints,  Worst Slack      -11.217ns,  Total Violation    -3908.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.217ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.715ns  (logic 2.643ns (34.260%)  route 5.072ns (65.740%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.178    17.977    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.149    18.126 r  data1/r4/o[3]_i_5__1/O
                         net (fo=1, routed)           0.000    18.126    data1/r4/add3/p_1_in[3]
    SLICE_X4Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.479 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    18.479    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.701 r  data1/r4/o_reg[7]_i_3__1/O[0]
                         net (fo=1, routed)           0.626    19.326    c1/o_reg[7]_3[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.299    19.625 r  c1/o[4]_i_2__0/O
                         net (fo=5, routed)           1.044    20.669    data1/muxr2/o_reg[21][4]
    SLICE_X15Y57         LUT5 (Prop_lut5_I0_O)        0.124    20.793 r  data1/muxr2/o[4]_i_1/O
                         net (fo=1, routed)           0.000    20.793    data1/r2/D[4]
    SLICE_X15Y57         FDRE                                         r  data1/r2/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  data1/r2/o_reg[4]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.032     9.576    data1/r2/o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -20.793    
  -------------------------------------------------------------------
                         slack                                -11.217    

Slack (VIOLATED) :        -11.211ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.705ns  (logic 2.908ns (37.741%)  route 4.797ns (62.259%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.172    17.971    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.150    18.121 r  data1/r4/o[7]_i_8__1/O
                         net (fo=1, routed)           0.000    18.121    data1/r4/add3/p_1_in[4]
    SLICE_X4Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    18.604 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    18.604    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.718 r  data1/r4/o_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.718    data1/r6/o_reg[11]_4[0]
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.957 r  data1/r6/o_reg[15]_i_4__0/O[2]
                         net (fo=1, routed)           0.535    19.491    c1/o_reg[15]_2[2]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.302    19.793 r  c1/o[14]_i_2__0/O
                         net (fo=4, routed)           0.866    20.660    data1/muxr2/o_reg[21][14]
    SLICE_X15Y57         LUT5 (Prop_lut5_I0_O)        0.124    20.784 r  data1/muxr2/o[14]_i_1/O
                         net (fo=1, routed)           0.000    20.784    data1/r2/D[14]
    SLICE_X15Y57         FDRE                                         r  data1/r2/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  data1/r2/o_reg[14]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.029     9.573    data1/r2/o_reg[14]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                -11.211    

Slack (VIOLATED) :        -11.202ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.746ns  (logic 2.778ns (35.862%)  route 4.968ns (64.138%))
  Logic Levels:           11  (CARRY4=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.531    18.330    data1/r6/o_reg[23][0]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.150    18.480 r  data1/r6/o[15]_i_6__2/O
                         net (fo=1, routed)           0.000    18.480    data1/r6/add3/p_1_in[15]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.833 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.833    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.947 r  data1/r6/o_reg[19]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.947    data1/r6/o_reg[19]_i_4__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.186 r  data1/r6/o_reg[23]_i_3__0/O[2]
                         net (fo=2, routed)           0.546    19.732    c1/o_reg[22]_10[1]
    SLICE_X8Y57          LUT4 (Prop_lut4_I2_O)        0.302    20.034 r  c1/o[22]_i_2/O
                         net (fo=3, routed)           0.667    20.701    data1/muxr2/FSM_sequential_cycle_reg[1]
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    20.825 r  data1/muxr2/o[22]_i_2/O
                         net (fo=1, routed)           0.000    20.825    data1/r2/D[22]
    SLICE_X10Y59         FDRE                                         r  data1/r2/o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r2/clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  data1/r2/o_reg[22]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)        0.077     9.623    data1/r2/o_reg[22]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -20.825    
  -------------------------------------------------------------------
                         slack                                -11.202    

Slack (VIOLATED) :        -11.184ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r7/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.680ns  (logic 2.643ns (34.413%)  route 5.037ns (65.587%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.178    17.977    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.149    18.126 r  data1/r4/o[3]_i_5__1/O
                         net (fo=1, routed)           0.000    18.126    data1/r4/add3/p_1_in[3]
    SLICE_X4Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.479 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    18.479    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.701 r  data1/r4/o_reg[7]_i_3__1/O[0]
                         net (fo=1, routed)           0.626    19.326    c1/o_reg[7]_3[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.299    19.625 r  c1/o[4]_i_2__0/O
                         net (fo=5, routed)           1.010    20.635    c1/add3resul[4]
    SLICE_X13Y50         LUT5 (Prop_lut5_I3_O)        0.124    20.759 r  c1/muxr7/o[4]_i_1/O
                         net (fo=1, routed)           0.000    20.759    data1/r7/D[4]
    SLICE_X13Y50         FDRE                                         r  data1/r7/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r7/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  data1/r7/o_reg[4]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.029     9.575    data1/r7/o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                         -20.759    
  -------------------------------------------------------------------
                         slack                                -11.184    

Slack (VIOLATED) :        -11.182ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.683ns  (logic 2.908ns (37.850%)  route 4.775ns (62.150%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 9.341 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.172    17.971    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.150    18.121 r  data1/r4/o[7]_i_8__1/O
                         net (fo=1, routed)           0.000    18.121    data1/r4/add3/p_1_in[4]
    SLICE_X4Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    18.604 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    18.604    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.718 r  data1/r4/o_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.718    data1/r6/o_reg[11]_4[0]
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.957 r  data1/r6/o_reg[15]_i_4__0/O[2]
                         net (fo=1, routed)           0.535    19.491    c1/o_reg[15]_2[2]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.302    19.793 r  c1/o[14]_i_2__0/O
                         net (fo=4, routed)           0.844    20.638    data1/muxr10/o_reg[21][14]
    SLICE_X11Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.762 r  data1/muxr10/o[14]_i_1/O
                         net (fo=1, routed)           0.000    20.762    data1/r10/D[14]
    SLICE_X11Y55         FDRE                                         r  data1/r10/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.524     9.341    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  data1/r10/o_reg[14]/C
                         clock pessimism              0.243     9.584    
                         clock uncertainty           -0.035     9.548    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)        0.031     9.579    data1/r10/o_reg[14]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                         -20.762    
  -------------------------------------------------------------------
                         slack                                -11.182    

Slack (VIOLATED) :        -11.157ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.654ns  (logic 2.760ns (36.059%)  route 4.894ns (63.941%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.531    18.330    data1/r6/o_reg[23][0]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.150    18.480 r  data1/r6/o[15]_i_6__2/O
                         net (fo=1, routed)           0.000    18.480    data1/r6/add3/p_1_in[15]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.833 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.833    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.167 r  data1/r6/o_reg[19]_i_4__0/O[1]
                         net (fo=1, routed)           0.411    19.578    c1/o_reg[19]_1[1]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.303    19.881 r  c1/o[17]_i_2__0/O
                         net (fo=4, routed)           0.728    20.609    data1/muxr10/o_reg[21][17]
    SLICE_X11Y57         LUT6 (Prop_lut6_I1_O)        0.124    20.733 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    20.733    data1/r10/D[17]
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523     9.340    data1/r10/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029     9.576    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -20.733    
  -------------------------------------------------------------------
                         slack                                -11.157    

Slack (VIOLATED) :        -11.130ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.710ns  (logic 2.874ns (37.279%)  route 4.836ns (62.721%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 9.419 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.531    18.330    data1/r6/o_reg[23][0]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.150    18.480 r  data1/r6/o[15]_i_6__2/O
                         net (fo=1, routed)           0.000    18.480    data1/r6/add3/p_1_in[15]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.833 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.833    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.947 r  data1/r6/o_reg[19]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.947    data1/r6/o_reg[19]_i_4__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.281 r  data1/r6/o_reg[23]_i_3__0/O[1]
                         net (fo=1, routed)           0.312    19.593    data1/r6/o_reg[23]_i_3__0_n_6
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.303    19.896 r  data1/r6/o[21]_i_2/O
                         net (fo=4, routed)           0.768    20.664    data1/muxr2/add3resul[0]
    SLICE_X3Y56          LUT5 (Prop_lut5_I0_O)        0.124    20.788 r  data1/muxr2/o[21]_i_1/O
                         net (fo=1, routed)           0.000    20.788    data1/r2/D[21]
    SLICE_X3Y56          FDRE                                         r  data1/r2/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    data1/r2/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  data1/r2/o_reg[21]/C
                         clock pessimism              0.243     9.662    
                         clock uncertainty           -0.035     9.626    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.032     9.658    data1/r2/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -20.788    
  -------------------------------------------------------------------
                         slack                                -11.130    

Slack (VIOLATED) :        -11.130ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.624ns  (logic 2.741ns (35.951%)  route 4.883ns (64.049%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.178    17.977    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.149    18.126 r  data1/r4/o[3]_i_5__1/O
                         net (fo=1, routed)           0.000    18.126    data1/r4/add3/p_1_in[3]
    SLICE_X4Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.479 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    18.479    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.792 r  data1/r4/o_reg[7]_i_3__1/O[3]
                         net (fo=1, routed)           0.568    19.360    c1/o_reg[7]_3[3]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.306    19.666 r  c1/o[7]_i_2__0/O
                         net (fo=5, routed)           0.913    20.579    data1/muxr2/o_reg[21][7]
    SLICE_X15Y58         LUT5 (Prop_lut5_I0_O)        0.124    20.703 r  data1/muxr2/o[7]_i_1/O
                         net (fo=1, routed)           0.000    20.703    data1/r2/D[7]
    SLICE_X15Y58         FDRE                                         r  data1/r2/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y58         FDRE                                         r  data1/r2/o_reg[7]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X15Y58         FDRE (Setup_fdre_C_D)        0.029     9.573    data1/r2/o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -20.703    
  -------------------------------------------------------------------
                         slack                                -11.130    

Slack (VIOLATED) :        -11.123ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r3/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.620ns  (logic 2.760ns (36.218%)  route 4.860ns (63.782%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.531    18.330    data1/r6/o_reg[23][0]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.150    18.480 r  data1/r6/o[15]_i_6__2/O
                         net (fo=1, routed)           0.000    18.480    data1/r6/add3/p_1_in[15]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.833 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.833    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.167 r  data1/r6/o_reg[19]_i_4__0/O[1]
                         net (fo=1, routed)           0.411    19.578    c1/o_reg[19]_1[1]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.303    19.881 r  c1/o[17]_i_2__0/O
                         net (fo=4, routed)           0.694    20.575    data1/muxr3/o_reg[21][17]
    SLICE_X11Y58         LUT5 (Prop_lut5_I0_O)        0.124    20.699 r  data1/muxr3/o[17]_i_1/O
                         net (fo=1, routed)           0.000    20.699    data1/r3/D[17]
    SLICE_X11Y58         FDRE                                         r  data1/r3/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523     9.340    data1/r3/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  data1/r3/o_reg[17]/C
                         clock pessimism              0.243     9.583    
                         clock uncertainty           -0.035     9.547    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.029     9.576    data1/r3/o_reg[17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -20.699    
  -------------------------------------------------------------------
                         slack                                -11.123    

Slack (VIOLATED) :        -11.123ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r3/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.670ns  (logic 2.758ns (35.956%)  route 4.912ns (64.044%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.126ns = ( 10.626 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.208     9.941    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.124    10.065 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.561    10.626    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.453    13.079    
    SLICE_X1Y47                                       0.000    13.079 r  c1/seladd3_2_reg[0]/D
    SLICE_X1Y47          LDCE (DToQ_ldce_D_Q)         0.460    13.539 r  c1/seladd3_2_reg[0]/Q
                         net (fo=35, routed)          1.004    14.543    data1/mux2add3/seladd3_2[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  data1/mux2add3/o[9]_i_13/O
                         net (fo=1, routed)           0.413    15.080    data1/mux2add3/o[9]_i_13_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.204 r  data1/mux2add3/o[9]_i_5/O
                         net (fo=7, routed)           0.806    16.010    data1/r4/o_reg[11]_1[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.124    16.134 r  data1/r4/o[23]_i_38__0/O
                         net (fo=1, routed)           0.000    16.134    data1/r6/S[1]
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.684 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    16.684    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.798 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.531    18.330    data1/r6/o_reg[23][0]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.150    18.480 r  data1/r6/o[15]_i_6__2/O
                         net (fo=1, routed)           0.000    18.480    data1/r6/add3/p_1_in[15]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    18.833 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.833    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.947 r  data1/r6/o_reg[19]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    18.947    data1/r6/o_reg[19]_i_4__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.169 r  data1/r6/o_reg[23]_i_3__0/O[0]
                         net (fo=1, routed)           0.526    19.695    c1/o_reg[22]_10[0]
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.299    19.994 r  c1/o[20]_i_2/O
                         net (fo=4, routed)           0.631    20.625    data1/muxr3/o_reg[21][20]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.124    20.749 r  data1/muxr3/o[20]_i_1/O
                         net (fo=1, routed)           0.000    20.749    data1/r3/D[20]
    SLICE_X8Y56          FDRE                                         r  data1/r3/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r3/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  data1/r3/o_reg[20]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)        0.081     9.626    data1/r3/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                         -20.749    
  -------------------------------------------------------------------
                         slack                                -11.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.045ns (9.144%)  route 0.447ns (90.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.447     2.028    c1/cycle[2]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.045     2.073 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.073    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.091     1.803    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.045ns (5.561%)  route 0.764ns (94.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.597     2.178    c1/cycle[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.223 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.168     2.390    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X5Y88          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y88          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.203ns (49.070%)  route 0.211ns (50.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.325     1.906    c1/cycle[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.148    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.306 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.211     2.517    data1/muxr11/selr11[0]
    SLICE_X2Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.562 r  data1/muxr11/o[2]_i_1/O
                         net (fo=2, routed)           0.000     2.562    data1/r11/D[2]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.335%)  route 0.799ns (94.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.597     2.178    c1/cycle[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.223 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.425    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.335%)  route 0.799ns (94.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.597     2.178    c1/cycle[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.223 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.425    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.335%)  route 0.799ns (94.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.597     2.178    c1/cycle[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.223 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.425    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.335%)  route 0.799ns (94.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.597     2.178    c1/cycle[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.223 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.425    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.203ns (42.610%)  route 0.273ns (57.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.325     1.906    c1/cycle[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.148    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.306 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.273     2.580    data1/muxr11/selr11[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.625 r  data1/muxr11/o[6]_i_1/O
                         net (fo=2, routed)           0.000     2.625    data1/r11/D[6]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[6]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.203ns (41.226%)  route 0.289ns (58.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.325     1.906    c1/cycle[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.148    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.306 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.289     2.596    data1/muxr11/selr11[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.641 r  data1/muxr11/o[4]_i_1/O
                         net (fo=2, routed)           0.000     2.641    data1/r11/D[4]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[4]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 c1/opadd5_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.248ns (52.562%)  route 0.224ns (47.438%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.334     1.915    c1/cycle[2]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.045     1.960 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.194     2.154    c1/seladd5_2_reg_i_2_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.312 r  c1/opadd5_reg[1]/Q
                         net (fo=20, routed)          0.175     2.487    c1/opadd5[1]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.532 r  c1/o[1]_i_2/O
                         net (fo=1, routed)           0.049     2.581    data1/muxr11/add5resul[1]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045     2.626 r  data1/muxr11/o[1]_i_1/O
                         net (fo=2, routed)           0.000     2.626    data1/r11/D[1]
    SLICE_X3Y93          FDRE                                         r  data1/r11/o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  data1/r11/o_reg[1]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.092     1.809    data1/r11/o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.816    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  clk

Setup :          788  Failing Endpoints,  Worst Slack      -11.974ns,  Total Violation    -4351.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.974ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.767ns  (logic 2.990ns (38.495%)  route 4.777ns (61.505%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 9.336 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.430 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.669 r  data1/r9/o_reg[22]_i_5/O[2]
                         net (fo=1, routed)           0.861    20.529    c1/o_reg[19]_6[2]
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.302    20.831 r  c1/o[18]_i_2__1/O
                         net (fo=3, routed)           0.640    21.472    data1/muxr8/add2resul[18]
    SLICE_X14Y59         LUT5 (Prop_lut5_I0_O)        0.124    21.596 r  data1/muxr8/o[18]_i_1/O
                         net (fo=1, routed)           0.000    21.596    data1/r8/D[18]
    SLICE_X14Y59         FDRE                                         r  data1/r8/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519     9.336    data1/r8/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  data1/r8/o_reg[18]/C
                         clock pessimism              0.243     9.579    
                         clock uncertainty           -0.035     9.543    
    SLICE_X14Y59         FDRE (Setup_fdre_C_D)        0.079     9.622    data1/r8/o_reg[18]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -21.596    
  -------------------------------------------------------------------
                         slack                                -11.974    

Slack (VIOLATED) :        -11.879ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.673ns  (logic 2.856ns (37.221%)  route 4.817ns (62.779%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.538 r  data1/r9/o_reg[15]_i_3__1/O[0]
                         net (fo=1, routed)           0.709    20.247    c1/o_reg[15]_5[0]
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.299    20.546 r  c1/o[12]_i_2__1/O
                         net (fo=3, routed)           0.831    21.377    data1/muxr8/add2resul[12]
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.124    21.501 r  data1/muxr8/o[12]_i_1/O
                         net (fo=1, routed)           0.000    21.501    data1/r8/D[12]
    SLICE_X14Y53         FDRE                                         r  data1/r8/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r8/clk_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  data1/r8/o_reg[12]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)        0.077     9.622    data1/r8/o_reg[12]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -21.501    
  -------------------------------------------------------------------
                         slack                                -11.879    

Slack (VIOLATED) :        -11.873ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.667ns  (logic 2.972ns (38.764%)  route 4.695ns (61.236%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.650 r  data1/r9/o_reg[15]_i_3__1/O[1]
                         net (fo=1, routed)           0.682    20.331    c1/o_reg[15]_5[1]
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.303    20.634 r  c1/o[13]_i_2__1/O
                         net (fo=3, routed)           0.737    21.371    data1/muxr8/add2resul[13]
    SLICE_X14Y54         LUT5 (Prop_lut5_I0_O)        0.124    21.495 r  data1/muxr8/o[13]_i_1/O
                         net (fo=1, routed)           0.000    21.495    data1/r8/D[13]
    SLICE_X14Y54         FDRE                                         r  data1/r8/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r8/clk_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  data1/r8/o_reg[13]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)        0.077     9.622    data1/r8/o_reg[13]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -21.495    
  -------------------------------------------------------------------
                         slack                                -11.873    

Slack (VIOLATED) :        -11.857ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.687ns  (logic 3.200ns (41.630%)  route 4.487ns (58.370%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 9.419 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.430 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.544 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.544    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.878 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.448    20.326    c1/o_reg[22]_14[1]
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.303    20.629 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.762    21.391    data1/muxr2/add2resul[21]
    SLICE_X3Y56          LUT5 (Prop_lut5_I1_O)        0.124    21.515 r  data1/muxr2/o[21]_i_1/O
                         net (fo=1, routed)           0.000    21.515    data1/r2/D[21]
    SLICE_X3Y56          FDRE                                         r  data1/r2/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    data1/r2/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  data1/r2/o_reg[21]/C
                         clock pessimism              0.243     9.662    
                         clock uncertainty           -0.035     9.626    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.032     9.658    data1/r2/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -21.515    
  -------------------------------------------------------------------
                         slack                                -11.857    

Slack (VIOLATED) :        -11.852ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.600ns  (logic 3.084ns (40.577%)  route 4.516ns (59.423%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.430 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.544 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.544    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.766 r  data1/r9/o_reg[22]_i_3/O[0]
                         net (fo=1, routed)           0.445    20.210    c1/o_reg[22]_14[0]
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.299    20.509 r  c1/o[20]_i_2__0/O
                         net (fo=3, routed)           0.795    21.305    data1/muxr6/add2resul[20]
    SLICE_X11Y60         LUT5 (Prop_lut5_I1_O)        0.124    21.429 r  data1/muxr6/o[20]_i_1/O
                         net (fo=1, routed)           0.000    21.429    data1/r6/D[20]
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  data1/r6/o_reg[20]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.031     9.577    data1/r6/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                         -21.429    
  -------------------------------------------------------------------
                         slack                                -11.852    

Slack (VIOLATED) :        -11.845ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.592ns  (logic 2.840ns (37.409%)  route 4.752ns (62.591%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.515 r  data1/r9/o_reg[11]_i_3__1/O[3]
                         net (fo=2, routed)           0.449    19.963    c1/o_reg[11]_11[3]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    20.269 r  c1/o[11]_i_2__1/O
                         net (fo=3, routed)           1.027    21.296    data1/muxr2/add2resul[11]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.124    21.420 r  data1/muxr2/o[11]_i_1/O
                         net (fo=1, routed)           0.000    21.420    data1/r2/D[11]
    SLICE_X15Y58         FDRE                                         r  data1/r2/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y58         FDRE                                         r  data1/r2/o_reg[11]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X15Y58         FDRE (Setup_fdre_C_D)        0.031     9.575    data1/r2/o_reg[11]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                         -21.420    
  -------------------------------------------------------------------
                         slack                                -11.845    

Slack (VIOLATED) :        -11.832ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.626ns  (logic 2.990ns (39.207%)  route 4.636ns (60.793%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.430 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.669 r  data1/r9/o_reg[22]_i_5/O[2]
                         net (fo=1, routed)           0.861    20.529    c1/o_reg[19]_6[2]
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.302    20.831 r  c1/o[18]_i_2__1/O
                         net (fo=3, routed)           0.499    21.331    data1/muxr6/add2resul[18]
    SLICE_X14Y58         LUT5 (Prop_lut5_I1_O)        0.124    21.455 r  data1/muxr6/o[18]_i_1/O
                         net (fo=1, routed)           0.000    21.455    data1/r6/D[18]
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  data1/r6/o_reg[18]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X14Y58         FDRE (Setup_fdre_C_D)        0.079     9.623    data1/r6/o_reg[18]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -21.455    
  -------------------------------------------------------------------
                         slack                                -11.832    

Slack (VIOLATED) :        -11.807ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.554ns  (logic 2.762ns (36.565%)  route 4.792ns (63.435%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.441 r  data1/r9/o_reg[11]_i_3__1/O[2]
                         net (fo=2, routed)           0.712    20.152    c1/o_reg[11]_11[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.302    20.454 r  c1/o[10]_i_2__2/O
                         net (fo=3, routed)           0.804    21.258    data1/muxr8/add2resul[10]
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.382 r  data1/muxr8/o[10]_i_1/O
                         net (fo=1, routed)           0.000    21.382    data1/r8/D[10]
    SLICE_X13Y51         FDRE                                         r  data1/r8/o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r8/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  data1/r8/o_reg[10]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)        0.029     9.575    data1/r8/o_reg[10]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                         -21.382    
  -------------------------------------------------------------------
                         slack                                -11.807    

Slack (VIOLATED) :        -11.803ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r6/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.596ns  (logic 2.972ns (39.126%)  route 4.624ns (60.874%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.650 r  data1/r9/o_reg[15]_i_3__1/O[1]
                         net (fo=1, routed)           0.682    20.331    c1/o_reg[15]_5[1]
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.303    20.634 r  c1/o[13]_i_2__1/O
                         net (fo=3, routed)           0.666    21.300    data1/muxr6/add2resul[13]
    SLICE_X12Y57         LUT6 (Prop_lut6_I2_O)        0.124    21.424 r  data1/muxr6/o[13]_i_1/O
                         net (fo=1, routed)           0.000    21.424    data1/r6/D[13]
    SLICE_X12Y57         FDRE                                         r  data1/r6/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y57         FDRE                                         r  data1/r6/o_reg[13]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X12Y57         FDRE (Setup_fdre_C_D)        0.077     9.621    data1/r6/o_reg[13]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                         -21.424    
  -------------------------------------------------------------------
                         slack                                -11.803    

Slack (VIOLATED) :        -11.802ns  (required time - arrival time)
  Source:                 c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        7.596ns  (logic 3.200ns (42.126%)  route 4.396ns (57.874%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.878ns = ( 11.378 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.394    10.128    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           1.126    11.378    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.450    13.828    
    SLICE_X18Y47                                      0.000    13.828 r  c1/seladd2_1_reg[0]/D
    SLICE_X18Y47         LDCE (DToQ_ldce_D_Q)         0.463    14.291 r  c1/seladd2_1_reg[0]/Q
                         net (fo=39, routed)          0.851    15.143    data1/mux1add2/seladd2_1[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.267 r  data1/mux1add2/o[7]_i_25/O
                         net (fo=1, routed)           0.623    15.889    data1/mux1add2/o[7]_i_25_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.013 r  data1/mux1add2/o[7]_i_13/O
                         net (fo=6, routed)           0.579    16.593    c1/op1add2[6]
    SLICE_X16Y47         LUT4 (Prop_lut4_I3_O)        0.124    16.717 r  c1/o[22]_i_66/O
                         net (fo=1, routed)           0.000    16.717    c1/o[22]_i_66_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.118 r  c1/o_reg[22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.118    data1/r1/o_reg[6]_0[0]
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.232 r  data1/r1/o_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.232    data1/r1/o_reg[22]_i_41_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.346 r  data1/r1/o_reg[22]_i_26/CO[3]
                         net (fo=22, routed)          1.223    18.569    data1/r9/CO[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.719 r  data1/r9/o[7]_i_7__2/O
                         net (fo=1, routed)           0.000    18.719    data1/r9/add2/p_1_in[4]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.202 r  data1/r9/o_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    19.202    data1/r9/o_reg[7]_i_2__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.316 r  data1/r9/o_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.316    data1/r9/o_reg[11]_i_3__1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.430 r  data1/r9/o_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    data1/r9/o_reg[15]_i_3__1_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.544 r  data1/r9/o_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.544    data1/r9/o_reg[22]_i_5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.878 r  data1/r9/o_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.448    20.326    c1/o_reg[22]_14[1]
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.303    20.629 r  c1/o[21]_i_2__0/O
                         net (fo=3, routed)           0.672    21.301    data1/muxr8/add2resul[21]
    SLICE_X14Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.425 r  data1/muxr8/o[21]_i_1/O
                         net (fo=1, routed)           0.000    21.425    data1/r8/D[21]
    SLICE_X14Y57         FDRE                                         r  data1/r8/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r8/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  data1/r8/o_reg[21]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)        0.079     9.623    data1/r8/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -21.425    
  -------------------------------------------------------------------
                         slack                                -11.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.045ns (4.797%)  route 0.893ns (95.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.893     2.474    c1/cycle[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.045     2.519 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.519    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.091     1.803    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.045ns (5.411%)  route 0.787ns (94.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.619     2.200    c1/cycle[3]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.045     2.245 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.168     2.413    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y88          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.203ns (49.070%)  route 0.211ns (50.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.362     1.944    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     1.989 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.185    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.343 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.211     2.554    data1/muxr11/selr11[0]
    SLICE_X2Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.599 r  data1/muxr11/o[2]_i_1/O
                         net (fo=2, routed)           0.000     2.599    data1/r11/D[2]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.045ns (5.196%)  route 0.821ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.619     2.200    c1/cycle[3]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.045     2.245 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.447    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.045ns (5.196%)  route 0.821ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.619     2.200    c1/cycle[3]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.045     2.245 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.447    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.045ns (5.196%)  route 0.821ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.619     2.200    c1/cycle[3]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.045     2.245 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.447    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.045ns (5.196%)  route 0.821ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.619     2.200    c1/cycle[3]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.045     2.245 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.447    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.203ns (42.610%)  route 0.273ns (57.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.362     1.944    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     1.989 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.185    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.343 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.273     2.617    data1/muxr11/selr11[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.662 r  data1/muxr11/o[6]_i_1/O
                         net (fo=2, routed)           0.000     2.662    data1/r11/D[6]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[6]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 c1/opadd5_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.248ns (52.562%)  route 0.224ns (47.438%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.345     1.926    c1/cycle[3]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045     1.971 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.194     2.165    c1/seladd5_2_reg_i_2_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.323 r  c1/opadd5_reg[1]/Q
                         net (fo=20, routed)          0.175     2.498    c1/opadd5[1]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.543 r  c1/o[1]_i_2/O
                         net (fo=1, routed)           0.049     2.592    data1/muxr11/add5resul[1]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045     2.637 r  data1/muxr11/o[1]_i_1/O
                         net (fo=2, routed)           0.000     2.637    data1/r11/D[1]
    SLICE_X3Y93          FDRE                                         r  data1/r11/o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  data1/r11/o_reg[1]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.092     1.809    data1/r11/o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 c1/selr11_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.203ns (41.226%)  route 0.289ns (58.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.362     1.944    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     1.989 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.185    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.343 r  c1/selr11_reg[1]/Q
                         net (fo=20, routed)          0.289     2.633    data1/muxr11/selr11[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.678 r  data1/muxr11/o[4]_i_1/O
                         net (fo=2, routed)           0.000     2.678    data1/r11/D[4]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[4]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.840    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  clk

Setup :          795  Failing Endpoints,  Worst Slack      -11.157ns,  Total Violation    -4581.352ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.157ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.657ns  (logic 4.571ns (59.696%)  route 3.086ns (40.304%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    19.326 r  data1/mul1/mul/P[15]
                         net (fo=3, routed)           1.282    20.608    data1/muxr2/P[15]
    SLICE_X15Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.732 r  data1/muxr2/o[15]_i_1/O
                         net (fo=1, routed)           0.000    20.732    data1/r2/D[15]
    SLICE_X15Y56         FDRE                                         r  data1/r2/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  data1/r2/o_reg[15]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X15Y56         FDRE (Setup_fdre_C_D)        0.029     9.574    data1/r2/o_reg[15]
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                         -20.732    
  -------------------------------------------------------------------
                         slack                                -11.157    

Slack (VIOLATED) :        -11.139ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.690ns  (logic 4.571ns (59.440%)  route 3.119ns (40.560%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 9.339 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[20])
                                                      3.841    19.326 r  data1/mul1/mul/P[20]
                         net (fo=3, routed)           1.315    20.641    data1/muxr2/P[20]
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    20.765 r  data1/muxr2/o[20]_i_1/O
                         net (fo=1, routed)           0.000    20.765    data1/r2/D[20]
    SLICE_X10Y59         FDRE                                         r  data1/r2/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522     9.339    data1/r2/clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  data1/r2/o_reg[20]/C
                         clock pessimism              0.243     9.582    
                         clock uncertainty           -0.035     9.546    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)        0.079     9.625    data1/r2/o_reg[20]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                         -20.765    
  -------------------------------------------------------------------
                         slack                                -11.139    

Slack (VIOLATED) :        -11.139ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r4/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.641ns  (logic 4.571ns (59.822%)  route 3.070ns (40.178%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[14])
                                                      3.841    19.326 r  data1/mul1/mul/P[14]
                         net (fo=3, routed)           1.266    20.591    data1/muxr4/mul[14]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.124    20.715 r  data1/muxr4/o[14]_i_1/O
                         net (fo=1, routed)           0.000    20.715    data1/r4/D[14]
    SLICE_X9Y57          FDRE                                         r  data1/r4/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r4/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  data1/r4/o_reg[14]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.032     9.576    data1/r4/o_reg[14]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -20.715    
  -------------------------------------------------------------------
                         slack                                -11.139    

Slack (VIOLATED) :        -11.130ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.679ns  (logic 4.571ns (59.530%)  route 3.108ns (40.470%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      3.841    19.326 r  data1/mul1/mul/P[21]
                         net (fo=3, routed)           1.303    20.629    data1/muxr8/P[21]
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.753 r  data1/muxr8/o[21]_i_1/O
                         net (fo=1, routed)           0.000    20.753    data1/r8/D[21]
    SLICE_X14Y57         FDRE                                         r  data1/r8/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r8/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  data1/r8/o_reg[21]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)        0.079     9.623    data1/r8/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -20.753    
  -------------------------------------------------------------------
                         slack                                -11.130    

Slack (VIOLATED) :        -11.126ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.710ns  (logic 4.571ns (59.289%)  route 3.139ns (40.711%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 9.419 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      3.841    19.326 r  data1/mul1/mul/P[21]
                         net (fo=3, routed)           1.335    20.660    data1/muxr2/P[21]
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124    20.784 r  data1/muxr2/o[21]_i_1/O
                         net (fo=1, routed)           0.000    20.784    data1/r2/D[21]
    SLICE_X3Y56          FDRE                                         r  data1/r2/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    data1/r2/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  data1/r2/o_reg[21]/C
                         clock pessimism              0.243     9.662    
                         clock uncertainty           -0.035     9.626    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.032     9.658    data1/r2/o_reg[21]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                -11.126    

Slack (VIOLATED) :        -11.085ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.584ns  (logic 4.571ns (60.275%)  route 3.013ns (39.725%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 9.337 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841    19.326 r  data1/mul1/mul/P[7]
                         net (fo=3, routed)           1.208    20.534    data1/muxr2/P[7]
    SLICE_X15Y58         LUT5 (Prop_lut5_I4_O)        0.124    20.658 r  data1/muxr2/o[7]_i_1/O
                         net (fo=1, routed)           0.000    20.658    data1/r2/D[7]
    SLICE_X15Y58         FDRE                                         r  data1/r2/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520     9.337    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y58         FDRE                                         r  data1/r2/o_reg[7]/C
                         clock pessimism              0.243     9.580    
                         clock uncertainty           -0.035     9.544    
    SLICE_X15Y58         FDRE (Setup_fdre_C_D)        0.029     9.573    data1/r2/o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -20.658    
  -------------------------------------------------------------------
                         slack                                -11.085    

Slack (VIOLATED) :        -11.080ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.580ns  (logic 4.571ns (60.304%)  route 3.009ns (39.696%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 9.335 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841    19.326 r  data1/mul1/mul/P[17]
                         net (fo=3, routed)           1.205    20.531    data1/muxr8/P[17]
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.124    20.655 r  data1/muxr8/o[17]_i_1/O
                         net (fo=1, routed)           0.000    20.655    data1/r8/D[17]
    SLICE_X13Y61         FDRE                                         r  data1/r8/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.518     9.335    data1/r8/clk_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  data1/r8/o_reg[17]/C
                         clock pessimism              0.243     9.578    
                         clock uncertainty           -0.035     9.542    
    SLICE_X13Y61         FDRE (Setup_fdre_C_D)        0.032     9.574    data1/r8/o_reg[17]
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                         -20.655    
  -------------------------------------------------------------------
                         slack                                -11.080    

Slack (VIOLATED) :        -11.074ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.624ns  (logic 4.571ns (59.957%)  route 3.053ns (40.043%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841    19.326 r  data1/mul1/mul/P[9]
                         net (fo=3, routed)           1.249    20.574    data1/muxr8/P[9]
    SLICE_X14Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.698 r  data1/muxr8/o[9]_i_1/O
                         net (fo=1, routed)           0.000    20.698    data1/r8/D[9]
    SLICE_X14Y54         FDRE                                         r  data1/r8/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r8/clk_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  data1/r8/o_reg[9]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)        0.079     9.624    data1/r8/o_reg[9]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                         -20.698    
  -------------------------------------------------------------------
                         slack                                -11.074    

Slack (VIOLATED) :        -11.057ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r8/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.609ns  (logic 4.571ns (60.076%)  route 3.038ns (39.924%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    19.326 r  data1/mul1/mul/P[6]
                         net (fo=3, routed)           1.234    20.559    data1/muxr8/P[6]
    SLICE_X14Y55         LUT5 (Prop_lut5_I4_O)        0.124    20.683 r  data1/muxr8/o[6]_i_1/O
                         net (fo=1, routed)           0.000    20.683    data1/r8/D[6]
    SLICE_X14Y55         FDRE                                         r  data1/r8/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r8/clk_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  data1/r8/o_reg[6]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)        0.081     9.626    data1/r8/o_reg[6]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                         -20.683    
  -------------------------------------------------------------------
                         slack                                -11.057    

Slack (VIOLATED) :        -11.053ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r2/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        7.602ns  (logic 4.571ns (60.127%)  route 3.031ns (39.873%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 9.338 - 5.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 10.602 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.034     9.767    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.710    10.602    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.473    13.075    
    SLICE_X10Y54                                      0.000    13.075 r  c1/selmul1_1_reg[1]/D
    SLICE_X10Y54         LDCE (DToQ_ldce_D_Q)         0.482    13.557 r  c1/selmul1_1_reg[1]/Q
                         net (fo=33, routed)          1.038    14.595    data1/mux1mul1/selmul1_1[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.719 r  data1/mux1mul1/mul_i_22/O
                         net (fo=1, routed)           0.766    15.485    data1/mul1/A[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841    19.326 r  data1/mul1/mul/P[9]
                         net (fo=3, routed)           1.227    20.553    data1/muxr2/P[9]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.677 r  data1/muxr2/o[9]_i_1/O
                         net (fo=1, routed)           0.000    20.677    data1/r2/D[9]
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521     9.338    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r2/o_reg[9]/C
                         clock pessimism              0.243     9.581    
                         clock uncertainty           -0.035     9.545    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.079     9.624    data1/r2/o_reg[9]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                         -20.677    
  -------------------------------------------------------------------
                         slack                                -11.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.115%)  route 0.587ns (92.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.587     2.169    c1/cycle[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I2_O)        0.045     2.214 f  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.214    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X5Y88          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     1.803    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.045ns (6.250%)  route 0.675ns (93.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.675     2.256    c1/cycle[4]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.045     2.301 f  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.301    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.092     1.804    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.045ns (5.814%)  route 0.729ns (94.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.729     2.310    c1/cycle[4]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.045     2.355 f  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.355    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.092     1.804    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.045ns (5.239%)  route 0.814ns (94.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.814     2.395    c1/cycle[4]
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     2.440 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.440    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.091     1.803    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.045ns (5.982%)  route 0.707ns (94.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.540     2.121    c1/cycle[4]
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.045     2.166 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.168     2.334    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X5Y88          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y88          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.721%)  route 0.742ns (94.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.540     2.121    c1/cycle[4]
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.045     2.166 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.368    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.721%)  route 0.742ns (94.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.540     2.121    c1/cycle[4]
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.045     2.166 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.368    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.721%)  route 0.742ns (94.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.540     2.121    c1/cycle[4]
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.045     2.166 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.368    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.721%)  route 0.742ns (94.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.540     2.121    c1/cycle[4]
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.045     2.166 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.202     2.368    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X3Y85          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X3Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.673    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data1/r11/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.203ns (49.070%)  route 0.211ns (50.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.342     1.924    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.045     1.969 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.197     2.165    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE (EnToQ_ldce_G_Q)        0.158     2.323 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.211     2.534    data1/muxr11/selr11[0]
    SLICE_X2Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.579 r  data1/muxr11/o[2]_i_1/O
                         net (fo=2, routed)           0.000     2.579    data1/r11/D[2]
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  data1/r11/o_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.837    data1/r11/o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.742    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[0]

Setup :           52  Failing Endpoints,  Worst Slack       -7.669ns,  Total Violation     -110.716ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.669ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 0.124ns (1.076%)  route 11.402ns (98.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    15.613    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    15.737 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    16.760    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.042     5.823    c1/cycle[0]
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.100     5.923 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     6.375    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.618    
                         time borrowed                2.473     9.091    
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                         -16.760    
  -------------------------------------------------------------------
                         slack                                 -7.669    

Slack (VIOLATED) :        -7.608ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 0.124ns (1.088%)  route 11.277ns (98.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    15.613    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    15.737 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    16.636    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.162     5.942    c1/cycle[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I0_O)        0.100     6.042 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.345    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.588    
                         time borrowed                2.440     9.028    
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                         -16.636    
  -------------------------------------------------------------------
                         slack                                 -7.608    

Slack (VIOLATED) :        -7.573ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.319ns  (logic 0.124ns (1.096%)  route 11.195ns (98.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    15.613    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    15.737 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    16.553    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.043     5.823    c1/cycle[0]
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.100     5.923 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     6.257    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.500    
                         time borrowed                2.480     8.980    
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                         -16.553    
  -------------------------------------------------------------------
                         slack                                 -7.573    

Slack (VIOLATED) :        -7.437ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.654ns  (logic 0.124ns (1.064%)  route 11.530ns (98.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.736ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    15.613    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    15.737 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    16.889    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.403     6.184    c1/cycle[0]
    SLICE_X8Y66          LUT5 (Prop_lut5_I2_O)        0.100     6.284 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.736    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.979    
                         time borrowed                2.473     9.452    
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                         -16.889    
  -------------------------------------------------------------------
                         slack                                 -7.437    

Slack (VIOLATED) :        -6.475ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 0.124ns (1.089%)  route 11.261ns (98.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    15.613    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    15.737 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    16.619    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.912     6.693    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.100     6.793 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664     7.457    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     7.700    
                         time borrowed                2.444    10.144    
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -6.475    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 0.124ns (1.525%)  route 8.009ns (98.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.506ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.853    12.088    c1/cycle[1]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.124    12.212 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    13.368    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     6.552    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     6.652 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     7.506    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243     7.748    
                         time borrowed                2.444    10.192    
  -------------------------------------------------------------------
                         required time                         10.192    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 0.124ns (1.590%)  route 7.676ns (98.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.631ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.503    11.737    c1/cycle[1]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124    11.861 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    13.034    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     6.552    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     6.652 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     7.631    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.874    
                         time borrowed                2.430    10.304    
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                         -13.034    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.657ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.290ns  (logic 0.124ns (1.701%)  route 7.166ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 9.672 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.401    14.136    c1/cycle[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.124    14.260 f  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.765    15.025    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X1Y47          LDCE                                         f  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.672    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.243     9.915    
                         time borrowed                2.453    12.368    
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                 -2.657    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.516ns  (logic 0.124ns (1.650%)  route 7.392ns (98.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.408ns = ( 9.908 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.064    13.799    c1/cycle[1]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.124    13.923 f  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           1.328    15.250    c1/selr6_reg[1]_i_1_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.892     9.173    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.273 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.635     9.908    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y43         LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243    10.151    
                         time borrowed                2.444    12.595    
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.500ns  (logic 0.124ns (1.653%)  route 7.376ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.504ns = ( 10.004 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.545    13.279    c1/cycle[1]
    SLICE_X1Y48          LUT3 (Prop_lut3_I0_O)        0.124    13.403 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    15.235    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     9.052    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.152 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852    10.004    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243    10.247    
                         time borrowed                2.430    12.677    
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.257ns  (logic 0.045ns (1.994%)  route 2.212ns (98.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 6.224 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.212     6.294    c1/cycle[1]
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.045     6.339 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.339    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.211     5.845    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.056     5.901 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     6.224    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     5.978    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     6.069    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.069    
                         arrival time                           6.339    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.492ns  (logic 0.045ns (3.016%)  route 1.447ns (96.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 5.385 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.800     4.882    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     4.927 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     5.574    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.466     5.099    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.056     5.155 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.385    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     5.139    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     5.209    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.045ns (2.377%)  route 1.848ns (97.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.848     3.430    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.045     3.475 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.475    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.648     2.782    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.056     2.838 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.166    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.920    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     3.011    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.045ns (1.765%)  route 2.505ns (98.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 6.242 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.208     6.291    c1/cycle[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     6.336 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.297     6.632    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X11Y43         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.211     5.845    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.056     5.901 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.341     6.242    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     5.996    
    SLICE_X11Y43         LDCE (Hold_ldce_G_D)         0.066     6.062    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.062    
                         arrival time                           6.632    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.251ns  (logic 0.045ns (1.999%)  route 2.206ns (98.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 5.895 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.801     5.883    c1/cycle[1]
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.045     5.928 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.333    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.978     5.612    c1/cycle[0]
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.056     5.668 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.895    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.648    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.718    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.718    
                         arrival time                           6.333    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 5.353 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.153     5.235    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.045     5.280 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     5.837    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.437     5.071    c1/cycle[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.056     5.127 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     5.353    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     5.107    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     5.177    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -5.177    
                         arrival time                           5.837    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.045ns (1.701%)  route 2.600ns (98.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.299     3.882    c1/cycle[1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I2_O)        0.045     3.927 f  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.301     4.227    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X7Y47          LDCE                                         f  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.176     3.309    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.056     3.365 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.328     3.693    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y47          LDCE                                         f  c1/seladd4_2_reg[0]/G
                         clock pessimism             -0.246     3.447    
    SLICE_X7Y47          LDCE (Hold_ldce_G_D)         0.070     3.517    c1/seladd4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.164ns  (logic 0.045ns (2.079%)  route 2.119ns (97.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 5.678 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     6.247    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.762     5.395    c1/cycle[0]
    SLICE_X9Y70          LUT5 (Prop_lut5_I2_O)        0.056     5.451 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     5.678    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     5.432    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     5.502    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -5.502    
                         arrival time                           6.247    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.045ns (1.655%)  route 2.674ns (98.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.674     4.256    c1/cycle[1]
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.045     4.301 f  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.301    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X7Y43          LDCE                                         f  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.176     3.309    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.056     3.365 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.344     3.709    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y43          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.246     3.463    
    SLICE_X7Y43          LDCE (Hold_ldce_G_D)         0.091     3.554    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 5.696 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.300    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.780     5.413    c1/cycle[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I0_O)        0.056     5.469 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.696    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.450    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.535    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.535    
                         arrival time                           6.300    
  -------------------------------------------------------------------
                         slack                                  0.766    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[0]

Setup :           45  Failing Endpoints,  Worst Slack       -3.052ns,  Total Violation      -85.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.600ns  (logic 0.124ns (1.632%)  route 7.476ns (98.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.061ns = ( 9.561 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.022ns
    Computed max time borrow:         2.478ns
    Time borrowed from endpoint:      2.478ns
    Time given to startpoint:         2.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.006    13.740    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124    13.864 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.470    15.334    c1/enable8_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.511     8.791    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.100     8.891 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     9.561    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     9.804    
                         time borrowed                2.478    12.282    
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.501ns  (logic 0.124ns (1.653%)  route 7.377ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 9.623 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.582    14.315    c1/cycle[2]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124    14.439 f  c1/selr9_reg[0]_i_1/O
                         net (fo=1, routed)           0.796    15.235    c1/selr9_reg[0]_i_1_n_0
    SLICE_X4Y45          LDCE                                         f  c1/selr9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.780     9.061    c1/cycle[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.161 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.462     9.623    c1/selr9_reg[1]_i_2_n_0
    SLICE_X4Y45          LDCE                                         r  c1/selr9_reg[0]/G
                         clock pessimism              0.243     9.866    
                         time borrowed                2.444    12.310    
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.628ns  (logic 0.124ns (1.626%)  route 7.504ns (98.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.432ns = ( 9.932 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.385    14.119    c1/cycle[2]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.118    15.361    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.934     9.214    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.314 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.932    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243    10.175    
                         time borrowed                2.450    12.625    
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.714ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.326ns  (logic 0.124ns (1.693%)  route 7.202ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.130ns = ( 9.630 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.435    14.168    c1/cycle[2]
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.124    14.292 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.767    15.060    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X2Y45          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     9.052    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.152 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.478     9.630    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X2Y45          LDCE                                         r  c1/opadd2_reg[1]/G
                         clock pessimism              0.243     9.873    
                         time borrowed                2.473    12.346    
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 -2.714    

Slack (VIOLATED) :        -2.690ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.420ns  (logic 0.124ns (1.671%)  route 7.296ns (98.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.244ns = ( 9.744 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.024ns
    Computed max time borrow:         2.476ns
    Time borrowed from endpoint:      2.476ns
    Time given to startpoint:         2.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.076    15.154    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.744    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243     9.987    
                         time borrowed                2.476    12.463    
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -2.690    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.286ns  (logic 0.124ns (1.702%)  route 7.162ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.197ns = ( 9.697 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.942    15.019    c1/selr9_reg[1]_i_1_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.780     9.061    c1/cycle[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.161 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.536     9.697    c1/selr9_reg[1]_i_2_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.243     9.940    
                         time borrowed                2.440    12.380    
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.520ns  (logic 0.124ns (1.649%)  route 7.396ns (98.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.506ns = ( 10.006 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.240    13.973    c1/cycle[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.097 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    15.253    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     9.052    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.152 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854    10.006    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243    10.248    
                         time borrowed                2.444    12.692    
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.124ns (1.934%)  route 6.289ns (98.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.266    10.499    c1/cycle[2]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.124    10.623 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    11.646    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.042     5.823    c1/cycle[0]
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.100     5.923 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     6.375    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.618    
                         time borrowed                2.473     9.091    
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.253ns  (logic 0.124ns (1.710%)  route 7.129ns (98.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.244ns = ( 9.744 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.140    13.874    c1/cycle[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I1_O)        0.124    13.998 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    14.986    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.744    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243     9.987    
                         time borrowed                2.459    12.446    
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 0.124ns (1.669%)  route 7.307ns (98.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    11.454    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    11.578 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.087    12.665    c1/selr9_reg[1]_i_1_n_0
    SLICE_X7Y48          LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.934     6.714    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.100     6.814 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.640     7.454    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/G
                         clock pessimism              0.243     7.697    
                         time borrowed                2.444    10.141    
  -------------------------------------------------------------------
                         required time                         10.141    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                 -2.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.009ns  (logic 0.045ns (2.240%)  route 1.964ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 5.895 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.559     5.640    c1/cycle[2]
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.045     5.685 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.090    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.978     5.612    c1/cycle[0]
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.056     5.668 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.895    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.648    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.718    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.718    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.045ns (2.435%)  route 1.803ns (97.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.803     3.384    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045     3.429 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.429    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.648     2.782    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.056     2.838 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.166    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.920    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     3.011    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.045ns (2.635%)  route 1.663ns (97.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     2.651    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     2.696 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     3.289    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.466     2.599    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.056     2.655 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     2.885    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.639    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     2.705    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.415ns  (logic 0.045ns (1.863%)  route 2.370ns (98.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 5.929 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.370     6.452    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     6.497 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     6.497    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.912     5.545    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.056     5.601 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     5.929    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     5.683    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     5.774    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -5.774    
                         arrival time                           6.497    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.737ns  (logic 0.045ns (1.644%)  route 2.692ns (98.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 6.240 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.285     6.366    c1/cycle[2]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.045     6.411 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.407     6.818    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.199     5.833    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.056     5.889 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.351     6.240    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/G
                         clock pessimism             -0.246     5.994    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     6.064    c1/clr7_reg
  -------------------------------------------------------------------
                         required time                         -6.064    
                         arrival time                           6.818    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.799ns  (logic 0.045ns (1.608%)  route 2.754ns (98.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 6.224 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.754     6.836    c1/cycle[2]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.045     6.881 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.881    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.211     5.845    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.056     5.901 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     6.224    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     5.978    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     6.069    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.069    
                         arrival time                           6.881    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.714ns  (logic 0.045ns (1.658%)  route 2.669ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 6.090 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.669     6.750    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.045     6.795 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.795    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.046     5.679    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.056     5.735 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.090    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.844    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.936    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.936    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.379ns  (logic 0.045ns (1.892%)  route 2.334ns (98.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 5.774 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     5.151    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     5.196 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.264     6.460    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y61          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.858     5.492    c1/cycle[0]
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.056     5.548 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.774    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y61          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     5.528    
    SLICE_X4Y61          LDCE (Hold_ldce_G_D)         0.066     5.594    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.594    
                         arrival time                           6.460    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.966ns  (logic 0.045ns (2.289%)  route 1.921ns (97.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 5.353 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.364     5.445    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045     5.490 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     6.048    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.437     5.071    c1/cycle[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.056     5.127 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     5.353    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     5.107    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     5.177    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -5.177    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.622ns  (logic 0.045ns (1.716%)  route 2.577ns (98.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 5.984 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.577     6.659    c1/cycle[2]
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.045     6.704 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.704    c1/selr4_reg[1]_i_1_n_0
    SLICE_X5Y44          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.068     5.702    c1/cycle[0]
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.056     5.758 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.984    c1/selr4_reg[1]_i_2_n_0
    SLICE_X5Y44          LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     5.738    
    SLICE_X5Y44          LDCE (Hold_ldce_G_D)         0.092     5.830    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           6.704    
  -------------------------------------------------------------------
                         slack                                  0.874    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[0]

Setup :           43  Failing Endpoints,  Worst Slack       -7.767ns,  Total Violation      -93.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.767ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.512ns  (logic 0.124ns (0.991%)  route 12.388ns (99.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 9.782 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.245    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.892     9.173    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.273 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.782    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.025    
                         time borrowed                2.453    12.478    
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -20.245    
  -------------------------------------------------------------------
                         slack                                 -7.767    

Slack (VIOLATED) :        -7.642ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 0.124ns (1.078%)  route 11.375ns (98.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    16.733    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.042     5.823    c1/cycle[0]
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.100     5.923 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     6.375    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.618    
                         time borrowed                2.473     9.091    
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 -7.642    

Slack (VIOLATED) :        -7.581ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.375ns  (logic 0.124ns (1.090%)  route 11.251ns (98.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    16.609    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.162     5.942    c1/cycle[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I0_O)        0.100     6.042 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.345    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.588    
                         time borrowed                2.440     9.028    
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 -7.581    

Slack (VIOLATED) :        -7.562ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.193ns  (logic 0.124ns (1.017%)  route 12.069ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 9.672 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.927    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.672    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.915    
                         time borrowed                2.450    12.365    
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 -7.562    

Slack (VIOLATED) :        -7.546ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.292ns  (logic 0.124ns (1.098%)  route 11.168ns (98.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    16.526    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.043     5.823    c1/cycle[0]
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.100     5.923 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     6.257    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.500    
                         time borrowed                2.480     8.980    
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                         -16.526    
  -------------------------------------------------------------------
                         slack                                 -7.546    

Slack (VIOLATED) :        -7.410ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.628ns  (logic 0.124ns (1.066%)  route 11.504ns (98.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.736ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    16.862    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.403     6.184    c1/cycle[0]
    SLICE_X8Y66          LUT5 (Prop_lut5_I2_O)        0.100     6.284 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.736    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.979    
                         time borrowed                2.473     9.452    
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                 -7.410    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 0.124ns (1.092%)  route 11.234ns (98.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    16.592    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.912     6.693    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.100     6.793 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664     7.457    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     7.700    
                         time borrowed                2.444    10.144    
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                         -16.592    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -1.905ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.124ns (1.922%)  route 6.329ns (98.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.061ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.022ns
    Computed max time borrow:         2.478ns
    Time borrowed from endpoint:      2.478ns
    Time given to startpoint:         2.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.859    10.092    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.124    10.216 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.470    11.687    c1/enable8_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.511     6.291    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.100     6.391 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     7.061    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     7.304    
                         time borrowed                2.478     9.782    
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                 -1.905    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        5.514ns  (logic 0.124ns (2.249%)  route 5.390ns (97.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 8.665 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.944    11.677    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           1.446    13.247    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.833     8.114    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.100     8.214 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     8.665    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
                         clock pessimism              0.243     8.908    
                         time borrowed                2.444    11.352    
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.830ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        6.725ns  (logic 0.124ns (1.844%)  route 6.601ns (98.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.432ns = ( 9.932 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.605    13.338    c1/cycle[3]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124    13.462 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.996    14.459    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.934     9.214    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.314 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.932    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243    10.175    
                         time borrowed                2.453    12.628    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                 -1.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.751%)  route 1.591ns (97.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     3.172    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.045     3.217 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.217    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.648     2.782    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.056     2.838 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.166    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.920    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     3.011    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.295%)  route 1.916ns (97.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 5.895 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.511     5.592    c1/cycle[3]
    SLICE_X2Y61          LUT4 (Prop_lut4_I2_O)        0.045     5.637 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.042    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.978     5.612    c1/cycle[0]
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.056     5.668 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.895    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.648    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.718    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.718    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.085ns  (logic 0.045ns (2.159%)  route 2.040ns (97.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 5.895 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.040     6.121    c1/cycle[3]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.045     6.166 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.166    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.978     5.612    c1/cycle[0]
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.056     5.668 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.895    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     5.648    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.740    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.740    
                         arrival time                           6.166    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 6.090 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.409     6.490    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.045     6.535 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     6.535    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.046     5.679    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.056     5.735 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.090    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     5.844    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     5.935    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -5.935    
                         arrival time                           6.535    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.090ns  (logic 0.045ns (2.153%)  route 2.045ns (97.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 5.678 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     6.172    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.762     5.395    c1/cycle[0]
    SLICE_X9Y70          LUT5 (Prop_lut5_I2_O)        0.056     5.451 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     5.678    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     5.432    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     5.502    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -5.502    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 5.696 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.225    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.780     5.413    c1/cycle[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I0_O)        0.056     5.469 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.696    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.450    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.535    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.535    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.557ns  (logic 0.045ns (1.760%)  route 2.512ns (98.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 6.090 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.512     6.594    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     6.639 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.639    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.046     5.679    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.056     5.735 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.090    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.844    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.936    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.936    
                         arrival time                           6.639    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.373ns  (logic 0.045ns (1.896%)  route 2.328ns (98.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 5.900 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.764     6.455    c1/clr5_reg_i_1_n_0
    SLICE_X10Y60         LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.983     5.617    c1/cycle[0]
    SLICE_X10Y60         LUT5 (Prop_lut5_I1_O)        0.056     5.673 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.228     5.900    c1/clr9_reg_i_1_n_0
    SLICE_X10Y60         LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     5.654    
    SLICE_X10Y60         LDCE (Hold_ldce_G_D)         0.059     5.713    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.045ns (1.991%)  route 2.215ns (98.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     3.145    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     3.190 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.651     3.841    c1/clr5_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.859     2.993    c1/cycle[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I1_O)        0.056     3.049 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.227     3.275    c1/clr6_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     3.029    
    SLICE_X9Y60          LDCE (Hold_ldce_G_D)         0.070     3.099    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr6_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.734ns  (logic 0.045ns (1.646%)  route 2.689ns (98.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 6.258 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.314     6.395    c1/cycle[3]
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.440 f  c1/selr6_reg[0]_i_1/O
                         net (fo=3, routed)           0.376     6.816    c1/selr6_reg[0]_i_1_n_0
    SLICE_X10Y45         LDCE                                         f  c1/selr6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.308     5.941    c1/cycle[0]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.056     5.997 f  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.261     6.258    c1/selr6_reg[1]_i_2_n_0
    SLICE_X10Y45         LDCE                                         f  c1/selr6_reg[0]/G
                         clock pessimism             -0.246     6.012    
    SLICE_X10Y45         LDCE (Hold_ldce_G_D)         0.059     6.071    c1/selr6_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.071    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  0.745    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[0]

Setup :           63  Failing Endpoints,  Worst Slack       -6.974ns,  Total Violation     -155.305ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.974ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.719ns  (logic 0.124ns (1.058%)  route 11.595ns (98.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 9.782 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    19.452    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.892     9.173    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.273 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.782    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.025    
                         time borrowed                2.453    12.478    
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 -6.974    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.400ns  (logic 0.124ns (1.088%)  route 11.276ns (98.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 9.672 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.134    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.807     9.087    c1/cycle[0]
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.100     9.187 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.672    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.915    
                         time borrowed                2.450    12.365    
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -5.380ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.124ns (1.342%)  route 9.113ns (98.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    14.471    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.042     5.823    c1/cycle[0]
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.100     5.923 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     6.375    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.618    
                         time borrowed                2.473     9.091    
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                 -5.380    

Slack (VIOLATED) :        -5.319ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 0.124ns (1.361%)  route 8.989ns (98.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    14.347    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.162     5.942    c1/cycle[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I0_O)        0.100     6.042 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.345    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.588    
                         time borrowed                2.440     9.028    
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                 -5.319    

Slack (VIOLATED) :        -5.284ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.124ns (1.373%)  route 8.906ns (98.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    14.264    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.043     5.823    c1/cycle[0]
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.100     5.923 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     6.257    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.500    
                         time borrowed                2.480     8.980    
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                 -5.284    

Slack (VIOLATED) :        -5.148ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 0.124ns (1.324%)  route 9.242ns (98.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.736ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    14.600    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.403     6.184    c1/cycle[0]
    SLICE_X8Y66          LUT5 (Prop_lut5_I2_O)        0.100     6.284 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.736    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.979    
                         time borrowed                2.473     9.452    
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                                 -5.148    

Slack (VIOLATED) :        -4.186ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 0.124ns (1.363%)  route 8.973ns (98.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    14.330    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.912     6.693    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.100     6.793 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664     7.457    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243     7.700    
                         time borrowed                2.444    10.144    
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                 -4.186    

Slack (VIOLATED) :        -3.862ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.805ns  (logic 0.124ns (1.408%)  route 8.681ns (98.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.504ns = ( 10.004 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.850    14.583    c1/cycle[4]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124    14.707 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    16.539    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.771     9.052    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.152 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852    10.004    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243    10.247    
                         time borrowed                2.430    12.677    
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -16.539    
  -------------------------------------------------------------------
                         slack                                 -3.862    

Slack (VIOLATED) :        -3.711ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.423ns  (logic 0.124ns (1.472%)  route 8.299ns (98.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 9.773 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.850    14.583    c1/cycle[4]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124    14.707 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.450    16.157    c1/enable3_reg_i_1_n_0
    SLICE_X15Y54         LDCE                                         r  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.746     9.027    c1/cycle[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I0_O)        0.100     9.127 r  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.647     9.773    c1/selr2_reg[1]_i_1_n_0
    SLICE_X15Y54         LDCE                                         r  c1/selr2_reg[1]/G
                         clock pessimism              0.243    10.016    
                         time borrowed                2.430    12.446    
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                 -3.711    

Slack (VIOLATED) :        -3.548ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 0.124ns (1.490%)  route 8.197ns (98.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.247    12.480    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.124    12.604 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.951    13.555    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X10Y42         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.892     6.673    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.100     6.773 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     7.291    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243     7.534    
                         time borrowed                2.473    10.007    
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                 -3.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.045ns (2.787%)  route 1.570ns (97.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.570     3.151    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.045     3.196 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.196    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.648     2.782    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.056     2.838 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.166    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.920    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     3.011    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.043ns  (logic 0.045ns (2.203%)  route 1.998ns (97.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 5.895 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.998     6.079    c1/cycle[4]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.045     6.124 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.124    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.978     5.612    c1/cycle[0]
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.056     5.668 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.895    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     5.648    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.740    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.740    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.110%)  route 2.087ns (97.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 5.929 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.087     6.169    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.045     6.214 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     6.214    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.912     5.545    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.056     5.601 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     5.929    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     5.683    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     5.774    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -5.774    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.577ns  (logic 0.045ns (1.746%)  route 2.532ns (98.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 6.224 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.532     6.614    c1/cycle[4]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.045     6.659 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.659    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.211     5.845    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I3_O)        0.056     5.901 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     6.224    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     5.978    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     6.069    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.069    
                         arrival time                           6.659    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.045ns (2.572%)  route 1.704ns (97.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.111     2.692    c1/cycle[4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.045     2.737 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     3.331    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.466     2.599    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.056     2.655 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     2.885    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.639    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     2.705    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.045ns (1.636%)  route 2.705ns (98.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.279     3.861    c1/cycle[4]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.906 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.426     4.332    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.109     3.243    c1/cycle[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.056     3.299 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.511     3.810    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     3.563    
    SLICE_X18Y46         LDCE (Hold_ldce_G_D)         0.070     3.633    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.452ns  (logic 0.045ns (1.835%)  route 2.407ns (98.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 5.923 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.114     6.195    c1/cycle[4]
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.045     6.240 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     6.533    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.912     5.545    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.056     5.601 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     5.923    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     5.677    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     5.747    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -5.747    
                         arrival time                           6.533    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.449ns  (logic 0.045ns (1.838%)  route 2.404ns (98.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 5.895 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.999     6.080    c1/cycle[4]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.045     6.125 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.530    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.978     5.612    c1/cycle[0]
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.056     5.668 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.895    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.648    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.718    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.718    
                         arrival time                           6.530    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.949 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.919     6.000    c1/cycle[4]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.045     6.045 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     6.582    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.101     5.735    c1/cycle[0]
    SLICE_X14Y58         LUT5 (Prop_lut5_I3_O)        0.056     5.791 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     5.949    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     5.703    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     5.762    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           6.582    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        1.958ns  (logic 0.045ns (2.298%)  route 1.913ns (97.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 5.385 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.266     5.348    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     5.393 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     6.039    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.466     5.099    c1/cycle[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.056     5.155 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.385    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     5.139    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     5.209    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           6.039    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[1]

Setup :           32  Failing Endpoints,  Worst Slack       -7.549ns,  Total Violation      -90.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.549ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.001ns  (logic 0.124ns (1.033%)  route 11.877ns (98.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 9.493 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.735    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.627     8.908    c1/cycle[1]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.100     9.008 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.493    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.735    
                         time borrowed                2.450    12.185    
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                 -7.549    

Slack (VIOLATED) :        -7.495ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.319ns  (logic 0.124ns (1.007%)  route 12.195ns (98.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 9.862 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.053    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.972     9.253    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.353 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.862    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.105    
                         time borrowed                2.453    12.558    
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                 -7.495    

Slack (VIOLATED) :        -5.387ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.444ns  (logic 0.124ns (0.996%)  route 12.320ns (99.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 12.107 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.177    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.913    11.194    c1/cycle[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.100    11.294 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.107    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    12.350    
                         time borrowed                2.440    14.790    
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -5.387    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        11.951ns  (logic 0.124ns (1.038%)  route 11.827ns (98.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.493ns = ( 11.993 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.498    18.232    c1/cycle[0]
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    18.356 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.684    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.913    11.194    c1/cycle[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.100    11.294 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    11.993    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    12.236    
                         time borrowed                2.470    14.706    
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -19.684    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.097ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 0.124ns (1.374%)  route 8.904ns (98.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.478ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.495    12.729    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.853 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.409    14.261    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     7.478    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243     7.721    
                         time borrowed                2.444    10.165    
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                 -4.097    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.478ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.493    12.727    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.124    12.851 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.388    14.239    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X18Y47         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     7.478    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243     7.721    
                         time borrowed                2.450    10.171    
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                         -14.239    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -3.471ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.124ns (1.478%)  route 8.264ns (98.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.478ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.091    12.325    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.449 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    13.621    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     7.478    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.721    
                         time borrowed                2.430    10.151    
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                         -13.621    
  -------------------------------------------------------------------
                         slack                                 -3.471    

Slack (VIOLATED) :        -3.364ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.217ns  (logic 0.124ns (1.509%)  route 8.093ns (98.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 9.871 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.142    14.876    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    15.000 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.951    15.950    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.972     9.253    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.353 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.871    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243    10.114    
                         time borrowed                2.473    12.587    
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 -3.364    

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.120ns  (logic 0.124ns (1.527%)  route 7.996ns (98.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 9.871 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.893    14.627    c1/cycle[0]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.124    14.751 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.102    15.853    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.972     9.253    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.353 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.871    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    10.114    
                         time borrowed                2.459    12.573    
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 -3.280    

Slack (VIOLATED) :        -3.245ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.778ns  (logic 0.124ns (1.594%)  route 7.654ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 9.565 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.665    14.399    c1/cycle[0]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.124    14.523 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    15.512    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.627     8.908    c1/cycle[1]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.100     9.008 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.565    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243     9.808    
                         time borrowed                2.459    12.267    
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                 -3.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.045ns (2.608%)  route 1.681ns (97.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.681     3.262    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     3.307 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.307    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.410     2.543    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.056     2.599 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     2.928    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.681    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.772    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.045ns (2.708%)  route 1.617ns (97.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.059     2.641    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.045     2.686 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.243    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.449     2.582    c1/cycle[1]
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.056     2.638 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.865    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.619    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.689    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.045ns (1.986%)  route 2.221ns (98.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.221     3.802    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.045     3.847 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.847    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.870     3.003    c1/cycle[1]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.059 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.387    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.141    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.232    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.695ns  (logic 0.045ns (1.670%)  route 2.650ns (98.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 6.079 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.650     6.731    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.045     6.776 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.776    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.035     5.668    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.056     5.724 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.079    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.832    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.924    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.924    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.705ns  (logic 0.045ns (1.664%)  route 2.660ns (98.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 6.079 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.660     6.741    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     6.786 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     6.786    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.035     5.668    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.056     5.724 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.079    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     5.832    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     5.923    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -5.923    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.618ns  (logic 0.045ns (1.719%)  route 2.573ns (98.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 5.974 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.037     6.119    c1/cycle[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.045     6.164 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     6.700    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.126     5.759    c1/cycle[1]
    SLICE_X14Y58         LUT5 (Prop_lut5_I2_O)        0.056     5.815 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     5.974    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     5.728    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     5.787    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.700    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.045ns (1.723%)  route 2.567ns (98.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.274     3.855    c1/cycle[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     3.900 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.193    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.870     3.003    c1/cycle[1]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.059 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.381    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.135    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     3.205    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.045ns (1.683%)  route 2.629ns (98.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.205     3.787    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.832 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.423     4.255    c1/enable4_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.870     3.003    c1/cycle[1]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.059 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.387    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.141    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.066     3.207    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.045ns (1.698%)  route 2.606ns (98.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.037     3.619    c1/cycle[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.045     3.664 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.568     4.232    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.922     3.056    c1/cycle[1]
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.056     3.112 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.227     3.339    c1/selr3_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     3.092    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.070     3.162    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.045ns (1.545%)  route 2.867ns (98.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.867     4.448    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.045     4.493 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     4.493    c1/enable9_reg_i_1_n_0
    SLICE_X6Y43          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.985     3.119    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.056     3.175 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     3.537    c1/enable9_reg_i_2_n_0
    SLICE_X6Y43          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     3.291    
    SLICE_X6Y43          LDCE (Hold_ldce_G_D)         0.120     3.411    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           4.493    
  -------------------------------------------------------------------
                         slack                                  1.082    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[1]

Setup :           45  Failing Endpoints,  Worst Slack       -3.048ns,  Total Violation      -85.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.048ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.501ns  (logic 0.124ns (1.653%)  route 7.377ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.000ns = ( 9.500 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.582    14.315    c1/cycle[2]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124    14.439 f  c1/selr9_reg[0]_i_1/O
                         net (fo=1, routed)           0.796    15.235    c1/selr9_reg[0]_i_1_n_0
    SLICE_X4Y45          LDCE                                         f  c1/selr9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.657     8.938    c1/cycle[1]
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.038 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.462     9.500    c1/selr9_reg[1]_i_2_n_0
    SLICE_X4Y45          LDCE                                         r  c1/selr9_reg[0]/G
                         clock pessimism              0.243     9.743    
                         time borrowed                2.444    12.187    
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -3.048    

Slack (VIOLATED) :        -3.046ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.600ns  (logic 0.124ns (1.632%)  route 7.476ns (98.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 9.567 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.022ns
    Computed max time borrow:         2.478ns
    Time borrowed from endpoint:      2.478ns
    Time given to startpoint:         2.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.006    13.740    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124    13.864 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.470    15.334    c1/enable8_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.517     8.797    c1/cycle[1]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.100     8.897 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     9.567    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     9.810    
                         time borrowed                2.478    12.288    
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -3.046    

Slack (VIOLATED) :        -2.870ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.420ns  (logic 0.124ns (1.671%)  route 7.296ns (98.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 9.565 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.024ns
    Computed max time borrow:         2.476ns
    Time borrowed from endpoint:      2.476ns
    Time given to startpoint:         2.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.076    15.154    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.627     8.908    c1/cycle[1]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.100     9.008 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.565    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243     9.808    
                         time borrowed                2.476    12.284    
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -2.870    

Slack (VIOLATED) :        -2.867ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 0.124ns (1.693%)  route 7.202ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.435    11.668    c1/cycle[2]
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.124    11.792 r  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.767    12.560    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X2Y45          LDCE                                         r  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.478     6.977    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X2Y45          LDCE                                         r  c1/opadd2_reg[1]/G
                         clock pessimism              0.243     7.220    
                         time borrowed                2.473     9.693    
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                 -2.867    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.628ns  (logic 0.124ns (1.626%)  route 7.504ns (98.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 9.834 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.385    14.119    c1/cycle[2]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.118    15.361    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.835     9.116    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.216 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.834    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243    10.077    
                         time borrowed                2.450    12.527    
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -2.834    

Slack (VIOLATED) :        -2.762ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.286ns  (logic 0.124ns (1.702%)  route 7.162ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 9.575 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.942    15.019    c1/selr9_reg[1]_i_1_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.657     8.938    c1/cycle[1]
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.100     9.038 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.536     9.575    c1/selr9_reg[1]_i_2_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.243     9.817    
                         time borrowed                2.440    12.257    
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -2.762    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.253ns  (logic 0.124ns (1.710%)  route 7.129ns (98.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 9.565 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.140    13.874    c1/cycle[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I1_O)        0.124    13.998 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    14.986    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.627     8.908    c1/cycle[1]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.100     9.008 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.565    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243     9.808    
                         time borrowed                2.459    12.267    
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.714ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 0.124ns (1.649%)  route 7.396ns (98.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.240    11.473    c1/cycle[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.597 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    12.753    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     7.352    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243     7.595    
                         time borrowed                2.444    10.039    
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 -2.714    

Slack (VIOLATED) :        -2.622ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 0.124ns (1.669%)  route 7.307ns (98.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.356ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    11.454    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    11.578 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.087    12.665    c1/selr9_reg[1]_i_1_n_0
    SLICE_X7Y48          LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.835     6.616    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.100     6.716 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.640     7.356    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/G
                         clock pessimism              0.243     7.599    
                         time borrowed                2.444    10.043    
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                 -2.622    

Slack (VIOLATED) :        -2.600ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.716     9.949    c1/cycle[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.073 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.208    11.281    c1/clr5_reg_i_1_n_0
    SLICE_X3Y91          LDCE                                         f  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.717     5.497    c1/cycle[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.100     5.597 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.411     6.008    c1/seladd5_2_reg_i_2_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/G
                         clock pessimism              0.243     6.251    
                         time borrowed                2.430     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 -2.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.009ns  (logic 0.045ns (2.240%)  route 1.964ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 5.775 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.559     5.640    c1/cycle[2]
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.045     5.685 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.090    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.858     5.492    c1/cycle[1]
    SLICE_X3Y61          LUT5 (Prop_lut5_I3_O)        0.056     5.548 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.775    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.528    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.598    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.598    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.045ns (2.635%)  route 1.663ns (97.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     2.651    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     2.696 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     3.289    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.420     2.554    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.056     2.610 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     2.840    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.593    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     2.659    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.045ns (1.644%)  route 2.692ns (98.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.285     3.866    c1/cycle[2]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.045     3.911 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.407     4.318    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.303     3.436    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.056     3.492 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.351     3.843    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/G
                         clock pessimism             -0.246     3.597    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     3.667    c1/clr7_reg
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.848ns  (logic 0.045ns (2.435%)  route 1.803ns (97.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 5.428 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.803     5.884    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045     5.929 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.929    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.410     5.043    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.099 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.428    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.181    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.272    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.272    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.045ns (1.863%)  route 2.370ns (98.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.370     3.952    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.997 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.997    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.870     3.003    c1/cycle[1]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.059 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.387    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.141    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.232    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.045ns (1.920%)  route 2.299ns (98.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     2.651    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     2.696 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.230     3.926    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.922     3.056    c1/cycle[1]
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.056     3.112 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.227     3.339    c1/selr3_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     3.092    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.066     3.158    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.966ns  (logic 0.045ns (2.289%)  route 1.921ns (97.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 5.365 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.364     5.445    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045     5.490 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     6.048    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.449     5.082    c1/cycle[1]
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.056     5.138 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     5.365    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     5.119    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     5.189    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -5.189    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.714ns  (logic 0.045ns (1.658%)  route 2.669ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 6.079 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.669     6.750    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.045     6.795 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.795    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.035     5.668    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.056     5.724 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.079    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.832    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.924    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.924    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.045ns (1.892%)  route 2.334ns (98.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     2.651    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     2.696 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.264     3.960    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y61          LDCE                                         f  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.838     2.972    c1/cycle[1]
    SLICE_X4Y61          LUT5 (Prop_lut5_I3_O)        0.056     3.028 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.254    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y61          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     3.008    
    SLICE_X4Y61          LDCE (Hold_ldce_G_D)         0.066     3.074    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.960    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.045ns (1.608%)  route 2.754ns (98.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.754     4.336    c1/cycle[2]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.045     4.381 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.381    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.122     3.256    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.056     3.312 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.635    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.389    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.480    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  0.901    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[1]

Setup :           45  Failing Endpoints,  Worst Slack       -7.741ns,  Total Violation      -98.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.741ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.193ns  (logic 0.124ns (1.017%)  route 12.069ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 9.493 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.927    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.627     8.908    c1/cycle[1]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.100     9.008 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.493    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.735    
                         time borrowed                2.450    12.185    
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 -7.741    

Slack (VIOLATED) :        -7.687ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.512ns  (logic 0.124ns (0.991%)  route 12.388ns (99.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 9.862 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.245    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.972     9.253    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.353 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.862    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.105    
                         time borrowed                2.453    12.558    
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -20.245    
  -------------------------------------------------------------------
                         slack                                 -7.687    

Slack (VIOLATED) :        -7.328ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 0.124ns (1.078%)  route 11.375ns (98.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.689ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    16.733    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.357     6.137    c1/cycle[1]
    SLICE_X6Y67          LUT5 (Prop_lut5_I1_O)        0.100     6.237 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     6.689    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.932    
                         time borrowed                2.473     9.405    
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 -7.328    

Slack (VIOLATED) :        -7.317ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.628ns  (logic 0.124ns (1.066%)  route 11.504ns (98.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.829ns = ( 9.329 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    19.362    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.496     8.777    c1/cycle[1]
    SLICE_X8Y66          LUT5 (Prop_lut5_I1_O)        0.100     8.877 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.329    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     9.572    
                         time borrowed                2.473    12.045    
  -------------------------------------------------------------------
                         required time                         12.045    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                 -7.317    

Slack (VIOLATED) :        -7.232ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.375ns  (logic 0.124ns (1.090%)  route 11.251ns (98.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.694ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    16.609    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.511     6.291    c1/cycle[1]
    SLICE_X10Y68         LUT5 (Prop_lut5_I2_O)        0.100     6.391 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.694    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.937    
                         time borrowed                2.440     9.377    
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 -7.232    

Slack (VIOLATED) :        -7.141ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.292ns  (logic 0.124ns (1.098%)  route 11.168ns (98.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 9.162 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    19.026    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.448     8.729    c1/cycle[1]
    SLICE_X7Y66          LUT5 (Prop_lut5_I1_O)        0.100     8.829 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     9.162    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     9.405    
                         time borrowed                2.480    11.885    
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                         -19.026    
  -------------------------------------------------------------------
                         slack                                 -7.141    

Slack (VIOLATED) :        -6.289ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.358ns  (logic 0.124ns (1.092%)  route 11.234ns (98.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 10.116 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    19.092    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.072     9.352    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.100     9.452 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664    10.116    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    10.359    
                         time borrowed                2.444    12.803    
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                 -6.289    

Slack (VIOLATED) :        -5.580ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.636ns  (logic 0.124ns (0.981%)  route 12.512ns (99.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 12.107 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.369    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.913    11.194    c1/cycle[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.100    11.294 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.107    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    12.350    
                         time borrowed                2.440    14.790    
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -5.580    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        5.514ns  (logic 0.124ns (2.249%)  route 5.390ns (97.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 8.571 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.944    11.677    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           1.446    13.247    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.738     8.019    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.100     8.119 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     8.571    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
                         clock pessimism              0.243     8.813    
                         time borrowed                2.444    11.257    
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.929ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        6.725ns  (logic 0.124ns (1.844%)  route 6.601ns (98.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 9.834 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.605    13.338    c1/cycle[3]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124    13.462 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.996    14.459    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.835     9.116    c1/cycle[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.100     9.216 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.834    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243    10.077    
                         time borrowed                2.453    12.530    
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                 -1.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.295%)  route 1.916ns (97.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 5.775 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.511     5.592    c1/cycle[3]
    SLICE_X2Y61          LUT4 (Prop_lut4_I2_O)        0.045     5.637 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.042    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.858     5.492    c1/cycle[1]
    SLICE_X3Y61          LUT5 (Prop_lut5_I3_O)        0.056     5.548 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.775    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.528    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.598    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.598    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.751%)  route 1.591ns (97.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 5.428 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     5.672    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.045     5.717 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.717    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.410     5.043    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.099 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.428    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.181    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.272    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.272    
                         arrival time                           5.717    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.085ns  (logic 0.045ns (2.159%)  route 2.040ns (97.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 5.775 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.040     6.121    c1/cycle[3]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.045     6.166 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.166    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.858     5.492    c1/cycle[1]
    SLICE_X3Y61          LUT5 (Prop_lut5_I3_O)        0.056     5.548 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.775    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     5.528    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.620    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.620    
                         arrival time                           6.166    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 5.830 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.225    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.914     5.547    c1/cycle[1]
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.056     5.603 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.830    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.584    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.669    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.669    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 6.079 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.409     6.490    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.045     6.535 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     6.535    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.035     5.668    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.056     5.724 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.079    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     5.832    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     5.923    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -5.923    
                         arrival time                           6.535    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.090ns  (logic 0.045ns (2.153%)  route 2.045ns (97.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 5.724 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     6.172    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.808     5.442    c1/cycle[1]
    SLICE_X9Y70          LUT5 (Prop_lut5_I4_O)        0.056     5.498 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     5.724    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     5.478    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     5.548    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -5.548    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.045ns (1.991%)  route 2.215ns (98.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     3.145    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     3.190 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.651     3.841    c1/clr5_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.912     3.046    c1/cycle[1]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.056     3.102 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.227     3.328    c1/clr6_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     3.082    
    SLICE_X9Y60          LDCE (Hold_ldce_G_D)         0.070     3.152    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.557ns  (logic 0.045ns (1.760%)  route 2.512ns (98.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 6.079 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.512     6.594    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     6.639 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.639    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.035     5.668    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.056     5.724 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.079    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.832    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.924    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.924    
                         arrival time                           6.639    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.045ns (1.739%)  route 2.542ns (98.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.542     4.124    c1/cycle[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.045     4.169 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.169    c1/enable6_reg_i_1_n_0
    SLICE_X8Y42          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.128     3.262    c1/cycle[1]
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.056     3.318 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     3.552    c1/enable6_reg_i_2_n_0
    SLICE_X8Y42          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.305    
    SLICE_X8Y42          LDCE (Hold_ldce_G_D)         0.120     3.425    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.045ns (1.996%)  route 2.210ns (98.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     3.145    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     3.190 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.646     3.836    c1/clr5_reg_i_1_n_0
    SLICE_X8Y73          LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.849     2.983    c1/cycle[1]
    SLICE_X8Y73          LUT5 (Prop_lut5_I1_O)        0.056     3.039 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.267    c1/enable7_reg_i_1_n_0
    SLICE_X8Y73          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     3.021    
    SLICE_X8Y73          LDCE (Hold_ldce_G_D)         0.059     3.080    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.756    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[1]

Setup :           65  Failing Endpoints,  Worst Slack       -6.948ns,  Total Violation     -166.868ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.948ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.400ns  (logic 0.124ns (1.088%)  route 11.276ns (98.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 9.493 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.134    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.627     8.908    c1/cycle[1]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.100     9.008 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.493    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.735    
                         time borrowed                2.450    12.185    
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                 -6.948    

Slack (VIOLATED) :        -6.894ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.719ns  (logic 0.124ns (1.058%)  route 11.595ns (98.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 9.862 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    19.452    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.972     9.253    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.353 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.862    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.105    
                         time borrowed                2.453    12.558    
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 -6.894    

Slack (VIOLATED) :        -5.177ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        12.149ns  (logic 0.124ns (1.021%)  route 12.025ns (98.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.493ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.697    15.931    c1/cycle[4]
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.055 f  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    17.383    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         f  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.913     8.694    c1/cycle[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.100     8.794 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699     9.493    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243     9.736    
                         time borrowed                2.470    12.206    
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -17.383    
  -------------------------------------------------------------------
                         slack                                 -5.177    

Slack (VIOLATED) :        -5.066ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.237ns  (logic 0.124ns (1.342%)  route 9.113ns (98.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.689ns = ( 9.189 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    16.971    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.357     8.637    c1/cycle[1]
    SLICE_X6Y67          LUT5 (Prop_lut5_I1_O)        0.100     8.737 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.189    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.432    
                         time borrowed                2.473    11.905    
  -------------------------------------------------------------------
                         required time                         11.905    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                 -5.066    

Slack (VIOLATED) :        -5.055ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.366ns  (logic 0.124ns (1.324%)  route 9.242ns (98.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.829ns = ( 9.329 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    17.100    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.496     8.777    c1/cycle[1]
    SLICE_X8Y66          LUT5 (Prop_lut5_I1_O)        0.100     8.877 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.329    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     9.572    
                         time borrowed                2.473    12.045    
  -------------------------------------------------------------------
                         required time                         12.045    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                 -5.055    

Slack (VIOLATED) :        -4.970ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 0.124ns (1.361%)  route 8.989ns (98.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.694ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    14.347    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.511     6.291    c1/cycle[1]
    SLICE_X10Y68         LUT5 (Prop_lut5_I2_O)        0.100     6.391 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.694    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.937    
                         time borrowed                2.440     9.377    
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                 -4.970    

Slack (VIOLATED) :        -4.879ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.030ns  (logic 0.124ns (1.373%)  route 8.906ns (98.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 9.162 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    16.764    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.448     8.729    c1/cycle[1]
    SLICE_X7Y66          LUT5 (Prop_lut5_I1_O)        0.100     8.829 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     9.162    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     9.405    
                         time borrowed                2.480    11.885    
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                 -4.879    

Slack (VIOLATED) :        -4.787ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.843ns  (logic 0.124ns (1.047%)  route 11.719ns (98.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 12.107 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    19.576    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.913    11.194    c1/cycle[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.100    11.294 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.107    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    12.350    
                         time borrowed                2.440    14.790    
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -19.576    
  -------------------------------------------------------------------
                         slack                                 -4.787    

Slack (VIOLATED) :        -4.027ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.097ns  (logic 0.124ns (1.363%)  route 8.973ns (98.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 10.116 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    16.830    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.072     9.352    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.100     9.452 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664    10.116    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    10.359    
                         time borrowed                2.444    12.803    
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                 -4.027    

Slack (VIOLATED) :        -4.015ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 0.124ns (1.408%)  route 8.681ns (98.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.351ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.850    12.083    c1/cycle[4]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124    12.207 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    14.039    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         f  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.618     6.399    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.100     6.499 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852     7.351    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243     7.594    
                         time borrowed                2.430    10.024    
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -4.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        1.615ns  (logic 0.045ns (2.787%)  route 1.570ns (97.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 5.428 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.570     5.651    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.045     5.696 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.696    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.410     5.043    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.099 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.428    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.181    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.272    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.272    
                         arrival time                           5.696    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.110%)  route 2.087ns (97.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.087     3.669    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.045     3.714 f  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.714    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.870     3.003    c1/cycle[1]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.059 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.387    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.141    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.232    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.043ns  (logic 0.045ns (2.203%)  route 1.998ns (97.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 5.775 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.998     6.079    c1/cycle[4]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.045     6.124 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.124    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.858     5.492    c1/cycle[1]
    SLICE_X3Y61          LUT5 (Prop_lut5_I3_O)        0.056     5.548 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.775    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     5.528    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.620    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.620    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.045ns (2.572%)  route 1.704ns (97.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.111     2.692    c1/cycle[4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.045     2.737 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     3.331    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.420     2.554    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.056     2.610 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     2.840    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.593    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     2.659    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.045ns (1.746%)  route 2.532ns (98.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.532     4.114    c1/cycle[4]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.045     4.159 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.159    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.122     3.256    c1/cycle[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.056     3.312 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.635    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.389    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.480    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 5.974 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.919     6.000    c1/cycle[4]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.045     6.045 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     6.582    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.126     5.759    c1/cycle[1]
    SLICE_X14Y58         LUT5 (Prop_lut5_I2_O)        0.056     5.815 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     5.974    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     5.728    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     5.787    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.582    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.045ns (1.886%)  route 2.341ns (98.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.111     2.692    c1/cycle[4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.045     2.737 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.230     3.967    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.922     3.056    c1/cycle[1]
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.056     3.112 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.227     3.339    c1/selr3_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     3.092    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.066     3.158    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.045ns (1.835%)  route 2.407ns (98.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.114     3.695    c1/cycle[4]
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.045     3.740 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.033    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.870     3.003    c1/cycle[1]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.059 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.381    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.135    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     3.205    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.750ns  (logic 0.045ns (1.636%)  route 2.705ns (98.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 6.160 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.279     6.361    c1/cycle[4]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.045     6.406 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.426     6.832    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.960     5.594    c1/cycle[1]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.056     5.650 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.511     6.160    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     5.914    
    SLICE_X18Y46         LDCE (Hold_ldce_G_D)         0.070     5.984    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.984    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.751ns  (logic 0.045ns (1.636%)  route 2.706ns (98.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 6.151 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.254     6.335    c1/cycle[4]
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.045     6.380 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.452     6.832    c1/selr7_reg_i_1_n_0
    SLICE_X10Y54         LDCE                                         r  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.126     5.759    c1/cycle[1]
    SLICE_X14Y58         LUT5 (Prop_lut5_I2_O)        0.056     5.815 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.335     6.151    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X10Y54         LDCE                                         f  c1/selmul1_1_reg[1]/G
                         clock pessimism             -0.246     5.904    
    SLICE_X10Y54         LDCE (Hold_ldce_G_D)         0.059     5.963    c1/selmul1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.963    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.869    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[2]

Setup :           32  Failing Endpoints,  Worst Slack       -7.672ns,  Total Violation      -91.207ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.672ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.319ns  (logic 0.124ns (1.007%)  route 12.195ns (98.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.185ns = ( 9.685 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.053    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.795     9.076    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.100     9.176 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.685    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     9.928    
                         time borrowed                2.453    12.381    
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                 -7.672    

Slack (VIOLATED) :        -7.290ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.001ns  (logic 0.124ns (1.033%)  route 11.877ns (98.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 9.752 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.735    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.887     9.167    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.100     9.267 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.752    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.995    
                         time borrowed                2.450    12.445    
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                 -7.290    

Slack (VIOLATED) :        -4.184ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.444ns  (logic 0.124ns (0.996%)  route 12.320ns (99.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.810ns = ( 13.310 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.177    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.116    12.397    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.100    12.497 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    13.310    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    13.553    
                         time borrowed                2.440    15.993    
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -4.184    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.028ns  (logic 0.124ns (1.374%)  route 8.904ns (98.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 10.037 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.495    15.229    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    15.353 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.409    16.761    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.037    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    10.280    
                         time borrowed                2.444    12.724    
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (VIOLATED) :        -4.009ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 10.037 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.493    15.227    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.124    15.351 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.388    16.739    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.037    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243    10.280    
                         time borrowed                2.450    12.730    
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -16.739    
  -------------------------------------------------------------------
                         slack                                 -4.009    

Slack (VIOLATED) :        -3.775ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        11.951ns  (logic 0.124ns (1.038%)  route 11.827ns (98.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.696ns = ( 13.196 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.498    18.232    c1/cycle[0]
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    18.356 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.684    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.116    12.397    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.100    12.497 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    13.196    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    13.439    
                         time borrowed                2.470    15.909    
  -------------------------------------------------------------------
                         required time                         15.909    
                         arrival time                         -19.684    
  -------------------------------------------------------------------
                         slack                                 -3.775    

Slack (VIOLATED) :        -3.541ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.217ns  (logic 0.124ns (1.509%)  route 8.093ns (98.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.194ns = ( 9.694 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.142    14.876    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    15.000 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.951    15.950    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.795     9.076    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.100     9.176 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.694    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243     9.937    
                         time borrowed                2.473    12.410    
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 -3.541    

Slack (VIOLATED) :        -3.505ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.124ns (1.567%)  route 7.789ns (98.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.948ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.095    12.328    c1/cycle[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.124    12.452 f  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.694    13.146    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X7Y47          LDCE                                         f  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.470     6.250    c1/cycle[2]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.100     6.350 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.598     6.948    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243     7.191    
                         time borrowed                2.450     9.641    
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 -3.505    

Slack (VIOLATED) :        -3.457ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 0.124ns (1.527%)  route 7.996ns (98.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.194ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.893    12.127    c1/cycle[0]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.124    12.251 f  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.102    13.353    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X10Y42         LDCE                                         f  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.795     6.576    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.100     6.676 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     7.194    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243     7.437    
                         time borrowed                2.459     9.896    
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                 -3.457    

Slack (VIOLATED) :        -3.412ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.388ns  (logic 0.124ns (1.478%)  route 8.264ns (98.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 10.037 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.091    14.825    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    14.949 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    16.121    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.037    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    10.280    
                         time borrowed                2.430    12.710    
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -16.121    
  -------------------------------------------------------------------
                         slack                                 -3.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.045ns (2.608%)  route 1.681ns (97.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.681     3.262    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     3.307 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.307    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.559     2.693    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.056     2.749 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.077    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.831    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.922    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.266ns  (logic 0.045ns (1.986%)  route 2.221ns (98.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 5.993 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.221     6.302    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.045     6.347 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     6.347    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     5.609    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     5.665 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     5.993    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     5.746    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     5.837    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -5.837    
                         arrival time                           6.347    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.045ns (2.708%)  route 1.617ns (97.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.059     2.641    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.045     2.686 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.243    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.474     2.608    c1/cycle[2]
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.056     2.664 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.890    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.644    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.714    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.045ns (1.723%)  route 2.567ns (98.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.274     3.855    c1/cycle[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     3.900 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.193    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     3.109    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.165 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.487    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.241    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     3.311    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.695ns  (logic 0.045ns (1.670%)  route 2.650ns (98.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 6.008 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.650     6.731    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.045     6.776 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.776    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.964     5.598    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.056     5.654 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.008    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.762    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.854    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.854    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.045ns (1.664%)  route 2.660ns (98.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.660     4.241    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     4.286 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.286    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.964     3.098    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.056     3.154 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.508    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.262    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     3.353    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.045ns (1.683%)  route 2.629ns (98.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.205     3.787    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.832 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.423     4.255    c1/enable4_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     3.109    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.165 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.493    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.246    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.066     3.312    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.045ns (1.719%)  route 2.573ns (98.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.037     3.619    c1/cycle[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.045     3.664 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     4.200    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.999     3.133    c1/cycle[2]
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.056     3.189 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     3.348    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     3.101    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     3.160    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.642ns  (logic 0.045ns (1.703%)  route 2.597ns (98.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 5.722 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.037     6.119    c1/cycle[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.045     6.164 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.560     6.724    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X4Y61          LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.806     5.440    c1/cycle[2]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.056     5.496 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.722    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X4Y61          LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246     5.476    
    SLICE_X4Y61          LDCE (Hold_ldce_G_D)         0.070     5.546    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           6.724    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.045ns (1.545%)  route 2.867ns (98.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.867     4.448    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.045     4.493 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     4.493    c1/enable9_reg_i_1_n_0
    SLICE_X6Y43          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.861     2.994    c1/cycle[2]
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.056     3.050 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     3.413    c1/enable9_reg_i_2_n_0
    SLICE_X6Y43          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     3.167    
    SLICE_X6Y43          LDCE (Hold_ldce_G_D)         0.120     3.287    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           4.493    
  -------------------------------------------------------------------
                         slack                                  1.206    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[2]

Setup :           54  Failing Endpoints,  Worst Slack       -7.489ns,  Total Violation     -117.574ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.489ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.654ns  (logic 0.124ns (1.064%)  route 11.530ns (98.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.684ns = ( 9.184 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    19.389    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.352     8.633    c1/cycle[2]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.100     8.733 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.184    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     9.427    
                         time borrowed                2.473    11.900    
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                 -7.489    

Slack (VIOLATED) :        -7.406ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.526ns  (logic 0.124ns (1.076%)  route 11.402ns (98.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 9.138 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    19.260    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.305     8.586    c1/cycle[2]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.100     8.686 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.138    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.381    
                         time borrowed                2.473    11.854    
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                         -19.260    
  -------------------------------------------------------------------
                         slack                                 -7.406    

Slack (VIOLATED) :        -7.280ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.319ns  (logic 0.124ns (1.096%)  route 11.195ns (98.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.550ns = ( 9.050 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    19.053    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.336     8.616    c1/cycle[2]
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.100     8.716 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     9.050    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     9.293    
                         time borrowed                2.480    11.773    
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                         -19.053    
  -------------------------------------------------------------------
                         slack                                 -7.280    

Slack (VIOLATED) :        -7.246ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 0.124ns (1.088%)  route 11.277ns (98.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    15.613    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    15.737 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    16.636    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.524     6.305    c1/cycle[2]
    SLICE_X10Y68         LUT5 (Prop_lut5_I4_O)        0.100     6.405 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.707    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.950    
                         time borrowed                2.440     9.390    
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                         -16.636    
  -------------------------------------------------------------------
                         slack                                 -7.246    

Slack (VIOLATED) :        -5.797ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.385ns  (logic 0.124ns (1.089%)  route 11.261ns (98.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.135ns = ( 10.635 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    19.119    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.591     9.871    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.100     9.971 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664    10.635    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    10.878    
                         time borrowed                2.444    13.322    
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                         -19.119    
  -------------------------------------------------------------------
                         slack                                 -5.797    

Slack (VIOLATED) :        -3.606ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.780ns  (logic 0.124ns (1.053%)  route 11.656ns (98.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.696ns = ( 13.196 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.328    18.062    c1/cycle[1]
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    18.186 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.515    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.116    12.397    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.100    12.497 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    13.196    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    13.439    
                         time borrowed                2.470    15.909    
  -------------------------------------------------------------------
                         required time                         15.909    
                         arrival time                         -19.515    
  -------------------------------------------------------------------
                         slack                                 -3.606    

Slack (VIOLATED) :        -3.270ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.133ns  (logic 0.124ns (1.525%)  route 8.009ns (98.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.411ns = ( 9.911 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.853    14.588    c1/cycle[1]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.124    14.712 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    15.868    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     9.911    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243    10.154    
                         time borrowed                2.444    12.598    
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -3.270    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.800ns  (logic 0.124ns (1.590%)  route 7.676ns (98.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 10.037 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.503    14.237    c1/cycle[1]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124    14.361 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    15.534    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.037    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    10.280    
                         time borrowed                2.430    12.710    
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -15.534    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.753ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 0.124ns (1.650%)  route 7.392ns (98.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.064    11.299    c1/cycle[1]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.124    11.423 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           1.328    12.750    c1/selr6_reg[1]_i_1_n_0
    SLICE_X11Y43         LDCE                                         r  c1/seladd1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.795     6.576    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.100     6.676 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.635     7.311    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y43         LDCE                                         r  c1/seladd1_2_reg[1]/G
                         clock pessimism              0.243     7.554    
                         time borrowed                2.444     9.998    
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                 -2.753    

Slack (VIOLATED) :        -2.653ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.500ns  (logic 0.124ns (1.653%)  route 7.376ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.409ns = ( 9.909 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.545    13.279    c1/cycle[1]
    SLICE_X1Y48          LUT3 (Prop_lut3_I0_O)        0.124    13.403 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    15.235    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852     9.909    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243    10.152    
                         time borrowed                2.430    12.582    
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.045ns (1.994%)  route 2.212ns (98.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.212     3.794    c1/cycle[1]
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.045     3.839 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.839    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.079     3.213    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.056     3.269 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.592    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.345    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.436    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.492ns  (logic 0.045ns (3.016%)  route 1.447ns (96.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 5.275 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.800     4.882    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     4.927 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     5.574    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.356     4.990    c1/cycle[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.056     5.046 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.275    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     5.029    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     5.099    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.099    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.045ns (2.377%)  route 1.848ns (97.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.848     3.430    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.045     3.475 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.475    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.559     2.693    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.056     2.749 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.077    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.831    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.922    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.045ns (2.079%)  route 2.119ns (97.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     3.220    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     3.265 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     3.747    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.890     3.023    c1/cycle[2]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.056     3.079 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     3.306    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     3.060    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     3.130    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.153     2.735    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.045     2.780 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.337    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.474     2.608    c1/cycle[2]
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.056     2.664 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.890    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.644    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.714    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 5.800 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.300    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.884     5.518    c1/cycle[2]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.056     5.574 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.800    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.554    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.639    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.639    
                         arrival time                           6.300    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.045ns (1.765%)  route 2.505ns (98.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.208     3.791    c1/cycle[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     3.836 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.297     4.132    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.079     3.213    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.056     3.269 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.341     3.610    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     3.363    
    SLICE_X11Y43         LDCE (Hold_ldce_G_D)         0.066     3.429    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.045ns (2.099%)  route 2.098ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     3.220    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     3.265 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.461     3.726    c1/clr5_reg_i_1_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.738     2.872    c1/cycle[2]
    SLICE_X5Y72          LUT5 (Prop_lut5_I1_O)        0.056     2.928 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.227     3.154    c1/clr5_reg_i_2_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.908    
    SLICE_X5Y72          LDCE (Hold_ldce_G_D)         0.070     2.978    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.045ns (1.771%)  route 2.495ns (98.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.180     3.762    c1/cycle[1]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.045     3.807 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.316     4.123    c1/selr7_reg_i_1_n_0
    SLICE_X2Y47          LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.169     3.302    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.056     3.358 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.178     3.536    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y47          LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     3.290    
    SLICE_X2Y47          LDCE (Hold_ldce_G_D)         0.059     3.349    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.251ns  (logic 0.045ns (1.999%)  route 2.206ns (98.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 5.662 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.801     5.883    c1/cycle[1]
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.045     5.928 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.333    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.746     5.380    c1/cycle[2]
    SLICE_X3Y61          LUT5 (Prop_lut5_I1_O)        0.056     5.436 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.662    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.416    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.486    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.486    
                         arrival time                           6.333    
  -------------------------------------------------------------------
                         slack                                  0.847    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[2]

Setup :           46  Failing Endpoints,  Worst Slack       -7.864ns,  Total Violation      -98.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.864ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.512ns  (logic 0.124ns (0.991%)  route 12.388ns (99.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.185ns = ( 9.685 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.245    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.795     9.076    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.100     9.176 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.685    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     9.928    
                         time borrowed                2.453    12.381    
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -20.245    
  -------------------------------------------------------------------
                         slack                                 -7.864    

Slack (VIOLATED) :        -7.482ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.193ns  (logic 0.124ns (1.017%)  route 12.069ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 9.752 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.927    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.887     9.167    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.100     9.267 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.752    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.995    
                         time borrowed                2.450    12.445    
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 -7.482    

Slack (VIOLATED) :        -7.461ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.628ns  (logic 0.124ns (1.066%)  route 11.504ns (98.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.684ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    16.862    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.352     6.133    c1/cycle[2]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.100     6.233 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.684    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.927    
                         time borrowed                2.473     9.400    
  -------------------------------------------------------------------
                         required time                          9.400    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                 -7.461    

Slack (VIOLATED) :        -7.379ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.499ns  (logic 0.124ns (1.078%)  route 11.375ns (98.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 9.138 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    19.233    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.305     8.586    c1/cycle[2]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.100     8.686 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.138    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.381    
                         time borrowed                2.473    11.854    
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                         -19.233    
  -------------------------------------------------------------------
                         slack                                 -7.379    

Slack (VIOLATED) :        -7.253ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.292ns  (logic 0.124ns (1.098%)  route 11.168ns (98.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.550ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    16.526    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.336     6.116    c1/cycle[2]
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.100     6.216 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     6.550    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.793    
                         time borrowed                2.480     9.273    
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                         -16.526    
  -------------------------------------------------------------------
                         slack                                 -7.253    

Slack (VIOLATED) :        -7.219ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        11.375ns  (logic 0.124ns (1.090%)  route 11.251ns (98.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    15.586    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    15.710 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    16.609    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.524     6.305    c1/cycle[2]
    SLICE_X10Y68         LUT5 (Prop_lut5_I4_O)        0.100     6.405 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.707    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.950    
                         time borrowed                2.440     9.390    
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 -7.219    

Slack (VIOLATED) :        -5.770ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.358ns  (logic 0.124ns (1.092%)  route 11.234ns (98.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.135ns = ( 10.635 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    19.092    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.591     9.871    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.100     9.971 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664    10.635    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    10.878    
                         time borrowed                2.444    13.322    
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                 -5.770    

Slack (VIOLATED) :        -4.377ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.636ns  (logic 0.124ns (0.981%)  route 12.512ns (99.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.810ns = ( 13.310 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.369    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.116    12.397    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.100    12.497 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    13.310    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    13.553    
                         time borrowed                2.440    15.993    
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -4.377    

Slack (VIOLATED) :        -2.294ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        6.725ns  (logic 0.124ns (1.844%)  route 6.601ns (98.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns = ( 9.468 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.605    13.338    c1/cycle[3]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124    13.462 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.996    14.459    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.470     8.750    c1/cycle[2]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.100     8.850 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.468    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243     9.711    
                         time borrowed                2.453    12.164    
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                 -2.294    

Slack (VIOLATED) :        -2.164ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.124ns (2.249%)  route 5.390ns (97.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.944     9.177    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.124     9.301 f  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           1.446    10.747    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.564     5.345    c1/cycle[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.100     5.445 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     5.896    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
                         clock pessimism              0.243     6.139    
                         time borrowed                2.444     8.583    
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                 -2.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.751%)  route 1.591ns (97.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     3.172    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.045     3.217 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.217    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.559     2.693    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.056     2.749 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.077    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.831    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.922    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.045ns (2.153%)  route 2.045ns (97.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     3.145    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     3.190 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     3.672    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.890     3.023    c1/cycle[2]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.056     3.079 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     3.306    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     3.060    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     3.130    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.295%)  route 1.916ns (97.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 5.662 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.511     5.592    c1/cycle[3]
    SLICE_X2Y61          LUT4 (Prop_lut4_I2_O)        0.045     5.637 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.042    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.746     5.380    c1/cycle[2]
    SLICE_X3Y61          LUT5 (Prop_lut5_I1_O)        0.056     5.436 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.662    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.416    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.486    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.486    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 5.800 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.225    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.884     5.518    c1/cycle[2]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.056     5.574 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.800    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.554    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.639    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.639    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.085ns  (logic 0.045ns (2.159%)  route 2.040ns (97.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 5.662 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.040     6.121    c1/cycle[3]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.045     6.166 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.166    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.746     5.380    c1/cycle[2]
    SLICE_X3Y61          LUT5 (Prop_lut5_I1_O)        0.056     5.436 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.662    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     5.416    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.508    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           6.166    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.045ns (2.174%)  route 2.024ns (97.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     3.145    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     3.190 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.461     3.651    c1/clr5_reg_i_1_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.738     2.872    c1/cycle[2]
    SLICE_X5Y72          LUT5 (Prop_lut5_I1_O)        0.056     2.928 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.227     3.154    c1/clr5_reg_i_2_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.908    
    SLICE_X5Y72          LDCE (Hold_ldce_G_D)         0.070     2.978    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.577ns  (logic 0.045ns (1.746%)  route 2.532ns (98.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 6.172 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.083     6.164    c1/cycle[3]
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.045     6.209 f  c1/seladd3_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.450     6.659    c1/seladd3_1_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         f  c1/seladd3_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.169     5.802    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.056     5.858 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.314     6.172    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         f  c1/seladd3_1_reg[1]/G
                         clock pessimism             -0.246     5.926    
    SLICE_X2Y48          LDCE (Hold_ldce_G_D)         0.059     5.985    c1/seladd3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.985    
                         arrival time                           6.659    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.409     3.990    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.045     4.035 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.035    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.964     3.098    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.056     3.154 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.508    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.262    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     3.353    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.045ns (1.802%)  route 2.452ns (98.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.452     4.033    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.045     4.078 f  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.078    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     3.109    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.165 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.493    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.246    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.337    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.337    
                         arrival time                           4.078    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.045ns (1.679%)  route 2.634ns (98.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.997     3.578    c1/cycle[3]
    SLICE_X1Y48          LUT3 (Prop_lut3_I2_O)        0.045     3.623 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           0.638     4.261    c1/enable3_reg_i_1_n_0
    SLICE_X15Y54         LDCE                                         f  c1/selr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.128     3.261    c1/cycle[2]
    SLICE_X15Y58         LUT5 (Prop_lut5_I4_O)        0.056     3.317 f  c1/selr2_reg[1]_i_1/O
                         net (fo=2, routed)           0.356     3.673    c1/selr2_reg[1]_i_1_n_0
    SLICE_X15Y54         LDCE                                         f  c1/selr2_reg[1]/G
                         clock pessimism             -0.246     3.427    
    SLICE_X15Y54         LDCE (Hold_ldce_G_D)         0.066     3.493    c1/selr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[2]

Setup :           65  Failing Endpoints,  Worst Slack       -7.071ns,  Total Violation     -168.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.071ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.719ns  (logic 0.124ns (1.058%)  route 11.595ns (98.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.185ns = ( 9.685 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    19.452    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.795     9.076    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.100     9.176 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.685    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     9.928    
                         time borrowed                2.453    12.381    
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 -7.071    

Slack (VIOLATED) :        -6.689ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.400ns  (logic 0.124ns (1.088%)  route 11.276ns (98.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 9.752 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.134    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.887     9.167    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.100     9.267 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.752    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.995    
                         time borrowed                2.450    12.445    
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                 -6.689    

Slack (VIOLATED) :        -5.199ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 0.124ns (1.324%)  route 9.242ns (98.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.684ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    14.600    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.352     6.133    c1/cycle[2]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.100     6.233 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     6.684    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.927    
                         time borrowed                2.473     9.400    
  -------------------------------------------------------------------
                         required time                          9.400    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                                 -5.199    

Slack (VIOLATED) :        -5.117ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.237ns  (logic 0.124ns (1.342%)  route 9.113ns (98.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 9.138 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    16.971    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.305     8.586    c1/cycle[2]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.100     8.686 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.138    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.381    
                         time borrowed                2.473    11.854    
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                 -5.117    

Slack (VIOLATED) :        -4.991ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.124ns (1.373%)  route 8.906ns (98.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.550ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    14.264    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.336     6.116    c1/cycle[2]
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.100     6.216 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     6.550    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.793    
                         time borrowed                2.480     9.273    
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                 -4.991    

Slack (VIOLATED) :        -4.957ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 0.124ns (1.361%)  route 8.989ns (98.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    14.347    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.524     6.305    c1/cycle[2]
    SLICE_X10Y68         LUT5 (Prop_lut5_I4_O)        0.100     6.405 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.707    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.950    
                         time borrowed                2.440     9.390    
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                 -4.957    

Slack (VIOLATED) :        -3.974ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        12.149ns  (logic 0.124ns (1.021%)  route 12.025ns (98.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.696ns = ( 13.196 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.697    18.431    c1/cycle[4]
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.124    18.555 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.883    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.116    12.397    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.100    12.497 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    13.196    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    13.439    
                         time borrowed                2.470    15.909    
  -------------------------------------------------------------------
                         required time                         15.909    
                         arrival time                         -19.883    
  -------------------------------------------------------------------
                         slack                                 -3.974    

Slack (VIOLATED) :        -3.957ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.805ns  (logic 0.124ns (1.408%)  route 8.681ns (98.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.409ns = ( 9.909 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.850    14.583    c1/cycle[4]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124    14.707 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    16.539    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.677     8.957    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.100     9.057 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852     9.909    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243    10.152    
                         time borrowed                2.430    12.582    
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -16.539    
  -------------------------------------------------------------------
                         slack                                 -3.957    

Slack (VIOLATED) :        -3.824ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.268ns  (logic 0.124ns (1.500%)  route 8.144ns (98.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns = ( 9.490 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.057    14.791    c1/cycle[4]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.124    14.915 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.087    16.002    c1/selr9_reg[1]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.470     8.750    c1/cycle[2]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.100     8.850 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.640     9.490    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/G
                         clock pessimism              0.243     9.733    
                         time borrowed                2.444    12.177    
  -------------------------------------------------------------------
                         required time                         12.177    
                         arrival time                         -16.002    
  -------------------------------------------------------------------
                         slack                                 -3.824    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 0.124ns (1.490%)  route 8.197ns (98.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.194ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.247    12.480    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.124    12.604 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.951    13.555    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X10Y42         LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.795     6.576    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.100     6.676 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     7.194    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243     7.437    
                         time borrowed                2.473     9.910    
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                 -3.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.045ns (2.787%)  route 1.570ns (97.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.570     3.151    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.045     3.196 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.196    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.559     2.693    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.056     2.749 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.077    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.831    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.922    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.110%)  route 2.087ns (97.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 5.993 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.087     6.169    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.045     6.214 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     6.214    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     5.609    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     5.665 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     5.993    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     5.746    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     5.837    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -5.837    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.043ns  (logic 0.045ns (2.203%)  route 1.998ns (97.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 5.662 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.998     6.079    c1/cycle[4]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.045     6.124 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.124    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.746     5.380    c1/cycle[2]
    SLICE_X3Y61          LUT5 (Prop_lut5_I1_O)        0.056     5.436 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.662    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     5.416    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.508    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.045ns (1.746%)  route 2.532ns (98.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.532     4.114    c1/cycle[4]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.045     4.159 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.159    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.079     3.213    c1/cycle[2]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.056     3.269 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.592    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.345    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.436    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.045ns (1.835%)  route 2.407ns (98.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.114     3.695    c1/cycle[4]
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.045     3.740 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.033    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     3.109    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.165 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.487    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.241    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     3.311    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.045ns (2.572%)  route 1.704ns (97.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.111     2.692    c1/cycle[4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.045     2.737 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     3.331    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.356     2.490    c1/cycle[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.056     2.546 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     2.775    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.529    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     2.595    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.045ns (1.799%)  route 2.457ns (98.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.033     3.615    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.045     3.660 f  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.423     4.083    c1/enable4_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.975     3.109    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.165 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.493    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.246    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.066     3.312    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.045ns (1.721%)  route 2.570ns (98.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.254     3.835    c1/cycle[4]
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.045     3.880 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.316     4.196    c1/selr7_reg_i_1_n_0
    SLICE_X2Y47          LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.169     3.302    c1/cycle[2]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.056     3.358 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.178     3.536    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y47          LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     3.290    
    SLICE_X2Y47          LDCE (Hold_ldce_G_D)         0.059     3.349    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.045ns (1.636%)  route 2.705ns (98.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.279     3.861    c1/cycle[4]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.906 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.426     4.332    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.955     3.088    c1/cycle[2]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.056     3.144 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.511     3.655    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     3.409    
    SLICE_X18Y46         LDCE (Hold_ldce_G_D)         0.070     3.479    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.919     3.500    c1/cycle[4]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.045     3.545 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     4.082    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.999     3.133    c1/cycle[2]
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.056     3.189 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     3.348    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     3.101    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     3.160    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  0.921    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[3]

Setup :           32  Failing Endpoints,  Worst Slack       -7.531ns,  Total Violation      -90.319ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.531ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.001ns  (logic 0.124ns (1.033%)  route 11.877ns (98.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.011ns = ( 9.511 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.735    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     8.926    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     9.026 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.511    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.754    
                         time borrowed                2.450    12.204    
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                 -7.531    

Slack (VIOLATED) :        -7.416ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.319ns  (logic 0.124ns (1.007%)  route 12.195ns (98.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 9.941 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.053    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.051     9.332    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.432 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.941    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.184    
                         time borrowed                2.453    12.637    
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                 -7.416    

Slack (VIOLATED) :        -5.105ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.444ns  (logic 0.124ns (0.996%)  route 12.320ns (99.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.890ns = ( 12.390 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.177    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.196    11.477    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.100    11.577 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.390    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    12.633    
                         time borrowed                2.440    15.073    
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -5.105    

Slack (VIOLATED) :        -4.695ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        11.951ns  (logic 0.124ns (1.038%)  route 11.827ns (98.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.776ns = ( 12.276 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.498    18.232    c1/cycle[0]
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    18.356 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.684    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.196    11.477    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.100    11.577 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    12.276    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    12.519    
                         time borrowed                2.470    14.989    
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -19.684    
  -------------------------------------------------------------------
                         slack                                 -4.695    

Slack (VIOLATED) :        -3.716ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.028ns  (logic 0.124ns (1.374%)  route 8.904ns (98.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.859ns = ( 10.359 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.495    15.229    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    15.353 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.409    16.761    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.998     9.279    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.100     9.379 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.359    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    10.601    
                         time borrowed                2.444    13.045    
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                 -3.716    

Slack (VIOLATED) :        -3.687ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.859ns = ( 10.359 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.493    15.227    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.124    15.351 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.388    16.739    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.998     9.279    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.100     9.379 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979    10.359    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243    10.601    
                         time borrowed                2.450    13.051    
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -16.739    
  -------------------------------------------------------------------
                         slack                                 -3.687    

Slack (VIOLATED) :        -3.284ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.217ns  (logic 0.124ns (1.509%)  route 8.093ns (98.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 9.950 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.142    14.876    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    15.000 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.951    15.950    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.051     9.332    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.432 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.950    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243    10.193    
                         time borrowed                2.473    12.666    
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 -3.284    

Slack (VIOLATED) :        -3.226ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.778ns  (logic 0.124ns (1.594%)  route 7.654ns (98.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 9.583 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.665    14.399    c1/cycle[0]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.124    14.523 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    15.512    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     8.926    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     9.026 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.583    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243     9.826    
                         time borrowed                2.459    12.285    
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                 -3.226    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.120ns  (logic 0.124ns (1.527%)  route 7.996ns (98.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 9.950 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.893    14.627    c1/cycle[0]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.124    14.751 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.102    15.853    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.051     9.332    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.432 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.950    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    10.193    
                         time borrowed                2.459    12.652    
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.196ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.913ns  (logic 0.124ns (1.567%)  route 7.789ns (98.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.257ns = ( 9.757 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.095    14.828    c1/cycle[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.124    14.952 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.694    15.646    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.779     9.060    c1/cycle[3]
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.160 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.598     9.757    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    10.000    
                         time borrowed                2.450    12.450    
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 -3.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.045ns (2.708%)  route 1.617ns (97.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.059     2.641    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.045     2.686 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.243    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.510     2.644    c1/cycle[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.056     2.700 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.926    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.680    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.750    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.045ns (2.608%)  route 1.681ns (97.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.681     3.262    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     3.307 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.307    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.341     2.474    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.056     2.530 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     2.859    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.612    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.703    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.045ns (1.986%)  route 2.221ns (98.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.221     3.802    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.045     3.847 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.847    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.784     2.918    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.056     2.974 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.301    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.055    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.146    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.695ns  (logic 0.045ns (1.670%)  route 2.650ns (98.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 6.039 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.650     6.731    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.045     6.776 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.776    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.995     5.628    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.056     5.684 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.039    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.793    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.885    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.045ns (1.664%)  route 2.660ns (98.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.660     4.241    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     4.286 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.286    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.995     3.128    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.056     3.184 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.539    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.293    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     3.384    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.045ns (1.719%)  route 2.573ns (98.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.037     3.619    c1/cycle[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.045     3.664 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     4.200    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.997     3.131    c1/cycle[3]
    SLICE_X14Y58         LUT5 (Prop_lut5_I1_O)        0.056     3.187 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     3.346    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     3.099    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     3.158    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.045ns (1.723%)  route 2.567ns (98.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.274     3.855    c1/cycle[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     3.900 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.193    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.784     2.918    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.056     2.974 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.296    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.049    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     3.119    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.045ns (1.683%)  route 2.629ns (98.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.205     3.787    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.832 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.423     4.255    c1/enable4_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.784     2.918    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.056     2.974 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.301    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.055    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.066     3.121    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.045ns (1.550%)  route 2.859ns (98.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.859     4.440    c1/cycle[0]
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.045     4.485 r  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.485    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X7Y43          LDCE                                         r  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.969     3.103    c1/cycle[3]
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.056     3.159 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.344     3.503    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y43          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.246     3.256    
    SLICE_X7Y43          LDCE (Hold_ldce_G_D)         0.091     3.347    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        2.912ns  (logic 0.045ns (1.545%)  route 2.867ns (98.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 5.952 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.867     6.948    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.045     6.993 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     6.993    c1/enable9_reg_i_1_n_0
    SLICE_X6Y43          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.900     5.534    c1/cycle[3]
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.056     5.590 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     5.952    c1/enable9_reg_i_2_n_0
    SLICE_X6Y43          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     5.706    
    SLICE_X6Y43          LDCE (Hold_ldce_G_D)         0.120     5.826    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -5.826    
                         arrival time                           6.993    
  -------------------------------------------------------------------
                         slack                                  1.167    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[3]

Setup :           53  Failing Endpoints,  Worst Slack       -7.597ns,  Total Violation     -114.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.597ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.526ns  (logic 0.124ns (1.076%)  route 11.402ns (98.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 8.947 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    19.260    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.115     8.396    c1/cycle[3]
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.100     8.496 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     8.947    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.190    
                         time borrowed                2.473    11.663    
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                         -19.260    
  -------------------------------------------------------------------
                         slack                                 -7.597    

Slack (VIOLATED) :        -7.474ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.654ns  (logic 0.124ns (1.064%)  route 11.530ns (98.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.699ns = ( 9.199 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    19.389    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.367     8.648    c1/cycle[3]
    SLICE_X8Y66          LUT5 (Prop_lut5_I0_O)        0.100     8.748 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.199    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     9.442    
                         time borrowed                2.473    11.915    
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                 -7.474    

Slack (VIOLATED) :        -7.403ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.401ns  (logic 0.124ns (1.088%)  route 11.277ns (98.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.550ns = ( 9.050 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    19.136    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.367     8.647    c1/cycle[3]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.100     8.747 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     9.050    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     9.293    
                         time borrowed                2.440    11.733    
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                 -7.403    

Slack (VIOLATED) :        -7.371ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.319ns  (logic 0.124ns (1.096%)  route 11.195ns (98.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 8.960 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    19.053    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.245     8.526    c1/cycle[3]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.100     8.626 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     8.960    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     9.203    
                         time borrowed                2.480    11.683    
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                         -19.053    
  -------------------------------------------------------------------
                         slack                                 -7.371    

Slack (VIOLATED) :        -5.628ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.385ns  (logic 0.124ns (1.089%)  route 11.261ns (98.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.305ns = ( 10.805 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.882    19.119    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.760    10.041    c1/cycle[3]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.100    10.141 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.664    10.805    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    11.048    
                         time borrowed                2.444    13.492    
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                         -19.119    
  -------------------------------------------------------------------
                         slack                                 -5.628    

Slack (VIOLATED) :        -4.526ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.780ns  (logic 0.124ns (1.053%)  route 11.656ns (98.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.776ns = ( 12.276 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.328    18.062    c1/cycle[1]
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    18.186 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.515    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.196    11.477    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.100    11.577 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    12.276    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    12.519    
                         time borrowed                2.470    14.989    
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -19.515    
  -------------------------------------------------------------------
                         slack                                 -4.526    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 0.124ns (1.525%)  route 8.009ns (98.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.733ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.853    12.088    c1/cycle[1]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.124    12.212 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    13.368    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.998     6.779    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.100     6.879 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     7.733    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243     7.976    
                         time borrowed                2.444    10.420    
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.818ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.124ns (1.701%)  route 7.166ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.011ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.401    11.636    c1/cycle[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.124    11.760 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.765    12.525    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     6.426    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     6.526 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     7.011    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.243     7.254    
                         time borrowed                2.453     9.707    
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                 -2.818    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr6_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 0.124ns (1.688%)  route 7.222ns (98.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.064    11.299    c1/cycle[1]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.124    11.423 r  c1/selr6_reg[1]_i_1/O
                         net (fo=3, routed)           1.158    12.581    c1/selr6_reg[1]_i_1_n_0
    SLICE_X10Y45         LDCE                                         r  c1/selr6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.876     6.656    c1/cycle[3]
    SLICE_X14Y45         LUT5 (Prop_lut5_I1_O)        0.100     6.756 r  c1/selr6_reg[1]_i_2/O
                         net (fo=2, routed)           0.469     7.225    c1/selr6_reg[1]_i_2_n_0
    SLICE_X10Y45         LDCE                                         r  c1/selr6_reg[1]/G
                         clock pessimism              0.243     7.468    
                         time borrowed                2.459     9.927    
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 0.124ns (1.753%)  route 6.949ns (98.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.966ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     4.779    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.235 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.176    11.410    c1/cycle[1]
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124    11.534 f  c1/seladd3_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.774    12.308    c1/seladd3_2_reg[1]_i_1_n_0
    SLICE_X1Y48          LDCE                                         f  c1/seladd3_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     6.426    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     6.526 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.440     6.966    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y48          LDCE                                         r  c1/seladd3_2_reg[1]/G
                         clock pessimism              0.243     7.209    
                         time borrowed                2.453     9.662    
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                 -2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.045ns (1.994%)  route 2.212ns (98.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.212     3.794    c1/cycle[1]
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.045     3.839 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.839    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.156     3.290    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.056     3.346 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.669    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.423    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.514    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.492ns  (logic 0.045ns (3.016%)  route 1.447ns (96.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 5.340 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.800     4.882    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     4.927 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     5.574    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.420     5.054    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.056     5.110 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.340    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     5.093    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     5.163    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.163    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.153     2.735    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.045     2.780 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.337    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.510     2.644    c1/cycle[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.056     2.700 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     2.926    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.680    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.750    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.045ns (1.765%)  route 2.505ns (98.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.208     3.791    c1/cycle[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     3.836 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.297     4.132    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.156     3.290    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.056     3.346 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.341     3.687    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     3.441    
    SLICE_X11Y43         LDCE (Hold_ldce_G_D)         0.066     3.507    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.045ns (2.099%)  route 2.098ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     3.220    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     3.265 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.461     3.726    c1/clr5_reg_i_1_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.771     2.905    c1/cycle[3]
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.056     2.961 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.227     3.188    c1/clr5_reg_i_2_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.941    
    SLICE_X5Y72          LDCE (Hold_ldce_G_D)         0.070     3.011    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.893ns  (logic 0.045ns (2.377%)  route 1.848ns (97.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 5.359 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.848     5.930    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.045     5.975 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.975    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.341     4.974    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.056     5.030 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.359    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.112    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.203    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.203    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.334ns  (logic 0.045ns (1.928%)  route 2.289ns (98.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 5.819 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.651     6.416    c1/clr5_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.902     5.536    c1/cycle[3]
    SLICE_X9Y60          LUT5 (Prop_lut5_I2_O)        0.056     5.592 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.227     5.819    c1/clr6_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     5.572    
    SLICE_X9Y60          LDCE (Hold_ldce_G_D)         0.070     5.642    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -5.642    
                         arrival time                           6.416    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.627ns  (logic 0.045ns (1.713%)  route 2.582ns (98.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 6.039 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.582     6.664    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.045     6.709 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.709    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.995     5.628    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.056     5.684 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.039    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.793    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.885    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.709    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.045ns (1.839%)  route 2.402ns (98.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     3.220    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     3.265 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.764     4.030    c1/clr5_reg_i_1_n_0
    SLICE_X10Y60         LDCE                                         f  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.940     3.074    c1/cycle[3]
    SLICE_X10Y60         LUT5 (Prop_lut5_I3_O)        0.056     3.130 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.228     3.358    c1/clr9_reg_i_1_n_0
    SLICE_X10Y60         LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     3.111    
    SLICE_X10Y60         LDCE (Hold_ldce_G_D)         0.059     3.170    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 5.595 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.300    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.679     5.313    c1/cycle[3]
    SLICE_X11Y69         LUT5 (Prop_lut5_I3_O)        0.056     5.369 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.595    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.349    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.434    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.300    
  -------------------------------------------------------------------
                         slack                                  0.866    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[3]

Setup :           45  Failing Endpoints,  Worst Slack       -3.153ns,  Total Violation      -85.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.600ns  (logic 0.124ns (1.632%)  route 7.476ns (98.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.960ns = ( 9.460 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.022ns
    Computed max time borrow:         2.478ns
    Time borrowed from endpoint:      2.478ns
    Time given to startpoint:         2.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.006    13.740    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124    13.864 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.470    15.334    c1/enable8_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.410     8.691    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.100     8.791 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     9.460    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     9.703    
                         time borrowed                2.478    12.181    
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -2.891ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.628ns  (logic 0.124ns (1.626%)  route 7.504ns (98.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.278ns = ( 9.778 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.385    14.119    c1/cycle[2]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.118    15.361    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.779     9.060    c1/cycle[3]
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.160 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.778    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243    10.021    
                         time borrowed                2.450    12.471    
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -2.891    

Slack (VIOLATED) :        -2.851ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.420ns  (logic 0.124ns (1.671%)  route 7.296ns (98.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 9.583 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.024ns
    Computed max time borrow:         2.476ns
    Time borrowed from endpoint:      2.476ns
    Time given to startpoint:         2.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.076    15.154    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     8.926    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     9.026 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.583    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243     9.826    
                         time borrowed                2.476    12.302    
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -2.851    

Slack (VIOLATED) :        -2.757ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.501ns  (logic 0.124ns (1.653%)  route 7.377ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 9.791 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.582    14.315    c1/cycle[2]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124    14.439 f  c1/selr9_reg[0]_i_1/O
                         net (fo=1, routed)           0.796    15.235    c1/selr9_reg[0]_i_1_n_0
    SLICE_X4Y45          LDCE                                         f  c1/selr9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.948     9.229    c1/cycle[3]
    SLICE_X4Y45          LUT5 (Prop_lut5_I2_O)        0.100     9.329 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.462     9.791    c1/selr9_reg[1]_i_2_n_0
    SLICE_X4Y45          LDCE                                         r  c1/selr9_reg[0]/G
                         clock pessimism              0.243    10.034    
                         time borrowed                2.444    12.478    
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.757    

Slack (VIOLATED) :        -2.701ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 0.124ns (1.710%)  route 7.129ns (98.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.083ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.140    11.374    c1/cycle[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I1_O)        0.124    11.498 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    12.486    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     6.426    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     6.526 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     7.083    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243     7.326    
                         time borrowed                2.459     9.785    
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                 -2.701    

Slack (VIOLATED) :        -2.678ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 0.124ns (1.669%)  route 7.307ns (98.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.299ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    11.454    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    11.578 f  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.087    12.665    c1/selr9_reg[1]_i_1_n_0
    SLICE_X7Y48          LDCE                                         f  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.779     6.560    c1/cycle[3]
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.100     6.660 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.640     7.299    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/G
                         clock pessimism              0.243     7.542    
                         time borrowed                2.444     9.986    
  -------------------------------------------------------------------
                         required time                          9.986    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                 -2.678    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.716     9.949    c1/cycle[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.073 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.208    11.281    c1/clr5_reg_i_1_n_0
    SLICE_X3Y91          LDCE                                         f  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.698     5.478    c1/cycle[3]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.100     5.578 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.411     5.989    c1/seladd5_2_reg_i_2_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/G
                         clock pessimism              0.243     6.232    
                         time borrowed                2.430     8.662    
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.542ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        6.886ns  (logic 0.124ns (1.801%)  route 6.762ns (98.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 9.391 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.931    13.665    c1/cycle[2]
    SLICE_X5Y56          LUT4 (Prop_lut4_I2_O)        0.124    13.789 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.831    14.620    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.410     8.691    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.100     8.791 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.600     9.391    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/G
                         clock pessimism              0.243     9.633    
                         time borrowed                2.444    12.077    
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                 -2.542    

Slack (VIOLATED) :        -2.487ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.326ns  (logic 0.124ns (1.693%)  route 7.202ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.357ns = ( 9.857 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.435    14.168    c1/cycle[2]
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.124    14.292 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.767    15.060    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X2Y45          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.998     9.279    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.100     9.379 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.478     9.857    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X2Y45          LDCE                                         r  c1/opadd2_reg[1]/G
                         clock pessimism              0.243    10.100    
                         time borrowed                2.473    12.573    
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 -2.487    

Slack (VIOLATED) :        -2.483ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        6.413ns  (logic 0.124ns (1.934%)  route 6.289ns (98.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 8.947 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.266    12.999    c1/cycle[2]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.124    13.123 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    14.146    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.115     8.396    c1/cycle[3]
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.100     8.496 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     8.947    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.190    
                         time borrowed                2.473    11.663    
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 -2.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.045ns (1.644%)  route 2.692ns (98.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.212ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.285     3.866    c1/cycle[2]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.045     3.911 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.407     4.318    c1/clr1_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.671     3.805    c1/cycle[3]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.056     3.861 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.351     4.212    c1/clr7_reg_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/clr7_reg/G
                         clock pessimism             -0.246     3.965    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     4.035    c1/clr7_reg
  -------------------------------------------------------------------
                         required time                         -4.035    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.045ns (2.635%)  route 1.663ns (97.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     2.651    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     2.696 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     3.289    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.420     2.554    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.056     2.610 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     2.840    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.593    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     2.659    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.009ns  (logic 0.045ns (2.240%)  route 1.964ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 5.584 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.559     5.640    c1/cycle[2]
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.045     5.685 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     6.090    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.668     5.301    c1/cycle[3]
    SLICE_X3Y61          LUT5 (Prop_lut5_I2_O)        0.056     5.357 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.584    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     5.338    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     5.408    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.848ns  (logic 0.045ns (2.435%)  route 1.803ns (97.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 5.359 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.803     5.884    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045     5.929 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.929    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.341     4.974    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.056     5.030 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.359    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.112    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.203    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.203    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.966ns  (logic 0.045ns (2.289%)  route 1.921ns (97.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 5.426 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.364     5.445    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045     5.490 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     6.048    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.510     5.144    c1/cycle[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.056     5.200 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     5.426    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     5.180    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     5.250    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -5.250    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.045ns (1.863%)  route 2.370ns (98.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.370     3.952    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.997 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.997    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.784     2.918    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.056     2.974 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.301    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.055    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.146    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.045ns (1.608%)  route 2.754ns (98.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.754     4.336    c1/cycle[2]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.045     4.381 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.381    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.156     3.290    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.056     3.346 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.669    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.423    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.514    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.045ns (1.716%)  route 2.577ns (98.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.577     4.159    c1/cycle[2]
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.045     4.204 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.204    c1/selr4_reg[1]_i_1_n_0
    SLICE_X5Y44          LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.070     3.204    c1/cycle[3]
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.056     3.260 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.486    c1/selr4_reg[1]_i_2_n_0
    SLICE_X5Y44          LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     3.240    
    SLICE_X5Y44          LDCE (Hold_ldce_G_D)         0.092     3.332    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           4.204    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.045ns (1.635%)  route 2.708ns (98.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.708     4.289    c1/cycle[2]
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.045     4.334 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.334    c1/enable6_reg_i_1_n_0
    SLICE_X8Y42          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.145     3.278    c1/cycle[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.056     3.334 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     3.568    c1/enable6_reg_i_2_n_0
    SLICE_X8Y42          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.322    
    SLICE_X8Y42          LDCE (Hold_ldce_G_D)         0.120     3.442    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        2.714ns  (logic 0.045ns (1.658%)  route 2.669ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 6.039 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.669     6.750    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.045     6.795 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.795    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.995     5.628    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.056     5.684 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     6.039    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     5.793    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     5.885    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  0.910    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[3]

Setup :           65  Failing Endpoints,  Worst Slack       -6.930ns,  Total Violation     -165.533ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.930ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.400ns  (logic 0.124ns (1.088%)  route 11.276ns (98.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.011ns = ( 9.511 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.134    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     8.926    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     9.026 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.511    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.754    
                         time borrowed                2.450    12.204    
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                 -6.930    

Slack (VIOLATED) :        -6.815ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.719ns  (logic 0.124ns (1.058%)  route 11.595ns (98.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 9.941 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    19.452    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.051     9.332    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.100     9.432 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.941    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.184    
                         time borrowed                2.453    12.637    
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 -6.815    

Slack (VIOLATED) :        -5.308ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.124ns (1.342%)  route 9.113ns (98.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    14.471    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.115     5.896    c1/cycle[3]
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.100     5.996 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     6.447    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.690    
                         time borrowed                2.473     9.163    
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                 -5.308    

Slack (VIOLATED) :        -5.184ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.366ns  (logic 0.124ns (1.324%)  route 9.242ns (98.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.699ns = ( 9.199 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    17.100    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.367     8.648    c1/cycle[3]
    SLICE_X8Y66          LUT5 (Prop_lut5_I0_O)        0.100     8.748 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.199    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     9.442    
                         time borrowed                2.473    11.915    
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                 -5.184    

Slack (VIOLATED) :        -5.114ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 0.124ns (1.361%)  route 8.989ns (98.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.550ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    13.324    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    13.448 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    14.347    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.367     6.147    c1/cycle[3]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.100     6.247 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     6.550    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.793    
                         time borrowed                2.440     9.233    
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                 -5.114    

Slack (VIOLATED) :        -5.081ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        9.030ns  (logic 0.124ns (1.373%)  route 8.906ns (98.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 8.960 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          8.090    15.824    c1/cycle[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.124    15.948 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    16.764    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.245     8.526    c1/cycle[3]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.100     8.626 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     8.960    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     9.203    
                         time borrowed                2.480    11.683    
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                 -5.081    

Slack (VIOLATED) :        -4.894ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        12.149ns  (logic 0.124ns (1.021%)  route 12.025ns (98.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.776ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     4.778    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.697    15.931    c1/cycle[4]
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.055 f  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    17.383    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         f  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     4.414    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     4.781 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.196     8.977    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.100     9.077 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699     9.776    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    10.019    
                         time borrowed                2.470    12.489    
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                         -17.383    
  -------------------------------------------------------------------
                         slack                                 -4.894    

Slack (VIOLATED) :        -4.504ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        11.843ns  (logic 0.124ns (1.047%)  route 11.719ns (98.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.890ns = ( 12.390 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         10.449    18.182    c1/cycle[4]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.124    18.306 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    19.576    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.196    11.477    c1/cycle[3]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.100    11.577 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.390    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    12.633    
                         time borrowed                2.440    15.073    
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -19.576    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -3.688ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.257ns  (logic 0.124ns (1.502%)  route 8.133ns (98.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 9.583 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.024ns
    Computed max time borrow:         2.476ns
    Time borrowed from endpoint:      2.476ns
    Time given to startpoint:         2.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          7.057    14.791    c1/cycle[4]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.124    14.915 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.076    15.991    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.646     8.926    c1/cycle[3]
    SLICE_X0Y47          LUT5 (Prop_lut5_I0_O)        0.100     9.026 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.583    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243     9.826    
                         time borrowed                2.476    12.302    
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -15.991    
  -------------------------------------------------------------------
                         slack                                 -3.688    

Slack (VIOLATED) :        -3.639ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        8.088ns  (logic 0.124ns (1.533%)  route 7.964ns (98.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.960ns = ( 9.460 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.850    14.583    c1/cycle[4]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124    14.707 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.115    15.822    c1/enable3_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.410     8.691    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.100     8.791 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     9.460    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243     9.703    
                         time borrowed                2.480    12.183    
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                         -15.822    
  -------------------------------------------------------------------
                         slack                                 -3.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        1.615ns  (logic 0.045ns (2.787%)  route 1.570ns (97.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 5.359 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.570     5.651    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.045     5.696 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.696    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.341     4.974    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.056     5.030 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.359    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.112    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.203    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.203    
                         arrival time                           5.696    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.045ns (2.110%)  route 2.087ns (97.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.087     3.669    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.045     3.714 f  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.714    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.784     2.918    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.056     2.974 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.301    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.055    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.146    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.045ns (1.746%)  route 2.532ns (98.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.532     4.114    c1/cycle[4]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.045     4.159 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.159    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.156     3.290    c1/cycle[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.056     3.346 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.669    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.423    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.514    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.045ns (2.572%)  route 1.704ns (97.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.111     2.692    c1/cycle[4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.045     2.737 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     3.331    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.420     2.554    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.056     2.610 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     2.840    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     2.593    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     2.659    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.043ns  (logic 0.045ns (2.203%)  route 1.998ns (97.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 5.584 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.998     6.079    c1/cycle[4]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.045     6.124 r  c1/selr10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.124    c1/selr10_reg[1]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  c1/selr10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.668     5.301    c1/cycle[3]
    SLICE_X3Y61          LUT5 (Prop_lut5_I2_O)        0.056     5.357 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     5.584    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[1]/G
                         clock pessimism             -0.246     5.338    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.092     5.430    c1/selr10_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.430    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        2.750ns  (logic 0.045ns (1.636%)  route 2.705ns (98.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.288 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.279     6.361    c1/cycle[4]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.045     6.406 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.426     6.832    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.087     5.721    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.056     5.777 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.511     6.288    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/G
                         clock pessimism             -0.246     6.042    
    SLICE_X18Y46         LDCE (Hold_ldce_G_D)         0.070     6.112    c1/seladd2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.112    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        1.958ns  (logic 0.045ns (2.298%)  route 1.913ns (97.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 5.340 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.266     5.348    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     5.393 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     6.039    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.420     5.054    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.056     5.110 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.340    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     5.093    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     5.163    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.163    
                         arrival time                           6.039    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.045ns (1.835%)  route 2.407ns (98.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.114     3.695    c1/cycle[4]
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.045     3.740 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.033    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.784     2.918    c1/cycle[3]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.056     2.974 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.296    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.049    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     3.119    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.919     3.500    c1/cycle[4]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.045     3.545 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     4.082    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.997     3.131    c1/cycle[3]
    SLICE_X14Y58         LUT5 (Prop_lut5_I1_O)        0.056     3.187 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     3.346    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     3.099    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     3.158    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@2.500ns - c1/cycle[4] fall@2.500ns)
  Data Path Delay:        3.057ns  (logic 0.045ns (1.472%)  route 3.012ns (98.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 6.361 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.567     6.649    c1/cycle[4]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.045     6.694 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.445     7.139    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.087     5.721    c1/cycle[3]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.056     5.777 f  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.583     6.361    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[1]/G
                         clock pessimism             -0.246     6.114    
    SLICE_X19Y47         LDCE (Hold_ldce_G_D)         0.066     6.180    c1/seladd2_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.180    
                         arrival time                           7.139    
  -------------------------------------------------------------------
                         slack                                  0.958    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[4]

Setup :           31  Failing Endpoints,  Worst Slack       -7.569ns,  Total Violation      -91.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.569ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.319ns  (logic 0.124ns (1.007%)  route 12.195ns (98.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 9.788 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.053    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.898     9.179    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.279 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.788    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.031    
                         time borrowed                2.453    12.484    
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                 -7.569    

Slack (VIOLATED) :        -7.472ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.001ns  (logic 0.124ns (1.033%)  route 11.877ns (98.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 9.569 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.735    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.704     8.985    c1/cycle[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.100     9.085 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.569    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.812    
                         time borrowed                2.450    12.262    
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                 -7.472    

Slack (VIOLATED) :        -4.636ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        12.444ns  (logic 0.124ns (0.996%)  route 12.320ns (99.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.358ns = ( 12.858 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.049    18.783    c1/cycle[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124    18.907 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.177    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.665    11.945    c1/cycle[4]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.100    12.045 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.858    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    13.101    
                         time borrowed                2.440    15.541    
  -------------------------------------------------------------------
                         required time                         15.541    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -4.636    

Slack (VIOLATED) :        -4.227ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        11.951ns  (logic 0.124ns (1.038%)  route 11.827ns (98.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.245ns = ( 12.745 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         10.498    18.232    c1/cycle[0]
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    18.356 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.684    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.665    11.945    c1/cycle[4]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.100    12.045 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    12.745    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    12.987    
                         time borrowed                2.470    15.457    
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                         -19.684    
  -------------------------------------------------------------------
                         slack                                 -4.227    

Slack (VIOLATED) :        -4.145ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.028ns  (logic 0.124ns (1.374%)  route 8.904ns (98.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 9.929 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.495    15.229    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    15.353 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.409    16.761    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X19Y47         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     9.929    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    10.172    
                         time borrowed                2.444    12.616    
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                 -4.145    

Slack (VIOLATED) :        -4.116ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        9.005ns  (logic 0.124ns (1.377%)  route 8.881ns (98.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 9.929 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.493    15.227    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.124    15.351 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.388    16.739    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     9.929    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y47         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243    10.172    
                         time borrowed                2.450    12.622    
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -16.739    
  -------------------------------------------------------------------
                         slack                                 -4.116    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.388ns  (logic 0.124ns (1.478%)  route 8.264ns (98.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 9.929 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.091    14.825    c1/cycle[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I1_O)        0.124    14.949 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    16.121    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     9.929    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    10.172    
                         time borrowed                2.430    12.602    
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -16.121    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.438ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.217ns  (logic 0.124ns (1.509%)  route 8.093ns (98.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.297ns = ( 9.797 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.142    14.876    c1/cycle[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    15.000 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           0.951    15.950    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.898     9.179    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.279 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.797    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243    10.040    
                         time borrowed                2.473    12.513    
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 -3.438    

Slack (VIOLATED) :        -3.354ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        8.120ns  (logic 0.124ns (1.527%)  route 7.996ns (98.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.297ns = ( 9.797 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          6.893    14.627    c1/cycle[0]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.124    14.751 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.102    15.853    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.898     9.179    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.279 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.518     9.797    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y42         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    10.040    
                         time borrowed                2.459    12.499    
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 -3.354    

Slack (VIOLATED) :        -3.302ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[0] fall@2.500ns)
  Data Path Delay:        7.913ns  (logic 0.124ns (1.567%)  route 7.789ns (98.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.151ns = ( 9.651 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.095    14.828    c1/cycle[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.124    14.952 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.694    15.646    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673     8.954    c1/cycle[4]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.054 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.598     9.651    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243     9.894    
                         time borrowed                2.450    12.344    
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 -3.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.045ns (2.708%)  route 1.617ns (97.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.059     2.641    c1/cycle[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I2_O)        0.045     2.686 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.243    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.676     2.809    c1/cycle[4]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.056     2.865 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     3.092    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.846    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.916    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.045ns (2.608%)  route 1.681ns (97.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.681     3.262    c1/cycle[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     3.307 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.307    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.553     2.687    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.056     2.743 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     3.071    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.825    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     2.916    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.045ns (1.986%)  route 2.221ns (98.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.221     3.802    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I1_O)        0.045     3.847 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.847    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840     2.974    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.056     3.030 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.358    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.111    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.202    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.045ns (1.670%)  route 2.650ns (98.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.650     4.231    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.045     4.276 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.276    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.048     3.182    c1/cycle[4]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.056     3.238 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.592    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.346    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     3.438    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.045ns (1.664%)  route 2.660ns (98.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.660     4.241    c1/cycle[0]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     4.286 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.286    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.048     3.182    c1/cycle[4]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.056     3.238 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.592    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.346    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     3.437    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.045ns (1.719%)  route 2.573ns (98.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.037     3.619    c1/cycle[0]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.045     3.664 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.536     4.200    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.041     3.174    c1/cycle[4]
    SLICE_X14Y58         LUT5 (Prop_lut5_I0_O)        0.056     3.230 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.159     3.389    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X12Y58         LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     3.143    
    SLICE_X12Y58         LDCE (Hold_ldce_G_D)         0.059     3.202    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.045ns (1.723%)  route 2.567ns (98.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.274     3.855    c1/cycle[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     3.900 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.293     4.193    c1/enable5_reg_i_1_n_0
    SLICE_X5Y56          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840     2.974    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.056     3.030 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.352    c1/enable2_reg_i_2_n_0
    SLICE_X5Y56          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.106    
    SLICE_X5Y56          LDCE (Hold_ldce_G_D)         0.070     3.176    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.045ns (1.683%)  route 2.629ns (98.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.205     3.787    c1/cycle[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.832 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.423     4.255    c1/enable4_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840     2.974    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.056     3.030 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.358    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     3.111    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.066     3.177    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.045ns (1.550%)  route 2.859ns (98.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.859     4.440    c1/cycle[0]
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.045     4.485 r  c1/opadd4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.485    c1/opadd4_reg[1]_i_1_n_0
    SLICE_X7Y43          LDCE                                         r  c1/opadd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.917     3.051    c1/cycle[4]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.056     3.107 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.344     3.451    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y43          LDCE                                         f  c1/opadd4_reg[1]/G
                         clock pessimism             -0.246     3.204    
    SLICE_X7Y43          LDCE (Hold_ldce_G_D)         0.091     3.295    c1/opadd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.045ns (1.545%)  route 2.867ns (98.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.867     4.448    c1/cycle[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.045     4.493 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     4.493    c1/enable9_reg_i_1_n_0
    SLICE_X6Y43          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.807     2.941    c1/cycle[4]
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.056     2.997 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.363     3.359    c1/enable9_reg_i_2_n_0
    SLICE_X6Y43          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     3.113    
    SLICE_X6Y43          LDCE (Hold_ldce_G_D)         0.120     3.233    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           4.493    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[4]

Setup :           52  Failing Endpoints,  Worst Slack       -7.393ns,  Total Violation     -109.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.393ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.526ns  (logic 0.124ns (1.076%)  route 11.402ns (98.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.652ns = ( 9.152 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    19.260    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.319     8.600    c1/cycle[4]
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.100     8.700 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.152    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.394    
                         time borrowed                2.473    11.867    
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                         -19.260    
  -------------------------------------------------------------------
                         slack                                 -7.393    

Slack (VIOLATED) :        -7.191ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.401ns  (logic 0.124ns (1.088%)  route 11.277ns (98.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 9.262 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    19.136    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.579     8.859    c1/cycle[4]
    SLICE_X10Y68         LUT5 (Prop_lut5_I3_O)        0.100     8.959 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     9.262    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     9.505    
                         time borrowed                2.440    11.945    
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                 -7.191    

Slack (VIOLATED) :        -7.142ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.654ns  (logic 0.124ns (1.064%)  route 11.530ns (98.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 9.531 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    19.389    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.699     8.979    c1/cycle[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I4_O)        0.100     9.079 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.531    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     9.774    
                         time borrowed                2.473    12.247    
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                 -7.142    

Slack (VIOLATED) :        -7.138ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.319ns  (logic 0.124ns (1.096%)  route 11.195ns (98.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 9.193 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.379    18.113    c1/cycle[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.124    18.237 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    19.053    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.478     8.759    c1/cycle[4]
    SLICE_X7Y66          LUT5 (Prop_lut5_I3_O)        0.100     8.859 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     9.193    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     9.435    
                         time borrowed                2.480    11.915    
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -19.053    
  -------------------------------------------------------------------
                         slack                                 -7.138    

Slack (VIOLATED) :        -4.057ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        11.780ns  (logic 0.124ns (1.053%)  route 11.656ns (98.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.245ns = ( 12.745 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.030ns
    Computed max time borrow:         2.470ns
    Time borrowed from endpoint:      2.470ns
    Time given to startpoint:         2.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         10.328    18.062    c1/cycle[1]
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    18.186 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.328    19.515    c1/selr8_reg[0]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.665    11.945    c1/cycle[4]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.100    12.045 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.699    12.745    c1/enable8_reg_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    12.987    
                         time borrowed                2.470    15.457    
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                         -19.515    
  -------------------------------------------------------------------
                         slack                                 -4.057    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        8.133ns  (logic 0.124ns (1.525%)  route 8.009ns (98.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.304ns = ( 9.804 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.853    14.588    c1/cycle[1]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.124    14.712 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    15.868    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     9.804    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243    10.047    
                         time borrowed                2.444    12.491    
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -2.932ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.800ns  (logic 0.124ns (1.590%)  route 7.676ns (98.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 9.929 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.503    14.237    c1/cycle[1]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124    14.361 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.173    15.534    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.979     9.929    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X19Y47         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    10.172    
                         time borrowed                2.430    12.602    
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -15.534    
  -------------------------------------------------------------------
                         slack                                 -2.932    

Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.028ns  (logic 0.124ns (1.764%)  route 6.904ns (98.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.770ns = ( 9.270 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.112    13.847    c1/cycle[1]
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.124    13.971 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.792    14.763    c1/selr1_reg[1]_i_1_n_0
    SLICE_X3Y45          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.360     8.641    c1/cycle[4]
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.741 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.529     9.270    c1/selr1_reg[1]_i_2_n_0
    SLICE_X3Y45          LDCE                                         r  c1/selr1_reg[1]/G
                         clock pessimism              0.243     9.513    
                         time borrowed                2.444    11.957    
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -14.763    
  -------------------------------------------------------------------
                         slack                                 -2.806    

Slack (VIOLATED) :        -2.760ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.500ns  (logic 0.124ns (1.653%)  route 7.376ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.302ns = ( 9.802 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.545    13.279    c1/cycle[1]
    SLICE_X1Y48          LUT3 (Prop_lut3_I0_O)        0.124    13.403 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.832    15.235    c1/enable3_reg_i_1_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.852     9.802    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X17Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243    10.045    
                         time borrowed                2.430    12.475    
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.760    

Slack (VIOLATED) :        -2.760ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        7.290ns  (logic 0.124ns (1.701%)  route 7.166ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 9.569 - 2.500 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.719     7.279    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     7.735 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.401    14.136    c1/cycle[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.124    14.260 f  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.765    15.025    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X1Y47          LDCE                                         f  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.704     8.985    c1/cycle[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.100     9.085 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.569    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[0]/G
                         clock pessimism              0.243     9.812    
                         time borrowed                2.453    12.265    
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                 -2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.045ns (1.994%)  route 2.212ns (98.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.212     3.794    c1/cycle[1]
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.045     3.839 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.839    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.115     3.249    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.056     3.305 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.628    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.382    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.473    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.045ns (2.564%)  route 1.710ns (97.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.153     2.735    c1/cycle[1]
    SLICE_X5Y73          LUT4 (Prop_lut4_I3_O)        0.045     2.780 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.337    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.676     2.809    c1/cycle[4]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.056     2.865 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     3.092    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.846    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.916    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.492ns  (logic 0.045ns (3.016%)  route 1.447ns (96.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 5.312 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.800     4.882    c1/cycle[1]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     4.927 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.647     5.574    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.392     5.026    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.082 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.312    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     5.065    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.070     5.135    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.135    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        1.893ns  (logic 0.045ns (2.377%)  route 1.848ns (97.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 5.571 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.848     5.930    c1/cycle[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.045     5.975 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.975    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.553     5.187    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.056     5.243 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.571    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.325    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.416    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.416    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.218ns  (logic 0.045ns (2.029%)  route 2.173ns (97.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 5.877 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.300    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.961     5.595    c1/cycle[4]
    SLICE_X11Y69         LUT5 (Prop_lut5_I1_O)        0.056     5.651 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.877    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.631    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.716    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.716    
                         arrival time                           6.300    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.164ns  (logic 0.045ns (2.079%)  route 2.119ns (97.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 5.793 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     6.247    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.877     5.511    c1/cycle[4]
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.056     5.567 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     5.793    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     5.547    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     5.617    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           6.247    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.045ns (1.765%)  route 2.505ns (98.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.208     3.791    c1/cycle[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     3.836 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.297     4.132    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.115     3.249    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.056     3.305 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.341     3.646    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y43         LDCE                                         f  c1/seladd1_1_reg[0]/G
                         clock pessimism             -0.246     3.400    
    SLICE_X11Y43         LDCE (Hold_ldce_G_D)         0.066     3.466    c1/seladd1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[1] fall@2.500ns)
  Data Path Delay:        2.143ns  (logic 0.045ns (2.099%)  route 2.098ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 5.667 - 2.500 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 4.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     3.941    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     4.082 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     5.720    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     5.765 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.461     6.226    c1/clr5_reg_i_1_n_0
    SLICE_X5Y72          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.751     5.385    c1/cycle[4]
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.056     5.441 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.227     5.667    c1/clr5_reg_i_2_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     5.421    
    SLICE_X5Y72          LDCE (Hold_ldce_G_D)         0.070     5.491    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                           6.226    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.045ns (1.713%)  route 2.582ns (98.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.582     4.164    c1/cycle[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.045     4.209 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.209    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.048     3.182    c1/cycle[4]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.056     3.238 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.592    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.346    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     3.438    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           4.209    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.045ns (1.933%)  route 2.284ns (98.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.599     1.441    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.638     3.220    c1/cycle[1]
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.045     3.265 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.646     3.911    c1/clr5_reg_i_1_n_0
    SLICE_X8Y73          LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.869     3.003    c1/cycle[4]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.056     3.059 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.287    c1/enable7_reg_i_1_n_0
    SLICE_X8Y73          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     3.040    
    SLICE_X8Y73          LDCE (Hold_ldce_G_D)         0.059     3.099    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.812    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[4]

Setup :           44  Failing Endpoints,  Worst Slack       -2.997ns,  Total Violation      -85.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.997ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.628ns  (logic 0.124ns (1.626%)  route 7.504ns (98.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 9.672 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.385    14.119    c1/cycle[2]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.124    14.243 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.118    15.361    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673     8.954    c1/cycle[4]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.054 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.672    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243     9.915    
                         time borrowed                2.450    12.365    
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -2.997    

Slack (VIOLATED) :        -2.980ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.600ns  (logic 0.124ns (1.632%)  route 7.476ns (98.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.133ns = ( 9.633 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.022ns
    Computed max time borrow:         2.478ns
    Time borrowed from endpoint:      2.478ns
    Time given to startpoint:         2.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.006    13.740    c1/cycle[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124    13.864 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.470    15.334    c1/enable8_reg_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.583     8.864    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.100     8.964 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.669     9.633    c1/enable2_reg_i_2_n_0
    SLICE_X6Y54          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     9.876    
                         time borrowed                2.478    12.354    
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -2.980    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.501ns  (logic 0.124ns (1.653%)  route 7.377ns (98.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.089ns = ( 9.589 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.582    14.315    c1/cycle[2]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124    14.439 f  c1/selr9_reg[0]_i_1/O
                         net (fo=1, routed)           0.796    15.235    c1/selr9_reg[0]_i_1_n_0
    SLICE_X4Y45          LDCE                                         f  c1/selr9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.747     9.027    c1/cycle[4]
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.100     9.127 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.462     9.589    c1/selr9_reg[1]_i_2_n_0
    SLICE_X4Y45          LDCE                                         r  c1/selr9_reg[0]/G
                         clock pessimism              0.243     9.832    
                         time borrowed                2.444    12.276    
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.916ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.326ns  (logic 0.124ns (1.693%)  route 7.202ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns = ( 9.428 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.435    14.168    c1/cycle[2]
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.124    14.292 f  c1/opadd2_reg[1]_i_1/O
                         net (fo=1, routed)           0.767    15.060    c1/opadd2_reg[1]_i_1_n_0
    SLICE_X2Y45          LDCE                                         f  c1/opadd2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.478     9.428    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X2Y45          LDCE                                         r  c1/opadd2_reg[1]/G
                         clock pessimism              0.243     9.671    
                         time borrowed                2.473    12.144    
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 -2.916    

Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.420ns  (logic 0.124ns (1.671%)  route 7.296ns (98.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.142ns = ( 9.642 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.024ns
    Computed max time borrow:         2.476ns
    Time borrowed from endpoint:      2.476ns
    Time given to startpoint:         2.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.076    15.154    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.704     8.985    c1/cycle[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.100     9.085 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.642    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243     9.885    
                         time borrowed                2.476    12.361    
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -2.793    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.431ns  (logic 0.124ns (1.669%)  route 7.307ns (98.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.194ns = ( 9.694 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.087    15.165    c1/selr9_reg[1]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673     8.954    c1/cycle[4]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.054 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.640     9.694    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  c1/seladd4_2_reg[2]/G
                         clock pessimism              0.243     9.936    
                         time borrowed                2.444    12.380    
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.762ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.520ns  (logic 0.124ns (1.649%)  route 7.396ns (98.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.304ns = ( 9.804 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.240    13.973    c1/cycle[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.097 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    15.253    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.569     8.850    c1/cycle[4]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.100     8.950 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.854     9.804    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X18Y46         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243    10.047    
                         time borrowed                2.444    12.491    
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                 -2.762    

Slack (VIOLATED) :        -2.673ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr9_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.286ns  (logic 0.124ns (1.702%)  route 7.162ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.164ns = ( 9.664 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.220    13.954    c1/cycle[2]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.124    14.078 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           0.942    15.019    c1/selr9_reg[1]_i_1_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.747     9.027    c1/cycle[4]
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.100     9.127 r  c1/selr9_reg[1]_i_2/O
                         net (fo=2, routed)           0.536     9.664    c1/selr9_reg[1]_i_2_n_0
    SLICE_X5Y48          LDCE                                         r  c1/selr9_reg[1]/G
                         clock pessimism              0.243     9.907    
                         time borrowed                2.440    12.347    
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -2.673    

Slack (VIOLATED) :        -2.643ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        7.253ns  (logic 0.124ns (1.710%)  route 7.129ns (98.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.142ns = ( 9.642 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         2.459ns
    Time borrowed from endpoint:      2.459ns
    Time given to startpoint:         2.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.140    13.874    c1/cycle[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I1_O)        0.124    13.998 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    14.986    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X2Y48          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.704     8.985    c1/cycle[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.100     9.085 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.642    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/seladd3_1_reg[0]/G
                         clock pessimism              0.243     9.885    
                         time borrowed                2.459    12.344    
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -2.643    

Slack (VIOLATED) :        -2.597ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 8.511 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         2.430ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          4.716    12.449    c1/cycle[2]
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    12.573 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.208    13.781    c1/clr5_reg_i_1_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.719     8.000    c1/cycle[4]
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.100     8.100 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.411     8.511    c1/seladd5_2_reg_i_2_n_0
    SLICE_X3Y91          LDCE                                         r  c1/opadd5_reg[1]/G
                         clock pessimism              0.243     8.754    
                         time borrowed                2.430    11.184    
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                 -2.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.848ns  (logic 0.045ns (2.435%)  route 1.803ns (97.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 5.571 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.803     5.884    c1/cycle[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045     5.929 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.929    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.553     5.187    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.056     5.243 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.571    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.325    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.416    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.416    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.045ns (2.289%)  route 1.921ns (97.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.364     2.945    c1/cycle[2]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045     2.990 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.557     3.548    c1/clr7_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.676     2.809    c1/cycle[4]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.056     2.865 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.227     3.092    c1/clr11_reg_i_1_n_0
    SLICE_X5Y81          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.846    
    SLICE_X5Y81          LDCE (Hold_ldce_G_D)         0.070     2.916    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[2] fall@2.500ns)
  Data Path Delay:        1.708ns  (logic 0.045ns (2.635%)  route 1.663ns (97.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 5.312 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     5.151    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     5.196 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.594     5.789    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.392     5.026    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.056     5.082 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.230     5.312    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     5.065    
    SLICE_X4Y91          LDCE (Hold_ldce_G_D)         0.066     5.131    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.131    
                         arrival time                           5.789    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.045ns (2.240%)  route 1.964ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.559     3.140    c1/cycle[2]
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.045     3.185 f  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     3.590    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.611     2.744    c1/cycle[4]
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.056     2.800 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.027    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     2.781    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     2.851    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.045ns (1.863%)  route 2.370ns (98.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.370     3.952    c1/cycle[2]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.997 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.997    c1/enable2_reg_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840     2.974    c1/cycle[4]
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.056     3.030 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.328     3.358    c1/enable2_reg_i_2_n_0
    SLICE_X4Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.111    
    SLICE_X4Y59          LDCE (Hold_ldce_G_D)         0.091     3.202    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.045ns (1.716%)  route 2.577ns (98.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.577     4.159    c1/cycle[2]
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.045     4.204 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.204    c1/selr4_reg[1]_i_1_n_0
    SLICE_X5Y44          LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.110     3.244    c1/cycle[4]
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.056     3.300 f  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.526    c1/selr4_reg[1]_i_2_n_0
    SLICE_X5Y44          LDCE                                         f  c1/selr4_reg[1]/G
                         clock pessimism             -0.246     3.280    
    SLICE_X5Y44          LDCE (Hold_ldce_G_D)         0.092     3.372    c1/selr4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           4.204    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.045ns (1.658%)  route 2.669ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.669     4.250    c1/cycle[2]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.045     4.295 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.295    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.048     3.182    c1/cycle[4]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.056     3.238 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.592    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.346    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     3.438    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.045ns (1.608%)  route 2.754ns (98.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.754     4.336    c1/cycle[2]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.045     4.381 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.381    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X13Y43         LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.115     3.249    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.056     3.305 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.323     3.628    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X13Y43         LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.382    
    SLICE_X13Y43         LDCE (Hold_ldce_G_D)         0.091     3.473    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.045ns (1.635%)  route 2.708ns (98.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.708     4.289    c1/cycle[2]
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.045     4.334 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.334    c1/enable6_reg_i_1_n_0
    SLICE_X8Y42          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.116     3.250    c1/cycle[4]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.056     3.306 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     3.539    c1/enable6_reg_i_2_n_0
    SLICE_X8Y42          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.293    
    SLICE_X8Y42          LDCE (Hold_ldce_G_D)         0.120     3.413    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.045ns (1.920%)  route 2.299ns (98.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.069     2.651    c1/cycle[2]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     2.696 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.230     3.926    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.674     2.808    c1/cycle[4]
    SLICE_X3Y60          LUT5 (Prop_lut5_I0_O)        0.056     2.864 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.227     3.090    c1/selr3_reg[1]_i_1_n_0
    SLICE_X3Y60          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     2.844    
    SLICE_X3Y60          LDCE (Hold_ldce_G_D)         0.066     2.910    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  1.016    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[4]

Setup :           45  Failing Endpoints,  Worst Slack       -7.761ns,  Total Violation      -93.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.761ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.512ns  (logic 0.124ns (0.991%)  route 12.388ns (99.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 9.788 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.146    20.245    c1/selr8_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.898     9.179    c1/cycle[4]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.100     9.279 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.509     9.788    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    10.031    
                         time borrowed                2.453    12.484    
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -20.245    
  -------------------------------------------------------------------
                         slack                                 -7.761    

Slack (VIOLATED) :        -7.664ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.193ns  (logic 0.124ns (1.017%)  route 12.069ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 9.569 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         2.450ns
    Time borrowed from endpoint:      2.450ns
    Time given to startpoint:         2.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.828    19.927    c1/selr8_reg[1]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.704     8.985    c1/cycle[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.100     9.085 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.485     9.569    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X1Y47          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243     9.812    
                         time borrowed                2.450    12.262    
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 -7.664    

Slack (VIOLATED) :        -7.365ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.499ns  (logic 0.124ns (1.078%)  route 11.375ns (98.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.652ns = ( 9.152 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.023    19.233    c1/clr1_reg_i_1_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.319     8.600    c1/cycle[4]
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.100     8.700 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.452     9.152    c1/clr1_reg_i_2_n_0
    SLICE_X6Y67          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     9.394    
                         time borrowed                2.473    11.867    
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                         -19.233    
  -------------------------------------------------------------------
                         slack                                 -7.365    

Slack (VIOLATED) :        -7.164ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.375ns  (logic 0.124ns (1.090%)  route 11.251ns (98.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 9.262 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.899    19.109    c1/clr1_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.579     8.859    c1/cycle[4]
    SLICE_X10Y68         LUT5 (Prop_lut5_I3_O)        0.100     8.959 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.303     9.262    c1/clr2_reg_i_1_n_0
    SLICE_X9Y68          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     9.505    
                         time borrowed                2.440    11.945    
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                         -19.109    
  -------------------------------------------------------------------
                         slack                                 -7.164    

Slack (VIOLATED) :        -7.115ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.628ns  (logic 0.124ns (1.066%)  route 11.504ns (98.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 9.531 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         2.473ns
    Time borrowed from endpoint:      2.473ns
    Time given to startpoint:         2.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.152    19.362    c1/clr1_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.699     8.979    c1/cycle[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I4_O)        0.100     9.079 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.452     9.531    c1/clr3_reg_i_1_n_0
    SLICE_X8Y66          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     9.774    
                         time borrowed                2.473    12.247    
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                 -7.115    

Slack (VIOLATED) :        -7.110ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        11.292ns  (logic 0.124ns (1.098%)  route 11.168ns (98.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 9.193 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.020ns
    Computed max time borrow:         2.480ns
    Time borrowed from endpoint:      2.480ns
    Time given to startpoint:         2.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         10.352    18.086    c1/cycle[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.124    18.210 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           0.816    19.026    c1/clr1_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.478     8.759    c1/cycle[4]
    SLICE_X7Y66          LUT5 (Prop_lut5_I3_O)        0.100     8.859 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.334     9.193    c1/clr4_reg_i_1_n_0
    SLICE_X6Y66          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     9.435    
                         time borrowed                2.480    11.915    
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -19.026    
  -------------------------------------------------------------------
                         slack                                 -7.110    

Slack (VIOLATED) :        -4.828ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        12.636ns  (logic 0.124ns (0.981%)  route 12.512ns (99.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.358ns = ( 12.858 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.060ns
    Computed max time borrow:         2.440ns
    Time borrowed from endpoint:      2.440ns
    Time given to startpoint:         2.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.241    18.975    c1/cycle[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124    19.099 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.270    20.369    c1/selr8_reg[1]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.665    11.945    c1/cycle[4]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.100    12.045 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.813    12.858    c1/enable8_reg_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    13.101    
                         time borrowed                2.440    15.541    
  -------------------------------------------------------------------
                         required time                         15.541    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -4.828    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/seladd4_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        6.725ns  (logic 0.124ns (1.844%)  route 6.601ns (98.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 9.672 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         2.453ns
    Time borrowed from endpoint:      2.453ns
    Time given to startpoint:         2.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.605    13.338    c1/cycle[3]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.124    13.462 r  c1/seladd4_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.996    14.459    c1/seladd4_1_reg[1]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.673     8.954    c1/cycle[4]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.100     9.054 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.618     9.672    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  c1/seladd4_1_reg[1]/G
                         clock pessimism              0.243     9.915    
                         time borrowed                2.453    12.368    
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        5.514ns  (logic 0.124ns (2.249%)  route 5.390ns (97.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.036ns = ( 8.536 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         2.444ns
    Time borrowed from endpoint:      2.444ns
    Time given to startpoint:         2.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.944    11.677    c1/cycle[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           1.446    13.247    c1/selr11_reg[0]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.703     7.984    c1/cycle[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.100     8.084 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.452     8.536    c1/selr11_reg[1]_i_1_n_0
    SLICE_X4Y91          LDCE                                         r  c1/selr11_reg[0]/G
                         clock pessimism              0.243     8.778    
                         time borrowed                2.444    11.222    
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/opadd3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        6.469ns  (logic 0.124ns (1.917%)  route 6.345ns (98.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.142ns = ( 9.642 - 2.500 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 7.734 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              2.500ns
    Library setup time:              -0.024ns
    Computed max time borrow:         2.476ns
    Time borrowed from endpoint:      2.476ns
    Time given to startpoint:         2.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.463    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.718     7.278    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     7.734 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.269    13.002    c1/cycle[3]
    SLICE_X2Y47          LUT3 (Prop_lut3_I2_O)        0.124    13.126 r  c1/selr9_reg[1]_i_1/O
                         net (fo=3, routed)           1.076    14.202    c1/selr9_reg[1]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.314 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.225    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.597     6.914    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.367     7.281 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.704     8.985    c1/cycle[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.100     9.085 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.557     9.642    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X2Y48          LDCE                                         r  c1/opadd3_reg[0]/G
                         clock pessimism              0.243     9.885    
                         time borrowed                2.476    12.361    
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                 -1.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.751%)  route 1.591ns (97.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 5.571 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     5.672    c1/cycle[3]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.045     5.717 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     5.717    c1/enable11_reg_i_1_n_0
    SLICE_X1Y90          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.553     5.187    c1/cycle[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.056     5.243 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.328     5.571    c1/enable11_reg_i_2_n_0
    SLICE_X1Y90          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     5.325    
    SLICE_X1Y90          LDCE (Hold_ldce_G_D)         0.091     5.416    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -5.416    
                         arrival time                           5.717    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 5.877 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.535     6.225    c1/clr5_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.961     5.595    c1/cycle[4]
    SLICE_X11Y69         LUT5 (Prop_lut5_I1_O)        0.056     5.651 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.227     5.877    c1/clr10_reg_i_1_n_0
    SLICE_X10Y69         LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     5.631    
    SLICE_X10Y69         LDCE (Hold_ldce_G_D)         0.085     5.716    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -5.716    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.090ns  (logic 0.045ns (2.153%)  route 2.045ns (97.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 5.793 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.482     6.172    c1/clr5_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.877     5.511    c1/cycle[4]
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.056     5.567 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.227     5.793    c1/clr8_reg_i_1_n_0
    SLICE_X9Y70          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     5.547    
    SLICE_X9Y70          LDCE (Hold_ldce_G_D)         0.070     5.617    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.409     3.990    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.045     4.035 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.035    c1/enable10_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.048     3.182    c1/cycle[4]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.056     3.238 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.592    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.346    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.091     3.437    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.069ns  (logic 0.045ns (2.174%)  route 2.024ns (97.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 5.667 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.461     6.151    c1/clr5_reg_i_1_n_0
    SLICE_X5Y72          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.751     5.385    c1/cycle[4]
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.056     5.441 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.227     5.667    c1/clr5_reg_i_2_n_0
    SLICE_X5Y72          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     5.421    
    SLICE_X5Y72          LDCE (Hold_ldce_G_D)         0.070     5.491    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                           6.151    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.295%)  route 1.916ns (97.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.511     3.092    c1/cycle[3]
    SLICE_X2Y61          LUT4 (Prop_lut4_I2_O)        0.045     3.137 f  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.405     3.542    c1/selr10_reg[0]_i_1_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.611     2.744    c1/cycle[4]
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.056     2.800 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.027    c1/selr10_reg[1]_i_2_n_0
    SLICE_X3Y61          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     2.781    
    SLICE_X3Y61          LDCE (Hold_ldce_G_D)         0.070     2.851    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.045ns (1.760%)  route 2.512ns (98.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.512     4.094    c1/cycle[3]
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.045     4.139 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.139    c1/enable1_reg_i_1_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.048     3.182    c1/cycle[4]
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.056     3.238 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.355     3.592    c1/enable1_reg_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.346    
    SLICE_X4Y44          LDCE (Hold_ldce_G_D)         0.092     3.438    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           4.139    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.045ns (1.996%)  route 2.210ns (98.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     3.145    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     3.190 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.646     3.836    c1/clr5_reg_i_1_n_0
    SLICE_X8Y73          LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.869     3.003    c1/cycle[4]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.056     3.059 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.287    c1/enable7_reg_i_1_n_0
    SLICE_X8Y73          LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     3.040    
    SLICE_X8Y73          LDCE (Hold_ldce_G_D)         0.059     3.099    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@2.500ns - c1/cycle[3] fall@2.500ns)
  Data Path Delay:        2.260ns  (logic 0.045ns (1.991%)  route 2.215ns (98.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 5.763 - 2.500 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 4.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      2.500     2.500 f  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     2.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     3.940    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     4.081 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.564     5.645    c1/cycle[3]
    SLICE_X8Y73          LUT3 (Prop_lut3_I0_O)        0.045     5.690 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.651     6.341    c1/clr5_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      2.500     2.500 r  
    N15                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     2.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     4.459    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     4.634 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.847     5.480    c1/cycle[4]
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.056     5.536 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.227     5.763    c1/clr6_reg_i_1_n_0
    SLICE_X9Y60          LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     5.517    
    SLICE_X9Y60          LDCE (Hold_ldce_G_D)         0.070     5.587    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -5.587    
                         arrival time                           6.341    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.045ns (1.739%)  route 2.542ns (98.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.598     1.440    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.542     4.124    c1/cycle[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.045     4.169 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.169    c1/enable6_reg_i_1_n_0
    SLICE_X8Y42          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.959    c1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.175     2.134 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.116     3.250    c1/cycle[4]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.056     3.306 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.233     3.539    c1/enable6_reg_i_2_n_0
    SLICE_X8Y42          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     3.293    
    SLICE_X8Y42          LDCE (Hold_ldce_G_D)         0.120     3.413    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.756    





