Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Desktop/CS-M152-A/lab4/top_tb_isim_beh.exe -prj /home/ise/Desktop/CS-M152-A/lab4/top_tb_beh.prj work.top_tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/float_mult.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/cheat_fp_mult.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/matrix_mult.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/int_to_float.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/stopwatch.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/numpad.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/nn.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/top.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/top_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" Line 48: Port clk is not connected to this instance
WARNING:HDLCompiler:189 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" Line 43: Size mismatch in connection of port <i_tx_busy>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" Line 45: Size mismatch in connection of port <i_inst_valid>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 96556 KB
Fuse CPU Usage: 790 ms
Compiling module Decoder
Compiling module numpad
Compiling module int_to_float
Compiling module fp_mult
Compiling module cheat_fp_mult
Compiling module addition_normaliser
Compiling module fp_add
Compiling module matrix_mult
Compiling module sigmoid_approx
Compiling module nn
Compiling module seven_seg_display
Compiling module display_stuff
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable /home/ise/Desktop/CS-M152-A/lab4/top_tb_isim_beh.exe
Fuse Memory Usage: 686480 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 12170 ms
