

================================================================
== Vivado HLS Report for 'biconv16'
================================================================
* Date:           Mon Sep 14 09:24:06 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.437 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95| 0.380 us | 0.380 us |   95|   95|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |       93|       93|        19|          5|          5|    16|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 5, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 21 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bn_bias_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %bn_bias_V_offset)"   --->   Operation 22 'read' 'bn_bias_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bn_weight_V_offset_r = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %bn_weight_V_offset)"   --->   Operation 23 'read' 'bn_weight_V_offset_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %weights_V_offset)"   --->   Operation 24 'read' 'weights_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bn_bias_V_offset_cas = zext i3 %bn_bias_V_offset_rea to i64"   --->   Operation 25 'zext' 'bn_bias_V_offset_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bn_weight_V_offset_c = zext i3 %bn_weight_V_offset_r to i64"   --->   Operation 26 'zext' 'bn_weight_V_offset_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i3 %weights_V_offset_rea to i7" [biconv.cc:101]   --->   Operation 27 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %weights_V_offset_rea, i3 0)" [biconv.cc:101]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i6 %tmp to i7" [biconv.cc:101]   --->   Operation 29 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln101 = add i7 %zext_ln101, %zext_ln101_1" [biconv.cc:101]   --->   Operation 30 'add' 'add_ln101' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i7 %add_ln101 to i64" [biconv.cc:101]   --->   Operation 31 'zext' 'zext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights_0_V_addr = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 32 'getelementptr' 'weights_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.89ns)   --->   "%add_ln102 = add i7 %add_ln101, 1" [biconv.cc:102]   --->   Operation 33 'add' 'add_ln102' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i7 %add_ln102 to i64" [biconv.cc:102]   --->   Operation 34 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_0_V_addr_1 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 35 'getelementptr' 'weights_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.89ns)   --->   "%add_ln103_1 = add i7 %add_ln101, 2" [biconv.cc:103]   --->   Operation 36 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i7 %add_ln103_1 to i64" [biconv.cc:103]   --->   Operation 37 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weights_0_V_addr_2 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 38 'getelementptr' 'weights_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.89ns)   --->   "%add_ln104 = add i7 %add_ln101, 3" [biconv.cc:104]   --->   Operation 39 'add' 'add_ln104' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i7 %add_ln104 to i64" [biconv.cc:104]   --->   Operation 40 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weights_0_V_addr_3 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 41 'getelementptr' 'weights_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.89ns)   --->   "%add_ln105 = add i7 %add_ln101, 4" [biconv.cc:105]   --->   Operation 42 'add' 'add_ln105' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i7 %add_ln105 to i64" [biconv.cc:105]   --->   Operation 43 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_0_V_addr_4 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 44 'getelementptr' 'weights_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.89ns)   --->   "%add_ln106 = add i7 %add_ln101, 5" [biconv.cc:106]   --->   Operation 45 'add' 'add_ln106' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i7 %add_ln106 to i64" [biconv.cc:106]   --->   Operation 46 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%weights_0_V_addr_5 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 47 'getelementptr' 'weights_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.89ns)   --->   "%add_ln107 = add i7 %add_ln101, 6" [biconv.cc:107]   --->   Operation 48 'add' 'add_ln107' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i7 %add_ln107 to i64" [biconv.cc:107]   --->   Operation 49 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weights_0_V_addr_6 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 50 'getelementptr' 'weights_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.89ns)   --->   "%add_ln108 = add i7 %add_ln101, 7" [biconv.cc:108]   --->   Operation 51 'add' 'add_ln108' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i7 %add_ln108 to i64" [biconv.cc:108]   --->   Operation 52 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weights_0_V_addr_7 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 53 'getelementptr' 'weights_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.89ns)   --->   "%add_ln109 = add i7 %add_ln101, 8" [biconv.cc:109]   --->   Operation 54 'add' 'add_ln109' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i7 %add_ln109 to i64" [biconv.cc:109]   --->   Operation 55 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%weights_0_V_addr_8 = getelementptr [54 x i16]* %weights_0_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 56 'getelementptr' 'weights_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weights_1_V_addr = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 57 'getelementptr' 'weights_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weights_1_V_addr_1 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 58 'getelementptr' 'weights_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weights_1_V_addr_2 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 59 'getelementptr' 'weights_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%weights_1_V_addr_3 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 60 'getelementptr' 'weights_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%weights_1_V_addr_4 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 61 'getelementptr' 'weights_1_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%weights_1_V_addr_5 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 62 'getelementptr' 'weights_1_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%weights_1_V_addr_6 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 63 'getelementptr' 'weights_1_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weights_1_V_addr_7 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 64 'getelementptr' 'weights_1_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weights_1_V_addr_8 = getelementptr [54 x i16]* %weights_1_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 65 'getelementptr' 'weights_1_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weights_2_V_addr = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 66 'getelementptr' 'weights_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weights_2_V_addr_1 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 67 'getelementptr' 'weights_2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weights_2_V_addr_2 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 68 'getelementptr' 'weights_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weights_2_V_addr_3 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 69 'getelementptr' 'weights_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weights_2_V_addr_4 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 70 'getelementptr' 'weights_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weights_2_V_addr_5 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 71 'getelementptr' 'weights_2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weights_2_V_addr_6 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 72 'getelementptr' 'weights_2_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weights_2_V_addr_7 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 73 'getelementptr' 'weights_2_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weights_2_V_addr_8 = getelementptr [54 x i16]* %weights_2_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 74 'getelementptr' 'weights_2_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights_3_V_addr = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 75 'getelementptr' 'weights_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights_3_V_addr_1 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 76 'getelementptr' 'weights_3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights_3_V_addr_2 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 77 'getelementptr' 'weights_3_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weights_3_V_addr_3 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 78 'getelementptr' 'weights_3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weights_3_V_addr_4 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 79 'getelementptr' 'weights_3_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weights_3_V_addr_5 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 80 'getelementptr' 'weights_3_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weights_3_V_addr_6 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 81 'getelementptr' 'weights_3_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weights_3_V_addr_7 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 82 'getelementptr' 'weights_3_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_3_V_addr_8 = getelementptr [54 x i16]* %weights_3_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 83 'getelementptr' 'weights_3_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weights_4_V_addr = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 84 'getelementptr' 'weights_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weights_4_V_addr_1 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 85 'getelementptr' 'weights_4_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_4_V_addr_2 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 86 'getelementptr' 'weights_4_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_4_V_addr_3 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 87 'getelementptr' 'weights_4_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_4_V_addr_4 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 88 'getelementptr' 'weights_4_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weights_4_V_addr_5 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 89 'getelementptr' 'weights_4_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weights_4_V_addr_6 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 90 'getelementptr' 'weights_4_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%weights_4_V_addr_7 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 91 'getelementptr' 'weights_4_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%weights_4_V_addr_8 = getelementptr [54 x i16]* %weights_4_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 92 'getelementptr' 'weights_4_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%weights_5_V_addr = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 93 'getelementptr' 'weights_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_5_V_addr_1 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 94 'getelementptr' 'weights_5_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%weights_5_V_addr_2 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 95 'getelementptr' 'weights_5_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weights_5_V_addr_3 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 96 'getelementptr' 'weights_5_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights_5_V_addr_4 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 97 'getelementptr' 'weights_5_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%weights_5_V_addr_5 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 98 'getelementptr' 'weights_5_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%weights_5_V_addr_6 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 99 'getelementptr' 'weights_5_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights_5_V_addr_7 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 100 'getelementptr' 'weights_5_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%weights_5_V_addr_8 = getelementptr [54 x i16]* %weights_5_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 101 'getelementptr' 'weights_5_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%weights_6_V_addr = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 102 'getelementptr' 'weights_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%weights_6_V_addr_1 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 103 'getelementptr' 'weights_6_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_6_V_addr_2 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 104 'getelementptr' 'weights_6_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%weights_6_V_addr_3 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 105 'getelementptr' 'weights_6_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_6_V_addr_4 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 106 'getelementptr' 'weights_6_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%weights_6_V_addr_5 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 107 'getelementptr' 'weights_6_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weights_6_V_addr_6 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 108 'getelementptr' 'weights_6_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weights_6_V_addr_7 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 109 'getelementptr' 'weights_6_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weights_6_V_addr_8 = getelementptr [54 x i16]* %weights_6_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 110 'getelementptr' 'weights_6_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weights_7_V_addr = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 111 'getelementptr' 'weights_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weights_7_V_addr_1 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 112 'getelementptr' 'weights_7_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weights_7_V_addr_2 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 113 'getelementptr' 'weights_7_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%weights_7_V_addr_3 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 114 'getelementptr' 'weights_7_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%weights_7_V_addr_4 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 115 'getelementptr' 'weights_7_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%weights_7_V_addr_5 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 116 'getelementptr' 'weights_7_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%weights_7_V_addr_6 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 117 'getelementptr' 'weights_7_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%weights_7_V_addr_7 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 118 'getelementptr' 'weights_7_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%weights_7_V_addr_8 = getelementptr [54 x i16]* %weights_7_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 119 'getelementptr' 'weights_7_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%weights_8_V_addr = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 120 'getelementptr' 'weights_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%weights_8_V_addr_1 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 121 'getelementptr' 'weights_8_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%weights_8_V_addr_2 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 122 'getelementptr' 'weights_8_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%weights_8_V_addr_3 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 123 'getelementptr' 'weights_8_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%weights_8_V_addr_4 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 124 'getelementptr' 'weights_8_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%weights_8_V_addr_5 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 125 'getelementptr' 'weights_8_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%weights_8_V_addr_6 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 126 'getelementptr' 'weights_8_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%weights_8_V_addr_7 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 127 'getelementptr' 'weights_8_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%weights_8_V_addr_8 = getelementptr [54 x i16]* %weights_8_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 128 'getelementptr' 'weights_8_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%weights_9_V_addr = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 129 'getelementptr' 'weights_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%weights_9_V_addr_1 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 130 'getelementptr' 'weights_9_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%weights_9_V_addr_2 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 131 'getelementptr' 'weights_9_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%weights_9_V_addr_3 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 132 'getelementptr' 'weights_9_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%weights_9_V_addr_4 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 133 'getelementptr' 'weights_9_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%weights_9_V_addr_5 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 134 'getelementptr' 'weights_9_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%weights_9_V_addr_6 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 135 'getelementptr' 'weights_9_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%weights_9_V_addr_7 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 136 'getelementptr' 'weights_9_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%weights_9_V_addr_8 = getelementptr [54 x i16]* %weights_9_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 137 'getelementptr' 'weights_9_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%weights_10_V_addr = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 138 'getelementptr' 'weights_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%weights_10_V_addr_1 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 139 'getelementptr' 'weights_10_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%weights_10_V_addr_2 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 140 'getelementptr' 'weights_10_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%weights_10_V_addr_3 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 141 'getelementptr' 'weights_10_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%weights_10_V_addr_4 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 142 'getelementptr' 'weights_10_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%weights_10_V_addr_5 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 143 'getelementptr' 'weights_10_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%weights_10_V_addr_6 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 144 'getelementptr' 'weights_10_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%weights_10_V_addr_7 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 145 'getelementptr' 'weights_10_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%weights_10_V_addr_8 = getelementptr [54 x i16]* %weights_10_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 146 'getelementptr' 'weights_10_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%weights_11_V_addr = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 147 'getelementptr' 'weights_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%weights_11_V_addr_1 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 148 'getelementptr' 'weights_11_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%weights_11_V_addr_2 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 149 'getelementptr' 'weights_11_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%weights_11_V_addr_3 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 150 'getelementptr' 'weights_11_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%weights_11_V_addr_4 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 151 'getelementptr' 'weights_11_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%weights_11_V_addr_5 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 152 'getelementptr' 'weights_11_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%weights_11_V_addr_6 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 153 'getelementptr' 'weights_11_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%weights_11_V_addr_7 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 154 'getelementptr' 'weights_11_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%weights_11_V_addr_8 = getelementptr [54 x i16]* %weights_11_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 155 'getelementptr' 'weights_11_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%weights_12_V_addr = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 156 'getelementptr' 'weights_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%weights_12_V_addr_1 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 157 'getelementptr' 'weights_12_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%weights_12_V_addr_2 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 158 'getelementptr' 'weights_12_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%weights_12_V_addr_3 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 159 'getelementptr' 'weights_12_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%weights_12_V_addr_4 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 160 'getelementptr' 'weights_12_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%weights_12_V_addr_5 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 161 'getelementptr' 'weights_12_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%weights_12_V_addr_6 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 162 'getelementptr' 'weights_12_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%weights_12_V_addr_7 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 163 'getelementptr' 'weights_12_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%weights_12_V_addr_8 = getelementptr [54 x i16]* %weights_12_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 164 'getelementptr' 'weights_12_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%weights_13_V_addr = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 165 'getelementptr' 'weights_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%weights_13_V_addr_1 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 166 'getelementptr' 'weights_13_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%weights_13_V_addr_2 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 167 'getelementptr' 'weights_13_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%weights_13_V_addr_3 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 168 'getelementptr' 'weights_13_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%weights_13_V_addr_4 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 169 'getelementptr' 'weights_13_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%weights_13_V_addr_5 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 170 'getelementptr' 'weights_13_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%weights_13_V_addr_6 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 171 'getelementptr' 'weights_13_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%weights_13_V_addr_7 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 172 'getelementptr' 'weights_13_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%weights_13_V_addr_8 = getelementptr [54 x i16]* %weights_13_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 173 'getelementptr' 'weights_13_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%weights_14_V_addr = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 174 'getelementptr' 'weights_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%weights_14_V_addr_1 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 175 'getelementptr' 'weights_14_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%weights_14_V_addr_2 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 176 'getelementptr' 'weights_14_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%weights_14_V_addr_3 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 177 'getelementptr' 'weights_14_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%weights_14_V_addr_4 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 178 'getelementptr' 'weights_14_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%weights_14_V_addr_5 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 179 'getelementptr' 'weights_14_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%weights_14_V_addr_6 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 180 'getelementptr' 'weights_14_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%weights_14_V_addr_7 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 181 'getelementptr' 'weights_14_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%weights_14_V_addr_8 = getelementptr [54 x i16]* %weights_14_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 182 'getelementptr' 'weights_14_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%weights_15_V_addr = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 183 'getelementptr' 'weights_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%weights_15_V_addr_1 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 184 'getelementptr' 'weights_15_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%weights_15_V_addr_2 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 185 'getelementptr' 'weights_15_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%weights_15_V_addr_3 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 186 'getelementptr' 'weights_15_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%weights_15_V_addr_4 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 187 'getelementptr' 'weights_15_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%weights_15_V_addr_5 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 188 'getelementptr' 'weights_15_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%weights_15_V_addr_6 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 189 'getelementptr' 'weights_15_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%weights_15_V_addr_7 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 190 'getelementptr' 'weights_15_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%weights_15_V_addr_8 = getelementptr [54 x i16]* %weights_15_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 191 'getelementptr' 'weights_15_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%weights_16_V_addr = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 192 'getelementptr' 'weights_16_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%weights_16_V_addr_1 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 193 'getelementptr' 'weights_16_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%weights_16_V_addr_2 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 194 'getelementptr' 'weights_16_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%weights_16_V_addr_3 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 195 'getelementptr' 'weights_16_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%weights_16_V_addr_4 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 196 'getelementptr' 'weights_16_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%weights_16_V_addr_5 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 197 'getelementptr' 'weights_16_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%weights_16_V_addr_6 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 198 'getelementptr' 'weights_16_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%weights_16_V_addr_7 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 199 'getelementptr' 'weights_16_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%weights_16_V_addr_8 = getelementptr [54 x i16]* %weights_16_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 200 'getelementptr' 'weights_16_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%weights_17_V_addr = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 201 'getelementptr' 'weights_17_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%weights_17_V_addr_1 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 202 'getelementptr' 'weights_17_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%weights_17_V_addr_2 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 203 'getelementptr' 'weights_17_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%weights_17_V_addr_3 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 204 'getelementptr' 'weights_17_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%weights_17_V_addr_4 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 205 'getelementptr' 'weights_17_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%weights_17_V_addr_5 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 206 'getelementptr' 'weights_17_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%weights_17_V_addr_6 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 207 'getelementptr' 'weights_17_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%weights_17_V_addr_7 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 208 'getelementptr' 'weights_17_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%weights_17_V_addr_8 = getelementptr [54 x i16]* %weights_17_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 209 'getelementptr' 'weights_17_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%weights_18_V_addr = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 210 'getelementptr' 'weights_18_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%weights_18_V_addr_1 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 211 'getelementptr' 'weights_18_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%weights_18_V_addr_2 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 212 'getelementptr' 'weights_18_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%weights_18_V_addr_3 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 213 'getelementptr' 'weights_18_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%weights_18_V_addr_4 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 214 'getelementptr' 'weights_18_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%weights_18_V_addr_5 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 215 'getelementptr' 'weights_18_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%weights_18_V_addr_6 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 216 'getelementptr' 'weights_18_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%weights_18_V_addr_7 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 217 'getelementptr' 'weights_18_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%weights_18_V_addr_8 = getelementptr [54 x i16]* %weights_18_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 218 'getelementptr' 'weights_18_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%weights_19_V_addr = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 219 'getelementptr' 'weights_19_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%weights_19_V_addr_1 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 220 'getelementptr' 'weights_19_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%weights_19_V_addr_2 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 221 'getelementptr' 'weights_19_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%weights_19_V_addr_3 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 222 'getelementptr' 'weights_19_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%weights_19_V_addr_4 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 223 'getelementptr' 'weights_19_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%weights_19_V_addr_5 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 224 'getelementptr' 'weights_19_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%weights_19_V_addr_6 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 225 'getelementptr' 'weights_19_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%weights_19_V_addr_7 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 226 'getelementptr' 'weights_19_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%weights_19_V_addr_8 = getelementptr [54 x i16]* %weights_19_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 227 'getelementptr' 'weights_19_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%weights_20_V_addr = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 228 'getelementptr' 'weights_20_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%weights_20_V_addr_1 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 229 'getelementptr' 'weights_20_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%weights_20_V_addr_2 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 230 'getelementptr' 'weights_20_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%weights_20_V_addr_3 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 231 'getelementptr' 'weights_20_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%weights_20_V_addr_4 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 232 'getelementptr' 'weights_20_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%weights_20_V_addr_5 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 233 'getelementptr' 'weights_20_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%weights_20_V_addr_6 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 234 'getelementptr' 'weights_20_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%weights_20_V_addr_7 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 235 'getelementptr' 'weights_20_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%weights_20_V_addr_8 = getelementptr [54 x i16]* %weights_20_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 236 'getelementptr' 'weights_20_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%weights_21_V_addr = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 237 'getelementptr' 'weights_21_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%weights_21_V_addr_1 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 238 'getelementptr' 'weights_21_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%weights_21_V_addr_2 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 239 'getelementptr' 'weights_21_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%weights_21_V_addr_3 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 240 'getelementptr' 'weights_21_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%weights_21_V_addr_4 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 241 'getelementptr' 'weights_21_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%weights_21_V_addr_5 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 242 'getelementptr' 'weights_21_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%weights_21_V_addr_6 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 243 'getelementptr' 'weights_21_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%weights_21_V_addr_7 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 244 'getelementptr' 'weights_21_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%weights_21_V_addr_8 = getelementptr [54 x i16]* %weights_21_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 245 'getelementptr' 'weights_21_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%weights_22_V_addr = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 246 'getelementptr' 'weights_22_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%weights_22_V_addr_1 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 247 'getelementptr' 'weights_22_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%weights_22_V_addr_2 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 248 'getelementptr' 'weights_22_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%weights_22_V_addr_3 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 249 'getelementptr' 'weights_22_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%weights_22_V_addr_4 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 250 'getelementptr' 'weights_22_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%weights_22_V_addr_5 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 251 'getelementptr' 'weights_22_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%weights_22_V_addr_6 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 252 'getelementptr' 'weights_22_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%weights_22_V_addr_7 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 253 'getelementptr' 'weights_22_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%weights_22_V_addr_8 = getelementptr [54 x i16]* %weights_22_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 254 'getelementptr' 'weights_22_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%weights_23_V_addr = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 255 'getelementptr' 'weights_23_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%weights_23_V_addr_1 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 256 'getelementptr' 'weights_23_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%weights_23_V_addr_2 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 257 'getelementptr' 'weights_23_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%weights_23_V_addr_3 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 258 'getelementptr' 'weights_23_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%weights_23_V_addr_4 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 259 'getelementptr' 'weights_23_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%weights_23_V_addr_5 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 260 'getelementptr' 'weights_23_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%weights_23_V_addr_6 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 261 'getelementptr' 'weights_23_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%weights_23_V_addr_7 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 262 'getelementptr' 'weights_23_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%weights_23_V_addr_8 = getelementptr [54 x i16]* %weights_23_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 263 'getelementptr' 'weights_23_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%weights_24_V_addr = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 264 'getelementptr' 'weights_24_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%weights_24_V_addr_1 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 265 'getelementptr' 'weights_24_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%weights_24_V_addr_2 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 266 'getelementptr' 'weights_24_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%weights_24_V_addr_3 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 267 'getelementptr' 'weights_24_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%weights_24_V_addr_4 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 268 'getelementptr' 'weights_24_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%weights_24_V_addr_5 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 269 'getelementptr' 'weights_24_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%weights_24_V_addr_6 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 270 'getelementptr' 'weights_24_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%weights_24_V_addr_7 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 271 'getelementptr' 'weights_24_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%weights_24_V_addr_8 = getelementptr [54 x i16]* %weights_24_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 272 'getelementptr' 'weights_24_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%weights_25_V_addr = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 273 'getelementptr' 'weights_25_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%weights_25_V_addr_1 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 274 'getelementptr' 'weights_25_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%weights_25_V_addr_2 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 275 'getelementptr' 'weights_25_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%weights_25_V_addr_3 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 276 'getelementptr' 'weights_25_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%weights_25_V_addr_4 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 277 'getelementptr' 'weights_25_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%weights_25_V_addr_5 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 278 'getelementptr' 'weights_25_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%weights_25_V_addr_6 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 279 'getelementptr' 'weights_25_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%weights_25_V_addr_7 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 280 'getelementptr' 'weights_25_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%weights_25_V_addr_8 = getelementptr [54 x i16]* %weights_25_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 281 'getelementptr' 'weights_25_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%weights_26_V_addr = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 282 'getelementptr' 'weights_26_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%weights_26_V_addr_1 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 283 'getelementptr' 'weights_26_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%weights_26_V_addr_2 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 284 'getelementptr' 'weights_26_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%weights_26_V_addr_3 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 285 'getelementptr' 'weights_26_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%weights_26_V_addr_4 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 286 'getelementptr' 'weights_26_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%weights_26_V_addr_5 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 287 'getelementptr' 'weights_26_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%weights_26_V_addr_6 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 288 'getelementptr' 'weights_26_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%weights_26_V_addr_7 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 289 'getelementptr' 'weights_26_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%weights_26_V_addr_8 = getelementptr [54 x i16]* %weights_26_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 290 'getelementptr' 'weights_26_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%weights_27_V_addr = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 291 'getelementptr' 'weights_27_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%weights_27_V_addr_1 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 292 'getelementptr' 'weights_27_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%weights_27_V_addr_2 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 293 'getelementptr' 'weights_27_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%weights_27_V_addr_3 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 294 'getelementptr' 'weights_27_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%weights_27_V_addr_4 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 295 'getelementptr' 'weights_27_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%weights_27_V_addr_5 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 296 'getelementptr' 'weights_27_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%weights_27_V_addr_6 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 297 'getelementptr' 'weights_27_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%weights_27_V_addr_7 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 298 'getelementptr' 'weights_27_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%weights_27_V_addr_8 = getelementptr [54 x i16]* %weights_27_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 299 'getelementptr' 'weights_27_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%weights_28_V_addr = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 300 'getelementptr' 'weights_28_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%weights_28_V_addr_1 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 301 'getelementptr' 'weights_28_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%weights_28_V_addr_2 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 302 'getelementptr' 'weights_28_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%weights_28_V_addr_3 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 303 'getelementptr' 'weights_28_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%weights_28_V_addr_4 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 304 'getelementptr' 'weights_28_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%weights_28_V_addr_5 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 305 'getelementptr' 'weights_28_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%weights_28_V_addr_6 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 306 'getelementptr' 'weights_28_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%weights_28_V_addr_7 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 307 'getelementptr' 'weights_28_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%weights_28_V_addr_8 = getelementptr [54 x i16]* %weights_28_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 308 'getelementptr' 'weights_28_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%weights_29_V_addr = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 309 'getelementptr' 'weights_29_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%weights_29_V_addr_1 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 310 'getelementptr' 'weights_29_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%weights_29_V_addr_2 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 311 'getelementptr' 'weights_29_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%weights_29_V_addr_3 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 312 'getelementptr' 'weights_29_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%weights_29_V_addr_4 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 313 'getelementptr' 'weights_29_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%weights_29_V_addr_5 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 314 'getelementptr' 'weights_29_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%weights_29_V_addr_6 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 315 'getelementptr' 'weights_29_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%weights_29_V_addr_7 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 316 'getelementptr' 'weights_29_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%weights_29_V_addr_8 = getelementptr [54 x i16]* %weights_29_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 317 'getelementptr' 'weights_29_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%weights_30_V_addr = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 318 'getelementptr' 'weights_30_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%weights_30_V_addr_1 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 319 'getelementptr' 'weights_30_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%weights_30_V_addr_2 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 320 'getelementptr' 'weights_30_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%weights_30_V_addr_3 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 321 'getelementptr' 'weights_30_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%weights_30_V_addr_4 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 322 'getelementptr' 'weights_30_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%weights_30_V_addr_5 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 323 'getelementptr' 'weights_30_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%weights_30_V_addr_6 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 324 'getelementptr' 'weights_30_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%weights_30_V_addr_7 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 325 'getelementptr' 'weights_30_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%weights_30_V_addr_8 = getelementptr [54 x i16]* %weights_30_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 326 'getelementptr' 'weights_30_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%weights_31_V_addr = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %zext_ln101_2" [biconv.cc:101]   --->   Operation 327 'getelementptr' 'weights_31_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%weights_31_V_addr_1 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %zext_ln102" [biconv.cc:102]   --->   Operation 328 'getelementptr' 'weights_31_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%weights_31_V_addr_2 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %sext_ln103" [biconv.cc:103]   --->   Operation 329 'getelementptr' 'weights_31_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%weights_31_V_addr_3 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %sext_ln104" [biconv.cc:104]   --->   Operation 330 'getelementptr' 'weights_31_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%weights_31_V_addr_4 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %sext_ln105" [biconv.cc:105]   --->   Operation 331 'getelementptr' 'weights_31_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%weights_31_V_addr_5 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %sext_ln106" [biconv.cc:106]   --->   Operation 332 'getelementptr' 'weights_31_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%weights_31_V_addr_6 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %sext_ln107" [biconv.cc:107]   --->   Operation 333 'getelementptr' 'weights_31_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%weights_31_V_addr_7 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %sext_ln108" [biconv.cc:108]   --->   Operation 334 'getelementptr' 'weights_31_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%weights_31_V_addr_8 = getelementptr [54 x i16]* %weights_31_V, i64 0, i64 %sext_ln109" [biconv.cc:109]   --->   Operation 335 'getelementptr' 'weights_31_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%bn_weight_V_addr = getelementptr [4 x i11]* %bn_weight_V, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 336 'getelementptr' 'bn_weight_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%bn_bias_V_addr = getelementptr [4 x i11]* %bn_bias_V, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 337 'getelementptr' 'bn_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%bn_weight_V32_addr = getelementptr [4 x i11]* %bn_weight_V32, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 338 'getelementptr' 'bn_weight_V32_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%bn_bias_V63_addr = getelementptr [4 x i11]* %bn_bias_V63, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 339 'getelementptr' 'bn_bias_V63_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%bn_weight_V33_addr = getelementptr [4 x i11]* %bn_weight_V33, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 340 'getelementptr' 'bn_weight_V33_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%bn_bias_V64_addr = getelementptr [4 x i11]* %bn_bias_V64, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 341 'getelementptr' 'bn_bias_V64_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%bn_weight_V34_addr = getelementptr [4 x i11]* %bn_weight_V34, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 342 'getelementptr' 'bn_weight_V34_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%bn_bias_V65_addr = getelementptr [4 x i11]* %bn_bias_V65, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 343 'getelementptr' 'bn_bias_V65_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%bn_weight_V35_addr = getelementptr [4 x i11]* %bn_weight_V35, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 344 'getelementptr' 'bn_weight_V35_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%bn_bias_V66_addr = getelementptr [4 x i11]* %bn_bias_V66, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 345 'getelementptr' 'bn_bias_V66_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%bn_weight_V36_addr = getelementptr [4 x i11]* %bn_weight_V36, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 346 'getelementptr' 'bn_weight_V36_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%bn_bias_V67_addr = getelementptr [4 x i11]* %bn_bias_V67, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 347 'getelementptr' 'bn_bias_V67_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%bn_weight_V37_addr = getelementptr [4 x i11]* %bn_weight_V37, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 348 'getelementptr' 'bn_weight_V37_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%bn_bias_V68_addr = getelementptr [4 x i11]* %bn_bias_V68, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 349 'getelementptr' 'bn_bias_V68_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%bn_weight_V38_addr = getelementptr [4 x i11]* %bn_weight_V38, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 350 'getelementptr' 'bn_weight_V38_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%bn_bias_V69_addr = getelementptr [4 x i11]* %bn_bias_V69, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 351 'getelementptr' 'bn_bias_V69_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%bn_weight_V39_addr = getelementptr [4 x i11]* %bn_weight_V39, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 352 'getelementptr' 'bn_weight_V39_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%bn_bias_V70_addr = getelementptr [4 x i11]* %bn_bias_V70, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 353 'getelementptr' 'bn_bias_V70_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%bn_weight_V40_addr = getelementptr [4 x i11]* %bn_weight_V40, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 354 'getelementptr' 'bn_weight_V40_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%bn_bias_V71_addr = getelementptr [4 x i11]* %bn_bias_V71, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 355 'getelementptr' 'bn_bias_V71_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%bn_weight_V41_addr = getelementptr [4 x i11]* %bn_weight_V41, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 356 'getelementptr' 'bn_weight_V41_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%bn_bias_V72_addr = getelementptr [4 x i11]* %bn_bias_V72, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 357 'getelementptr' 'bn_bias_V72_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%bn_weight_V42_addr = getelementptr [4 x i11]* %bn_weight_V42, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 358 'getelementptr' 'bn_weight_V42_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%bn_bias_V73_addr = getelementptr [4 x i11]* %bn_bias_V73, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 359 'getelementptr' 'bn_bias_V73_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%bn_weight_V43_addr = getelementptr [4 x i11]* %bn_weight_V43, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 360 'getelementptr' 'bn_weight_V43_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%bn_bias_V74_addr = getelementptr [4 x i11]* %bn_bias_V74, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 361 'getelementptr' 'bn_bias_V74_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%bn_weight_V44_addr = getelementptr [4 x i11]* %bn_weight_V44, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 362 'getelementptr' 'bn_weight_V44_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%bn_bias_V75_addr = getelementptr [4 x i11]* %bn_bias_V75, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 363 'getelementptr' 'bn_bias_V75_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%bn_weight_V45_addr = getelementptr [4 x i11]* %bn_weight_V45, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 364 'getelementptr' 'bn_weight_V45_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%bn_bias_V76_addr = getelementptr [4 x i11]* %bn_bias_V76, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 365 'getelementptr' 'bn_bias_V76_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%bn_weight_V46_addr = getelementptr [4 x i11]* %bn_weight_V46, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 366 'getelementptr' 'bn_weight_V46_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%bn_bias_V77_addr = getelementptr [4 x i11]* %bn_bias_V77, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 367 'getelementptr' 'bn_bias_V77_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%bn_weight_V47_addr = getelementptr [4 x i11]* %bn_weight_V47, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 368 'getelementptr' 'bn_weight_V47_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%bn_bias_V78_addr = getelementptr [4 x i11]* %bn_bias_V78, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 369 'getelementptr' 'bn_bias_V78_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%bn_weight_V48_addr = getelementptr [4 x i11]* %bn_weight_V48, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 370 'getelementptr' 'bn_weight_V48_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%bn_bias_V79_addr = getelementptr [4 x i11]* %bn_bias_V79, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 371 'getelementptr' 'bn_bias_V79_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%bn_weight_V49_addr = getelementptr [4 x i11]* %bn_weight_V49, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 372 'getelementptr' 'bn_weight_V49_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%bn_bias_V80_addr = getelementptr [4 x i11]* %bn_bias_V80, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 373 'getelementptr' 'bn_bias_V80_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%bn_weight_V50_addr = getelementptr [4 x i11]* %bn_weight_V50, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 374 'getelementptr' 'bn_weight_V50_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%bn_bias_V81_addr = getelementptr [4 x i11]* %bn_bias_V81, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 375 'getelementptr' 'bn_bias_V81_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%bn_weight_V51_addr = getelementptr [4 x i11]* %bn_weight_V51, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 376 'getelementptr' 'bn_weight_V51_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%bn_bias_V82_addr = getelementptr [4 x i11]* %bn_bias_V82, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 377 'getelementptr' 'bn_bias_V82_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%bn_weight_V52_addr = getelementptr [4 x i11]* %bn_weight_V52, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 378 'getelementptr' 'bn_weight_V52_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%bn_bias_V83_addr = getelementptr [4 x i11]* %bn_bias_V83, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 379 'getelementptr' 'bn_bias_V83_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%bn_weight_V53_addr = getelementptr [4 x i11]* %bn_weight_V53, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 380 'getelementptr' 'bn_weight_V53_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%bn_bias_V84_addr = getelementptr [4 x i11]* %bn_bias_V84, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 381 'getelementptr' 'bn_bias_V84_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%bn_weight_V54_addr = getelementptr [4 x i11]* %bn_weight_V54, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 382 'getelementptr' 'bn_weight_V54_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%bn_bias_V85_addr = getelementptr [4 x i11]* %bn_bias_V85, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 383 'getelementptr' 'bn_bias_V85_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%bn_weight_V55_addr = getelementptr [4 x i11]* %bn_weight_V55, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 384 'getelementptr' 'bn_weight_V55_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%bn_bias_V86_addr = getelementptr [4 x i11]* %bn_bias_V86, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 385 'getelementptr' 'bn_bias_V86_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%bn_weight_V56_addr = getelementptr [4 x i11]* %bn_weight_V56, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 386 'getelementptr' 'bn_weight_V56_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%bn_bias_V87_addr = getelementptr [4 x i11]* %bn_bias_V87, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 387 'getelementptr' 'bn_bias_V87_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%bn_weight_V57_addr = getelementptr [4 x i11]* %bn_weight_V57, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 388 'getelementptr' 'bn_weight_V57_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%bn_bias_V88_addr = getelementptr [4 x i11]* %bn_bias_V88, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 389 'getelementptr' 'bn_bias_V88_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%bn_weight_V58_addr = getelementptr [4 x i11]* %bn_weight_V58, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 390 'getelementptr' 'bn_weight_V58_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%bn_bias_V89_addr = getelementptr [4 x i11]* %bn_bias_V89, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 391 'getelementptr' 'bn_bias_V89_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%bn_weight_V59_addr = getelementptr [4 x i11]* %bn_weight_V59, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 392 'getelementptr' 'bn_weight_V59_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%bn_bias_V90_addr = getelementptr [4 x i11]* %bn_bias_V90, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 393 'getelementptr' 'bn_bias_V90_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%bn_weight_V60_addr = getelementptr [4 x i11]* %bn_weight_V60, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 394 'getelementptr' 'bn_weight_V60_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%bn_bias_V91_addr = getelementptr [4 x i11]* %bn_bias_V91, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 395 'getelementptr' 'bn_bias_V91_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%bn_weight_V61_addr = getelementptr [4 x i11]* %bn_weight_V61, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 396 'getelementptr' 'bn_weight_V61_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%bn_bias_V92_addr = getelementptr [4 x i11]* %bn_bias_V92, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 397 'getelementptr' 'bn_bias_V92_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%bn_weight_V62_addr = getelementptr [4 x i11]* %bn_weight_V62, i64 0, i64 %bn_weight_V_offset_c" [biconv.cc:112]   --->   Operation 398 'getelementptr' 'bn_weight_V62_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%bn_bias_V93_addr = getelementptr [4 x i11]* %bn_bias_V93, i64 0, i64 %bn_bias_V_offset_cas" [biconv.cc:112]   --->   Operation 399 'getelementptr' 'bn_bias_V93_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.75ns)   --->   "br label %1" [biconv.cc:93]   --->   Operation 400 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %add_ln93, %biconv_col ]" [biconv.cc:93]   --->   Operation 401 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%row0_0 = phi i3 [ 0, %0 ], [ %select_ln98_1, %biconv_col ]" [biconv.cc:98]   --->   Operation 402 'phi' 'row0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%col0_0 = phi i3 [ 0, %0 ], [ %col0, %biconv_col ]"   --->   Operation 403 'phi' 'col0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.87ns)   --->   "%icmp_ln93 = icmp eq i5 %indvar_flatten, -16" [biconv.cc:93]   --->   Operation 404 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.87ns)   --->   "%add_ln93 = add i5 %indvar_flatten, 1" [biconv.cc:93]   --->   Operation 405 'add' 'add_ln93' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %2, label %biconv_col" [biconv.cc:93]   --->   Operation 406 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.74ns)   --->   "%row0 = add i3 1, %row0_0" [biconv.cc:93]   --->   Operation 407 'add' 'row0' <Predicate = (!icmp_ln93)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.69ns)   --->   "%icmp_ln94 = icmp eq i3 %col0_0, -4" [biconv.cc:94]   --->   Operation 408 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.27ns)   --->   "%select_ln98 = select i1 %icmp_ln94, i3 0, i3 %col0_0" [biconv.cc:98]   --->   Operation 409 'select' 'select_ln98' <Predicate = (!icmp_ln93)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.27ns)   --->   "%select_ln98_1 = select i1 %icmp_ln94, i3 %row0, i3 %row0_0" [biconv.cc:98]   --->   Operation 410 'select' 'select_ln98_1' <Predicate = (!icmp_ln93)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i3 %row0 to i2" [biconv.cc:98]   --->   Operation 411 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i3 %row0_0 to i2" [biconv.cc:98]   --->   Operation 412 'trunc' 'trunc_ln98_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.26ns)   --->   "%select_ln98_3 = select i1 %icmp_ln94, i2 %trunc_ln98, i2 %trunc_ln98_1" [biconv.cc:98]   --->   Operation 413 'select' 'select_ln98_3' <Predicate = (!icmp_ln93)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 414 [2/2] (0.79ns)   --->   "%weights_0_V_load = load i16* %weights_0_V_addr, align 2" [biconv.cc:101]   --->   Operation 414 'load' 'weights_0_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 415 [2/2] (0.79ns)   --->   "%weights_0_V_load_1 = load i16* %weights_0_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 415 'load' 'weights_0_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 416 [2/2] (0.79ns)   --->   "%weights_1_V_load = load i16* %weights_1_V_addr, align 2" [biconv.cc:101]   --->   Operation 416 'load' 'weights_1_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 417 [2/2] (0.79ns)   --->   "%weights_1_V_load_1 = load i16* %weights_1_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 417 'load' 'weights_1_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 418 [2/2] (0.79ns)   --->   "%weights_2_V_load = load i16* %weights_2_V_addr, align 2" [biconv.cc:101]   --->   Operation 418 'load' 'weights_2_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 419 [2/2] (0.79ns)   --->   "%weights_2_V_load_1 = load i16* %weights_2_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 419 'load' 'weights_2_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 420 [2/2] (0.79ns)   --->   "%weights_3_V_load = load i16* %weights_3_V_addr, align 2" [biconv.cc:101]   --->   Operation 420 'load' 'weights_3_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 421 [2/2] (0.79ns)   --->   "%weights_3_V_load_1 = load i16* %weights_3_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 421 'load' 'weights_3_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 422 [2/2] (0.79ns)   --->   "%weights_4_V_load = load i16* %weights_4_V_addr, align 2" [biconv.cc:101]   --->   Operation 422 'load' 'weights_4_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 423 [2/2] (0.79ns)   --->   "%weights_4_V_load_1 = load i16* %weights_4_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 423 'load' 'weights_4_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 424 [2/2] (0.79ns)   --->   "%weights_5_V_load = load i16* %weights_5_V_addr, align 2" [biconv.cc:101]   --->   Operation 424 'load' 'weights_5_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 425 [2/2] (0.79ns)   --->   "%weights_5_V_load_1 = load i16* %weights_5_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 425 'load' 'weights_5_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 426 [2/2] (0.79ns)   --->   "%weights_6_V_load = load i16* %weights_6_V_addr, align 2" [biconv.cc:101]   --->   Operation 426 'load' 'weights_6_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 427 [2/2] (0.79ns)   --->   "%weights_6_V_load_1 = load i16* %weights_6_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 427 'load' 'weights_6_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 428 [2/2] (0.79ns)   --->   "%weights_7_V_load = load i16* %weights_7_V_addr, align 2" [biconv.cc:101]   --->   Operation 428 'load' 'weights_7_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 429 [2/2] (0.79ns)   --->   "%weights_7_V_load_1 = load i16* %weights_7_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 429 'load' 'weights_7_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 430 [2/2] (0.79ns)   --->   "%weights_8_V_load = load i16* %weights_8_V_addr, align 2" [biconv.cc:101]   --->   Operation 430 'load' 'weights_8_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 431 [2/2] (0.79ns)   --->   "%weights_8_V_load_1 = load i16* %weights_8_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 431 'load' 'weights_8_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 432 [2/2] (0.79ns)   --->   "%weights_9_V_load = load i16* %weights_9_V_addr, align 2" [biconv.cc:101]   --->   Operation 432 'load' 'weights_9_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 433 [2/2] (0.79ns)   --->   "%weights_9_V_load_1 = load i16* %weights_9_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 433 'load' 'weights_9_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 434 [2/2] (0.79ns)   --->   "%weights_10_V_load = load i16* %weights_10_V_addr, align 2" [biconv.cc:101]   --->   Operation 434 'load' 'weights_10_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 435 [2/2] (0.79ns)   --->   "%weights_10_V_load_1 = load i16* %weights_10_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 435 'load' 'weights_10_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 436 [2/2] (0.79ns)   --->   "%weights_11_V_load = load i16* %weights_11_V_addr, align 2" [biconv.cc:101]   --->   Operation 436 'load' 'weights_11_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 437 [2/2] (0.79ns)   --->   "%weights_11_V_load_1 = load i16* %weights_11_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 437 'load' 'weights_11_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 438 [2/2] (0.79ns)   --->   "%weights_12_V_load = load i16* %weights_12_V_addr, align 2" [biconv.cc:101]   --->   Operation 438 'load' 'weights_12_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 439 [2/2] (0.79ns)   --->   "%weights_12_V_load_1 = load i16* %weights_12_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 439 'load' 'weights_12_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 440 [2/2] (0.79ns)   --->   "%weights_13_V_load = load i16* %weights_13_V_addr, align 2" [biconv.cc:101]   --->   Operation 440 'load' 'weights_13_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 441 [2/2] (0.79ns)   --->   "%weights_13_V_load_1 = load i16* %weights_13_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 441 'load' 'weights_13_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 442 [2/2] (0.79ns)   --->   "%weights_14_V_load = load i16* %weights_14_V_addr, align 2" [biconv.cc:101]   --->   Operation 442 'load' 'weights_14_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 443 [2/2] (0.79ns)   --->   "%weights_14_V_load_1 = load i16* %weights_14_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 443 'load' 'weights_14_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 444 [2/2] (0.79ns)   --->   "%weights_15_V_load = load i16* %weights_15_V_addr, align 2" [biconv.cc:101]   --->   Operation 444 'load' 'weights_15_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 445 [2/2] (0.79ns)   --->   "%weights_15_V_load_1 = load i16* %weights_15_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 445 'load' 'weights_15_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 446 [2/2] (0.79ns)   --->   "%weights_16_V_load = load i16* %weights_16_V_addr, align 2" [biconv.cc:101]   --->   Operation 446 'load' 'weights_16_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 447 [2/2] (0.79ns)   --->   "%weights_16_V_load_1 = load i16* %weights_16_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 447 'load' 'weights_16_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 448 [2/2] (0.79ns)   --->   "%weights_17_V_load = load i16* %weights_17_V_addr, align 2" [biconv.cc:101]   --->   Operation 448 'load' 'weights_17_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 449 [2/2] (0.79ns)   --->   "%weights_17_V_load_1 = load i16* %weights_17_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 449 'load' 'weights_17_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 450 [2/2] (0.79ns)   --->   "%weights_18_V_load = load i16* %weights_18_V_addr, align 2" [biconv.cc:101]   --->   Operation 450 'load' 'weights_18_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 451 [2/2] (0.79ns)   --->   "%weights_18_V_load_1 = load i16* %weights_18_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 451 'load' 'weights_18_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 452 [2/2] (0.79ns)   --->   "%weights_19_V_load = load i16* %weights_19_V_addr, align 2" [biconv.cc:101]   --->   Operation 452 'load' 'weights_19_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 453 [2/2] (0.79ns)   --->   "%weights_19_V_load_1 = load i16* %weights_19_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 453 'load' 'weights_19_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 454 [2/2] (0.79ns)   --->   "%weights_20_V_load = load i16* %weights_20_V_addr, align 2" [biconv.cc:101]   --->   Operation 454 'load' 'weights_20_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 455 [2/2] (0.79ns)   --->   "%weights_20_V_load_1 = load i16* %weights_20_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 455 'load' 'weights_20_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 456 [2/2] (0.79ns)   --->   "%weights_21_V_load = load i16* %weights_21_V_addr, align 2" [biconv.cc:101]   --->   Operation 456 'load' 'weights_21_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 457 [2/2] (0.79ns)   --->   "%weights_21_V_load_1 = load i16* %weights_21_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 457 'load' 'weights_21_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 458 [2/2] (0.79ns)   --->   "%weights_22_V_load = load i16* %weights_22_V_addr, align 2" [biconv.cc:101]   --->   Operation 458 'load' 'weights_22_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 459 [2/2] (0.79ns)   --->   "%weights_22_V_load_1 = load i16* %weights_22_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 459 'load' 'weights_22_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 460 [2/2] (0.79ns)   --->   "%weights_23_V_load = load i16* %weights_23_V_addr, align 2" [biconv.cc:101]   --->   Operation 460 'load' 'weights_23_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 461 [2/2] (0.79ns)   --->   "%weights_23_V_load_1 = load i16* %weights_23_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 461 'load' 'weights_23_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 462 [2/2] (0.79ns)   --->   "%weights_24_V_load = load i16* %weights_24_V_addr, align 2" [biconv.cc:101]   --->   Operation 462 'load' 'weights_24_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 463 [2/2] (0.79ns)   --->   "%weights_24_V_load_1 = load i16* %weights_24_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 463 'load' 'weights_24_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 464 [2/2] (0.79ns)   --->   "%weights_25_V_load = load i16* %weights_25_V_addr, align 2" [biconv.cc:101]   --->   Operation 464 'load' 'weights_25_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 465 [2/2] (0.79ns)   --->   "%weights_25_V_load_1 = load i16* %weights_25_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 465 'load' 'weights_25_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 466 [2/2] (0.79ns)   --->   "%weights_26_V_load = load i16* %weights_26_V_addr, align 2" [biconv.cc:101]   --->   Operation 466 'load' 'weights_26_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 467 [2/2] (0.79ns)   --->   "%weights_26_V_load_1 = load i16* %weights_26_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 467 'load' 'weights_26_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 468 [2/2] (0.79ns)   --->   "%weights_27_V_load = load i16* %weights_27_V_addr, align 2" [biconv.cc:101]   --->   Operation 468 'load' 'weights_27_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 469 [2/2] (0.79ns)   --->   "%weights_27_V_load_1 = load i16* %weights_27_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 469 'load' 'weights_27_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 470 [2/2] (0.79ns)   --->   "%weights_28_V_load = load i16* %weights_28_V_addr, align 2" [biconv.cc:101]   --->   Operation 470 'load' 'weights_28_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_2 : Operation 471 [2/2] (0.79ns)   --->   "%weights_28_V_load_1 = load i16* %weights_28_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 471 'load' 'weights_28_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%select_ln98_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln98_3, i1 false)" [biconv.cc:98]   --->   Operation 472 'bitconcatenate' 'select_ln98_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln98 = or i3 %select_ln98_2, 1" [biconv.cc:98]   --->   Operation 473 'or' 'or_ln98' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i3 %or_ln98 to i7" [biconv.cc:101]   --->   Operation 474 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_488 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %or_ln98, i3 0)" [biconv.cc:101]   --->   Operation 475 'bitconcatenate' 'tmp_488' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i6 %tmp_488 to i7" [biconv.cc:101]   --->   Operation 476 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.88ns)   --->   "%add_ln101_1 = add i7 %zext_ln101_4, %zext_ln101_3" [biconv.cc:101]   --->   Operation 477 'add' 'add_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i3 %select_ln98_2 to i4" [biconv.cc:98]   --->   Operation 478 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.74ns)   --->   "%add_ln98_1 = add i4 2, %zext_ln98_2" [biconv.cc:98]   --->   Operation 479 'add' 'add_ln98_1' <Predicate = (!icmp_ln93)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln100 = shl i3 %select_ln98, 1" [biconv.cc:100]   --->   Operation 480 'shl' 'shl_ln100' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i3 %shl_ln100 to i4" [biconv.cc:100]   --->   Operation 481 'zext' 'zext_ln100' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.74ns)   --->   "%col = add i4 2, %zext_ln100" [biconv.cc:100]   --->   Operation 482 'add' 'col' <Predicate = (!icmp_ln93)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln101 = or i3 %shl_ln100, 1" [biconv.cc:101]   --->   Operation 483 'or' 'or_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i3 %or_ln101 to i7" [biconv.cc:101]   --->   Operation 484 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.89ns)   --->   "%add_ln101_2 = add i7 %zext_ln101_6, %add_ln101_1" [biconv.cc:101]   --->   Operation 485 'add' 'add_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln101_7 = zext i7 %add_ln101_2 to i64" [biconv.cc:101]   --->   Operation 486 'zext' 'zext_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%bottom_V_addr = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln101_7" [biconv.cc:101]   --->   Operation 487 'getelementptr' 'bottom_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i4 %col to i7" [biconv.cc:102]   --->   Operation 488 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.89ns)   --->   "%add_ln102_1 = add i7 %zext_ln102_2, %add_ln101_1" [biconv.cc:102]   --->   Operation 489 'add' 'add_ln102_1' <Predicate = (!icmp_ln93)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i7 %add_ln102_1 to i64" [biconv.cc:102]   --->   Operation 490 'zext' 'zext_ln102_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%bottom_V_addr_1 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln102_3" [biconv.cc:102]   --->   Operation 491 'getelementptr' 'bottom_V_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 492 [2/2] (1.35ns)   --->   "%bottom_V_load = load i16* %bottom_V_addr, align 2" [biconv.cc:101]   --->   Operation 492 'load' 'bottom_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 493 [1/2] (0.79ns)   --->   "%weights_0_V_load = load i16* %weights_0_V_addr, align 2" [biconv.cc:101]   --->   Operation 493 'load' 'weights_0_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 494 [2/2] (1.35ns)   --->   "%bottom_V_load_1 = load i16* %bottom_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 494 'load' 'bottom_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 495 [1/2] (0.79ns)   --->   "%weights_0_V_load_1 = load i16* %weights_0_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 495 'load' 'weights_0_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 496 [2/2] (0.79ns)   --->   "%weights_0_V_load_2 = load i16* %weights_0_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 496 'load' 'weights_0_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 497 [2/2] (0.79ns)   --->   "%weights_0_V_load_3 = load i16* %weights_0_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 497 'load' 'weights_0_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 498 [1/2] (0.79ns)   --->   "%weights_1_V_load = load i16* %weights_1_V_addr, align 2" [biconv.cc:101]   --->   Operation 498 'load' 'weights_1_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 499 [1/2] (0.79ns)   --->   "%weights_1_V_load_1 = load i16* %weights_1_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 499 'load' 'weights_1_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 500 [2/2] (0.79ns)   --->   "%weights_1_V_load_2 = load i16* %weights_1_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 500 'load' 'weights_1_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 501 [2/2] (0.79ns)   --->   "%weights_1_V_load_3 = load i16* %weights_1_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 501 'load' 'weights_1_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 502 [1/2] (0.79ns)   --->   "%weights_2_V_load = load i16* %weights_2_V_addr, align 2" [biconv.cc:101]   --->   Operation 502 'load' 'weights_2_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 503 [1/2] (0.79ns)   --->   "%weights_2_V_load_1 = load i16* %weights_2_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 503 'load' 'weights_2_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 504 [2/2] (0.79ns)   --->   "%weights_2_V_load_2 = load i16* %weights_2_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 504 'load' 'weights_2_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 505 [2/2] (0.79ns)   --->   "%weights_2_V_load_3 = load i16* %weights_2_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 505 'load' 'weights_2_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 506 [1/2] (0.79ns)   --->   "%weights_3_V_load = load i16* %weights_3_V_addr, align 2" [biconv.cc:101]   --->   Operation 506 'load' 'weights_3_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 507 [1/2] (0.79ns)   --->   "%weights_3_V_load_1 = load i16* %weights_3_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 507 'load' 'weights_3_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 508 [2/2] (0.79ns)   --->   "%weights_3_V_load_2 = load i16* %weights_3_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 508 'load' 'weights_3_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 509 [2/2] (0.79ns)   --->   "%weights_3_V_load_3 = load i16* %weights_3_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 509 'load' 'weights_3_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 510 [1/2] (0.79ns)   --->   "%weights_4_V_load = load i16* %weights_4_V_addr, align 2" [biconv.cc:101]   --->   Operation 510 'load' 'weights_4_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 511 [1/2] (0.79ns)   --->   "%weights_4_V_load_1 = load i16* %weights_4_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 511 'load' 'weights_4_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 512 [2/2] (0.79ns)   --->   "%weights_4_V_load_2 = load i16* %weights_4_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 512 'load' 'weights_4_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 513 [2/2] (0.79ns)   --->   "%weights_4_V_load_3 = load i16* %weights_4_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 513 'load' 'weights_4_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 514 [1/2] (0.79ns)   --->   "%weights_5_V_load = load i16* %weights_5_V_addr, align 2" [biconv.cc:101]   --->   Operation 514 'load' 'weights_5_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 515 [1/2] (0.79ns)   --->   "%weights_5_V_load_1 = load i16* %weights_5_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 515 'load' 'weights_5_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 516 [2/2] (0.79ns)   --->   "%weights_5_V_load_2 = load i16* %weights_5_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 516 'load' 'weights_5_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 517 [2/2] (0.79ns)   --->   "%weights_5_V_load_3 = load i16* %weights_5_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 517 'load' 'weights_5_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 518 [1/2] (0.79ns)   --->   "%weights_6_V_load = load i16* %weights_6_V_addr, align 2" [biconv.cc:101]   --->   Operation 518 'load' 'weights_6_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 519 [1/2] (0.79ns)   --->   "%weights_6_V_load_1 = load i16* %weights_6_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 519 'load' 'weights_6_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 520 [2/2] (0.79ns)   --->   "%weights_6_V_load_2 = load i16* %weights_6_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 520 'load' 'weights_6_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 521 [2/2] (0.79ns)   --->   "%weights_6_V_load_3 = load i16* %weights_6_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 521 'load' 'weights_6_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 522 [1/2] (0.79ns)   --->   "%weights_7_V_load = load i16* %weights_7_V_addr, align 2" [biconv.cc:101]   --->   Operation 522 'load' 'weights_7_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 523 [1/2] (0.79ns)   --->   "%weights_7_V_load_1 = load i16* %weights_7_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 523 'load' 'weights_7_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 524 [2/2] (0.79ns)   --->   "%weights_7_V_load_2 = load i16* %weights_7_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 524 'load' 'weights_7_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 525 [2/2] (0.79ns)   --->   "%weights_7_V_load_3 = load i16* %weights_7_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 525 'load' 'weights_7_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 526 [1/2] (0.79ns)   --->   "%weights_8_V_load = load i16* %weights_8_V_addr, align 2" [biconv.cc:101]   --->   Operation 526 'load' 'weights_8_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 527 [1/2] (0.79ns)   --->   "%weights_8_V_load_1 = load i16* %weights_8_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 527 'load' 'weights_8_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 528 [2/2] (0.79ns)   --->   "%weights_8_V_load_2 = load i16* %weights_8_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 528 'load' 'weights_8_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 529 [2/2] (0.79ns)   --->   "%weights_8_V_load_3 = load i16* %weights_8_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 529 'load' 'weights_8_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 530 [1/2] (0.79ns)   --->   "%weights_9_V_load = load i16* %weights_9_V_addr, align 2" [biconv.cc:101]   --->   Operation 530 'load' 'weights_9_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 531 [1/2] (0.79ns)   --->   "%weights_9_V_load_1 = load i16* %weights_9_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 531 'load' 'weights_9_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 532 [2/2] (0.79ns)   --->   "%weights_9_V_load_2 = load i16* %weights_9_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 532 'load' 'weights_9_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 533 [2/2] (0.79ns)   --->   "%weights_9_V_load_3 = load i16* %weights_9_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 533 'load' 'weights_9_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 534 [1/2] (0.79ns)   --->   "%weights_10_V_load = load i16* %weights_10_V_addr, align 2" [biconv.cc:101]   --->   Operation 534 'load' 'weights_10_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 535 [1/2] (0.79ns)   --->   "%weights_10_V_load_1 = load i16* %weights_10_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 535 'load' 'weights_10_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 536 [2/2] (0.79ns)   --->   "%weights_10_V_load_2 = load i16* %weights_10_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 536 'load' 'weights_10_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 537 [2/2] (0.79ns)   --->   "%weights_10_V_load_3 = load i16* %weights_10_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 537 'load' 'weights_10_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 538 [1/2] (0.79ns)   --->   "%weights_11_V_load = load i16* %weights_11_V_addr, align 2" [biconv.cc:101]   --->   Operation 538 'load' 'weights_11_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 539 [1/2] (0.79ns)   --->   "%weights_11_V_load_1 = load i16* %weights_11_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 539 'load' 'weights_11_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 540 [2/2] (0.79ns)   --->   "%weights_11_V_load_2 = load i16* %weights_11_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 540 'load' 'weights_11_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 541 [2/2] (0.79ns)   --->   "%weights_11_V_load_3 = load i16* %weights_11_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 541 'load' 'weights_11_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 542 [1/2] (0.79ns)   --->   "%weights_12_V_load = load i16* %weights_12_V_addr, align 2" [biconv.cc:101]   --->   Operation 542 'load' 'weights_12_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 543 [1/2] (0.79ns)   --->   "%weights_12_V_load_1 = load i16* %weights_12_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 543 'load' 'weights_12_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 544 [2/2] (0.79ns)   --->   "%weights_12_V_load_2 = load i16* %weights_12_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 544 'load' 'weights_12_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 545 [2/2] (0.79ns)   --->   "%weights_12_V_load_3 = load i16* %weights_12_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 545 'load' 'weights_12_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 546 [1/2] (0.79ns)   --->   "%weights_13_V_load = load i16* %weights_13_V_addr, align 2" [biconv.cc:101]   --->   Operation 546 'load' 'weights_13_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 547 [1/2] (0.79ns)   --->   "%weights_13_V_load_1 = load i16* %weights_13_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 547 'load' 'weights_13_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 548 [2/2] (0.79ns)   --->   "%weights_13_V_load_2 = load i16* %weights_13_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 548 'load' 'weights_13_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 549 [2/2] (0.79ns)   --->   "%weights_13_V_load_3 = load i16* %weights_13_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 549 'load' 'weights_13_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 550 [1/2] (0.79ns)   --->   "%weights_14_V_load = load i16* %weights_14_V_addr, align 2" [biconv.cc:101]   --->   Operation 550 'load' 'weights_14_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 551 [1/2] (0.79ns)   --->   "%weights_14_V_load_1 = load i16* %weights_14_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 551 'load' 'weights_14_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 552 [2/2] (0.79ns)   --->   "%weights_14_V_load_2 = load i16* %weights_14_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 552 'load' 'weights_14_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 553 [2/2] (0.79ns)   --->   "%weights_14_V_load_3 = load i16* %weights_14_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 553 'load' 'weights_14_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 554 [1/2] (0.79ns)   --->   "%weights_15_V_load = load i16* %weights_15_V_addr, align 2" [biconv.cc:101]   --->   Operation 554 'load' 'weights_15_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 555 [1/2] (0.79ns)   --->   "%weights_15_V_load_1 = load i16* %weights_15_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 555 'load' 'weights_15_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 556 [2/2] (0.79ns)   --->   "%weights_15_V_load_2 = load i16* %weights_15_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 556 'load' 'weights_15_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 557 [2/2] (0.79ns)   --->   "%weights_15_V_load_3 = load i16* %weights_15_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 557 'load' 'weights_15_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 558 [1/2] (0.79ns)   --->   "%weights_16_V_load = load i16* %weights_16_V_addr, align 2" [biconv.cc:101]   --->   Operation 558 'load' 'weights_16_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 559 [1/2] (0.79ns)   --->   "%weights_16_V_load_1 = load i16* %weights_16_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 559 'load' 'weights_16_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 560 [2/2] (0.79ns)   --->   "%weights_16_V_load_2 = load i16* %weights_16_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 560 'load' 'weights_16_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 561 [2/2] (0.79ns)   --->   "%weights_16_V_load_3 = load i16* %weights_16_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 561 'load' 'weights_16_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 562 [1/2] (0.79ns)   --->   "%weights_17_V_load = load i16* %weights_17_V_addr, align 2" [biconv.cc:101]   --->   Operation 562 'load' 'weights_17_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 563 [1/2] (0.79ns)   --->   "%weights_17_V_load_1 = load i16* %weights_17_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 563 'load' 'weights_17_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 564 [2/2] (0.79ns)   --->   "%weights_17_V_load_2 = load i16* %weights_17_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 564 'load' 'weights_17_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 565 [2/2] (0.79ns)   --->   "%weights_17_V_load_3 = load i16* %weights_17_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 565 'load' 'weights_17_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 566 [1/2] (0.79ns)   --->   "%weights_18_V_load = load i16* %weights_18_V_addr, align 2" [biconv.cc:101]   --->   Operation 566 'load' 'weights_18_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 567 [1/2] (0.79ns)   --->   "%weights_18_V_load_1 = load i16* %weights_18_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 567 'load' 'weights_18_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 568 [2/2] (0.79ns)   --->   "%weights_18_V_load_2 = load i16* %weights_18_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 568 'load' 'weights_18_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 569 [2/2] (0.79ns)   --->   "%weights_18_V_load_3 = load i16* %weights_18_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 569 'load' 'weights_18_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 570 [1/2] (0.79ns)   --->   "%weights_19_V_load = load i16* %weights_19_V_addr, align 2" [biconv.cc:101]   --->   Operation 570 'load' 'weights_19_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 571 [1/2] (0.79ns)   --->   "%weights_19_V_load_1 = load i16* %weights_19_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 571 'load' 'weights_19_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 572 [2/2] (0.79ns)   --->   "%weights_19_V_load_2 = load i16* %weights_19_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 572 'load' 'weights_19_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 573 [2/2] (0.79ns)   --->   "%weights_19_V_load_3 = load i16* %weights_19_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 573 'load' 'weights_19_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 574 [1/2] (0.79ns)   --->   "%weights_20_V_load = load i16* %weights_20_V_addr, align 2" [biconv.cc:101]   --->   Operation 574 'load' 'weights_20_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 575 [1/2] (0.79ns)   --->   "%weights_20_V_load_1 = load i16* %weights_20_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 575 'load' 'weights_20_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 576 [2/2] (0.79ns)   --->   "%weights_20_V_load_2 = load i16* %weights_20_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 576 'load' 'weights_20_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 577 [2/2] (0.79ns)   --->   "%weights_20_V_load_3 = load i16* %weights_20_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 577 'load' 'weights_20_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 578 [1/2] (0.79ns)   --->   "%weights_21_V_load = load i16* %weights_21_V_addr, align 2" [biconv.cc:101]   --->   Operation 578 'load' 'weights_21_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 579 [1/2] (0.79ns)   --->   "%weights_21_V_load_1 = load i16* %weights_21_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 579 'load' 'weights_21_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 580 [2/2] (0.79ns)   --->   "%weights_21_V_load_2 = load i16* %weights_21_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 580 'load' 'weights_21_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 581 [2/2] (0.79ns)   --->   "%weights_21_V_load_3 = load i16* %weights_21_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 581 'load' 'weights_21_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 582 [1/2] (0.79ns)   --->   "%weights_22_V_load = load i16* %weights_22_V_addr, align 2" [biconv.cc:101]   --->   Operation 582 'load' 'weights_22_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 583 [1/2] (0.79ns)   --->   "%weights_22_V_load_1 = load i16* %weights_22_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 583 'load' 'weights_22_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 584 [2/2] (0.79ns)   --->   "%weights_22_V_load_2 = load i16* %weights_22_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 584 'load' 'weights_22_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 585 [2/2] (0.79ns)   --->   "%weights_22_V_load_3 = load i16* %weights_22_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 585 'load' 'weights_22_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 586 [1/2] (0.79ns)   --->   "%weights_23_V_load = load i16* %weights_23_V_addr, align 2" [biconv.cc:101]   --->   Operation 586 'load' 'weights_23_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 587 [1/2] (0.79ns)   --->   "%weights_23_V_load_1 = load i16* %weights_23_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 587 'load' 'weights_23_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 588 [2/2] (0.79ns)   --->   "%weights_23_V_load_2 = load i16* %weights_23_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 588 'load' 'weights_23_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 589 [2/2] (0.79ns)   --->   "%weights_23_V_load_3 = load i16* %weights_23_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 589 'load' 'weights_23_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 590 [1/2] (0.79ns)   --->   "%weights_24_V_load = load i16* %weights_24_V_addr, align 2" [biconv.cc:101]   --->   Operation 590 'load' 'weights_24_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 591 [1/2] (0.79ns)   --->   "%weights_24_V_load_1 = load i16* %weights_24_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 591 'load' 'weights_24_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 592 [2/2] (0.79ns)   --->   "%weights_24_V_load_2 = load i16* %weights_24_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 592 'load' 'weights_24_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 593 [2/2] (0.79ns)   --->   "%weights_24_V_load_3 = load i16* %weights_24_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 593 'load' 'weights_24_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 594 [1/2] (0.79ns)   --->   "%weights_25_V_load = load i16* %weights_25_V_addr, align 2" [biconv.cc:101]   --->   Operation 594 'load' 'weights_25_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 595 [1/2] (0.79ns)   --->   "%weights_25_V_load_1 = load i16* %weights_25_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 595 'load' 'weights_25_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 596 [2/2] (0.79ns)   --->   "%weights_25_V_load_2 = load i16* %weights_25_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 596 'load' 'weights_25_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 597 [2/2] (0.79ns)   --->   "%weights_25_V_load_3 = load i16* %weights_25_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 597 'load' 'weights_25_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 598 [1/2] (0.79ns)   --->   "%weights_26_V_load = load i16* %weights_26_V_addr, align 2" [biconv.cc:101]   --->   Operation 598 'load' 'weights_26_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 599 [1/2] (0.79ns)   --->   "%weights_26_V_load_1 = load i16* %weights_26_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 599 'load' 'weights_26_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 600 [2/2] (0.79ns)   --->   "%weights_26_V_load_2 = load i16* %weights_26_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 600 'load' 'weights_26_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 601 [2/2] (0.79ns)   --->   "%weights_26_V_load_3 = load i16* %weights_26_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 601 'load' 'weights_26_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 602 [1/2] (0.79ns)   --->   "%weights_27_V_load = load i16* %weights_27_V_addr, align 2" [biconv.cc:101]   --->   Operation 602 'load' 'weights_27_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 603 [1/2] (0.79ns)   --->   "%weights_27_V_load_1 = load i16* %weights_27_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 603 'load' 'weights_27_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 604 [2/2] (0.79ns)   --->   "%weights_27_V_load_2 = load i16* %weights_27_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 604 'load' 'weights_27_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 605 [2/2] (0.79ns)   --->   "%weights_27_V_load_3 = load i16* %weights_27_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 605 'load' 'weights_27_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 606 [1/2] (0.79ns)   --->   "%weights_28_V_load = load i16* %weights_28_V_addr, align 2" [biconv.cc:101]   --->   Operation 606 'load' 'weights_28_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 607 [1/2] (0.79ns)   --->   "%weights_28_V_load_1 = load i16* %weights_28_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 607 'load' 'weights_28_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 608 [2/2] (0.79ns)   --->   "%weights_28_V_load_2 = load i16* %weights_28_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 608 'load' 'weights_28_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 609 [2/2] (0.79ns)   --->   "%weights_28_V_load_3 = load i16* %weights_28_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 609 'load' 'weights_28_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 610 [2/2] (0.79ns)   --->   "%weights_29_V_load_2 = load i16* %weights_29_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 610 'load' 'weights_29_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 611 [2/2] (0.79ns)   --->   "%weights_29_V_load_3 = load i16* %weights_29_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 611 'load' 'weights_29_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 612 [2/2] (0.79ns)   --->   "%weights_30_V_load_2 = load i16* %weights_30_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 612 'load' 'weights_30_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 613 [2/2] (0.79ns)   --->   "%weights_30_V_load_3 = load i16* %weights_30_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 613 'load' 'weights_30_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 614 [2/2] (0.79ns)   --->   "%weights_31_V_load_2 = load i16* %weights_31_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 614 'load' 'weights_31_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_3 : Operation 615 [2/2] (0.79ns)   --->   "%weights_31_V_load_3 = load i16* %weights_31_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 615 'load' 'weights_31_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i4 %add_ln98_1 to i8" [biconv.cc:104]   --->   Operation 616 'zext' 'zext_ln104' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_489 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln98_1, i3 0)" [biconv.cc:104]   --->   Operation 617 'bitconcatenate' 'tmp_489' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i7 %tmp_489 to i8" [biconv.cc:104]   --->   Operation 618 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.89ns)   --->   "%add_ln104_1 = add i8 %zext_ln104_1, %zext_ln104" [biconv.cc:104]   --->   Operation 619 'add' 'add_ln104_1' <Predicate = (!icmp_ln93)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i3 %or_ln101 to i8" [biconv.cc:101]   --->   Operation 620 'zext' 'zext_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.90ns)   --->   "%add_ln104_2 = add i8 %zext_ln101_5, %add_ln104_1" [biconv.cc:104]   --->   Operation 621 'add' 'add_ln104_2' <Predicate = (!icmp_ln93)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i8 %add_ln104_2 to i64" [biconv.cc:104]   --->   Operation 622 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%bottom_V_addr_3 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln104_2" [biconv.cc:104]   --->   Operation 623 'getelementptr' 'bottom_V_addr_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.74ns)   --->   "%add_ln103 = add i4 3, %zext_ln100" [biconv.cc:103]   --->   Operation 624 'add' 'add_ln103' <Predicate = (!icmp_ln93)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i4 %add_ln103 to i7" [biconv.cc:103]   --->   Operation 625 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.89ns)   --->   "%add_ln103_2 = add i7 %zext_ln103_1, %add_ln101_1" [biconv.cc:103]   --->   Operation 626 'add' 'add_ln103_2' <Predicate = (!icmp_ln93)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i7 %add_ln103_2 to i64" [biconv.cc:103]   --->   Operation 627 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%bottom_V_addr_2 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln103_2" [biconv.cc:103]   --->   Operation 628 'getelementptr' 'bottom_V_addr_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 629 [1/2] (1.35ns)   --->   "%bottom_V_load = load i16* %bottom_V_addr, align 2" [biconv.cc:101]   --->   Operation 629 'load' 'bottom_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 630 [2/2] (1.79ns)   --->   "%p_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_0_V_load)" [biconv.cc:101]   --->   Operation 630 'call' 'p_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 631 [1/2] (1.35ns)   --->   "%bottom_V_load_1 = load i16* %bottom_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 631 'load' 'bottom_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 632 [2/2] (1.79ns)   --->   "%tmp1_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_0_V_load_1)" [biconv.cc:102]   --->   Operation 632 'call' 'tmp1_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 633 [2/2] (1.35ns)   --->   "%bottom_V_load_2 = load i16* %bottom_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 633 'load' 'bottom_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 634 [1/2] (0.79ns)   --->   "%weights_0_V_load_2 = load i16* %weights_0_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 634 'load' 'weights_0_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 635 [2/2] (1.35ns)   --->   "%bottom_V_load_3 = load i16* %bottom_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 635 'load' 'bottom_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 636 [1/2] (0.79ns)   --->   "%weights_0_V_load_3 = load i16* %weights_0_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 636 'load' 'weights_0_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 637 [2/2] (0.79ns)   --->   "%weights_0_V_load_4 = load i16* %weights_0_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 637 'load' 'weights_0_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 638 [2/2] (0.79ns)   --->   "%weights_0_V_load_5 = load i16* %weights_0_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 638 'load' 'weights_0_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 639 [2/2] (1.79ns)   --->   "%p_031_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_1_V_load)" [biconv.cc:101]   --->   Operation 639 'call' 'p_031_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 640 [2/2] (1.79ns)   --->   "%tmp1_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_1_V_load_1)" [biconv.cc:102]   --->   Operation 640 'call' 'tmp1_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 641 [1/2] (0.79ns)   --->   "%weights_1_V_load_2 = load i16* %weights_1_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 641 'load' 'weights_1_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 642 [1/2] (0.79ns)   --->   "%weights_1_V_load_3 = load i16* %weights_1_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 642 'load' 'weights_1_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 643 [2/2] (0.79ns)   --->   "%weights_1_V_load_4 = load i16* %weights_1_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 643 'load' 'weights_1_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 644 [2/2] (0.79ns)   --->   "%weights_1_V_load_5 = load i16* %weights_1_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 644 'load' 'weights_1_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 645 [2/2] (1.79ns)   --->   "%p_031_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_2_V_load)" [biconv.cc:101]   --->   Operation 645 'call' 'p_031_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 646 [2/2] (1.79ns)   --->   "%tmp1_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_2_V_load_1)" [biconv.cc:102]   --->   Operation 646 'call' 'tmp1_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 647 [1/2] (0.79ns)   --->   "%weights_2_V_load_2 = load i16* %weights_2_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 647 'load' 'weights_2_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 648 [1/2] (0.79ns)   --->   "%weights_2_V_load_3 = load i16* %weights_2_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 648 'load' 'weights_2_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 649 [2/2] (0.79ns)   --->   "%weights_2_V_load_4 = load i16* %weights_2_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 649 'load' 'weights_2_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 650 [2/2] (0.79ns)   --->   "%weights_2_V_load_5 = load i16* %weights_2_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 650 'load' 'weights_2_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 651 [2/2] (1.79ns)   --->   "%p_031_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_3_V_load)" [biconv.cc:101]   --->   Operation 651 'call' 'p_031_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 652 [2/2] (1.79ns)   --->   "%tmp1_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_3_V_load_1)" [biconv.cc:102]   --->   Operation 652 'call' 'tmp1_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 653 [1/2] (0.79ns)   --->   "%weights_3_V_load_2 = load i16* %weights_3_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 653 'load' 'weights_3_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 654 [1/2] (0.79ns)   --->   "%weights_3_V_load_3 = load i16* %weights_3_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 654 'load' 'weights_3_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 655 [2/2] (0.79ns)   --->   "%weights_3_V_load_4 = load i16* %weights_3_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 655 'load' 'weights_3_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 656 [2/2] (0.79ns)   --->   "%weights_3_V_load_5 = load i16* %weights_3_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 656 'load' 'weights_3_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 657 [2/2] (1.79ns)   --->   "%p_031_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_4_V_load)" [biconv.cc:101]   --->   Operation 657 'call' 'p_031_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 658 [2/2] (1.79ns)   --->   "%tmp1_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_4_V_load_1)" [biconv.cc:102]   --->   Operation 658 'call' 'tmp1_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 659 [1/2] (0.79ns)   --->   "%weights_4_V_load_2 = load i16* %weights_4_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 659 'load' 'weights_4_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 660 [1/2] (0.79ns)   --->   "%weights_4_V_load_3 = load i16* %weights_4_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 660 'load' 'weights_4_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 661 [2/2] (0.79ns)   --->   "%weights_4_V_load_4 = load i16* %weights_4_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 661 'load' 'weights_4_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 662 [2/2] (0.79ns)   --->   "%weights_4_V_load_5 = load i16* %weights_4_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 662 'load' 'weights_4_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 663 [2/2] (1.79ns)   --->   "%p_031_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_5_V_load)" [biconv.cc:101]   --->   Operation 663 'call' 'p_031_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 664 [2/2] (1.79ns)   --->   "%tmp1_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_5_V_load_1)" [biconv.cc:102]   --->   Operation 664 'call' 'tmp1_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 665 [1/2] (0.79ns)   --->   "%weights_5_V_load_2 = load i16* %weights_5_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 665 'load' 'weights_5_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 666 [1/2] (0.79ns)   --->   "%weights_5_V_load_3 = load i16* %weights_5_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 666 'load' 'weights_5_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 667 [2/2] (0.79ns)   --->   "%weights_5_V_load_4 = load i16* %weights_5_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 667 'load' 'weights_5_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 668 [2/2] (0.79ns)   --->   "%weights_5_V_load_5 = load i16* %weights_5_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 668 'load' 'weights_5_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 669 [2/2] (1.79ns)   --->   "%p_031_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_6_V_load)" [biconv.cc:101]   --->   Operation 669 'call' 'p_031_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 670 [2/2] (1.79ns)   --->   "%tmp1_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_6_V_load_1)" [biconv.cc:102]   --->   Operation 670 'call' 'tmp1_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 671 [1/2] (0.79ns)   --->   "%weights_6_V_load_2 = load i16* %weights_6_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 671 'load' 'weights_6_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 672 [1/2] (0.79ns)   --->   "%weights_6_V_load_3 = load i16* %weights_6_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 672 'load' 'weights_6_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 673 [2/2] (0.79ns)   --->   "%weights_6_V_load_4 = load i16* %weights_6_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 673 'load' 'weights_6_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 674 [2/2] (0.79ns)   --->   "%weights_6_V_load_5 = load i16* %weights_6_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 674 'load' 'weights_6_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 675 [2/2] (1.79ns)   --->   "%p_031_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_7_V_load)" [biconv.cc:101]   --->   Operation 675 'call' 'p_031_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 676 [2/2] (1.79ns)   --->   "%tmp1_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_7_V_load_1)" [biconv.cc:102]   --->   Operation 676 'call' 'tmp1_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 677 [1/2] (0.79ns)   --->   "%weights_7_V_load_2 = load i16* %weights_7_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 677 'load' 'weights_7_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 678 [1/2] (0.79ns)   --->   "%weights_7_V_load_3 = load i16* %weights_7_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 678 'load' 'weights_7_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 679 [2/2] (0.79ns)   --->   "%weights_7_V_load_4 = load i16* %weights_7_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 679 'load' 'weights_7_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 680 [2/2] (0.79ns)   --->   "%weights_7_V_load_5 = load i16* %weights_7_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 680 'load' 'weights_7_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 681 [2/2] (1.79ns)   --->   "%p_031_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_8_V_load)" [biconv.cc:101]   --->   Operation 681 'call' 'p_031_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 682 [2/2] (1.79ns)   --->   "%tmp1_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_8_V_load_1)" [biconv.cc:102]   --->   Operation 682 'call' 'tmp1_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 683 [1/2] (0.79ns)   --->   "%weights_8_V_load_2 = load i16* %weights_8_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 683 'load' 'weights_8_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 684 [1/2] (0.79ns)   --->   "%weights_8_V_load_3 = load i16* %weights_8_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 684 'load' 'weights_8_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 685 [2/2] (0.79ns)   --->   "%weights_8_V_load_4 = load i16* %weights_8_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 685 'load' 'weights_8_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 686 [2/2] (0.79ns)   --->   "%weights_8_V_load_5 = load i16* %weights_8_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 686 'load' 'weights_8_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 687 [2/2] (1.79ns)   --->   "%p_031_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_9_V_load)" [biconv.cc:101]   --->   Operation 687 'call' 'p_031_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 688 [2/2] (1.79ns)   --->   "%tmp1_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_9_V_load_1)" [biconv.cc:102]   --->   Operation 688 'call' 'tmp1_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 689 [1/2] (0.79ns)   --->   "%weights_9_V_load_2 = load i16* %weights_9_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 689 'load' 'weights_9_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 690 [1/2] (0.79ns)   --->   "%weights_9_V_load_3 = load i16* %weights_9_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 690 'load' 'weights_9_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 691 [2/2] (0.79ns)   --->   "%weights_9_V_load_4 = load i16* %weights_9_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 691 'load' 'weights_9_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 692 [2/2] (0.79ns)   --->   "%weights_9_V_load_5 = load i16* %weights_9_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 692 'load' 'weights_9_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 693 [2/2] (1.79ns)   --->   "%p_031_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_10_V_load)" [biconv.cc:101]   --->   Operation 693 'call' 'p_031_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 694 [2/2] (1.79ns)   --->   "%tmp1_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_10_V_load_1)" [biconv.cc:102]   --->   Operation 694 'call' 'tmp1_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 695 [1/2] (0.79ns)   --->   "%weights_10_V_load_2 = load i16* %weights_10_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 695 'load' 'weights_10_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 696 [1/2] (0.79ns)   --->   "%weights_10_V_load_3 = load i16* %weights_10_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 696 'load' 'weights_10_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 697 [2/2] (0.79ns)   --->   "%weights_10_V_load_4 = load i16* %weights_10_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 697 'load' 'weights_10_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 698 [2/2] (0.79ns)   --->   "%weights_10_V_load_5 = load i16* %weights_10_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 698 'load' 'weights_10_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 699 [2/2] (1.79ns)   --->   "%p_031_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_11_V_load)" [biconv.cc:101]   --->   Operation 699 'call' 'p_031_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 700 [2/2] (1.79ns)   --->   "%tmp1_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_11_V_load_1)" [biconv.cc:102]   --->   Operation 700 'call' 'tmp1_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 701 [1/2] (0.79ns)   --->   "%weights_11_V_load_2 = load i16* %weights_11_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 701 'load' 'weights_11_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 702 [1/2] (0.79ns)   --->   "%weights_11_V_load_3 = load i16* %weights_11_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 702 'load' 'weights_11_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 703 [2/2] (0.79ns)   --->   "%weights_11_V_load_4 = load i16* %weights_11_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 703 'load' 'weights_11_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 704 [2/2] (0.79ns)   --->   "%weights_11_V_load_5 = load i16* %weights_11_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 704 'load' 'weights_11_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 705 [2/2] (1.79ns)   --->   "%p_031_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_12_V_load)" [biconv.cc:101]   --->   Operation 705 'call' 'p_031_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 706 [2/2] (1.79ns)   --->   "%tmp1_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_12_V_load_1)" [biconv.cc:102]   --->   Operation 706 'call' 'tmp1_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 707 [1/2] (0.79ns)   --->   "%weights_12_V_load_2 = load i16* %weights_12_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 707 'load' 'weights_12_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 708 [1/2] (0.79ns)   --->   "%weights_12_V_load_3 = load i16* %weights_12_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 708 'load' 'weights_12_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 709 [2/2] (0.79ns)   --->   "%weights_12_V_load_4 = load i16* %weights_12_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 709 'load' 'weights_12_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 710 [2/2] (0.79ns)   --->   "%weights_12_V_load_5 = load i16* %weights_12_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 710 'load' 'weights_12_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 711 [2/2] (1.79ns)   --->   "%p_031_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_13_V_load)" [biconv.cc:101]   --->   Operation 711 'call' 'p_031_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 712 [2/2] (1.79ns)   --->   "%tmp1_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_13_V_load_1)" [biconv.cc:102]   --->   Operation 712 'call' 'tmp1_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 713 [1/2] (0.79ns)   --->   "%weights_13_V_load_2 = load i16* %weights_13_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 713 'load' 'weights_13_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 714 [1/2] (0.79ns)   --->   "%weights_13_V_load_3 = load i16* %weights_13_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 714 'load' 'weights_13_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 715 [2/2] (0.79ns)   --->   "%weights_13_V_load_4 = load i16* %weights_13_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 715 'load' 'weights_13_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 716 [2/2] (0.79ns)   --->   "%weights_13_V_load_5 = load i16* %weights_13_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 716 'load' 'weights_13_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 717 [2/2] (1.79ns)   --->   "%p_031_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_14_V_load)" [biconv.cc:101]   --->   Operation 717 'call' 'p_031_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 718 [2/2] (1.79ns)   --->   "%tmp1_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_14_V_load_1)" [biconv.cc:102]   --->   Operation 718 'call' 'tmp1_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 719 [1/2] (0.79ns)   --->   "%weights_14_V_load_2 = load i16* %weights_14_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 719 'load' 'weights_14_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 720 [1/2] (0.79ns)   --->   "%weights_14_V_load_3 = load i16* %weights_14_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 720 'load' 'weights_14_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 721 [2/2] (0.79ns)   --->   "%weights_14_V_load_4 = load i16* %weights_14_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 721 'load' 'weights_14_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 722 [2/2] (0.79ns)   --->   "%weights_14_V_load_5 = load i16* %weights_14_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 722 'load' 'weights_14_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 723 [2/2] (1.79ns)   --->   "%p_031_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_15_V_load)" [biconv.cc:101]   --->   Operation 723 'call' 'p_031_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 724 [2/2] (1.79ns)   --->   "%tmp1_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_15_V_load_1)" [biconv.cc:102]   --->   Operation 724 'call' 'tmp1_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 725 [1/2] (0.79ns)   --->   "%weights_15_V_load_2 = load i16* %weights_15_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 725 'load' 'weights_15_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 726 [1/2] (0.79ns)   --->   "%weights_15_V_load_3 = load i16* %weights_15_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 726 'load' 'weights_15_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 727 [2/2] (0.79ns)   --->   "%weights_15_V_load_4 = load i16* %weights_15_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 727 'load' 'weights_15_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 728 [2/2] (0.79ns)   --->   "%weights_15_V_load_5 = load i16* %weights_15_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 728 'load' 'weights_15_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 729 [2/2] (1.79ns)   --->   "%p_031_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_16_V_load)" [biconv.cc:101]   --->   Operation 729 'call' 'p_031_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 730 [2/2] (1.79ns)   --->   "%tmp1_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_16_V_load_1)" [biconv.cc:102]   --->   Operation 730 'call' 'tmp1_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 731 [1/2] (0.79ns)   --->   "%weights_16_V_load_2 = load i16* %weights_16_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 731 'load' 'weights_16_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 732 [1/2] (0.79ns)   --->   "%weights_16_V_load_3 = load i16* %weights_16_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 732 'load' 'weights_16_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 733 [2/2] (0.79ns)   --->   "%weights_16_V_load_4 = load i16* %weights_16_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 733 'load' 'weights_16_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 734 [2/2] (0.79ns)   --->   "%weights_16_V_load_5 = load i16* %weights_16_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 734 'load' 'weights_16_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 735 [2/2] (1.79ns)   --->   "%p_031_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_17_V_load)" [biconv.cc:101]   --->   Operation 735 'call' 'p_031_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 736 [2/2] (1.79ns)   --->   "%tmp1_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_17_V_load_1)" [biconv.cc:102]   --->   Operation 736 'call' 'tmp1_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 737 [1/2] (0.79ns)   --->   "%weights_17_V_load_2 = load i16* %weights_17_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 737 'load' 'weights_17_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 738 [1/2] (0.79ns)   --->   "%weights_17_V_load_3 = load i16* %weights_17_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 738 'load' 'weights_17_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 739 [2/2] (0.79ns)   --->   "%weights_17_V_load_4 = load i16* %weights_17_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 739 'load' 'weights_17_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 740 [2/2] (0.79ns)   --->   "%weights_17_V_load_5 = load i16* %weights_17_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 740 'load' 'weights_17_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 741 [2/2] (1.79ns)   --->   "%p_031_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_18_V_load)" [biconv.cc:101]   --->   Operation 741 'call' 'p_031_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 742 [2/2] (1.79ns)   --->   "%tmp1_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_18_V_load_1)" [biconv.cc:102]   --->   Operation 742 'call' 'tmp1_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 743 [1/2] (0.79ns)   --->   "%weights_18_V_load_2 = load i16* %weights_18_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 743 'load' 'weights_18_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 744 [1/2] (0.79ns)   --->   "%weights_18_V_load_3 = load i16* %weights_18_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 744 'load' 'weights_18_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 745 [2/2] (0.79ns)   --->   "%weights_18_V_load_4 = load i16* %weights_18_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 745 'load' 'weights_18_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 746 [2/2] (0.79ns)   --->   "%weights_18_V_load_5 = load i16* %weights_18_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 746 'load' 'weights_18_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 747 [2/2] (1.79ns)   --->   "%p_031_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_19_V_load)" [biconv.cc:101]   --->   Operation 747 'call' 'p_031_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 748 [2/2] (1.79ns)   --->   "%tmp1_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_19_V_load_1)" [biconv.cc:102]   --->   Operation 748 'call' 'tmp1_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 749 [1/2] (0.79ns)   --->   "%weights_19_V_load_2 = load i16* %weights_19_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 749 'load' 'weights_19_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 750 [1/2] (0.79ns)   --->   "%weights_19_V_load_3 = load i16* %weights_19_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 750 'load' 'weights_19_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 751 [2/2] (0.79ns)   --->   "%weights_19_V_load_4 = load i16* %weights_19_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 751 'load' 'weights_19_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 752 [2/2] (0.79ns)   --->   "%weights_19_V_load_5 = load i16* %weights_19_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 752 'load' 'weights_19_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 753 [2/2] (1.79ns)   --->   "%p_031_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_20_V_load)" [biconv.cc:101]   --->   Operation 753 'call' 'p_031_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 754 [2/2] (1.79ns)   --->   "%tmp1_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_20_V_load_1)" [biconv.cc:102]   --->   Operation 754 'call' 'tmp1_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 755 [1/2] (0.79ns)   --->   "%weights_20_V_load_2 = load i16* %weights_20_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 755 'load' 'weights_20_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 756 [1/2] (0.79ns)   --->   "%weights_20_V_load_3 = load i16* %weights_20_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 756 'load' 'weights_20_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 757 [2/2] (0.79ns)   --->   "%weights_20_V_load_4 = load i16* %weights_20_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 757 'load' 'weights_20_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 758 [2/2] (0.79ns)   --->   "%weights_20_V_load_5 = load i16* %weights_20_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 758 'load' 'weights_20_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 759 [2/2] (1.79ns)   --->   "%p_031_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_21_V_load)" [biconv.cc:101]   --->   Operation 759 'call' 'p_031_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 760 [2/2] (1.79ns)   --->   "%tmp1_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_21_V_load_1)" [biconv.cc:102]   --->   Operation 760 'call' 'tmp1_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 761 [1/2] (0.79ns)   --->   "%weights_21_V_load_2 = load i16* %weights_21_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 761 'load' 'weights_21_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 762 [1/2] (0.79ns)   --->   "%weights_21_V_load_3 = load i16* %weights_21_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 762 'load' 'weights_21_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 763 [2/2] (0.79ns)   --->   "%weights_21_V_load_4 = load i16* %weights_21_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 763 'load' 'weights_21_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 764 [2/2] (0.79ns)   --->   "%weights_21_V_load_5 = load i16* %weights_21_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 764 'load' 'weights_21_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 765 [2/2] (1.79ns)   --->   "%p_031_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_22_V_load)" [biconv.cc:101]   --->   Operation 765 'call' 'p_031_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 766 [2/2] (1.79ns)   --->   "%tmp1_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_22_V_load_1)" [biconv.cc:102]   --->   Operation 766 'call' 'tmp1_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 767 [1/2] (0.79ns)   --->   "%weights_22_V_load_2 = load i16* %weights_22_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 767 'load' 'weights_22_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 768 [1/2] (0.79ns)   --->   "%weights_22_V_load_3 = load i16* %weights_22_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 768 'load' 'weights_22_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 769 [2/2] (0.79ns)   --->   "%weights_22_V_load_4 = load i16* %weights_22_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 769 'load' 'weights_22_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 770 [2/2] (0.79ns)   --->   "%weights_22_V_load_5 = load i16* %weights_22_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 770 'load' 'weights_22_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 771 [2/2] (1.79ns)   --->   "%p_031_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_23_V_load)" [biconv.cc:101]   --->   Operation 771 'call' 'p_031_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 772 [2/2] (1.79ns)   --->   "%tmp1_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_23_V_load_1)" [biconv.cc:102]   --->   Operation 772 'call' 'tmp1_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 773 [1/2] (0.79ns)   --->   "%weights_23_V_load_2 = load i16* %weights_23_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 773 'load' 'weights_23_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 774 [1/2] (0.79ns)   --->   "%weights_23_V_load_3 = load i16* %weights_23_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 774 'load' 'weights_23_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 775 [2/2] (0.79ns)   --->   "%weights_23_V_load_4 = load i16* %weights_23_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 775 'load' 'weights_23_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 776 [2/2] (0.79ns)   --->   "%weights_23_V_load_5 = load i16* %weights_23_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 776 'load' 'weights_23_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 777 [2/2] (1.79ns)   --->   "%p_031_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_24_V_load)" [biconv.cc:101]   --->   Operation 777 'call' 'p_031_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 778 [2/2] (1.79ns)   --->   "%tmp1_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_24_V_load_1)" [biconv.cc:102]   --->   Operation 778 'call' 'tmp1_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 779 [1/2] (0.79ns)   --->   "%weights_24_V_load_2 = load i16* %weights_24_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 779 'load' 'weights_24_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 780 [1/2] (0.79ns)   --->   "%weights_24_V_load_3 = load i16* %weights_24_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 780 'load' 'weights_24_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 781 [2/2] (0.79ns)   --->   "%weights_24_V_load_4 = load i16* %weights_24_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 781 'load' 'weights_24_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 782 [2/2] (0.79ns)   --->   "%weights_24_V_load_5 = load i16* %weights_24_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 782 'load' 'weights_24_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 783 [2/2] (1.79ns)   --->   "%p_031_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_25_V_load)" [biconv.cc:101]   --->   Operation 783 'call' 'p_031_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 784 [2/2] (1.79ns)   --->   "%tmp1_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_25_V_load_1)" [biconv.cc:102]   --->   Operation 784 'call' 'tmp1_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 785 [1/2] (0.79ns)   --->   "%weights_25_V_load_2 = load i16* %weights_25_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 785 'load' 'weights_25_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 786 [1/2] (0.79ns)   --->   "%weights_25_V_load_3 = load i16* %weights_25_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 786 'load' 'weights_25_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 787 [2/2] (0.79ns)   --->   "%weights_25_V_load_4 = load i16* %weights_25_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 787 'load' 'weights_25_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 788 [2/2] (0.79ns)   --->   "%weights_25_V_load_5 = load i16* %weights_25_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 788 'load' 'weights_25_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 789 [2/2] (1.79ns)   --->   "%p_031_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_26_V_load)" [biconv.cc:101]   --->   Operation 789 'call' 'p_031_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 790 [2/2] (1.79ns)   --->   "%tmp1_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_26_V_load_1)" [biconv.cc:102]   --->   Operation 790 'call' 'tmp1_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 791 [1/2] (0.79ns)   --->   "%weights_26_V_load_2 = load i16* %weights_26_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 791 'load' 'weights_26_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 792 [1/2] (0.79ns)   --->   "%weights_26_V_load_3 = load i16* %weights_26_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 792 'load' 'weights_26_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 793 [2/2] (0.79ns)   --->   "%weights_26_V_load_4 = load i16* %weights_26_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 793 'load' 'weights_26_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 794 [2/2] (0.79ns)   --->   "%weights_26_V_load_5 = load i16* %weights_26_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 794 'load' 'weights_26_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 795 [2/2] (1.79ns)   --->   "%p_031_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_27_V_load)" [biconv.cc:101]   --->   Operation 795 'call' 'p_031_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 796 [2/2] (1.79ns)   --->   "%tmp1_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_27_V_load_1)" [biconv.cc:102]   --->   Operation 796 'call' 'tmp1_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 797 [1/2] (0.79ns)   --->   "%weights_27_V_load_2 = load i16* %weights_27_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 797 'load' 'weights_27_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 798 [1/2] (0.79ns)   --->   "%weights_27_V_load_3 = load i16* %weights_27_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 798 'load' 'weights_27_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 799 [2/2] (0.79ns)   --->   "%weights_27_V_load_4 = load i16* %weights_27_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 799 'load' 'weights_27_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 800 [2/2] (0.79ns)   --->   "%weights_27_V_load_5 = load i16* %weights_27_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 800 'load' 'weights_27_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 801 [2/2] (1.79ns)   --->   "%p_031_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_28_V_load)" [biconv.cc:101]   --->   Operation 801 'call' 'p_031_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 802 [2/2] (1.79ns)   --->   "%tmp1_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_28_V_load_1)" [biconv.cc:102]   --->   Operation 802 'call' 'tmp1_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 803 [1/2] (0.79ns)   --->   "%weights_28_V_load_2 = load i16* %weights_28_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 803 'load' 'weights_28_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 804 [1/2] (0.79ns)   --->   "%weights_28_V_load_3 = load i16* %weights_28_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 804 'load' 'weights_28_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 805 [2/2] (0.79ns)   --->   "%weights_28_V_load_4 = load i16* %weights_28_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 805 'load' 'weights_28_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 806 [2/2] (0.79ns)   --->   "%weights_28_V_load_5 = load i16* %weights_28_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 806 'load' 'weights_28_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 807 [1/2] (0.79ns)   --->   "%weights_29_V_load_2 = load i16* %weights_29_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 807 'load' 'weights_29_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 808 [1/2] (0.79ns)   --->   "%weights_29_V_load_3 = load i16* %weights_29_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 808 'load' 'weights_29_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 809 [2/2] (0.79ns)   --->   "%weights_29_V_load_4 = load i16* %weights_29_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 809 'load' 'weights_29_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 810 [2/2] (0.79ns)   --->   "%weights_29_V_load_5 = load i16* %weights_29_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 810 'load' 'weights_29_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 811 [1/2] (0.79ns)   --->   "%weights_30_V_load_2 = load i16* %weights_30_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 811 'load' 'weights_30_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 812 [1/2] (0.79ns)   --->   "%weights_30_V_load_3 = load i16* %weights_30_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 812 'load' 'weights_30_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 813 [2/2] (0.79ns)   --->   "%weights_30_V_load_4 = load i16* %weights_30_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 813 'load' 'weights_30_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 814 [2/2] (0.79ns)   --->   "%weights_30_V_load_5 = load i16* %weights_30_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 814 'load' 'weights_30_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 815 [1/2] (0.79ns)   --->   "%weights_31_V_load_2 = load i16* %weights_31_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 815 'load' 'weights_31_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 816 [1/2] (0.79ns)   --->   "%weights_31_V_load_3 = load i16* %weights_31_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 816 'load' 'weights_31_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 817 [2/2] (0.79ns)   --->   "%weights_31_V_load_4 = load i16* %weights_31_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 817 'load' 'weights_31_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_4 : Operation 818 [2/2] (0.79ns)   --->   "%weights_31_V_load_5 = load i16* %weights_31_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 818 'load' 'weights_31_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>

State 5 <SV = 4> <Delay = 3.14>
ST_5 : Operation 819 [1/1] (0.74ns)   --->   "%add_ln98_2 = add i4 3, %zext_ln98_2" [biconv.cc:98]   --->   Operation 819 'add' 'add_ln98_2' <Predicate = (!icmp_ln93)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %add_ln98_2 to i8" [biconv.cc:107]   --->   Operation 820 'zext' 'zext_ln107' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_490 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln98_2, i3 0)" [biconv.cc:107]   --->   Operation 821 'bitconcatenate' 'tmp_490' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i7 %tmp_490 to i8" [biconv.cc:107]   --->   Operation 822 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 823 [1/1] (0.89ns)   --->   "%add_ln107_1 = add i8 %zext_ln107_1, %zext_ln107" [biconv.cc:107]   --->   Operation 823 'add' 'add_ln107_1' <Predicate = (!icmp_ln93)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 824 [1/1] (0.90ns)   --->   "%add_ln107_2 = add i8 %zext_ln101_5, %add_ln107_1" [biconv.cc:107]   --->   Operation 824 'add' 'add_ln107_2' <Predicate = (!icmp_ln93)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i4 %col to i8" [biconv.cc:102]   --->   Operation 825 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 826 [1/1] (0.90ns)   --->   "%add_ln105_1 = add i8 %zext_ln102_1, %add_ln104_1" [biconv.cc:105]   --->   Operation 826 'add' 'add_ln105_1' <Predicate = (!icmp_ln93)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %add_ln105_1 to i64" [biconv.cc:105]   --->   Operation 827 'zext' 'zext_ln105' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (0.00ns)   --->   "%bottom_V_addr_4 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln105" [biconv.cc:105]   --->   Operation 828 'getelementptr' 'bottom_V_addr_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 829 [1/1] (0.90ns)   --->   "%add_ln108_1 = add i8 %zext_ln102_1, %add_ln107_1" [biconv.cc:108]   --->   Operation 829 'add' 'add_ln108_1' <Predicate = (!icmp_ln93)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %add_ln103 to i8" [biconv.cc:103]   --->   Operation 830 'zext' 'zext_ln103' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 831 [1/1] (0.90ns)   --->   "%add_ln106_1 = add i8 %zext_ln103, %add_ln104_1" [biconv.cc:106]   --->   Operation 831 'add' 'add_ln106_1' <Predicate = (!icmp_ln93)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i8 %add_ln106_1 to i64" [biconv.cc:106]   --->   Operation 832 'zext' 'zext_ln106' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%bottom_V_addr_5 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln106" [biconv.cc:106]   --->   Operation 833 'getelementptr' 'bottom_V_addr_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (0.90ns)   --->   "%add_ln109_1 = add i8 %zext_ln103, %add_ln107_1" [biconv.cc:109]   --->   Operation 834 'add' 'add_ln109_1' <Predicate = (!icmp_ln93)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 835 [1/2] (2.96ns)   --->   "%p_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_0_V_load)" [biconv.cc:101]   --->   Operation 835 'call' 'p_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 836 [1/2] (2.96ns)   --->   "%tmp1_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_0_V_load_1)" [biconv.cc:102]   --->   Operation 836 'call' 'tmp1_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 837 [1/2] (1.35ns)   --->   "%bottom_V_load_2 = load i16* %bottom_V_addr_2, align 2" [biconv.cc:103]   --->   Operation 837 'load' 'bottom_V_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 838 [2/2] (1.79ns)   --->   "%tmp2_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_0_V_load_2)" [biconv.cc:103]   --->   Operation 838 'call' 'tmp2_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 839 [1/2] (1.35ns)   --->   "%bottom_V_load_3 = load i16* %bottom_V_addr_3, align 2" [biconv.cc:104]   --->   Operation 839 'load' 'bottom_V_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 840 [2/2] (1.79ns)   --->   "%tmp3_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_0_V_load_3)" [biconv.cc:104]   --->   Operation 840 'call' 'tmp3_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 841 [2/2] (1.35ns)   --->   "%bottom_V_load_4 = load i16* %bottom_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 841 'load' 'bottom_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 842 [1/2] (0.79ns)   --->   "%weights_0_V_load_4 = load i16* %weights_0_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 842 'load' 'weights_0_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 843 [2/2] (1.35ns)   --->   "%bottom_V_load_5 = load i16* %bottom_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 843 'load' 'bottom_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 844 [1/2] (0.79ns)   --->   "%weights_0_V_load_5 = load i16* %weights_0_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 844 'load' 'weights_0_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 845 [2/2] (0.79ns)   --->   "%weights_0_V_load_6 = load i16* %weights_0_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 845 'load' 'weights_0_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 846 [2/2] (0.79ns)   --->   "%weights_0_V_load_7 = load i16* %weights_0_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 846 'load' 'weights_0_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 847 [1/2] (2.96ns)   --->   "%p_031_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_1_V_load)" [biconv.cc:101]   --->   Operation 847 'call' 'p_031_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 848 [1/2] (2.96ns)   --->   "%tmp1_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_1_V_load_1)" [biconv.cc:102]   --->   Operation 848 'call' 'tmp1_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 849 [2/2] (1.79ns)   --->   "%tmp2_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_1_V_load_2)" [biconv.cc:103]   --->   Operation 849 'call' 'tmp2_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 850 [2/2] (1.79ns)   --->   "%tmp3_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_1_V_load_3)" [biconv.cc:104]   --->   Operation 850 'call' 'tmp3_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 851 [1/2] (0.79ns)   --->   "%weights_1_V_load_4 = load i16* %weights_1_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 851 'load' 'weights_1_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 852 [1/2] (0.79ns)   --->   "%weights_1_V_load_5 = load i16* %weights_1_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 852 'load' 'weights_1_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 853 [2/2] (0.79ns)   --->   "%weights_1_V_load_6 = load i16* %weights_1_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 853 'load' 'weights_1_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 854 [2/2] (0.79ns)   --->   "%weights_1_V_load_7 = load i16* %weights_1_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 854 'load' 'weights_1_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 855 [1/2] (2.96ns)   --->   "%p_031_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_2_V_load)" [biconv.cc:101]   --->   Operation 855 'call' 'p_031_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 856 [1/2] (2.96ns)   --->   "%tmp1_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_2_V_load_1)" [biconv.cc:102]   --->   Operation 856 'call' 'tmp1_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 857 [2/2] (1.79ns)   --->   "%tmp2_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_2_V_load_2)" [biconv.cc:103]   --->   Operation 857 'call' 'tmp2_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 858 [2/2] (1.79ns)   --->   "%tmp3_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_2_V_load_3)" [biconv.cc:104]   --->   Operation 858 'call' 'tmp3_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 859 [1/2] (0.79ns)   --->   "%weights_2_V_load_4 = load i16* %weights_2_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 859 'load' 'weights_2_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 860 [1/2] (0.79ns)   --->   "%weights_2_V_load_5 = load i16* %weights_2_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 860 'load' 'weights_2_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 861 [2/2] (0.79ns)   --->   "%weights_2_V_load_6 = load i16* %weights_2_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 861 'load' 'weights_2_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 862 [2/2] (0.79ns)   --->   "%weights_2_V_load_7 = load i16* %weights_2_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 862 'load' 'weights_2_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 863 [1/2] (2.96ns)   --->   "%p_031_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_3_V_load)" [biconv.cc:101]   --->   Operation 863 'call' 'p_031_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 864 [1/2] (2.96ns)   --->   "%tmp1_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_3_V_load_1)" [biconv.cc:102]   --->   Operation 864 'call' 'tmp1_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 865 [2/2] (1.79ns)   --->   "%tmp2_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_3_V_load_2)" [biconv.cc:103]   --->   Operation 865 'call' 'tmp2_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 866 [2/2] (1.79ns)   --->   "%tmp3_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_3_V_load_3)" [biconv.cc:104]   --->   Operation 866 'call' 'tmp3_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 867 [1/2] (0.79ns)   --->   "%weights_3_V_load_4 = load i16* %weights_3_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 867 'load' 'weights_3_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 868 [1/2] (0.79ns)   --->   "%weights_3_V_load_5 = load i16* %weights_3_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 868 'load' 'weights_3_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 869 [2/2] (0.79ns)   --->   "%weights_3_V_load_6 = load i16* %weights_3_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 869 'load' 'weights_3_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 870 [2/2] (0.79ns)   --->   "%weights_3_V_load_7 = load i16* %weights_3_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 870 'load' 'weights_3_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 871 [1/2] (2.96ns)   --->   "%p_031_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_4_V_load)" [biconv.cc:101]   --->   Operation 871 'call' 'p_031_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 872 [1/2] (2.96ns)   --->   "%tmp1_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_4_V_load_1)" [biconv.cc:102]   --->   Operation 872 'call' 'tmp1_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 873 [2/2] (1.79ns)   --->   "%tmp2_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_4_V_load_2)" [biconv.cc:103]   --->   Operation 873 'call' 'tmp2_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 874 [2/2] (1.79ns)   --->   "%tmp3_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_4_V_load_3)" [biconv.cc:104]   --->   Operation 874 'call' 'tmp3_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 875 [1/2] (0.79ns)   --->   "%weights_4_V_load_4 = load i16* %weights_4_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 875 'load' 'weights_4_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 876 [1/2] (0.79ns)   --->   "%weights_4_V_load_5 = load i16* %weights_4_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 876 'load' 'weights_4_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 877 [2/2] (0.79ns)   --->   "%weights_4_V_load_6 = load i16* %weights_4_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 877 'load' 'weights_4_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 878 [2/2] (0.79ns)   --->   "%weights_4_V_load_7 = load i16* %weights_4_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 878 'load' 'weights_4_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 879 [1/2] (2.96ns)   --->   "%p_031_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_5_V_load)" [biconv.cc:101]   --->   Operation 879 'call' 'p_031_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 880 [1/2] (2.96ns)   --->   "%tmp1_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_5_V_load_1)" [biconv.cc:102]   --->   Operation 880 'call' 'tmp1_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 881 [2/2] (1.79ns)   --->   "%tmp2_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_5_V_load_2)" [biconv.cc:103]   --->   Operation 881 'call' 'tmp2_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 882 [2/2] (1.79ns)   --->   "%tmp3_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_5_V_load_3)" [biconv.cc:104]   --->   Operation 882 'call' 'tmp3_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 883 [1/2] (0.79ns)   --->   "%weights_5_V_load_4 = load i16* %weights_5_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 883 'load' 'weights_5_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 884 [1/2] (0.79ns)   --->   "%weights_5_V_load_5 = load i16* %weights_5_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 884 'load' 'weights_5_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 885 [2/2] (0.79ns)   --->   "%weights_5_V_load_6 = load i16* %weights_5_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 885 'load' 'weights_5_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 886 [2/2] (0.79ns)   --->   "%weights_5_V_load_7 = load i16* %weights_5_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 886 'load' 'weights_5_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 887 [1/2] (2.96ns)   --->   "%p_031_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_6_V_load)" [biconv.cc:101]   --->   Operation 887 'call' 'p_031_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 888 [1/2] (2.96ns)   --->   "%tmp1_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_6_V_load_1)" [biconv.cc:102]   --->   Operation 888 'call' 'tmp1_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 889 [2/2] (1.79ns)   --->   "%tmp2_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_6_V_load_2)" [biconv.cc:103]   --->   Operation 889 'call' 'tmp2_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 890 [2/2] (1.79ns)   --->   "%tmp3_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_6_V_load_3)" [biconv.cc:104]   --->   Operation 890 'call' 'tmp3_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 891 [1/2] (0.79ns)   --->   "%weights_6_V_load_4 = load i16* %weights_6_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 891 'load' 'weights_6_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 892 [1/2] (0.79ns)   --->   "%weights_6_V_load_5 = load i16* %weights_6_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 892 'load' 'weights_6_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 893 [2/2] (0.79ns)   --->   "%weights_6_V_load_6 = load i16* %weights_6_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 893 'load' 'weights_6_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 894 [2/2] (0.79ns)   --->   "%weights_6_V_load_7 = load i16* %weights_6_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 894 'load' 'weights_6_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 895 [1/2] (2.96ns)   --->   "%p_031_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_7_V_load)" [biconv.cc:101]   --->   Operation 895 'call' 'p_031_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 896 [1/2] (2.96ns)   --->   "%tmp1_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_7_V_load_1)" [biconv.cc:102]   --->   Operation 896 'call' 'tmp1_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 897 [2/2] (1.79ns)   --->   "%tmp2_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_7_V_load_2)" [biconv.cc:103]   --->   Operation 897 'call' 'tmp2_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 898 [2/2] (1.79ns)   --->   "%tmp3_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_7_V_load_3)" [biconv.cc:104]   --->   Operation 898 'call' 'tmp3_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 899 [1/2] (0.79ns)   --->   "%weights_7_V_load_4 = load i16* %weights_7_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 899 'load' 'weights_7_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 900 [1/2] (0.79ns)   --->   "%weights_7_V_load_5 = load i16* %weights_7_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 900 'load' 'weights_7_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 901 [2/2] (0.79ns)   --->   "%weights_7_V_load_6 = load i16* %weights_7_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 901 'load' 'weights_7_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 902 [2/2] (0.79ns)   --->   "%weights_7_V_load_7 = load i16* %weights_7_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 902 'load' 'weights_7_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 903 [1/2] (2.96ns)   --->   "%p_031_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_8_V_load)" [biconv.cc:101]   --->   Operation 903 'call' 'p_031_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 904 [1/2] (2.96ns)   --->   "%tmp1_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_8_V_load_1)" [biconv.cc:102]   --->   Operation 904 'call' 'tmp1_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 905 [2/2] (1.79ns)   --->   "%tmp2_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_8_V_load_2)" [biconv.cc:103]   --->   Operation 905 'call' 'tmp2_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 906 [2/2] (1.79ns)   --->   "%tmp3_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_8_V_load_3)" [biconv.cc:104]   --->   Operation 906 'call' 'tmp3_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 907 [1/2] (0.79ns)   --->   "%weights_8_V_load_4 = load i16* %weights_8_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 907 'load' 'weights_8_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 908 [1/2] (0.79ns)   --->   "%weights_8_V_load_5 = load i16* %weights_8_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 908 'load' 'weights_8_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 909 [2/2] (0.79ns)   --->   "%weights_8_V_load_6 = load i16* %weights_8_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 909 'load' 'weights_8_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 910 [2/2] (0.79ns)   --->   "%weights_8_V_load_7 = load i16* %weights_8_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 910 'load' 'weights_8_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 911 [1/2] (2.96ns)   --->   "%p_031_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_9_V_load)" [biconv.cc:101]   --->   Operation 911 'call' 'p_031_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 912 [1/2] (2.96ns)   --->   "%tmp1_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_9_V_load_1)" [biconv.cc:102]   --->   Operation 912 'call' 'tmp1_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 913 [2/2] (1.79ns)   --->   "%tmp2_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_9_V_load_2)" [biconv.cc:103]   --->   Operation 913 'call' 'tmp2_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 914 [2/2] (1.79ns)   --->   "%tmp3_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_9_V_load_3)" [biconv.cc:104]   --->   Operation 914 'call' 'tmp3_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 915 [1/2] (0.79ns)   --->   "%weights_9_V_load_4 = load i16* %weights_9_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 915 'load' 'weights_9_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 916 [1/2] (0.79ns)   --->   "%weights_9_V_load_5 = load i16* %weights_9_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 916 'load' 'weights_9_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 917 [2/2] (0.79ns)   --->   "%weights_9_V_load_6 = load i16* %weights_9_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 917 'load' 'weights_9_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 918 [2/2] (0.79ns)   --->   "%weights_9_V_load_7 = load i16* %weights_9_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 918 'load' 'weights_9_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 919 [1/2] (2.96ns)   --->   "%p_031_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_10_V_load)" [biconv.cc:101]   --->   Operation 919 'call' 'p_031_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 920 [1/2] (2.96ns)   --->   "%tmp1_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_10_V_load_1)" [biconv.cc:102]   --->   Operation 920 'call' 'tmp1_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 921 [2/2] (1.79ns)   --->   "%tmp2_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_10_V_load_2)" [biconv.cc:103]   --->   Operation 921 'call' 'tmp2_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 922 [2/2] (1.79ns)   --->   "%tmp3_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_10_V_load_3)" [biconv.cc:104]   --->   Operation 922 'call' 'tmp3_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 923 [1/2] (0.79ns)   --->   "%weights_10_V_load_4 = load i16* %weights_10_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 923 'load' 'weights_10_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 924 [1/2] (0.79ns)   --->   "%weights_10_V_load_5 = load i16* %weights_10_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 924 'load' 'weights_10_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 925 [2/2] (0.79ns)   --->   "%weights_10_V_load_6 = load i16* %weights_10_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 925 'load' 'weights_10_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 926 [2/2] (0.79ns)   --->   "%weights_10_V_load_7 = load i16* %weights_10_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 926 'load' 'weights_10_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 927 [1/2] (2.96ns)   --->   "%p_031_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_11_V_load)" [biconv.cc:101]   --->   Operation 927 'call' 'p_031_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 928 [1/2] (2.96ns)   --->   "%tmp1_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_11_V_load_1)" [biconv.cc:102]   --->   Operation 928 'call' 'tmp1_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 929 [2/2] (1.79ns)   --->   "%tmp2_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_11_V_load_2)" [biconv.cc:103]   --->   Operation 929 'call' 'tmp2_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 930 [2/2] (1.79ns)   --->   "%tmp3_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_11_V_load_3)" [biconv.cc:104]   --->   Operation 930 'call' 'tmp3_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 931 [1/2] (0.79ns)   --->   "%weights_11_V_load_4 = load i16* %weights_11_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 931 'load' 'weights_11_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 932 [1/2] (0.79ns)   --->   "%weights_11_V_load_5 = load i16* %weights_11_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 932 'load' 'weights_11_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 933 [2/2] (0.79ns)   --->   "%weights_11_V_load_6 = load i16* %weights_11_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 933 'load' 'weights_11_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 934 [2/2] (0.79ns)   --->   "%weights_11_V_load_7 = load i16* %weights_11_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 934 'load' 'weights_11_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 935 [1/2] (2.96ns)   --->   "%p_031_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_12_V_load)" [biconv.cc:101]   --->   Operation 935 'call' 'p_031_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 936 [1/2] (2.96ns)   --->   "%tmp1_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_12_V_load_1)" [biconv.cc:102]   --->   Operation 936 'call' 'tmp1_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 937 [2/2] (1.79ns)   --->   "%tmp2_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_12_V_load_2)" [biconv.cc:103]   --->   Operation 937 'call' 'tmp2_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 938 [2/2] (1.79ns)   --->   "%tmp3_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_12_V_load_3)" [biconv.cc:104]   --->   Operation 938 'call' 'tmp3_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 939 [1/2] (0.79ns)   --->   "%weights_12_V_load_4 = load i16* %weights_12_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 939 'load' 'weights_12_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 940 [1/2] (0.79ns)   --->   "%weights_12_V_load_5 = load i16* %weights_12_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 940 'load' 'weights_12_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 941 [2/2] (0.79ns)   --->   "%weights_12_V_load_6 = load i16* %weights_12_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 941 'load' 'weights_12_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 942 [2/2] (0.79ns)   --->   "%weights_12_V_load_7 = load i16* %weights_12_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 942 'load' 'weights_12_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 943 [1/2] (2.96ns)   --->   "%p_031_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_13_V_load)" [biconv.cc:101]   --->   Operation 943 'call' 'p_031_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 944 [1/2] (2.96ns)   --->   "%tmp1_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_13_V_load_1)" [biconv.cc:102]   --->   Operation 944 'call' 'tmp1_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 945 [2/2] (1.79ns)   --->   "%tmp2_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_13_V_load_2)" [biconv.cc:103]   --->   Operation 945 'call' 'tmp2_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 946 [2/2] (1.79ns)   --->   "%tmp3_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_13_V_load_3)" [biconv.cc:104]   --->   Operation 946 'call' 'tmp3_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 947 [1/2] (0.79ns)   --->   "%weights_13_V_load_4 = load i16* %weights_13_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 947 'load' 'weights_13_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 948 [1/2] (0.79ns)   --->   "%weights_13_V_load_5 = load i16* %weights_13_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 948 'load' 'weights_13_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 949 [2/2] (0.79ns)   --->   "%weights_13_V_load_6 = load i16* %weights_13_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 949 'load' 'weights_13_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 950 [2/2] (0.79ns)   --->   "%weights_13_V_load_7 = load i16* %weights_13_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 950 'load' 'weights_13_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 951 [1/2] (2.96ns)   --->   "%p_031_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_14_V_load)" [biconv.cc:101]   --->   Operation 951 'call' 'p_031_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 952 [1/2] (2.96ns)   --->   "%tmp1_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_14_V_load_1)" [biconv.cc:102]   --->   Operation 952 'call' 'tmp1_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 953 [2/2] (1.79ns)   --->   "%tmp2_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_14_V_load_2)" [biconv.cc:103]   --->   Operation 953 'call' 'tmp2_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 954 [2/2] (1.79ns)   --->   "%tmp3_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_14_V_load_3)" [biconv.cc:104]   --->   Operation 954 'call' 'tmp3_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 955 [1/2] (0.79ns)   --->   "%weights_14_V_load_4 = load i16* %weights_14_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 955 'load' 'weights_14_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 956 [1/2] (0.79ns)   --->   "%weights_14_V_load_5 = load i16* %weights_14_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 956 'load' 'weights_14_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 957 [2/2] (0.79ns)   --->   "%weights_14_V_load_6 = load i16* %weights_14_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 957 'load' 'weights_14_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 958 [2/2] (0.79ns)   --->   "%weights_14_V_load_7 = load i16* %weights_14_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 958 'load' 'weights_14_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 959 [1/2] (2.96ns)   --->   "%p_031_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_15_V_load)" [biconv.cc:101]   --->   Operation 959 'call' 'p_031_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 960 [1/2] (2.96ns)   --->   "%tmp1_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_15_V_load_1)" [biconv.cc:102]   --->   Operation 960 'call' 'tmp1_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 961 [2/2] (1.79ns)   --->   "%tmp2_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_15_V_load_2)" [biconv.cc:103]   --->   Operation 961 'call' 'tmp2_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 962 [2/2] (1.79ns)   --->   "%tmp3_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_15_V_load_3)" [biconv.cc:104]   --->   Operation 962 'call' 'tmp3_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 963 [1/2] (0.79ns)   --->   "%weights_15_V_load_4 = load i16* %weights_15_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 963 'load' 'weights_15_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 964 [1/2] (0.79ns)   --->   "%weights_15_V_load_5 = load i16* %weights_15_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 964 'load' 'weights_15_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 965 [2/2] (0.79ns)   --->   "%weights_15_V_load_6 = load i16* %weights_15_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 965 'load' 'weights_15_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 966 [2/2] (0.79ns)   --->   "%weights_15_V_load_7 = load i16* %weights_15_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 966 'load' 'weights_15_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 967 [1/2] (2.96ns)   --->   "%p_031_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_16_V_load)" [biconv.cc:101]   --->   Operation 967 'call' 'p_031_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 968 [1/2] (2.96ns)   --->   "%tmp1_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_16_V_load_1)" [biconv.cc:102]   --->   Operation 968 'call' 'tmp1_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 969 [2/2] (1.79ns)   --->   "%tmp2_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_16_V_load_2)" [biconv.cc:103]   --->   Operation 969 'call' 'tmp2_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 970 [2/2] (1.79ns)   --->   "%tmp3_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_16_V_load_3)" [biconv.cc:104]   --->   Operation 970 'call' 'tmp3_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 971 [1/2] (0.79ns)   --->   "%weights_16_V_load_4 = load i16* %weights_16_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 971 'load' 'weights_16_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 972 [1/2] (0.79ns)   --->   "%weights_16_V_load_5 = load i16* %weights_16_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 972 'load' 'weights_16_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 973 [2/2] (0.79ns)   --->   "%weights_16_V_load_6 = load i16* %weights_16_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 973 'load' 'weights_16_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 974 [2/2] (0.79ns)   --->   "%weights_16_V_load_7 = load i16* %weights_16_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 974 'load' 'weights_16_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 975 [1/2] (2.96ns)   --->   "%p_031_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_17_V_load)" [biconv.cc:101]   --->   Operation 975 'call' 'p_031_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 976 [1/2] (2.96ns)   --->   "%tmp1_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_17_V_load_1)" [biconv.cc:102]   --->   Operation 976 'call' 'tmp1_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 977 [2/2] (1.79ns)   --->   "%tmp2_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_17_V_load_2)" [biconv.cc:103]   --->   Operation 977 'call' 'tmp2_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 978 [2/2] (1.79ns)   --->   "%tmp3_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_17_V_load_3)" [biconv.cc:104]   --->   Operation 978 'call' 'tmp3_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 979 [1/2] (0.79ns)   --->   "%weights_17_V_load_4 = load i16* %weights_17_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 979 'load' 'weights_17_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 980 [1/2] (0.79ns)   --->   "%weights_17_V_load_5 = load i16* %weights_17_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 980 'load' 'weights_17_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 981 [2/2] (0.79ns)   --->   "%weights_17_V_load_6 = load i16* %weights_17_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 981 'load' 'weights_17_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 982 [2/2] (0.79ns)   --->   "%weights_17_V_load_7 = load i16* %weights_17_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 982 'load' 'weights_17_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 983 [1/2] (2.96ns)   --->   "%p_031_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_18_V_load)" [biconv.cc:101]   --->   Operation 983 'call' 'p_031_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 984 [1/2] (2.96ns)   --->   "%tmp1_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_18_V_load_1)" [biconv.cc:102]   --->   Operation 984 'call' 'tmp1_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 985 [2/2] (1.79ns)   --->   "%tmp2_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_18_V_load_2)" [biconv.cc:103]   --->   Operation 985 'call' 'tmp2_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 986 [2/2] (1.79ns)   --->   "%tmp3_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_18_V_load_3)" [biconv.cc:104]   --->   Operation 986 'call' 'tmp3_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 987 [1/2] (0.79ns)   --->   "%weights_18_V_load_4 = load i16* %weights_18_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 987 'load' 'weights_18_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 988 [1/2] (0.79ns)   --->   "%weights_18_V_load_5 = load i16* %weights_18_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 988 'load' 'weights_18_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 989 [2/2] (0.79ns)   --->   "%weights_18_V_load_6 = load i16* %weights_18_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 989 'load' 'weights_18_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 990 [2/2] (0.79ns)   --->   "%weights_18_V_load_7 = load i16* %weights_18_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 990 'load' 'weights_18_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 991 [1/2] (2.96ns)   --->   "%p_031_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_19_V_load)" [biconv.cc:101]   --->   Operation 991 'call' 'p_031_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 992 [1/2] (2.96ns)   --->   "%tmp1_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_19_V_load_1)" [biconv.cc:102]   --->   Operation 992 'call' 'tmp1_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 993 [2/2] (1.79ns)   --->   "%tmp2_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_19_V_load_2)" [biconv.cc:103]   --->   Operation 993 'call' 'tmp2_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 994 [2/2] (1.79ns)   --->   "%tmp3_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_19_V_load_3)" [biconv.cc:104]   --->   Operation 994 'call' 'tmp3_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 995 [1/2] (0.79ns)   --->   "%weights_19_V_load_4 = load i16* %weights_19_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 995 'load' 'weights_19_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 996 [1/2] (0.79ns)   --->   "%weights_19_V_load_5 = load i16* %weights_19_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 996 'load' 'weights_19_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 997 [2/2] (0.79ns)   --->   "%weights_19_V_load_6 = load i16* %weights_19_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 997 'load' 'weights_19_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 998 [2/2] (0.79ns)   --->   "%weights_19_V_load_7 = load i16* %weights_19_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 998 'load' 'weights_19_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 999 [1/2] (2.96ns)   --->   "%p_031_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_20_V_load)" [biconv.cc:101]   --->   Operation 999 'call' 'p_031_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1000 [1/2] (2.96ns)   --->   "%tmp1_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_20_V_load_1)" [biconv.cc:102]   --->   Operation 1000 'call' 'tmp1_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1001 [2/2] (1.79ns)   --->   "%tmp2_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_20_V_load_2)" [biconv.cc:103]   --->   Operation 1001 'call' 'tmp2_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1002 [2/2] (1.79ns)   --->   "%tmp3_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_20_V_load_3)" [biconv.cc:104]   --->   Operation 1002 'call' 'tmp3_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1003 [1/2] (0.79ns)   --->   "%weights_20_V_load_4 = load i16* %weights_20_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1003 'load' 'weights_20_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1004 [1/2] (0.79ns)   --->   "%weights_20_V_load_5 = load i16* %weights_20_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1004 'load' 'weights_20_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1005 [2/2] (0.79ns)   --->   "%weights_20_V_load_6 = load i16* %weights_20_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1005 'load' 'weights_20_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1006 [2/2] (0.79ns)   --->   "%weights_20_V_load_7 = load i16* %weights_20_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1006 'load' 'weights_20_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1007 [1/2] (2.96ns)   --->   "%p_031_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_21_V_load)" [biconv.cc:101]   --->   Operation 1007 'call' 'p_031_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1008 [1/2] (2.96ns)   --->   "%tmp1_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_21_V_load_1)" [biconv.cc:102]   --->   Operation 1008 'call' 'tmp1_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1009 [2/2] (1.79ns)   --->   "%tmp2_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_21_V_load_2)" [biconv.cc:103]   --->   Operation 1009 'call' 'tmp2_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1010 [2/2] (1.79ns)   --->   "%tmp3_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_21_V_load_3)" [biconv.cc:104]   --->   Operation 1010 'call' 'tmp3_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1011 [1/2] (0.79ns)   --->   "%weights_21_V_load_4 = load i16* %weights_21_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1011 'load' 'weights_21_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1012 [1/2] (0.79ns)   --->   "%weights_21_V_load_5 = load i16* %weights_21_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1012 'load' 'weights_21_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1013 [2/2] (0.79ns)   --->   "%weights_21_V_load_6 = load i16* %weights_21_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1013 'load' 'weights_21_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1014 [2/2] (0.79ns)   --->   "%weights_21_V_load_7 = load i16* %weights_21_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1014 'load' 'weights_21_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1015 [1/2] (2.96ns)   --->   "%p_031_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_22_V_load)" [biconv.cc:101]   --->   Operation 1015 'call' 'p_031_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1016 [1/2] (2.96ns)   --->   "%tmp1_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_22_V_load_1)" [biconv.cc:102]   --->   Operation 1016 'call' 'tmp1_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1017 [2/2] (1.79ns)   --->   "%tmp2_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_22_V_load_2)" [biconv.cc:103]   --->   Operation 1017 'call' 'tmp2_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1018 [2/2] (1.79ns)   --->   "%tmp3_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_22_V_load_3)" [biconv.cc:104]   --->   Operation 1018 'call' 'tmp3_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1019 [1/2] (0.79ns)   --->   "%weights_22_V_load_4 = load i16* %weights_22_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1019 'load' 'weights_22_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1020 [1/2] (0.79ns)   --->   "%weights_22_V_load_5 = load i16* %weights_22_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1020 'load' 'weights_22_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1021 [2/2] (0.79ns)   --->   "%weights_22_V_load_6 = load i16* %weights_22_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1021 'load' 'weights_22_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1022 [2/2] (0.79ns)   --->   "%weights_22_V_load_7 = load i16* %weights_22_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1022 'load' 'weights_22_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1023 [1/2] (2.96ns)   --->   "%p_031_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_23_V_load)" [biconv.cc:101]   --->   Operation 1023 'call' 'p_031_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1024 [1/2] (2.96ns)   --->   "%tmp1_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_23_V_load_1)" [biconv.cc:102]   --->   Operation 1024 'call' 'tmp1_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1025 [2/2] (1.79ns)   --->   "%tmp2_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_23_V_load_2)" [biconv.cc:103]   --->   Operation 1025 'call' 'tmp2_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1026 [2/2] (1.79ns)   --->   "%tmp3_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_23_V_load_3)" [biconv.cc:104]   --->   Operation 1026 'call' 'tmp3_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1027 [1/2] (0.79ns)   --->   "%weights_23_V_load_4 = load i16* %weights_23_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1027 'load' 'weights_23_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1028 [1/2] (0.79ns)   --->   "%weights_23_V_load_5 = load i16* %weights_23_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1028 'load' 'weights_23_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1029 [2/2] (0.79ns)   --->   "%weights_23_V_load_6 = load i16* %weights_23_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1029 'load' 'weights_23_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1030 [2/2] (0.79ns)   --->   "%weights_23_V_load_7 = load i16* %weights_23_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1030 'load' 'weights_23_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1031 [1/2] (2.96ns)   --->   "%p_031_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_24_V_load)" [biconv.cc:101]   --->   Operation 1031 'call' 'p_031_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1032 [1/2] (2.96ns)   --->   "%tmp1_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_24_V_load_1)" [biconv.cc:102]   --->   Operation 1032 'call' 'tmp1_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1033 [2/2] (1.79ns)   --->   "%tmp2_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_24_V_load_2)" [biconv.cc:103]   --->   Operation 1033 'call' 'tmp2_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1034 [2/2] (1.79ns)   --->   "%tmp3_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_24_V_load_3)" [biconv.cc:104]   --->   Operation 1034 'call' 'tmp3_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1035 [1/2] (0.79ns)   --->   "%weights_24_V_load_4 = load i16* %weights_24_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1035 'load' 'weights_24_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1036 [1/2] (0.79ns)   --->   "%weights_24_V_load_5 = load i16* %weights_24_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1036 'load' 'weights_24_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1037 [2/2] (0.79ns)   --->   "%weights_24_V_load_6 = load i16* %weights_24_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1037 'load' 'weights_24_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1038 [2/2] (0.79ns)   --->   "%weights_24_V_load_7 = load i16* %weights_24_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1038 'load' 'weights_24_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1039 [1/2] (2.96ns)   --->   "%p_031_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_25_V_load)" [biconv.cc:101]   --->   Operation 1039 'call' 'p_031_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1040 [1/2] (2.96ns)   --->   "%tmp1_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_25_V_load_1)" [biconv.cc:102]   --->   Operation 1040 'call' 'tmp1_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1041 [2/2] (1.79ns)   --->   "%tmp2_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_25_V_load_2)" [biconv.cc:103]   --->   Operation 1041 'call' 'tmp2_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1042 [2/2] (1.79ns)   --->   "%tmp3_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_25_V_load_3)" [biconv.cc:104]   --->   Operation 1042 'call' 'tmp3_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1043 [1/2] (0.79ns)   --->   "%weights_25_V_load_4 = load i16* %weights_25_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1043 'load' 'weights_25_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1044 [1/2] (0.79ns)   --->   "%weights_25_V_load_5 = load i16* %weights_25_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1044 'load' 'weights_25_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1045 [2/2] (0.79ns)   --->   "%weights_25_V_load_6 = load i16* %weights_25_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1045 'load' 'weights_25_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1046 [2/2] (0.79ns)   --->   "%weights_25_V_load_7 = load i16* %weights_25_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1046 'load' 'weights_25_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1047 [1/2] (2.96ns)   --->   "%p_031_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_26_V_load)" [biconv.cc:101]   --->   Operation 1047 'call' 'p_031_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1048 [1/2] (2.96ns)   --->   "%tmp1_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_26_V_load_1)" [biconv.cc:102]   --->   Operation 1048 'call' 'tmp1_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1049 [2/2] (1.79ns)   --->   "%tmp2_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_26_V_load_2)" [biconv.cc:103]   --->   Operation 1049 'call' 'tmp2_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1050 [2/2] (1.79ns)   --->   "%tmp3_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_26_V_load_3)" [biconv.cc:104]   --->   Operation 1050 'call' 'tmp3_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1051 [1/2] (0.79ns)   --->   "%weights_26_V_load_4 = load i16* %weights_26_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1051 'load' 'weights_26_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1052 [1/2] (0.79ns)   --->   "%weights_26_V_load_5 = load i16* %weights_26_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1052 'load' 'weights_26_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1053 [2/2] (0.79ns)   --->   "%weights_26_V_load_6 = load i16* %weights_26_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1053 'load' 'weights_26_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1054 [2/2] (0.79ns)   --->   "%weights_26_V_load_7 = load i16* %weights_26_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1054 'load' 'weights_26_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1055 [1/2] (2.96ns)   --->   "%p_031_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_27_V_load)" [biconv.cc:101]   --->   Operation 1055 'call' 'p_031_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1056 [1/2] (2.96ns)   --->   "%tmp1_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_27_V_load_1)" [biconv.cc:102]   --->   Operation 1056 'call' 'tmp1_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1057 [2/2] (1.79ns)   --->   "%tmp2_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_27_V_load_2)" [biconv.cc:103]   --->   Operation 1057 'call' 'tmp2_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1058 [2/2] (1.79ns)   --->   "%tmp3_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_27_V_load_3)" [biconv.cc:104]   --->   Operation 1058 'call' 'tmp3_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1059 [1/2] (0.79ns)   --->   "%weights_27_V_load_4 = load i16* %weights_27_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1059 'load' 'weights_27_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1060 [1/2] (0.79ns)   --->   "%weights_27_V_load_5 = load i16* %weights_27_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1060 'load' 'weights_27_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1061 [2/2] (0.79ns)   --->   "%weights_27_V_load_6 = load i16* %weights_27_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1061 'load' 'weights_27_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1062 [2/2] (0.79ns)   --->   "%weights_27_V_load_7 = load i16* %weights_27_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1062 'load' 'weights_27_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1063 [1/2] (2.96ns)   --->   "%p_031_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_28_V_load)" [biconv.cc:101]   --->   Operation 1063 'call' 'p_031_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1064 [1/2] (2.96ns)   --->   "%tmp1_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_28_V_load_1)" [biconv.cc:102]   --->   Operation 1064 'call' 'tmp1_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1065 [2/2] (1.79ns)   --->   "%tmp2_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_28_V_load_2)" [biconv.cc:103]   --->   Operation 1065 'call' 'tmp2_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1066 [2/2] (1.79ns)   --->   "%tmp3_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_28_V_load_3)" [biconv.cc:104]   --->   Operation 1066 'call' 'tmp3_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1067 [1/2] (0.79ns)   --->   "%weights_28_V_load_4 = load i16* %weights_28_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1067 'load' 'weights_28_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1068 [1/2] (0.79ns)   --->   "%weights_28_V_load_5 = load i16* %weights_28_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1068 'load' 'weights_28_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1069 [2/2] (0.79ns)   --->   "%weights_28_V_load_6 = load i16* %weights_28_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1069 'load' 'weights_28_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1070 [2/2] (0.79ns)   --->   "%weights_28_V_load_7 = load i16* %weights_28_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1070 'load' 'weights_28_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1071 [1/2] (0.79ns)   --->   "%weights_29_V_load_4 = load i16* %weights_29_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1071 'load' 'weights_29_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1072 [1/2] (0.79ns)   --->   "%weights_29_V_load_5 = load i16* %weights_29_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1072 'load' 'weights_29_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1073 [2/2] (0.79ns)   --->   "%weights_29_V_load_6 = load i16* %weights_29_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1073 'load' 'weights_29_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1074 [2/2] (0.79ns)   --->   "%weights_29_V_load_7 = load i16* %weights_29_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1074 'load' 'weights_29_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1075 [1/2] (0.79ns)   --->   "%weights_30_V_load_4 = load i16* %weights_30_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1075 'load' 'weights_30_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1076 [1/2] (0.79ns)   --->   "%weights_30_V_load_5 = load i16* %weights_30_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1076 'load' 'weights_30_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1077 [2/2] (0.79ns)   --->   "%weights_30_V_load_6 = load i16* %weights_30_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1077 'load' 'weights_30_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1078 [2/2] (0.79ns)   --->   "%weights_30_V_load_7 = load i16* %weights_30_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1078 'load' 'weights_30_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1079 [1/2] (0.79ns)   --->   "%weights_31_V_load_4 = load i16* %weights_31_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1079 'load' 'weights_31_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1080 [1/2] (0.79ns)   --->   "%weights_31_V_load_5 = load i16* %weights_31_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1080 'load' 'weights_31_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1081 [2/2] (0.79ns)   --->   "%weights_31_V_load_6 = load i16* %weights_31_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1081 'load' 'weights_31_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_5 : Operation 1082 [2/2] (0.79ns)   --->   "%weights_31_V_load_7 = load i16* %weights_31_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1082 'load' 'weights_31_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>

State 6 <SV = 5> <Delay = 3.14>
ST_6 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i8 %add_ln107_2 to i64" [biconv.cc:107]   --->   Operation 1083 'zext' 'zext_ln107_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 1084 [1/1] (0.00ns)   --->   "%bottom_V_addr_6 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln107_2" [biconv.cc:107]   --->   Operation 1084 'getelementptr' 'bottom_V_addr_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %add_ln108_1 to i64" [biconv.cc:108]   --->   Operation 1085 'zext' 'zext_ln108' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 1086 [1/1] (0.00ns)   --->   "%bottom_V_addr_7 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln108" [biconv.cc:108]   --->   Operation 1086 'getelementptr' 'bottom_V_addr_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 1087 [1/2] (2.96ns)   --->   "%tmp2_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_0_V_load_2)" [biconv.cc:103]   --->   Operation 1087 'call' 'tmp2_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1088 [1/2] (2.96ns)   --->   "%tmp3_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_0_V_load_3)" [biconv.cc:104]   --->   Operation 1088 'call' 'tmp3_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1089 [1/2] (1.35ns)   --->   "%bottom_V_load_4 = load i16* %bottom_V_addr_4, align 2" [biconv.cc:105]   --->   Operation 1089 'load' 'bottom_V_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1090 [2/2] (1.79ns)   --->   "%tmp4_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_0_V_load_4)" [biconv.cc:105]   --->   Operation 1090 'call' 'tmp4_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1091 [1/2] (1.35ns)   --->   "%bottom_V_load_5 = load i16* %bottom_V_addr_5, align 2" [biconv.cc:106]   --->   Operation 1091 'load' 'bottom_V_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1092 [2/2] (1.79ns)   --->   "%tmp5_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_0_V_load_5)" [biconv.cc:106]   --->   Operation 1092 'call' 'tmp5_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1093 [2/2] (1.35ns)   --->   "%bottom_V_load_6 = load i16* %bottom_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1093 'load' 'bottom_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1094 [1/2] (0.79ns)   --->   "%weights_0_V_load_6 = load i16* %weights_0_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1094 'load' 'weights_0_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1095 [2/2] (1.35ns)   --->   "%bottom_V_load_7 = load i16* %bottom_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1095 'load' 'bottom_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1096 [1/2] (0.79ns)   --->   "%weights_0_V_load_7 = load i16* %weights_0_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1096 'load' 'weights_0_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1097 [2/2] (0.79ns)   --->   "%weights_0_V_load_8 = load i16* %weights_0_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1097 'load' 'weights_0_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1098 [1/2] (2.96ns)   --->   "%tmp2_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_1_V_load_2)" [biconv.cc:103]   --->   Operation 1098 'call' 'tmp2_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1099 [1/2] (2.96ns)   --->   "%tmp3_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_1_V_load_3)" [biconv.cc:104]   --->   Operation 1099 'call' 'tmp3_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1100 [2/2] (1.79ns)   --->   "%tmp4_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_1_V_load_4)" [biconv.cc:105]   --->   Operation 1100 'call' 'tmp4_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1101 [2/2] (1.79ns)   --->   "%tmp5_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_1_V_load_5)" [biconv.cc:106]   --->   Operation 1101 'call' 'tmp5_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1102 [1/2] (0.79ns)   --->   "%weights_1_V_load_6 = load i16* %weights_1_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1102 'load' 'weights_1_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1103 [1/2] (0.79ns)   --->   "%weights_1_V_load_7 = load i16* %weights_1_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1103 'load' 'weights_1_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1104 [2/2] (0.79ns)   --->   "%weights_1_V_load_8 = load i16* %weights_1_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1104 'load' 'weights_1_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1105 [1/2] (2.96ns)   --->   "%tmp2_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_2_V_load_2)" [biconv.cc:103]   --->   Operation 1105 'call' 'tmp2_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1106 [1/2] (2.96ns)   --->   "%tmp3_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_2_V_load_3)" [biconv.cc:104]   --->   Operation 1106 'call' 'tmp3_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1107 [2/2] (1.79ns)   --->   "%tmp4_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_2_V_load_4)" [biconv.cc:105]   --->   Operation 1107 'call' 'tmp4_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1108 [2/2] (1.79ns)   --->   "%tmp5_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_2_V_load_5)" [biconv.cc:106]   --->   Operation 1108 'call' 'tmp5_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1109 [1/2] (0.79ns)   --->   "%weights_2_V_load_6 = load i16* %weights_2_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1109 'load' 'weights_2_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1110 [1/2] (0.79ns)   --->   "%weights_2_V_load_7 = load i16* %weights_2_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1110 'load' 'weights_2_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1111 [2/2] (0.79ns)   --->   "%weights_2_V_load_8 = load i16* %weights_2_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1111 'load' 'weights_2_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1112 [1/2] (2.96ns)   --->   "%tmp2_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_3_V_load_2)" [biconv.cc:103]   --->   Operation 1112 'call' 'tmp2_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1113 [1/2] (2.96ns)   --->   "%tmp3_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_3_V_load_3)" [biconv.cc:104]   --->   Operation 1113 'call' 'tmp3_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1114 [2/2] (1.79ns)   --->   "%tmp4_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_3_V_load_4)" [biconv.cc:105]   --->   Operation 1114 'call' 'tmp4_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1115 [2/2] (1.79ns)   --->   "%tmp5_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_3_V_load_5)" [biconv.cc:106]   --->   Operation 1115 'call' 'tmp5_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1116 [1/2] (0.79ns)   --->   "%weights_3_V_load_6 = load i16* %weights_3_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1116 'load' 'weights_3_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1117 [1/2] (0.79ns)   --->   "%weights_3_V_load_7 = load i16* %weights_3_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1117 'load' 'weights_3_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1118 [2/2] (0.79ns)   --->   "%weights_3_V_load_8 = load i16* %weights_3_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1118 'load' 'weights_3_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1119 [1/2] (2.96ns)   --->   "%tmp2_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_4_V_load_2)" [biconv.cc:103]   --->   Operation 1119 'call' 'tmp2_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1120 [1/2] (2.96ns)   --->   "%tmp3_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_4_V_load_3)" [biconv.cc:104]   --->   Operation 1120 'call' 'tmp3_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1121 [2/2] (1.79ns)   --->   "%tmp4_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_4_V_load_4)" [biconv.cc:105]   --->   Operation 1121 'call' 'tmp4_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1122 [2/2] (1.79ns)   --->   "%tmp5_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_4_V_load_5)" [biconv.cc:106]   --->   Operation 1122 'call' 'tmp5_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1123 [1/2] (0.79ns)   --->   "%weights_4_V_load_6 = load i16* %weights_4_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1123 'load' 'weights_4_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1124 [1/2] (0.79ns)   --->   "%weights_4_V_load_7 = load i16* %weights_4_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1124 'load' 'weights_4_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1125 [2/2] (0.79ns)   --->   "%weights_4_V_load_8 = load i16* %weights_4_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1125 'load' 'weights_4_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1126 [1/2] (2.96ns)   --->   "%tmp2_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_5_V_load_2)" [biconv.cc:103]   --->   Operation 1126 'call' 'tmp2_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1127 [1/2] (2.96ns)   --->   "%tmp3_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_5_V_load_3)" [biconv.cc:104]   --->   Operation 1127 'call' 'tmp3_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1128 [2/2] (1.79ns)   --->   "%tmp4_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_5_V_load_4)" [biconv.cc:105]   --->   Operation 1128 'call' 'tmp4_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1129 [2/2] (1.79ns)   --->   "%tmp5_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_5_V_load_5)" [biconv.cc:106]   --->   Operation 1129 'call' 'tmp5_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1130 [1/2] (0.79ns)   --->   "%weights_5_V_load_6 = load i16* %weights_5_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1130 'load' 'weights_5_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1131 [1/2] (0.79ns)   --->   "%weights_5_V_load_7 = load i16* %weights_5_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1131 'load' 'weights_5_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1132 [2/2] (0.79ns)   --->   "%weights_5_V_load_8 = load i16* %weights_5_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1132 'load' 'weights_5_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1133 [1/2] (2.96ns)   --->   "%tmp2_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_6_V_load_2)" [biconv.cc:103]   --->   Operation 1133 'call' 'tmp2_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1134 [1/2] (2.96ns)   --->   "%tmp3_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_6_V_load_3)" [biconv.cc:104]   --->   Operation 1134 'call' 'tmp3_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1135 [2/2] (1.79ns)   --->   "%tmp4_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_6_V_load_4)" [biconv.cc:105]   --->   Operation 1135 'call' 'tmp4_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1136 [2/2] (1.79ns)   --->   "%tmp5_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_6_V_load_5)" [biconv.cc:106]   --->   Operation 1136 'call' 'tmp5_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1137 [1/2] (0.79ns)   --->   "%weights_6_V_load_6 = load i16* %weights_6_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1137 'load' 'weights_6_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1138 [1/2] (0.79ns)   --->   "%weights_6_V_load_7 = load i16* %weights_6_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1138 'load' 'weights_6_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1139 [2/2] (0.79ns)   --->   "%weights_6_V_load_8 = load i16* %weights_6_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1139 'load' 'weights_6_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1140 [1/2] (2.96ns)   --->   "%tmp2_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_7_V_load_2)" [biconv.cc:103]   --->   Operation 1140 'call' 'tmp2_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1141 [1/2] (2.96ns)   --->   "%tmp3_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_7_V_load_3)" [biconv.cc:104]   --->   Operation 1141 'call' 'tmp3_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1142 [2/2] (1.79ns)   --->   "%tmp4_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_7_V_load_4)" [biconv.cc:105]   --->   Operation 1142 'call' 'tmp4_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1143 [2/2] (1.79ns)   --->   "%tmp5_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_7_V_load_5)" [biconv.cc:106]   --->   Operation 1143 'call' 'tmp5_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1144 [1/2] (0.79ns)   --->   "%weights_7_V_load_6 = load i16* %weights_7_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1144 'load' 'weights_7_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1145 [1/2] (0.79ns)   --->   "%weights_7_V_load_7 = load i16* %weights_7_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1145 'load' 'weights_7_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1146 [2/2] (0.79ns)   --->   "%weights_7_V_load_8 = load i16* %weights_7_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1146 'load' 'weights_7_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1147 [1/2] (2.96ns)   --->   "%tmp2_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_8_V_load_2)" [biconv.cc:103]   --->   Operation 1147 'call' 'tmp2_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1148 [1/2] (2.96ns)   --->   "%tmp3_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_8_V_load_3)" [biconv.cc:104]   --->   Operation 1148 'call' 'tmp3_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1149 [2/2] (1.79ns)   --->   "%tmp4_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_8_V_load_4)" [biconv.cc:105]   --->   Operation 1149 'call' 'tmp4_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1150 [2/2] (1.79ns)   --->   "%tmp5_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_8_V_load_5)" [biconv.cc:106]   --->   Operation 1150 'call' 'tmp5_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1151 [1/2] (0.79ns)   --->   "%weights_8_V_load_6 = load i16* %weights_8_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1151 'load' 'weights_8_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1152 [1/2] (0.79ns)   --->   "%weights_8_V_load_7 = load i16* %weights_8_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1152 'load' 'weights_8_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1153 [2/2] (0.79ns)   --->   "%weights_8_V_load_8 = load i16* %weights_8_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1153 'load' 'weights_8_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1154 [1/2] (2.96ns)   --->   "%tmp2_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_9_V_load_2)" [biconv.cc:103]   --->   Operation 1154 'call' 'tmp2_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1155 [1/2] (2.96ns)   --->   "%tmp3_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_9_V_load_3)" [biconv.cc:104]   --->   Operation 1155 'call' 'tmp3_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1156 [2/2] (1.79ns)   --->   "%tmp4_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_9_V_load_4)" [biconv.cc:105]   --->   Operation 1156 'call' 'tmp4_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1157 [2/2] (1.79ns)   --->   "%tmp5_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_9_V_load_5)" [biconv.cc:106]   --->   Operation 1157 'call' 'tmp5_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1158 [1/2] (0.79ns)   --->   "%weights_9_V_load_6 = load i16* %weights_9_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1158 'load' 'weights_9_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1159 [1/2] (0.79ns)   --->   "%weights_9_V_load_7 = load i16* %weights_9_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1159 'load' 'weights_9_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1160 [2/2] (0.79ns)   --->   "%weights_9_V_load_8 = load i16* %weights_9_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1160 'load' 'weights_9_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1161 [1/2] (2.96ns)   --->   "%tmp2_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_10_V_load_2)" [biconv.cc:103]   --->   Operation 1161 'call' 'tmp2_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1162 [1/2] (2.96ns)   --->   "%tmp3_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_10_V_load_3)" [biconv.cc:104]   --->   Operation 1162 'call' 'tmp3_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1163 [2/2] (1.79ns)   --->   "%tmp4_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_10_V_load_4)" [biconv.cc:105]   --->   Operation 1163 'call' 'tmp4_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1164 [2/2] (1.79ns)   --->   "%tmp5_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_10_V_load_5)" [biconv.cc:106]   --->   Operation 1164 'call' 'tmp5_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1165 [1/2] (0.79ns)   --->   "%weights_10_V_load_6 = load i16* %weights_10_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1165 'load' 'weights_10_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1166 [1/2] (0.79ns)   --->   "%weights_10_V_load_7 = load i16* %weights_10_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1166 'load' 'weights_10_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1167 [2/2] (0.79ns)   --->   "%weights_10_V_load_8 = load i16* %weights_10_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1167 'load' 'weights_10_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1168 [1/2] (2.96ns)   --->   "%tmp2_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_11_V_load_2)" [biconv.cc:103]   --->   Operation 1168 'call' 'tmp2_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1169 [1/2] (2.96ns)   --->   "%tmp3_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_11_V_load_3)" [biconv.cc:104]   --->   Operation 1169 'call' 'tmp3_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1170 [2/2] (1.79ns)   --->   "%tmp4_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_11_V_load_4)" [biconv.cc:105]   --->   Operation 1170 'call' 'tmp4_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1171 [2/2] (1.79ns)   --->   "%tmp5_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_11_V_load_5)" [biconv.cc:106]   --->   Operation 1171 'call' 'tmp5_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1172 [1/2] (0.79ns)   --->   "%weights_11_V_load_6 = load i16* %weights_11_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1172 'load' 'weights_11_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1173 [1/2] (0.79ns)   --->   "%weights_11_V_load_7 = load i16* %weights_11_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1173 'load' 'weights_11_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1174 [2/2] (0.79ns)   --->   "%weights_11_V_load_8 = load i16* %weights_11_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1174 'load' 'weights_11_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1175 [1/2] (2.96ns)   --->   "%tmp2_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_12_V_load_2)" [biconv.cc:103]   --->   Operation 1175 'call' 'tmp2_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1176 [1/2] (2.96ns)   --->   "%tmp3_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_12_V_load_3)" [biconv.cc:104]   --->   Operation 1176 'call' 'tmp3_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1177 [2/2] (1.79ns)   --->   "%tmp4_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_12_V_load_4)" [biconv.cc:105]   --->   Operation 1177 'call' 'tmp4_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1178 [2/2] (1.79ns)   --->   "%tmp5_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_12_V_load_5)" [biconv.cc:106]   --->   Operation 1178 'call' 'tmp5_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1179 [1/2] (0.79ns)   --->   "%weights_12_V_load_6 = load i16* %weights_12_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1179 'load' 'weights_12_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1180 [1/2] (0.79ns)   --->   "%weights_12_V_load_7 = load i16* %weights_12_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1180 'load' 'weights_12_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1181 [2/2] (0.79ns)   --->   "%weights_12_V_load_8 = load i16* %weights_12_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1181 'load' 'weights_12_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1182 [1/2] (2.96ns)   --->   "%tmp2_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_13_V_load_2)" [biconv.cc:103]   --->   Operation 1182 'call' 'tmp2_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1183 [1/2] (2.96ns)   --->   "%tmp3_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_13_V_load_3)" [biconv.cc:104]   --->   Operation 1183 'call' 'tmp3_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1184 [2/2] (1.79ns)   --->   "%tmp4_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_13_V_load_4)" [biconv.cc:105]   --->   Operation 1184 'call' 'tmp4_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1185 [2/2] (1.79ns)   --->   "%tmp5_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_13_V_load_5)" [biconv.cc:106]   --->   Operation 1185 'call' 'tmp5_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1186 [1/2] (0.79ns)   --->   "%weights_13_V_load_6 = load i16* %weights_13_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1186 'load' 'weights_13_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1187 [1/2] (0.79ns)   --->   "%weights_13_V_load_7 = load i16* %weights_13_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1187 'load' 'weights_13_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1188 [2/2] (0.79ns)   --->   "%weights_13_V_load_8 = load i16* %weights_13_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1188 'load' 'weights_13_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1189 [1/2] (2.96ns)   --->   "%tmp2_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_14_V_load_2)" [biconv.cc:103]   --->   Operation 1189 'call' 'tmp2_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1190 [1/2] (2.96ns)   --->   "%tmp3_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_14_V_load_3)" [biconv.cc:104]   --->   Operation 1190 'call' 'tmp3_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1191 [2/2] (1.79ns)   --->   "%tmp4_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_14_V_load_4)" [biconv.cc:105]   --->   Operation 1191 'call' 'tmp4_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1192 [2/2] (1.79ns)   --->   "%tmp5_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_14_V_load_5)" [biconv.cc:106]   --->   Operation 1192 'call' 'tmp5_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1193 [1/2] (0.79ns)   --->   "%weights_14_V_load_6 = load i16* %weights_14_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1193 'load' 'weights_14_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1194 [1/2] (0.79ns)   --->   "%weights_14_V_load_7 = load i16* %weights_14_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1194 'load' 'weights_14_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1195 [2/2] (0.79ns)   --->   "%weights_14_V_load_8 = load i16* %weights_14_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1195 'load' 'weights_14_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1196 [1/2] (2.96ns)   --->   "%tmp2_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_15_V_load_2)" [biconv.cc:103]   --->   Operation 1196 'call' 'tmp2_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1197 [1/2] (2.96ns)   --->   "%tmp3_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_15_V_load_3)" [biconv.cc:104]   --->   Operation 1197 'call' 'tmp3_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1198 [2/2] (1.79ns)   --->   "%tmp4_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_15_V_load_4)" [biconv.cc:105]   --->   Operation 1198 'call' 'tmp4_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1199 [2/2] (1.79ns)   --->   "%tmp5_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_15_V_load_5)" [biconv.cc:106]   --->   Operation 1199 'call' 'tmp5_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1200 [1/2] (0.79ns)   --->   "%weights_15_V_load_6 = load i16* %weights_15_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1200 'load' 'weights_15_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1201 [1/2] (0.79ns)   --->   "%weights_15_V_load_7 = load i16* %weights_15_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1201 'load' 'weights_15_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1202 [2/2] (0.79ns)   --->   "%weights_15_V_load_8 = load i16* %weights_15_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1202 'load' 'weights_15_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1203 [1/2] (2.96ns)   --->   "%tmp2_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_16_V_load_2)" [biconv.cc:103]   --->   Operation 1203 'call' 'tmp2_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1204 [1/2] (2.96ns)   --->   "%tmp3_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_16_V_load_3)" [biconv.cc:104]   --->   Operation 1204 'call' 'tmp3_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1205 [2/2] (1.79ns)   --->   "%tmp4_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_16_V_load_4)" [biconv.cc:105]   --->   Operation 1205 'call' 'tmp4_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1206 [2/2] (1.79ns)   --->   "%tmp5_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_16_V_load_5)" [biconv.cc:106]   --->   Operation 1206 'call' 'tmp5_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1207 [1/2] (0.79ns)   --->   "%weights_16_V_load_6 = load i16* %weights_16_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1207 'load' 'weights_16_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1208 [1/2] (0.79ns)   --->   "%weights_16_V_load_7 = load i16* %weights_16_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1208 'load' 'weights_16_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1209 [2/2] (0.79ns)   --->   "%weights_16_V_load_8 = load i16* %weights_16_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1209 'load' 'weights_16_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1210 [1/2] (2.96ns)   --->   "%tmp2_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_17_V_load_2)" [biconv.cc:103]   --->   Operation 1210 'call' 'tmp2_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1211 [1/2] (2.96ns)   --->   "%tmp3_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_17_V_load_3)" [biconv.cc:104]   --->   Operation 1211 'call' 'tmp3_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1212 [2/2] (1.79ns)   --->   "%tmp4_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_17_V_load_4)" [biconv.cc:105]   --->   Operation 1212 'call' 'tmp4_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1213 [2/2] (1.79ns)   --->   "%tmp5_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_17_V_load_5)" [biconv.cc:106]   --->   Operation 1213 'call' 'tmp5_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1214 [1/2] (0.79ns)   --->   "%weights_17_V_load_6 = load i16* %weights_17_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1214 'load' 'weights_17_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1215 [1/2] (0.79ns)   --->   "%weights_17_V_load_7 = load i16* %weights_17_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1215 'load' 'weights_17_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1216 [2/2] (0.79ns)   --->   "%weights_17_V_load_8 = load i16* %weights_17_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1216 'load' 'weights_17_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1217 [1/2] (2.96ns)   --->   "%tmp2_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_18_V_load_2)" [biconv.cc:103]   --->   Operation 1217 'call' 'tmp2_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1218 [1/2] (2.96ns)   --->   "%tmp3_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_18_V_load_3)" [biconv.cc:104]   --->   Operation 1218 'call' 'tmp3_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1219 [2/2] (1.79ns)   --->   "%tmp4_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_18_V_load_4)" [biconv.cc:105]   --->   Operation 1219 'call' 'tmp4_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1220 [2/2] (1.79ns)   --->   "%tmp5_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_18_V_load_5)" [biconv.cc:106]   --->   Operation 1220 'call' 'tmp5_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1221 [1/2] (0.79ns)   --->   "%weights_18_V_load_6 = load i16* %weights_18_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1221 'load' 'weights_18_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1222 [1/2] (0.79ns)   --->   "%weights_18_V_load_7 = load i16* %weights_18_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1222 'load' 'weights_18_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1223 [2/2] (0.79ns)   --->   "%weights_18_V_load_8 = load i16* %weights_18_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1223 'load' 'weights_18_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1224 [1/2] (2.96ns)   --->   "%tmp2_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_19_V_load_2)" [biconv.cc:103]   --->   Operation 1224 'call' 'tmp2_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1225 [1/2] (2.96ns)   --->   "%tmp3_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_19_V_load_3)" [biconv.cc:104]   --->   Operation 1225 'call' 'tmp3_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1226 [2/2] (1.79ns)   --->   "%tmp4_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_19_V_load_4)" [biconv.cc:105]   --->   Operation 1226 'call' 'tmp4_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1227 [2/2] (1.79ns)   --->   "%tmp5_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_19_V_load_5)" [biconv.cc:106]   --->   Operation 1227 'call' 'tmp5_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1228 [1/2] (0.79ns)   --->   "%weights_19_V_load_6 = load i16* %weights_19_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1228 'load' 'weights_19_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1229 [1/2] (0.79ns)   --->   "%weights_19_V_load_7 = load i16* %weights_19_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1229 'load' 'weights_19_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1230 [2/2] (0.79ns)   --->   "%weights_19_V_load_8 = load i16* %weights_19_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1230 'load' 'weights_19_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1231 [1/2] (2.96ns)   --->   "%tmp2_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_20_V_load_2)" [biconv.cc:103]   --->   Operation 1231 'call' 'tmp2_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1232 [1/2] (2.96ns)   --->   "%tmp3_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_20_V_load_3)" [biconv.cc:104]   --->   Operation 1232 'call' 'tmp3_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1233 [2/2] (1.79ns)   --->   "%tmp4_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_20_V_load_4)" [biconv.cc:105]   --->   Operation 1233 'call' 'tmp4_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1234 [2/2] (1.79ns)   --->   "%tmp5_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_20_V_load_5)" [biconv.cc:106]   --->   Operation 1234 'call' 'tmp5_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1235 [1/2] (0.79ns)   --->   "%weights_20_V_load_6 = load i16* %weights_20_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1235 'load' 'weights_20_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1236 [1/2] (0.79ns)   --->   "%weights_20_V_load_7 = load i16* %weights_20_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1236 'load' 'weights_20_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1237 [2/2] (0.79ns)   --->   "%weights_20_V_load_8 = load i16* %weights_20_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1237 'load' 'weights_20_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1238 [1/2] (2.96ns)   --->   "%tmp2_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_21_V_load_2)" [biconv.cc:103]   --->   Operation 1238 'call' 'tmp2_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1239 [1/2] (2.96ns)   --->   "%tmp3_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_21_V_load_3)" [biconv.cc:104]   --->   Operation 1239 'call' 'tmp3_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1240 [2/2] (1.79ns)   --->   "%tmp4_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_21_V_load_4)" [biconv.cc:105]   --->   Operation 1240 'call' 'tmp4_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1241 [2/2] (1.79ns)   --->   "%tmp5_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_21_V_load_5)" [biconv.cc:106]   --->   Operation 1241 'call' 'tmp5_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1242 [1/2] (0.79ns)   --->   "%weights_21_V_load_6 = load i16* %weights_21_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1242 'load' 'weights_21_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1243 [1/2] (0.79ns)   --->   "%weights_21_V_load_7 = load i16* %weights_21_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1243 'load' 'weights_21_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1244 [2/2] (0.79ns)   --->   "%weights_21_V_load_8 = load i16* %weights_21_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1244 'load' 'weights_21_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1245 [1/2] (2.96ns)   --->   "%tmp2_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_22_V_load_2)" [biconv.cc:103]   --->   Operation 1245 'call' 'tmp2_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1246 [1/2] (2.96ns)   --->   "%tmp3_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_22_V_load_3)" [biconv.cc:104]   --->   Operation 1246 'call' 'tmp3_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1247 [2/2] (1.79ns)   --->   "%tmp4_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_22_V_load_4)" [biconv.cc:105]   --->   Operation 1247 'call' 'tmp4_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1248 [2/2] (1.79ns)   --->   "%tmp5_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_22_V_load_5)" [biconv.cc:106]   --->   Operation 1248 'call' 'tmp5_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1249 [1/2] (0.79ns)   --->   "%weights_22_V_load_6 = load i16* %weights_22_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1249 'load' 'weights_22_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1250 [1/2] (0.79ns)   --->   "%weights_22_V_load_7 = load i16* %weights_22_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1250 'load' 'weights_22_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1251 [2/2] (0.79ns)   --->   "%weights_22_V_load_8 = load i16* %weights_22_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1251 'load' 'weights_22_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1252 [1/2] (2.96ns)   --->   "%tmp2_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_23_V_load_2)" [biconv.cc:103]   --->   Operation 1252 'call' 'tmp2_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1253 [1/2] (2.96ns)   --->   "%tmp3_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_23_V_load_3)" [biconv.cc:104]   --->   Operation 1253 'call' 'tmp3_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1254 [2/2] (1.79ns)   --->   "%tmp4_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_23_V_load_4)" [biconv.cc:105]   --->   Operation 1254 'call' 'tmp4_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1255 [2/2] (1.79ns)   --->   "%tmp5_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_23_V_load_5)" [biconv.cc:106]   --->   Operation 1255 'call' 'tmp5_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1256 [1/2] (0.79ns)   --->   "%weights_23_V_load_6 = load i16* %weights_23_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1256 'load' 'weights_23_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1257 [1/2] (0.79ns)   --->   "%weights_23_V_load_7 = load i16* %weights_23_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1257 'load' 'weights_23_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1258 [2/2] (0.79ns)   --->   "%weights_23_V_load_8 = load i16* %weights_23_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1258 'load' 'weights_23_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1259 [1/2] (2.96ns)   --->   "%tmp2_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_24_V_load_2)" [biconv.cc:103]   --->   Operation 1259 'call' 'tmp2_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1260 [1/2] (2.96ns)   --->   "%tmp3_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_24_V_load_3)" [biconv.cc:104]   --->   Operation 1260 'call' 'tmp3_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1261 [2/2] (1.79ns)   --->   "%tmp4_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_24_V_load_4)" [biconv.cc:105]   --->   Operation 1261 'call' 'tmp4_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1262 [2/2] (1.79ns)   --->   "%tmp5_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_24_V_load_5)" [biconv.cc:106]   --->   Operation 1262 'call' 'tmp5_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1263 [1/2] (0.79ns)   --->   "%weights_24_V_load_6 = load i16* %weights_24_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1263 'load' 'weights_24_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1264 [1/2] (0.79ns)   --->   "%weights_24_V_load_7 = load i16* %weights_24_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1264 'load' 'weights_24_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1265 [2/2] (0.79ns)   --->   "%weights_24_V_load_8 = load i16* %weights_24_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1265 'load' 'weights_24_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1266 [1/2] (2.96ns)   --->   "%tmp2_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_25_V_load_2)" [biconv.cc:103]   --->   Operation 1266 'call' 'tmp2_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1267 [1/2] (2.96ns)   --->   "%tmp3_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_25_V_load_3)" [biconv.cc:104]   --->   Operation 1267 'call' 'tmp3_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1268 [2/2] (1.79ns)   --->   "%tmp4_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_25_V_load_4)" [biconv.cc:105]   --->   Operation 1268 'call' 'tmp4_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1269 [2/2] (1.79ns)   --->   "%tmp5_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_25_V_load_5)" [biconv.cc:106]   --->   Operation 1269 'call' 'tmp5_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1270 [1/2] (0.79ns)   --->   "%weights_25_V_load_6 = load i16* %weights_25_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1270 'load' 'weights_25_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1271 [1/2] (0.79ns)   --->   "%weights_25_V_load_7 = load i16* %weights_25_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1271 'load' 'weights_25_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1272 [2/2] (0.79ns)   --->   "%weights_25_V_load_8 = load i16* %weights_25_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1272 'load' 'weights_25_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1273 [1/2] (2.96ns)   --->   "%tmp2_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_26_V_load_2)" [biconv.cc:103]   --->   Operation 1273 'call' 'tmp2_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1274 [1/2] (2.96ns)   --->   "%tmp3_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_26_V_load_3)" [biconv.cc:104]   --->   Operation 1274 'call' 'tmp3_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1275 [2/2] (1.79ns)   --->   "%tmp4_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_26_V_load_4)" [biconv.cc:105]   --->   Operation 1275 'call' 'tmp4_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1276 [2/2] (1.79ns)   --->   "%tmp5_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_26_V_load_5)" [biconv.cc:106]   --->   Operation 1276 'call' 'tmp5_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1277 [1/2] (0.79ns)   --->   "%weights_26_V_load_6 = load i16* %weights_26_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1277 'load' 'weights_26_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1278 [1/2] (0.79ns)   --->   "%weights_26_V_load_7 = load i16* %weights_26_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1278 'load' 'weights_26_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1279 [2/2] (0.79ns)   --->   "%weights_26_V_load_8 = load i16* %weights_26_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1279 'load' 'weights_26_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1280 [1/2] (2.96ns)   --->   "%tmp2_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_27_V_load_2)" [biconv.cc:103]   --->   Operation 1280 'call' 'tmp2_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1281 [1/2] (2.96ns)   --->   "%tmp3_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_27_V_load_3)" [biconv.cc:104]   --->   Operation 1281 'call' 'tmp3_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1282 [2/2] (1.79ns)   --->   "%tmp4_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_27_V_load_4)" [biconv.cc:105]   --->   Operation 1282 'call' 'tmp4_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1283 [2/2] (1.79ns)   --->   "%tmp5_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_27_V_load_5)" [biconv.cc:106]   --->   Operation 1283 'call' 'tmp5_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1284 [1/2] (0.79ns)   --->   "%weights_27_V_load_6 = load i16* %weights_27_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1284 'load' 'weights_27_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1285 [1/2] (0.79ns)   --->   "%weights_27_V_load_7 = load i16* %weights_27_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1285 'load' 'weights_27_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1286 [2/2] (0.79ns)   --->   "%weights_27_V_load_8 = load i16* %weights_27_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1286 'load' 'weights_27_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1287 [1/2] (2.96ns)   --->   "%tmp2_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_28_V_load_2)" [biconv.cc:103]   --->   Operation 1287 'call' 'tmp2_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1288 [1/2] (2.96ns)   --->   "%tmp3_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_28_V_load_3)" [biconv.cc:104]   --->   Operation 1288 'call' 'tmp3_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1289 [2/2] (1.79ns)   --->   "%tmp4_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_28_V_load_4)" [biconv.cc:105]   --->   Operation 1289 'call' 'tmp4_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1290 [2/2] (1.79ns)   --->   "%tmp5_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_28_V_load_5)" [biconv.cc:106]   --->   Operation 1290 'call' 'tmp5_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 1291 [1/2] (0.79ns)   --->   "%weights_28_V_load_6 = load i16* %weights_28_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1291 'load' 'weights_28_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1292 [1/2] (0.79ns)   --->   "%weights_28_V_load_7 = load i16* %weights_28_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1292 'load' 'weights_28_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1293 [2/2] (0.79ns)   --->   "%weights_28_V_load_8 = load i16* %weights_28_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1293 'load' 'weights_28_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1294 [1/2] (0.79ns)   --->   "%weights_29_V_load_6 = load i16* %weights_29_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1294 'load' 'weights_29_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1295 [1/2] (0.79ns)   --->   "%weights_29_V_load_7 = load i16* %weights_29_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1295 'load' 'weights_29_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1296 [2/2] (0.79ns)   --->   "%weights_29_V_load_8 = load i16* %weights_29_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1296 'load' 'weights_29_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1297 [1/2] (0.79ns)   --->   "%weights_30_V_load_6 = load i16* %weights_30_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1297 'load' 'weights_30_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1298 [1/2] (0.79ns)   --->   "%weights_30_V_load_7 = load i16* %weights_30_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1298 'load' 'weights_30_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1299 [2/2] (0.79ns)   --->   "%weights_30_V_load_8 = load i16* %weights_30_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1299 'load' 'weights_30_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1300 [1/2] (0.79ns)   --->   "%weights_31_V_load_6 = load i16* %weights_31_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1300 'load' 'weights_31_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1301 [1/2] (0.79ns)   --->   "%weights_31_V_load_7 = load i16* %weights_31_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1301 'load' 'weights_31_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1302 [2/2] (0.79ns)   --->   "%weights_31_V_load_8 = load i16* %weights_31_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1302 'load' 'weights_31_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_6 : Operation 1303 [1/1] (0.74ns)   --->   "%col0 = add i3 1, %select_ln98" [biconv.cc:94]   --->   Operation 1303 'add' 'col0' <Predicate = (!icmp_ln93)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.14>
ST_7 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i8 %add_ln109_1 to i64" [biconv.cc:109]   --->   Operation 1304 'zext' 'zext_ln109' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 1305 [1/1] (0.00ns)   --->   "%bottom_V_addr_8 = getelementptr [81 x i16]* %bottom_V, i64 0, i64 %zext_ln109" [biconv.cc:109]   --->   Operation 1305 'getelementptr' 'bottom_V_addr_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 1306 [1/2] (2.96ns)   --->   "%tmp4_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_0_V_load_4)" [biconv.cc:105]   --->   Operation 1306 'call' 'tmp4_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1307 [1/2] (2.96ns)   --->   "%tmp5_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_0_V_load_5)" [biconv.cc:106]   --->   Operation 1307 'call' 'tmp5_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1308 [1/2] (1.35ns)   --->   "%bottom_V_load_6 = load i16* %bottom_V_addr_6, align 2" [biconv.cc:107]   --->   Operation 1308 'load' 'bottom_V_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1309 [2/2] (1.79ns)   --->   "%tmp6_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_0_V_load_6)" [biconv.cc:107]   --->   Operation 1309 'call' 'tmp6_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1310 [1/2] (1.35ns)   --->   "%bottom_V_load_7 = load i16* %bottom_V_addr_7, align 2" [biconv.cc:108]   --->   Operation 1310 'load' 'bottom_V_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1311 [2/2] (1.79ns)   --->   "%tmp7_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_0_V_load_7)" [biconv.cc:108]   --->   Operation 1311 'call' 'tmp7_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1312 [2/2] (1.35ns)   --->   "%bottom_V_load_8 = load i16* %bottom_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1312 'load' 'bottom_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1313 [1/2] (0.79ns)   --->   "%weights_0_V_load_8 = load i16* %weights_0_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1313 'load' 'weights_0_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1314 [2/2] (0.79ns)   --->   "%bn_weight_V_load = load i11* %bn_weight_V_addr, align 2" [biconv.cc:112]   --->   Operation 1314 'load' 'bn_weight_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1315 [2/2] (0.79ns)   --->   "%bn_bias_V_load = load i11* %bn_bias_V_addr, align 2" [biconv.cc:112]   --->   Operation 1315 'load' 'bn_bias_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1316 [1/2] (2.96ns)   --->   "%tmp4_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_1_V_load_4)" [biconv.cc:105]   --->   Operation 1316 'call' 'tmp4_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1317 [1/2] (2.96ns)   --->   "%tmp5_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_1_V_load_5)" [biconv.cc:106]   --->   Operation 1317 'call' 'tmp5_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1318 [2/2] (1.79ns)   --->   "%tmp6_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_1_V_load_6)" [biconv.cc:107]   --->   Operation 1318 'call' 'tmp6_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1319 [2/2] (1.79ns)   --->   "%tmp7_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_1_V_load_7)" [biconv.cc:108]   --->   Operation 1319 'call' 'tmp7_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1320 [1/2] (0.79ns)   --->   "%weights_1_V_load_8 = load i16* %weights_1_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1320 'load' 'weights_1_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1321 [2/2] (0.79ns)   --->   "%bn_weight_V32_load = load i11* %bn_weight_V32_addr, align 2" [biconv.cc:112]   --->   Operation 1321 'load' 'bn_weight_V32_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1322 [2/2] (0.79ns)   --->   "%bn_bias_V63_load = load i11* %bn_bias_V63_addr, align 2" [biconv.cc:112]   --->   Operation 1322 'load' 'bn_bias_V63_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1323 [1/2] (2.96ns)   --->   "%tmp4_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_2_V_load_4)" [biconv.cc:105]   --->   Operation 1323 'call' 'tmp4_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1324 [1/2] (2.96ns)   --->   "%tmp5_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_2_V_load_5)" [biconv.cc:106]   --->   Operation 1324 'call' 'tmp5_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1325 [2/2] (1.79ns)   --->   "%tmp6_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_2_V_load_6)" [biconv.cc:107]   --->   Operation 1325 'call' 'tmp6_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1326 [2/2] (1.79ns)   --->   "%tmp7_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_2_V_load_7)" [biconv.cc:108]   --->   Operation 1326 'call' 'tmp7_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1327 [1/2] (0.79ns)   --->   "%weights_2_V_load_8 = load i16* %weights_2_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1327 'load' 'weights_2_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1328 [2/2] (0.79ns)   --->   "%bn_weight_V33_load = load i11* %bn_weight_V33_addr, align 2" [biconv.cc:112]   --->   Operation 1328 'load' 'bn_weight_V33_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1329 [2/2] (0.79ns)   --->   "%bn_bias_V64_load = load i11* %bn_bias_V64_addr, align 2" [biconv.cc:112]   --->   Operation 1329 'load' 'bn_bias_V64_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1330 [1/2] (2.96ns)   --->   "%tmp4_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_3_V_load_4)" [biconv.cc:105]   --->   Operation 1330 'call' 'tmp4_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1331 [1/2] (2.96ns)   --->   "%tmp5_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_3_V_load_5)" [biconv.cc:106]   --->   Operation 1331 'call' 'tmp5_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1332 [2/2] (1.79ns)   --->   "%tmp6_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_3_V_load_6)" [biconv.cc:107]   --->   Operation 1332 'call' 'tmp6_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1333 [2/2] (1.79ns)   --->   "%tmp7_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_3_V_load_7)" [biconv.cc:108]   --->   Operation 1333 'call' 'tmp7_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1334 [1/2] (0.79ns)   --->   "%weights_3_V_load_8 = load i16* %weights_3_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1334 'load' 'weights_3_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1335 [2/2] (0.79ns)   --->   "%bn_weight_V34_load = load i11* %bn_weight_V34_addr, align 2" [biconv.cc:112]   --->   Operation 1335 'load' 'bn_weight_V34_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1336 [2/2] (0.79ns)   --->   "%bn_bias_V65_load = load i11* %bn_bias_V65_addr, align 2" [biconv.cc:112]   --->   Operation 1336 'load' 'bn_bias_V65_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1337 [1/2] (2.96ns)   --->   "%tmp4_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_4_V_load_4)" [biconv.cc:105]   --->   Operation 1337 'call' 'tmp4_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1338 [1/2] (2.96ns)   --->   "%tmp5_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_4_V_load_5)" [biconv.cc:106]   --->   Operation 1338 'call' 'tmp5_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1339 [2/2] (1.79ns)   --->   "%tmp6_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_4_V_load_6)" [biconv.cc:107]   --->   Operation 1339 'call' 'tmp6_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1340 [2/2] (1.79ns)   --->   "%tmp7_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_4_V_load_7)" [biconv.cc:108]   --->   Operation 1340 'call' 'tmp7_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1341 [1/2] (0.79ns)   --->   "%weights_4_V_load_8 = load i16* %weights_4_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1341 'load' 'weights_4_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1342 [2/2] (0.79ns)   --->   "%bn_weight_V35_load = load i11* %bn_weight_V35_addr, align 2" [biconv.cc:112]   --->   Operation 1342 'load' 'bn_weight_V35_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1343 [2/2] (0.79ns)   --->   "%bn_bias_V66_load = load i11* %bn_bias_V66_addr, align 2" [biconv.cc:112]   --->   Operation 1343 'load' 'bn_bias_V66_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1344 [1/2] (2.96ns)   --->   "%tmp4_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_5_V_load_4)" [biconv.cc:105]   --->   Operation 1344 'call' 'tmp4_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1345 [1/2] (2.96ns)   --->   "%tmp5_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_5_V_load_5)" [biconv.cc:106]   --->   Operation 1345 'call' 'tmp5_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1346 [2/2] (1.79ns)   --->   "%tmp6_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_5_V_load_6)" [biconv.cc:107]   --->   Operation 1346 'call' 'tmp6_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1347 [2/2] (1.79ns)   --->   "%tmp7_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_5_V_load_7)" [biconv.cc:108]   --->   Operation 1347 'call' 'tmp7_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1348 [1/2] (0.79ns)   --->   "%weights_5_V_load_8 = load i16* %weights_5_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1348 'load' 'weights_5_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1349 [2/2] (0.79ns)   --->   "%bn_weight_V36_load = load i11* %bn_weight_V36_addr, align 2" [biconv.cc:112]   --->   Operation 1349 'load' 'bn_weight_V36_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1350 [2/2] (0.79ns)   --->   "%bn_bias_V67_load = load i11* %bn_bias_V67_addr, align 2" [biconv.cc:112]   --->   Operation 1350 'load' 'bn_bias_V67_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1351 [1/2] (2.96ns)   --->   "%tmp4_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_6_V_load_4)" [biconv.cc:105]   --->   Operation 1351 'call' 'tmp4_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1352 [1/2] (2.96ns)   --->   "%tmp5_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_6_V_load_5)" [biconv.cc:106]   --->   Operation 1352 'call' 'tmp5_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1353 [2/2] (1.79ns)   --->   "%tmp6_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_6_V_load_6)" [biconv.cc:107]   --->   Operation 1353 'call' 'tmp6_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1354 [2/2] (1.79ns)   --->   "%tmp7_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_6_V_load_7)" [biconv.cc:108]   --->   Operation 1354 'call' 'tmp7_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1355 [1/2] (0.79ns)   --->   "%weights_6_V_load_8 = load i16* %weights_6_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1355 'load' 'weights_6_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1356 [2/2] (0.79ns)   --->   "%bn_weight_V37_load = load i11* %bn_weight_V37_addr, align 2" [biconv.cc:112]   --->   Operation 1356 'load' 'bn_weight_V37_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1357 [2/2] (0.79ns)   --->   "%bn_bias_V68_load = load i11* %bn_bias_V68_addr, align 2" [biconv.cc:112]   --->   Operation 1357 'load' 'bn_bias_V68_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1358 [1/2] (2.96ns)   --->   "%tmp4_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_7_V_load_4)" [biconv.cc:105]   --->   Operation 1358 'call' 'tmp4_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1359 [1/2] (2.96ns)   --->   "%tmp5_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_7_V_load_5)" [biconv.cc:106]   --->   Operation 1359 'call' 'tmp5_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1360 [2/2] (1.79ns)   --->   "%tmp6_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_7_V_load_6)" [biconv.cc:107]   --->   Operation 1360 'call' 'tmp6_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1361 [2/2] (1.79ns)   --->   "%tmp7_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_7_V_load_7)" [biconv.cc:108]   --->   Operation 1361 'call' 'tmp7_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1362 [1/2] (0.79ns)   --->   "%weights_7_V_load_8 = load i16* %weights_7_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1362 'load' 'weights_7_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1363 [2/2] (0.79ns)   --->   "%bn_weight_V38_load = load i11* %bn_weight_V38_addr, align 2" [biconv.cc:112]   --->   Operation 1363 'load' 'bn_weight_V38_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1364 [2/2] (0.79ns)   --->   "%bn_bias_V69_load = load i11* %bn_bias_V69_addr, align 2" [biconv.cc:112]   --->   Operation 1364 'load' 'bn_bias_V69_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1365 [1/2] (2.96ns)   --->   "%tmp4_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_8_V_load_4)" [biconv.cc:105]   --->   Operation 1365 'call' 'tmp4_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1366 [1/2] (2.96ns)   --->   "%tmp5_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_8_V_load_5)" [biconv.cc:106]   --->   Operation 1366 'call' 'tmp5_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1367 [2/2] (1.79ns)   --->   "%tmp6_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_8_V_load_6)" [biconv.cc:107]   --->   Operation 1367 'call' 'tmp6_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1368 [2/2] (1.79ns)   --->   "%tmp7_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_8_V_load_7)" [biconv.cc:108]   --->   Operation 1368 'call' 'tmp7_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1369 [1/2] (0.79ns)   --->   "%weights_8_V_load_8 = load i16* %weights_8_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1369 'load' 'weights_8_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1370 [2/2] (0.79ns)   --->   "%bn_weight_V39_load = load i11* %bn_weight_V39_addr, align 2" [biconv.cc:112]   --->   Operation 1370 'load' 'bn_weight_V39_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1371 [2/2] (0.79ns)   --->   "%bn_bias_V70_load = load i11* %bn_bias_V70_addr, align 2" [biconv.cc:112]   --->   Operation 1371 'load' 'bn_bias_V70_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1372 [1/2] (2.96ns)   --->   "%tmp4_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_9_V_load_4)" [biconv.cc:105]   --->   Operation 1372 'call' 'tmp4_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1373 [1/2] (2.96ns)   --->   "%tmp5_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_9_V_load_5)" [biconv.cc:106]   --->   Operation 1373 'call' 'tmp5_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1374 [2/2] (1.79ns)   --->   "%tmp6_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_9_V_load_6)" [biconv.cc:107]   --->   Operation 1374 'call' 'tmp6_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1375 [2/2] (1.79ns)   --->   "%tmp7_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_9_V_load_7)" [biconv.cc:108]   --->   Operation 1375 'call' 'tmp7_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1376 [1/2] (0.79ns)   --->   "%weights_9_V_load_8 = load i16* %weights_9_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1376 'load' 'weights_9_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1377 [2/2] (0.79ns)   --->   "%bn_weight_V40_load = load i11* %bn_weight_V40_addr, align 2" [biconv.cc:112]   --->   Operation 1377 'load' 'bn_weight_V40_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1378 [2/2] (0.79ns)   --->   "%bn_bias_V71_load = load i11* %bn_bias_V71_addr, align 2" [biconv.cc:112]   --->   Operation 1378 'load' 'bn_bias_V71_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1379 [1/2] (2.96ns)   --->   "%tmp4_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_10_V_load_4)" [biconv.cc:105]   --->   Operation 1379 'call' 'tmp4_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1380 [1/2] (2.96ns)   --->   "%tmp5_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_10_V_load_5)" [biconv.cc:106]   --->   Operation 1380 'call' 'tmp5_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1381 [2/2] (1.79ns)   --->   "%tmp6_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_10_V_load_6)" [biconv.cc:107]   --->   Operation 1381 'call' 'tmp6_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1382 [2/2] (1.79ns)   --->   "%tmp7_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_10_V_load_7)" [biconv.cc:108]   --->   Operation 1382 'call' 'tmp7_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1383 [1/2] (0.79ns)   --->   "%weights_10_V_load_8 = load i16* %weights_10_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1383 'load' 'weights_10_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1384 [2/2] (0.79ns)   --->   "%bn_weight_V41_load = load i11* %bn_weight_V41_addr, align 2" [biconv.cc:112]   --->   Operation 1384 'load' 'bn_weight_V41_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1385 [2/2] (0.79ns)   --->   "%bn_bias_V72_load = load i11* %bn_bias_V72_addr, align 2" [biconv.cc:112]   --->   Operation 1385 'load' 'bn_bias_V72_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1386 [1/2] (2.96ns)   --->   "%tmp4_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_11_V_load_4)" [biconv.cc:105]   --->   Operation 1386 'call' 'tmp4_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1387 [1/2] (2.96ns)   --->   "%tmp5_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_11_V_load_5)" [biconv.cc:106]   --->   Operation 1387 'call' 'tmp5_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1388 [2/2] (1.79ns)   --->   "%tmp6_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_11_V_load_6)" [biconv.cc:107]   --->   Operation 1388 'call' 'tmp6_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1389 [2/2] (1.79ns)   --->   "%tmp7_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_11_V_load_7)" [biconv.cc:108]   --->   Operation 1389 'call' 'tmp7_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1390 [1/2] (0.79ns)   --->   "%weights_11_V_load_8 = load i16* %weights_11_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1390 'load' 'weights_11_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1391 [2/2] (0.79ns)   --->   "%bn_weight_V42_load = load i11* %bn_weight_V42_addr, align 2" [biconv.cc:112]   --->   Operation 1391 'load' 'bn_weight_V42_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1392 [2/2] (0.79ns)   --->   "%bn_bias_V73_load = load i11* %bn_bias_V73_addr, align 2" [biconv.cc:112]   --->   Operation 1392 'load' 'bn_bias_V73_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1393 [1/2] (2.96ns)   --->   "%tmp4_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_12_V_load_4)" [biconv.cc:105]   --->   Operation 1393 'call' 'tmp4_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1394 [1/2] (2.96ns)   --->   "%tmp5_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_12_V_load_5)" [biconv.cc:106]   --->   Operation 1394 'call' 'tmp5_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1395 [2/2] (1.79ns)   --->   "%tmp6_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_12_V_load_6)" [biconv.cc:107]   --->   Operation 1395 'call' 'tmp6_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1396 [2/2] (1.79ns)   --->   "%tmp7_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_12_V_load_7)" [biconv.cc:108]   --->   Operation 1396 'call' 'tmp7_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1397 [1/2] (0.79ns)   --->   "%weights_12_V_load_8 = load i16* %weights_12_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1397 'load' 'weights_12_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1398 [2/2] (0.79ns)   --->   "%bn_weight_V43_load = load i11* %bn_weight_V43_addr, align 2" [biconv.cc:112]   --->   Operation 1398 'load' 'bn_weight_V43_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1399 [2/2] (0.79ns)   --->   "%bn_bias_V74_load = load i11* %bn_bias_V74_addr, align 2" [biconv.cc:112]   --->   Operation 1399 'load' 'bn_bias_V74_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1400 [1/2] (2.96ns)   --->   "%tmp4_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_13_V_load_4)" [biconv.cc:105]   --->   Operation 1400 'call' 'tmp4_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1401 [1/2] (2.96ns)   --->   "%tmp5_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_13_V_load_5)" [biconv.cc:106]   --->   Operation 1401 'call' 'tmp5_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1402 [2/2] (1.79ns)   --->   "%tmp6_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_13_V_load_6)" [biconv.cc:107]   --->   Operation 1402 'call' 'tmp6_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1403 [2/2] (1.79ns)   --->   "%tmp7_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_13_V_load_7)" [biconv.cc:108]   --->   Operation 1403 'call' 'tmp7_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1404 [1/2] (0.79ns)   --->   "%weights_13_V_load_8 = load i16* %weights_13_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1404 'load' 'weights_13_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1405 [2/2] (0.79ns)   --->   "%bn_weight_V44_load = load i11* %bn_weight_V44_addr, align 2" [biconv.cc:112]   --->   Operation 1405 'load' 'bn_weight_V44_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1406 [2/2] (0.79ns)   --->   "%bn_bias_V75_load = load i11* %bn_bias_V75_addr, align 2" [biconv.cc:112]   --->   Operation 1406 'load' 'bn_bias_V75_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1407 [1/2] (2.96ns)   --->   "%tmp4_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_14_V_load_4)" [biconv.cc:105]   --->   Operation 1407 'call' 'tmp4_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1408 [1/2] (2.96ns)   --->   "%tmp5_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_14_V_load_5)" [biconv.cc:106]   --->   Operation 1408 'call' 'tmp5_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1409 [2/2] (1.79ns)   --->   "%tmp6_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_14_V_load_6)" [biconv.cc:107]   --->   Operation 1409 'call' 'tmp6_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1410 [2/2] (1.79ns)   --->   "%tmp7_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_14_V_load_7)" [biconv.cc:108]   --->   Operation 1410 'call' 'tmp7_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1411 [1/2] (0.79ns)   --->   "%weights_14_V_load_8 = load i16* %weights_14_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1411 'load' 'weights_14_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1412 [1/2] (2.96ns)   --->   "%tmp4_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_15_V_load_4)" [biconv.cc:105]   --->   Operation 1412 'call' 'tmp4_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1413 [1/2] (2.96ns)   --->   "%tmp5_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_15_V_load_5)" [biconv.cc:106]   --->   Operation 1413 'call' 'tmp5_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1414 [2/2] (1.79ns)   --->   "%tmp6_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_15_V_load_6)" [biconv.cc:107]   --->   Operation 1414 'call' 'tmp6_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1415 [2/2] (1.79ns)   --->   "%tmp7_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_15_V_load_7)" [biconv.cc:108]   --->   Operation 1415 'call' 'tmp7_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1416 [1/2] (0.79ns)   --->   "%weights_15_V_load_8 = load i16* %weights_15_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1416 'load' 'weights_15_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1417 [1/2] (2.96ns)   --->   "%tmp4_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_16_V_load_4)" [biconv.cc:105]   --->   Operation 1417 'call' 'tmp4_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1418 [1/2] (2.96ns)   --->   "%tmp5_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_16_V_load_5)" [biconv.cc:106]   --->   Operation 1418 'call' 'tmp5_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1419 [2/2] (1.79ns)   --->   "%tmp6_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_16_V_load_6)" [biconv.cc:107]   --->   Operation 1419 'call' 'tmp6_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1420 [2/2] (1.79ns)   --->   "%tmp7_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_16_V_load_7)" [biconv.cc:108]   --->   Operation 1420 'call' 'tmp7_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1421 [1/2] (0.79ns)   --->   "%weights_16_V_load_8 = load i16* %weights_16_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1421 'load' 'weights_16_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1422 [1/2] (2.96ns)   --->   "%tmp4_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_17_V_load_4)" [biconv.cc:105]   --->   Operation 1422 'call' 'tmp4_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1423 [1/2] (2.96ns)   --->   "%tmp5_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_17_V_load_5)" [biconv.cc:106]   --->   Operation 1423 'call' 'tmp5_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1424 [2/2] (1.79ns)   --->   "%tmp6_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_17_V_load_6)" [biconv.cc:107]   --->   Operation 1424 'call' 'tmp6_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1425 [2/2] (1.79ns)   --->   "%tmp7_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_17_V_load_7)" [biconv.cc:108]   --->   Operation 1425 'call' 'tmp7_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1426 [1/2] (0.79ns)   --->   "%weights_17_V_load_8 = load i16* %weights_17_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1426 'load' 'weights_17_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1427 [1/2] (2.96ns)   --->   "%tmp4_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_18_V_load_4)" [biconv.cc:105]   --->   Operation 1427 'call' 'tmp4_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1428 [1/2] (2.96ns)   --->   "%tmp5_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_18_V_load_5)" [biconv.cc:106]   --->   Operation 1428 'call' 'tmp5_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1429 [2/2] (1.79ns)   --->   "%tmp6_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_18_V_load_6)" [biconv.cc:107]   --->   Operation 1429 'call' 'tmp6_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1430 [2/2] (1.79ns)   --->   "%tmp7_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_18_V_load_7)" [biconv.cc:108]   --->   Operation 1430 'call' 'tmp7_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1431 [1/2] (0.79ns)   --->   "%weights_18_V_load_8 = load i16* %weights_18_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1431 'load' 'weights_18_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1432 [1/2] (2.96ns)   --->   "%tmp4_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_19_V_load_4)" [biconv.cc:105]   --->   Operation 1432 'call' 'tmp4_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1433 [1/2] (2.96ns)   --->   "%tmp5_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_19_V_load_5)" [biconv.cc:106]   --->   Operation 1433 'call' 'tmp5_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1434 [2/2] (1.79ns)   --->   "%tmp6_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_19_V_load_6)" [biconv.cc:107]   --->   Operation 1434 'call' 'tmp6_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1435 [2/2] (1.79ns)   --->   "%tmp7_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_19_V_load_7)" [biconv.cc:108]   --->   Operation 1435 'call' 'tmp7_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1436 [1/2] (0.79ns)   --->   "%weights_19_V_load_8 = load i16* %weights_19_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1436 'load' 'weights_19_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1437 [1/2] (2.96ns)   --->   "%tmp4_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_20_V_load_4)" [biconv.cc:105]   --->   Operation 1437 'call' 'tmp4_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1438 [1/2] (2.96ns)   --->   "%tmp5_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_20_V_load_5)" [biconv.cc:106]   --->   Operation 1438 'call' 'tmp5_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1439 [2/2] (1.79ns)   --->   "%tmp6_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_20_V_load_6)" [biconv.cc:107]   --->   Operation 1439 'call' 'tmp6_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1440 [2/2] (1.79ns)   --->   "%tmp7_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_20_V_load_7)" [biconv.cc:108]   --->   Operation 1440 'call' 'tmp7_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1441 [1/2] (0.79ns)   --->   "%weights_20_V_load_8 = load i16* %weights_20_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1441 'load' 'weights_20_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1442 [1/2] (2.96ns)   --->   "%tmp4_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_21_V_load_4)" [biconv.cc:105]   --->   Operation 1442 'call' 'tmp4_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1443 [1/2] (2.96ns)   --->   "%tmp5_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_21_V_load_5)" [biconv.cc:106]   --->   Operation 1443 'call' 'tmp5_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1444 [2/2] (1.79ns)   --->   "%tmp6_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_21_V_load_6)" [biconv.cc:107]   --->   Operation 1444 'call' 'tmp6_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1445 [2/2] (1.79ns)   --->   "%tmp7_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_21_V_load_7)" [biconv.cc:108]   --->   Operation 1445 'call' 'tmp7_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1446 [1/2] (0.79ns)   --->   "%weights_21_V_load_8 = load i16* %weights_21_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1446 'load' 'weights_21_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1447 [1/2] (2.96ns)   --->   "%tmp4_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_22_V_load_4)" [biconv.cc:105]   --->   Operation 1447 'call' 'tmp4_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1448 [1/2] (2.96ns)   --->   "%tmp5_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_22_V_load_5)" [biconv.cc:106]   --->   Operation 1448 'call' 'tmp5_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1449 [2/2] (1.79ns)   --->   "%tmp6_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_22_V_load_6)" [biconv.cc:107]   --->   Operation 1449 'call' 'tmp6_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1450 [2/2] (1.79ns)   --->   "%tmp7_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_22_V_load_7)" [biconv.cc:108]   --->   Operation 1450 'call' 'tmp7_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1451 [1/2] (0.79ns)   --->   "%weights_22_V_load_8 = load i16* %weights_22_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1451 'load' 'weights_22_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1452 [1/2] (2.96ns)   --->   "%tmp4_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_23_V_load_4)" [biconv.cc:105]   --->   Operation 1452 'call' 'tmp4_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1453 [1/2] (2.96ns)   --->   "%tmp5_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_23_V_load_5)" [biconv.cc:106]   --->   Operation 1453 'call' 'tmp5_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1454 [2/2] (1.79ns)   --->   "%tmp6_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_23_V_load_6)" [biconv.cc:107]   --->   Operation 1454 'call' 'tmp6_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1455 [2/2] (1.79ns)   --->   "%tmp7_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_23_V_load_7)" [biconv.cc:108]   --->   Operation 1455 'call' 'tmp7_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1456 [1/2] (0.79ns)   --->   "%weights_23_V_load_8 = load i16* %weights_23_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1456 'load' 'weights_23_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1457 [1/2] (2.96ns)   --->   "%tmp4_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_24_V_load_4)" [biconv.cc:105]   --->   Operation 1457 'call' 'tmp4_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1458 [1/2] (2.96ns)   --->   "%tmp5_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_24_V_load_5)" [biconv.cc:106]   --->   Operation 1458 'call' 'tmp5_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1459 [2/2] (1.79ns)   --->   "%tmp6_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_24_V_load_6)" [biconv.cc:107]   --->   Operation 1459 'call' 'tmp6_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1460 [2/2] (1.79ns)   --->   "%tmp7_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_24_V_load_7)" [biconv.cc:108]   --->   Operation 1460 'call' 'tmp7_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1461 [1/2] (0.79ns)   --->   "%weights_24_V_load_8 = load i16* %weights_24_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1461 'load' 'weights_24_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1462 [1/2] (2.96ns)   --->   "%tmp4_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_25_V_load_4)" [biconv.cc:105]   --->   Operation 1462 'call' 'tmp4_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1463 [1/2] (2.96ns)   --->   "%tmp5_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_25_V_load_5)" [biconv.cc:106]   --->   Operation 1463 'call' 'tmp5_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1464 [2/2] (1.79ns)   --->   "%tmp6_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_25_V_load_6)" [biconv.cc:107]   --->   Operation 1464 'call' 'tmp6_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1465 [2/2] (1.79ns)   --->   "%tmp7_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_25_V_load_7)" [biconv.cc:108]   --->   Operation 1465 'call' 'tmp7_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1466 [1/2] (0.79ns)   --->   "%weights_25_V_load_8 = load i16* %weights_25_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1466 'load' 'weights_25_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1467 [1/2] (2.96ns)   --->   "%tmp4_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_26_V_load_4)" [biconv.cc:105]   --->   Operation 1467 'call' 'tmp4_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1468 [1/2] (2.96ns)   --->   "%tmp5_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_26_V_load_5)" [biconv.cc:106]   --->   Operation 1468 'call' 'tmp5_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1469 [2/2] (1.79ns)   --->   "%tmp6_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_26_V_load_6)" [biconv.cc:107]   --->   Operation 1469 'call' 'tmp6_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1470 [2/2] (1.79ns)   --->   "%tmp7_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_26_V_load_7)" [biconv.cc:108]   --->   Operation 1470 'call' 'tmp7_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1471 [1/2] (0.79ns)   --->   "%weights_26_V_load_8 = load i16* %weights_26_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1471 'load' 'weights_26_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1472 [1/2] (2.96ns)   --->   "%tmp4_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_27_V_load_4)" [biconv.cc:105]   --->   Operation 1472 'call' 'tmp4_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1473 [1/2] (2.96ns)   --->   "%tmp5_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_27_V_load_5)" [biconv.cc:106]   --->   Operation 1473 'call' 'tmp5_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1474 [2/2] (1.79ns)   --->   "%tmp6_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_27_V_load_6)" [biconv.cc:107]   --->   Operation 1474 'call' 'tmp6_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1475 [2/2] (1.79ns)   --->   "%tmp7_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_27_V_load_7)" [biconv.cc:108]   --->   Operation 1475 'call' 'tmp7_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1476 [1/2] (0.79ns)   --->   "%weights_27_V_load_8 = load i16* %weights_27_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1476 'load' 'weights_27_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1477 [1/2] (2.96ns)   --->   "%tmp4_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_28_V_load_4)" [biconv.cc:105]   --->   Operation 1477 'call' 'tmp4_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1478 [1/2] (2.96ns)   --->   "%tmp5_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_28_V_load_5)" [biconv.cc:106]   --->   Operation 1478 'call' 'tmp5_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1479 [2/2] (1.79ns)   --->   "%tmp6_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_28_V_load_6)" [biconv.cc:107]   --->   Operation 1479 'call' 'tmp6_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1480 [2/2] (1.79ns)   --->   "%tmp7_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_28_V_load_7)" [biconv.cc:108]   --->   Operation 1480 'call' 'tmp7_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 1481 [1/2] (0.79ns)   --->   "%weights_28_V_load_8 = load i16* %weights_28_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1481 'load' 'weights_28_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1482 [2/2] (0.79ns)   --->   "%weights_29_V_load = load i16* %weights_29_V_addr, align 2" [biconv.cc:101]   --->   Operation 1482 'load' 'weights_29_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1483 [2/2] (0.79ns)   --->   "%weights_29_V_load_1 = load i16* %weights_29_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 1483 'load' 'weights_29_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1484 [1/2] (0.79ns)   --->   "%weights_29_V_load_8 = load i16* %weights_29_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1484 'load' 'weights_29_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1485 [2/2] (0.79ns)   --->   "%weights_30_V_load = load i16* %weights_30_V_addr, align 2" [biconv.cc:101]   --->   Operation 1485 'load' 'weights_30_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1486 [2/2] (0.79ns)   --->   "%weights_30_V_load_1 = load i16* %weights_30_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 1486 'load' 'weights_30_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1487 [1/2] (0.79ns)   --->   "%weights_30_V_load_8 = load i16* %weights_30_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1487 'load' 'weights_30_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1488 [2/2] (0.79ns)   --->   "%weights_31_V_load = load i16* %weights_31_V_addr, align 2" [biconv.cc:101]   --->   Operation 1488 'load' 'weights_31_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1489 [2/2] (0.79ns)   --->   "%weights_31_V_load_1 = load i16* %weights_31_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 1489 'load' 'weights_31_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_7 : Operation 1490 [1/2] (0.79ns)   --->   "%weights_31_V_load_8 = load i16* %weights_31_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1490 'load' 'weights_31_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>

State 8 <SV = 7> <Delay = 3.14>
ST_8 : Operation 1491 [1/2] (2.96ns)   --->   "%tmp6_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_0_V_load_6)" [biconv.cc:107]   --->   Operation 1491 'call' 'tmp6_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1492 [1/2] (2.96ns)   --->   "%tmp7_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_0_V_load_7)" [biconv.cc:108]   --->   Operation 1492 'call' 'tmp7_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1493 [1/2] (1.35ns)   --->   "%bottom_V_load_8 = load i16* %bottom_V_addr_8, align 2" [biconv.cc:109]   --->   Operation 1493 'load' 'bottom_V_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1494 [2/2] (1.79ns)   --->   "%tmp8_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_0_V_load_8)" [biconv.cc:109]   --->   Operation 1494 'call' 'tmp8_V' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1495 [1/2] (0.79ns)   --->   "%bn_weight_V_load = load i11* %bn_weight_V_addr, align 2" [biconv.cc:112]   --->   Operation 1495 'load' 'bn_weight_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1496 [1/2] (0.79ns)   --->   "%bn_bias_V_load = load i11* %bn_bias_V_addr, align 2" [biconv.cc:112]   --->   Operation 1496 'load' 'bn_bias_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1497 [1/2] (2.96ns)   --->   "%tmp6_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_1_V_load_6)" [biconv.cc:107]   --->   Operation 1497 'call' 'tmp6_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1498 [1/2] (2.96ns)   --->   "%tmp7_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_1_V_load_7)" [biconv.cc:108]   --->   Operation 1498 'call' 'tmp7_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1499 [2/2] (1.79ns)   --->   "%tmp8_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_1_V_load_8)" [biconv.cc:109]   --->   Operation 1499 'call' 'tmp8_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1500 [1/2] (0.79ns)   --->   "%bn_weight_V32_load = load i11* %bn_weight_V32_addr, align 2" [biconv.cc:112]   --->   Operation 1500 'load' 'bn_weight_V32_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1501 [1/2] (0.79ns)   --->   "%bn_bias_V63_load = load i11* %bn_bias_V63_addr, align 2" [biconv.cc:112]   --->   Operation 1501 'load' 'bn_bias_V63_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1502 [1/2] (2.96ns)   --->   "%tmp6_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_2_V_load_6)" [biconv.cc:107]   --->   Operation 1502 'call' 'tmp6_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1503 [1/2] (2.96ns)   --->   "%tmp7_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_2_V_load_7)" [biconv.cc:108]   --->   Operation 1503 'call' 'tmp7_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1504 [2/2] (1.79ns)   --->   "%tmp8_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_2_V_load_8)" [biconv.cc:109]   --->   Operation 1504 'call' 'tmp8_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1505 [1/2] (0.79ns)   --->   "%bn_weight_V33_load = load i11* %bn_weight_V33_addr, align 2" [biconv.cc:112]   --->   Operation 1505 'load' 'bn_weight_V33_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1506 [1/2] (0.79ns)   --->   "%bn_bias_V64_load = load i11* %bn_bias_V64_addr, align 2" [biconv.cc:112]   --->   Operation 1506 'load' 'bn_bias_V64_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1507 [1/2] (2.96ns)   --->   "%tmp6_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_3_V_load_6)" [biconv.cc:107]   --->   Operation 1507 'call' 'tmp6_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1508 [1/2] (2.96ns)   --->   "%tmp7_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_3_V_load_7)" [biconv.cc:108]   --->   Operation 1508 'call' 'tmp7_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1509 [2/2] (1.79ns)   --->   "%tmp8_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_3_V_load_8)" [biconv.cc:109]   --->   Operation 1509 'call' 'tmp8_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1510 [1/2] (0.79ns)   --->   "%bn_weight_V34_load = load i11* %bn_weight_V34_addr, align 2" [biconv.cc:112]   --->   Operation 1510 'load' 'bn_weight_V34_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1511 [1/2] (0.79ns)   --->   "%bn_bias_V65_load = load i11* %bn_bias_V65_addr, align 2" [biconv.cc:112]   --->   Operation 1511 'load' 'bn_bias_V65_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1512 [1/2] (2.96ns)   --->   "%tmp6_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_4_V_load_6)" [biconv.cc:107]   --->   Operation 1512 'call' 'tmp6_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1513 [1/2] (2.96ns)   --->   "%tmp7_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_4_V_load_7)" [biconv.cc:108]   --->   Operation 1513 'call' 'tmp7_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1514 [2/2] (1.79ns)   --->   "%tmp8_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_4_V_load_8)" [biconv.cc:109]   --->   Operation 1514 'call' 'tmp8_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1515 [1/2] (0.79ns)   --->   "%bn_weight_V35_load = load i11* %bn_weight_V35_addr, align 2" [biconv.cc:112]   --->   Operation 1515 'load' 'bn_weight_V35_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1516 [1/2] (0.79ns)   --->   "%bn_bias_V66_load = load i11* %bn_bias_V66_addr, align 2" [biconv.cc:112]   --->   Operation 1516 'load' 'bn_bias_V66_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1517 [1/2] (2.96ns)   --->   "%tmp6_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_5_V_load_6)" [biconv.cc:107]   --->   Operation 1517 'call' 'tmp6_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1518 [1/2] (2.96ns)   --->   "%tmp7_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_5_V_load_7)" [biconv.cc:108]   --->   Operation 1518 'call' 'tmp7_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1519 [2/2] (1.79ns)   --->   "%tmp8_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_5_V_load_8)" [biconv.cc:109]   --->   Operation 1519 'call' 'tmp8_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1520 [1/2] (0.79ns)   --->   "%bn_weight_V36_load = load i11* %bn_weight_V36_addr, align 2" [biconv.cc:112]   --->   Operation 1520 'load' 'bn_weight_V36_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1521 [1/2] (0.79ns)   --->   "%bn_bias_V67_load = load i11* %bn_bias_V67_addr, align 2" [biconv.cc:112]   --->   Operation 1521 'load' 'bn_bias_V67_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1522 [1/2] (2.96ns)   --->   "%tmp6_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_6_V_load_6)" [biconv.cc:107]   --->   Operation 1522 'call' 'tmp6_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1523 [1/2] (2.96ns)   --->   "%tmp7_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_6_V_load_7)" [biconv.cc:108]   --->   Operation 1523 'call' 'tmp7_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1524 [2/2] (1.79ns)   --->   "%tmp8_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_6_V_load_8)" [biconv.cc:109]   --->   Operation 1524 'call' 'tmp8_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1525 [1/2] (0.79ns)   --->   "%bn_weight_V37_load = load i11* %bn_weight_V37_addr, align 2" [biconv.cc:112]   --->   Operation 1525 'load' 'bn_weight_V37_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1526 [1/2] (0.79ns)   --->   "%bn_bias_V68_load = load i11* %bn_bias_V68_addr, align 2" [biconv.cc:112]   --->   Operation 1526 'load' 'bn_bias_V68_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1527 [1/2] (2.96ns)   --->   "%tmp6_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_7_V_load_6)" [biconv.cc:107]   --->   Operation 1527 'call' 'tmp6_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1528 [1/2] (2.96ns)   --->   "%tmp7_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_7_V_load_7)" [biconv.cc:108]   --->   Operation 1528 'call' 'tmp7_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1529 [2/2] (1.79ns)   --->   "%tmp8_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_7_V_load_8)" [biconv.cc:109]   --->   Operation 1529 'call' 'tmp8_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1530 [1/2] (0.79ns)   --->   "%bn_weight_V38_load = load i11* %bn_weight_V38_addr, align 2" [biconv.cc:112]   --->   Operation 1530 'load' 'bn_weight_V38_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1531 [1/2] (0.79ns)   --->   "%bn_bias_V69_load = load i11* %bn_bias_V69_addr, align 2" [biconv.cc:112]   --->   Operation 1531 'load' 'bn_bias_V69_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1532 [1/2] (2.96ns)   --->   "%tmp6_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_8_V_load_6)" [biconv.cc:107]   --->   Operation 1532 'call' 'tmp6_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1533 [1/2] (2.96ns)   --->   "%tmp7_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_8_V_load_7)" [biconv.cc:108]   --->   Operation 1533 'call' 'tmp7_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1534 [2/2] (1.79ns)   --->   "%tmp8_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_8_V_load_8)" [biconv.cc:109]   --->   Operation 1534 'call' 'tmp8_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1535 [1/2] (0.79ns)   --->   "%bn_weight_V39_load = load i11* %bn_weight_V39_addr, align 2" [biconv.cc:112]   --->   Operation 1535 'load' 'bn_weight_V39_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1536 [1/2] (0.79ns)   --->   "%bn_bias_V70_load = load i11* %bn_bias_V70_addr, align 2" [biconv.cc:112]   --->   Operation 1536 'load' 'bn_bias_V70_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1537 [1/2] (2.96ns)   --->   "%tmp6_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_9_V_load_6)" [biconv.cc:107]   --->   Operation 1537 'call' 'tmp6_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1538 [1/2] (2.96ns)   --->   "%tmp7_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_9_V_load_7)" [biconv.cc:108]   --->   Operation 1538 'call' 'tmp7_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1539 [2/2] (1.79ns)   --->   "%tmp8_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_9_V_load_8)" [biconv.cc:109]   --->   Operation 1539 'call' 'tmp8_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1540 [1/2] (0.79ns)   --->   "%bn_weight_V40_load = load i11* %bn_weight_V40_addr, align 2" [biconv.cc:112]   --->   Operation 1540 'load' 'bn_weight_V40_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1541 [1/2] (0.79ns)   --->   "%bn_bias_V71_load = load i11* %bn_bias_V71_addr, align 2" [biconv.cc:112]   --->   Operation 1541 'load' 'bn_bias_V71_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1542 [1/2] (2.96ns)   --->   "%tmp6_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_10_V_load_6)" [biconv.cc:107]   --->   Operation 1542 'call' 'tmp6_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1543 [1/2] (2.96ns)   --->   "%tmp7_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_10_V_load_7)" [biconv.cc:108]   --->   Operation 1543 'call' 'tmp7_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1544 [2/2] (1.79ns)   --->   "%tmp8_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_10_V_load_8)" [biconv.cc:109]   --->   Operation 1544 'call' 'tmp8_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1545 [1/2] (0.79ns)   --->   "%bn_weight_V41_load = load i11* %bn_weight_V41_addr, align 2" [biconv.cc:112]   --->   Operation 1545 'load' 'bn_weight_V41_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1546 [1/2] (0.79ns)   --->   "%bn_bias_V72_load = load i11* %bn_bias_V72_addr, align 2" [biconv.cc:112]   --->   Operation 1546 'load' 'bn_bias_V72_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1547 [1/2] (2.96ns)   --->   "%tmp6_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_11_V_load_6)" [biconv.cc:107]   --->   Operation 1547 'call' 'tmp6_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1548 [1/2] (2.96ns)   --->   "%tmp7_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_11_V_load_7)" [biconv.cc:108]   --->   Operation 1548 'call' 'tmp7_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1549 [2/2] (1.79ns)   --->   "%tmp8_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_11_V_load_8)" [biconv.cc:109]   --->   Operation 1549 'call' 'tmp8_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1550 [1/2] (0.79ns)   --->   "%bn_weight_V42_load = load i11* %bn_weight_V42_addr, align 2" [biconv.cc:112]   --->   Operation 1550 'load' 'bn_weight_V42_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1551 [1/2] (0.79ns)   --->   "%bn_bias_V73_load = load i11* %bn_bias_V73_addr, align 2" [biconv.cc:112]   --->   Operation 1551 'load' 'bn_bias_V73_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1552 [1/2] (2.96ns)   --->   "%tmp6_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_12_V_load_6)" [biconv.cc:107]   --->   Operation 1552 'call' 'tmp6_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1553 [1/2] (2.96ns)   --->   "%tmp7_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_12_V_load_7)" [biconv.cc:108]   --->   Operation 1553 'call' 'tmp7_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1554 [2/2] (1.79ns)   --->   "%tmp8_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_12_V_load_8)" [biconv.cc:109]   --->   Operation 1554 'call' 'tmp8_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1555 [1/2] (0.79ns)   --->   "%bn_weight_V43_load = load i11* %bn_weight_V43_addr, align 2" [biconv.cc:112]   --->   Operation 1555 'load' 'bn_weight_V43_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1556 [1/2] (0.79ns)   --->   "%bn_bias_V74_load = load i11* %bn_bias_V74_addr, align 2" [biconv.cc:112]   --->   Operation 1556 'load' 'bn_bias_V74_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1557 [1/2] (2.96ns)   --->   "%tmp6_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_13_V_load_6)" [biconv.cc:107]   --->   Operation 1557 'call' 'tmp6_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1558 [1/2] (2.96ns)   --->   "%tmp7_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_13_V_load_7)" [biconv.cc:108]   --->   Operation 1558 'call' 'tmp7_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1559 [2/2] (1.79ns)   --->   "%tmp8_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_13_V_load_8)" [biconv.cc:109]   --->   Operation 1559 'call' 'tmp8_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1560 [1/2] (0.79ns)   --->   "%bn_weight_V44_load = load i11* %bn_weight_V44_addr, align 2" [biconv.cc:112]   --->   Operation 1560 'load' 'bn_weight_V44_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1561 [1/2] (0.79ns)   --->   "%bn_bias_V75_load = load i11* %bn_bias_V75_addr, align 2" [biconv.cc:112]   --->   Operation 1561 'load' 'bn_bias_V75_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1562 [1/2] (2.96ns)   --->   "%tmp6_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_14_V_load_6)" [biconv.cc:107]   --->   Operation 1562 'call' 'tmp6_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1563 [1/2] (2.96ns)   --->   "%tmp7_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_14_V_load_7)" [biconv.cc:108]   --->   Operation 1563 'call' 'tmp7_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1564 [2/2] (1.79ns)   --->   "%tmp8_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_14_V_load_8)" [biconv.cc:109]   --->   Operation 1564 'call' 'tmp8_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1565 [1/2] (2.96ns)   --->   "%tmp6_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_15_V_load_6)" [biconv.cc:107]   --->   Operation 1565 'call' 'tmp6_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1566 [1/2] (2.96ns)   --->   "%tmp7_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_15_V_load_7)" [biconv.cc:108]   --->   Operation 1566 'call' 'tmp7_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1567 [2/2] (1.79ns)   --->   "%tmp8_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_15_V_load_8)" [biconv.cc:109]   --->   Operation 1567 'call' 'tmp8_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1568 [1/2] (2.96ns)   --->   "%tmp6_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_16_V_load_6)" [biconv.cc:107]   --->   Operation 1568 'call' 'tmp6_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1569 [1/2] (2.96ns)   --->   "%tmp7_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_16_V_load_7)" [biconv.cc:108]   --->   Operation 1569 'call' 'tmp7_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1570 [2/2] (1.79ns)   --->   "%tmp8_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_16_V_load_8)" [biconv.cc:109]   --->   Operation 1570 'call' 'tmp8_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1571 [1/2] (2.96ns)   --->   "%tmp6_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_17_V_load_6)" [biconv.cc:107]   --->   Operation 1571 'call' 'tmp6_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1572 [1/2] (2.96ns)   --->   "%tmp7_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_17_V_load_7)" [biconv.cc:108]   --->   Operation 1572 'call' 'tmp7_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1573 [2/2] (1.79ns)   --->   "%tmp8_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_17_V_load_8)" [biconv.cc:109]   --->   Operation 1573 'call' 'tmp8_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1574 [1/2] (2.96ns)   --->   "%tmp6_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_18_V_load_6)" [biconv.cc:107]   --->   Operation 1574 'call' 'tmp6_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1575 [1/2] (2.96ns)   --->   "%tmp7_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_18_V_load_7)" [biconv.cc:108]   --->   Operation 1575 'call' 'tmp7_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1576 [2/2] (1.79ns)   --->   "%tmp8_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_18_V_load_8)" [biconv.cc:109]   --->   Operation 1576 'call' 'tmp8_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1577 [1/2] (2.96ns)   --->   "%tmp6_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_19_V_load_6)" [biconv.cc:107]   --->   Operation 1577 'call' 'tmp6_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1578 [1/2] (2.96ns)   --->   "%tmp7_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_19_V_load_7)" [biconv.cc:108]   --->   Operation 1578 'call' 'tmp7_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1579 [2/2] (1.79ns)   --->   "%tmp8_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_19_V_load_8)" [biconv.cc:109]   --->   Operation 1579 'call' 'tmp8_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1580 [1/2] (2.96ns)   --->   "%tmp6_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_20_V_load_6)" [biconv.cc:107]   --->   Operation 1580 'call' 'tmp6_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1581 [1/2] (2.96ns)   --->   "%tmp7_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_20_V_load_7)" [biconv.cc:108]   --->   Operation 1581 'call' 'tmp7_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1582 [2/2] (1.79ns)   --->   "%tmp8_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_20_V_load_8)" [biconv.cc:109]   --->   Operation 1582 'call' 'tmp8_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1583 [1/2] (2.96ns)   --->   "%tmp6_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_21_V_load_6)" [biconv.cc:107]   --->   Operation 1583 'call' 'tmp6_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1584 [1/2] (2.96ns)   --->   "%tmp7_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_21_V_load_7)" [biconv.cc:108]   --->   Operation 1584 'call' 'tmp7_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1585 [2/2] (1.79ns)   --->   "%tmp8_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_21_V_load_8)" [biconv.cc:109]   --->   Operation 1585 'call' 'tmp8_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1586 [1/2] (2.96ns)   --->   "%tmp6_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_22_V_load_6)" [biconv.cc:107]   --->   Operation 1586 'call' 'tmp6_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1587 [1/2] (2.96ns)   --->   "%tmp7_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_22_V_load_7)" [biconv.cc:108]   --->   Operation 1587 'call' 'tmp7_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1588 [2/2] (1.79ns)   --->   "%tmp8_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_22_V_load_8)" [biconv.cc:109]   --->   Operation 1588 'call' 'tmp8_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1589 [1/2] (2.96ns)   --->   "%tmp6_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_23_V_load_6)" [biconv.cc:107]   --->   Operation 1589 'call' 'tmp6_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1590 [1/2] (2.96ns)   --->   "%tmp7_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_23_V_load_7)" [biconv.cc:108]   --->   Operation 1590 'call' 'tmp7_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1591 [2/2] (1.79ns)   --->   "%tmp8_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_23_V_load_8)" [biconv.cc:109]   --->   Operation 1591 'call' 'tmp8_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1592 [1/2] (2.96ns)   --->   "%tmp6_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_24_V_load_6)" [biconv.cc:107]   --->   Operation 1592 'call' 'tmp6_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1593 [1/2] (2.96ns)   --->   "%tmp7_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_24_V_load_7)" [biconv.cc:108]   --->   Operation 1593 'call' 'tmp7_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1594 [2/2] (1.79ns)   --->   "%tmp8_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_24_V_load_8)" [biconv.cc:109]   --->   Operation 1594 'call' 'tmp8_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1595 [1/2] (2.96ns)   --->   "%tmp6_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_25_V_load_6)" [biconv.cc:107]   --->   Operation 1595 'call' 'tmp6_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1596 [1/2] (2.96ns)   --->   "%tmp7_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_25_V_load_7)" [biconv.cc:108]   --->   Operation 1596 'call' 'tmp7_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1597 [2/2] (1.79ns)   --->   "%tmp8_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_25_V_load_8)" [biconv.cc:109]   --->   Operation 1597 'call' 'tmp8_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1598 [1/2] (2.96ns)   --->   "%tmp6_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_26_V_load_6)" [biconv.cc:107]   --->   Operation 1598 'call' 'tmp6_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1599 [1/2] (2.96ns)   --->   "%tmp7_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_26_V_load_7)" [biconv.cc:108]   --->   Operation 1599 'call' 'tmp7_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1600 [2/2] (1.79ns)   --->   "%tmp8_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_26_V_load_8)" [biconv.cc:109]   --->   Operation 1600 'call' 'tmp8_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1601 [1/2] (2.96ns)   --->   "%tmp6_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_27_V_load_6)" [biconv.cc:107]   --->   Operation 1601 'call' 'tmp6_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1602 [1/2] (2.96ns)   --->   "%tmp7_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_27_V_load_7)" [biconv.cc:108]   --->   Operation 1602 'call' 'tmp7_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1603 [2/2] (1.79ns)   --->   "%tmp8_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_27_V_load_8)" [biconv.cc:109]   --->   Operation 1603 'call' 'tmp8_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1604 [1/2] (2.96ns)   --->   "%tmp6_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_28_V_load_6)" [biconv.cc:107]   --->   Operation 1604 'call' 'tmp6_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1605 [1/2] (2.96ns)   --->   "%tmp7_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_28_V_load_7)" [biconv.cc:108]   --->   Operation 1605 'call' 'tmp7_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1606 [2/2] (1.79ns)   --->   "%tmp8_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_28_V_load_8)" [biconv.cc:109]   --->   Operation 1606 'call' 'tmp8_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1607 [1/2] (0.79ns)   --->   "%weights_29_V_load = load i16* %weights_29_V_addr, align 2" [biconv.cc:101]   --->   Operation 1607 'load' 'weights_29_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1608 [2/2] (1.79ns)   --->   "%p_031_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_29_V_load)" [biconv.cc:101]   --->   Operation 1608 'call' 'p_031_28' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1609 [1/2] (0.79ns)   --->   "%weights_29_V_load_1 = load i16* %weights_29_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 1609 'load' 'weights_29_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1610 [2/2] (1.79ns)   --->   "%tmp1_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_29_V_load_1)" [biconv.cc:102]   --->   Operation 1610 'call' 'tmp1_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1611 [2/2] (1.79ns)   --->   "%tmp2_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_29_V_load_2)" [biconv.cc:103]   --->   Operation 1611 'call' 'tmp2_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1612 [2/2] (1.79ns)   --->   "%tmp3_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_29_V_load_3)" [biconv.cc:104]   --->   Operation 1612 'call' 'tmp3_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1613 [2/2] (1.79ns)   --->   "%tmp4_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_29_V_load_4)" [biconv.cc:105]   --->   Operation 1613 'call' 'tmp4_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1614 [2/2] (1.79ns)   --->   "%tmp5_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_29_V_load_5)" [biconv.cc:106]   --->   Operation 1614 'call' 'tmp5_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1615 [2/2] (1.79ns)   --->   "%tmp6_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_29_V_load_6)" [biconv.cc:107]   --->   Operation 1615 'call' 'tmp6_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1616 [2/2] (1.79ns)   --->   "%tmp7_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_29_V_load_7)" [biconv.cc:108]   --->   Operation 1616 'call' 'tmp7_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1617 [2/2] (1.79ns)   --->   "%tmp8_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_29_V_load_8)" [biconv.cc:109]   --->   Operation 1617 'call' 'tmp8_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1618 [1/2] (0.79ns)   --->   "%weights_30_V_load = load i16* %weights_30_V_addr, align 2" [biconv.cc:101]   --->   Operation 1618 'load' 'weights_30_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1619 [2/2] (1.79ns)   --->   "%p_031_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_30_V_load)" [biconv.cc:101]   --->   Operation 1619 'call' 'p_031_29' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1620 [1/2] (0.79ns)   --->   "%weights_30_V_load_1 = load i16* %weights_30_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 1620 'load' 'weights_30_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1621 [2/2] (1.79ns)   --->   "%tmp1_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_30_V_load_1)" [biconv.cc:102]   --->   Operation 1621 'call' 'tmp1_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1622 [2/2] (1.79ns)   --->   "%tmp2_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_30_V_load_2)" [biconv.cc:103]   --->   Operation 1622 'call' 'tmp2_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1623 [2/2] (1.79ns)   --->   "%tmp3_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_30_V_load_3)" [biconv.cc:104]   --->   Operation 1623 'call' 'tmp3_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1624 [2/2] (1.79ns)   --->   "%tmp4_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_30_V_load_4)" [biconv.cc:105]   --->   Operation 1624 'call' 'tmp4_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1625 [2/2] (1.79ns)   --->   "%tmp5_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_30_V_load_5)" [biconv.cc:106]   --->   Operation 1625 'call' 'tmp5_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1626 [2/2] (1.79ns)   --->   "%tmp6_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_30_V_load_6)" [biconv.cc:107]   --->   Operation 1626 'call' 'tmp6_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1627 [2/2] (1.79ns)   --->   "%tmp7_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_30_V_load_7)" [biconv.cc:108]   --->   Operation 1627 'call' 'tmp7_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1628 [2/2] (1.79ns)   --->   "%tmp8_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_30_V_load_8)" [biconv.cc:109]   --->   Operation 1628 'call' 'tmp8_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1629 [1/2] (0.79ns)   --->   "%weights_31_V_load = load i16* %weights_31_V_addr, align 2" [biconv.cc:101]   --->   Operation 1629 'load' 'weights_31_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1630 [2/2] (1.79ns)   --->   "%p_031_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_31_V_load)" [biconv.cc:101]   --->   Operation 1630 'call' 'p_031_30' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1631 [1/2] (0.79ns)   --->   "%weights_31_V_load_1 = load i16* %weights_31_V_addr_1, align 2" [biconv.cc:102]   --->   Operation 1631 'load' 'weights_31_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_8 : Operation 1632 [2/2] (1.79ns)   --->   "%tmp1_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_31_V_load_1)" [biconv.cc:102]   --->   Operation 1632 'call' 'tmp1_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1633 [2/2] (1.79ns)   --->   "%tmp2_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_31_V_load_2)" [biconv.cc:103]   --->   Operation 1633 'call' 'tmp2_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1634 [2/2] (1.79ns)   --->   "%tmp3_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_31_V_load_3)" [biconv.cc:104]   --->   Operation 1634 'call' 'tmp3_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1635 [2/2] (1.79ns)   --->   "%tmp4_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_31_V_load_4)" [biconv.cc:105]   --->   Operation 1635 'call' 'tmp4_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1636 [2/2] (1.79ns)   --->   "%tmp5_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_31_V_load_5)" [biconv.cc:106]   --->   Operation 1636 'call' 'tmp5_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1637 [2/2] (1.79ns)   --->   "%tmp6_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_31_V_load_6)" [biconv.cc:107]   --->   Operation 1637 'call' 'tmp6_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1638 [2/2] (1.79ns)   --->   "%tmp7_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_31_V_load_7)" [biconv.cc:108]   --->   Operation 1638 'call' 'tmp7_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1639 [2/2] (1.79ns)   --->   "%tmp8_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_31_V_load_8)" [biconv.cc:109]   --->   Operation 1639 'call' 'tmp8_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.96>
ST_9 : Operation 1640 [1/2] (2.96ns)   --->   "%tmp8_V = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_0_V_load_8)" [biconv.cc:109]   --->   Operation 1640 'call' 'tmp8_V' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1641 [1/2] (2.96ns)   --->   "%tmp8_V_0_1 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_1_V_load_8)" [biconv.cc:109]   --->   Operation 1641 'call' 'tmp8_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1642 [1/2] (2.96ns)   --->   "%tmp8_V_0_2 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_2_V_load_8)" [biconv.cc:109]   --->   Operation 1642 'call' 'tmp8_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1643 [1/2] (2.96ns)   --->   "%tmp8_V_0_3 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_3_V_load_8)" [biconv.cc:109]   --->   Operation 1643 'call' 'tmp8_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1644 [1/2] (2.96ns)   --->   "%tmp8_V_0_4 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_4_V_load_8)" [biconv.cc:109]   --->   Operation 1644 'call' 'tmp8_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1645 [1/2] (2.96ns)   --->   "%tmp8_V_0_5 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_5_V_load_8)" [biconv.cc:109]   --->   Operation 1645 'call' 'tmp8_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1646 [1/2] (2.96ns)   --->   "%tmp8_V_0_6 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_6_V_load_8)" [biconv.cc:109]   --->   Operation 1646 'call' 'tmp8_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1647 [1/2] (2.96ns)   --->   "%tmp8_V_0_7 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_7_V_load_8)" [biconv.cc:109]   --->   Operation 1647 'call' 'tmp8_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1648 [1/2] (2.96ns)   --->   "%tmp8_V_0_8 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_8_V_load_8)" [biconv.cc:109]   --->   Operation 1648 'call' 'tmp8_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1649 [1/2] (2.96ns)   --->   "%tmp8_V_0_9 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_9_V_load_8)" [biconv.cc:109]   --->   Operation 1649 'call' 'tmp8_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1650 [1/2] (2.96ns)   --->   "%tmp8_V_0_10 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_10_V_load_8)" [biconv.cc:109]   --->   Operation 1650 'call' 'tmp8_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1651 [1/2] (2.96ns)   --->   "%tmp8_V_0_11 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_11_V_load_8)" [biconv.cc:109]   --->   Operation 1651 'call' 'tmp8_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1652 [1/2] (2.96ns)   --->   "%tmp8_V_0_12 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_12_V_load_8)" [biconv.cc:109]   --->   Operation 1652 'call' 'tmp8_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1653 [1/2] (2.96ns)   --->   "%tmp8_V_0_13 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_13_V_load_8)" [biconv.cc:109]   --->   Operation 1653 'call' 'tmp8_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1654 [1/2] (2.96ns)   --->   "%tmp8_V_0_14 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_14_V_load_8)" [biconv.cc:109]   --->   Operation 1654 'call' 'tmp8_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1655 [1/2] (2.96ns)   --->   "%tmp8_V_0_15 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_15_V_load_8)" [biconv.cc:109]   --->   Operation 1655 'call' 'tmp8_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1656 [1/2] (2.96ns)   --->   "%tmp8_V_0_16 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_16_V_load_8)" [biconv.cc:109]   --->   Operation 1656 'call' 'tmp8_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1657 [1/2] (2.96ns)   --->   "%tmp8_V_0_17 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_17_V_load_8)" [biconv.cc:109]   --->   Operation 1657 'call' 'tmp8_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1658 [1/2] (2.96ns)   --->   "%tmp8_V_0_18 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_18_V_load_8)" [biconv.cc:109]   --->   Operation 1658 'call' 'tmp8_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1659 [1/2] (2.96ns)   --->   "%tmp8_V_0_19 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_19_V_load_8)" [biconv.cc:109]   --->   Operation 1659 'call' 'tmp8_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1660 [1/2] (2.96ns)   --->   "%tmp8_V_0_20 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_20_V_load_8)" [biconv.cc:109]   --->   Operation 1660 'call' 'tmp8_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1661 [1/2] (2.96ns)   --->   "%tmp8_V_0_21 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_21_V_load_8)" [biconv.cc:109]   --->   Operation 1661 'call' 'tmp8_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1662 [1/2] (2.96ns)   --->   "%tmp8_V_0_22 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_22_V_load_8)" [biconv.cc:109]   --->   Operation 1662 'call' 'tmp8_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1663 [1/2] (2.96ns)   --->   "%tmp8_V_0_23 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_23_V_load_8)" [biconv.cc:109]   --->   Operation 1663 'call' 'tmp8_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1664 [1/2] (2.96ns)   --->   "%tmp8_V_0_24 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_24_V_load_8)" [biconv.cc:109]   --->   Operation 1664 'call' 'tmp8_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1665 [1/2] (2.96ns)   --->   "%tmp8_V_0_25 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_25_V_load_8)" [biconv.cc:109]   --->   Operation 1665 'call' 'tmp8_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1666 [1/2] (2.96ns)   --->   "%tmp8_V_0_26 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_26_V_load_8)" [biconv.cc:109]   --->   Operation 1666 'call' 'tmp8_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1667 [1/2] (2.96ns)   --->   "%tmp8_V_0_27 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_27_V_load_8)" [biconv.cc:109]   --->   Operation 1667 'call' 'tmp8_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1668 [1/2] (2.96ns)   --->   "%tmp8_V_0_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_28_V_load_8)" [biconv.cc:109]   --->   Operation 1668 'call' 'tmp8_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1669 [1/2] (2.96ns)   --->   "%p_031_28 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_29_V_load)" [biconv.cc:101]   --->   Operation 1669 'call' 'p_031_28' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1670 [1/2] (2.96ns)   --->   "%tmp1_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_29_V_load_1)" [biconv.cc:102]   --->   Operation 1670 'call' 'tmp1_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1671 [1/2] (2.96ns)   --->   "%tmp2_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_29_V_load_2)" [biconv.cc:103]   --->   Operation 1671 'call' 'tmp2_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1672 [1/2] (2.96ns)   --->   "%tmp3_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_29_V_load_3)" [biconv.cc:104]   --->   Operation 1672 'call' 'tmp3_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1673 [1/2] (2.96ns)   --->   "%tmp4_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_29_V_load_4)" [biconv.cc:105]   --->   Operation 1673 'call' 'tmp4_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1674 [1/2] (2.96ns)   --->   "%tmp5_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_29_V_load_5)" [biconv.cc:106]   --->   Operation 1674 'call' 'tmp5_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1675 [1/2] (2.96ns)   --->   "%tmp6_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_29_V_load_6)" [biconv.cc:107]   --->   Operation 1675 'call' 'tmp6_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1676 [1/2] (2.96ns)   --->   "%tmp7_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_29_V_load_7)" [biconv.cc:108]   --->   Operation 1676 'call' 'tmp7_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1677 [1/2] (2.96ns)   --->   "%tmp8_V_0_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_29_V_load_8)" [biconv.cc:109]   --->   Operation 1677 'call' 'tmp8_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1678 [1/2] (2.96ns)   --->   "%p_031_29 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_30_V_load)" [biconv.cc:101]   --->   Operation 1678 'call' 'p_031_29' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1679 [1/2] (2.96ns)   --->   "%tmp1_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_30_V_load_1)" [biconv.cc:102]   --->   Operation 1679 'call' 'tmp1_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1680 [1/2] (2.96ns)   --->   "%tmp2_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_30_V_load_2)" [biconv.cc:103]   --->   Operation 1680 'call' 'tmp2_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1681 [1/2] (2.96ns)   --->   "%tmp3_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_30_V_load_3)" [biconv.cc:104]   --->   Operation 1681 'call' 'tmp3_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1682 [1/2] (2.96ns)   --->   "%tmp4_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_30_V_load_4)" [biconv.cc:105]   --->   Operation 1682 'call' 'tmp4_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1683 [1/2] (2.96ns)   --->   "%tmp5_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_30_V_load_5)" [biconv.cc:106]   --->   Operation 1683 'call' 'tmp5_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1684 [1/2] (2.96ns)   --->   "%tmp6_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_30_V_load_6)" [biconv.cc:107]   --->   Operation 1684 'call' 'tmp6_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1685 [1/2] (2.96ns)   --->   "%tmp7_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_30_V_load_7)" [biconv.cc:108]   --->   Operation 1685 'call' 'tmp7_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1686 [1/2] (2.96ns)   --->   "%tmp8_V_0_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_30_V_load_8)" [biconv.cc:109]   --->   Operation 1686 'call' 'tmp8_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1687 [1/2] (2.96ns)   --->   "%p_031_30 = call fastcc i5 @compute_engine_16(i16 %bottom_V_load, i16 %weights_31_V_load)" [biconv.cc:101]   --->   Operation 1687 'call' 'p_031_30' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1688 [1/2] (2.96ns)   --->   "%tmp1_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_1, i16 %weights_31_V_load_1)" [biconv.cc:102]   --->   Operation 1688 'call' 'tmp1_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1689 [1/2] (2.96ns)   --->   "%tmp2_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_2, i16 %weights_31_V_load_2)" [biconv.cc:103]   --->   Operation 1689 'call' 'tmp2_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1690 [1/2] (2.96ns)   --->   "%tmp3_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_3, i16 %weights_31_V_load_3)" [biconv.cc:104]   --->   Operation 1690 'call' 'tmp3_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1691 [1/2] (2.96ns)   --->   "%tmp4_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_4, i16 %weights_31_V_load_4)" [biconv.cc:105]   --->   Operation 1691 'call' 'tmp4_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1692 [1/2] (2.96ns)   --->   "%tmp5_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_5, i16 %weights_31_V_load_5)" [biconv.cc:106]   --->   Operation 1692 'call' 'tmp5_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1693 [1/2] (2.96ns)   --->   "%tmp6_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_6, i16 %weights_31_V_load_6)" [biconv.cc:107]   --->   Operation 1693 'call' 'tmp6_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1694 [1/2] (2.96ns)   --->   "%tmp7_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_7, i16 %weights_31_V_load_7)" [biconv.cc:108]   --->   Operation 1694 'call' 'tmp7_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1695 [1/2] (2.96ns)   --->   "%tmp8_V_0_s = call fastcc i5 @compute_engine_16(i16 %bottom_V_load_8, i16 %weights_31_V_load_8)" [biconv.cc:109]   --->   Operation 1695 'call' 'tmp8_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.82>
ST_10 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i5 %p_s to i6" [biconv.cc:111]   --->   Operation 1696 'sext' 'sext_ln111' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i5 %tmp1_V to i6" [biconv.cc:111]   --->   Operation 1697 'sext' 'sext_ln111_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln111_2 = sext i5 %tmp2_V to i6" [biconv.cc:111]   --->   Operation 1698 'sext' 'sext_ln111_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln111_3 = sext i5 %tmp3_V to i6" [biconv.cc:111]   --->   Operation 1699 'sext' 'sext_ln111_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln111_4 = sext i5 %tmp4_V to i6" [biconv.cc:111]   --->   Operation 1700 'sext' 'sext_ln111_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln111_5 = sext i5 %tmp5_V to i6" [biconv.cc:111]   --->   Operation 1701 'sext' 'sext_ln111_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln111_6 = sext i5 %tmp6_V to i6" [biconv.cc:111]   --->   Operation 1702 'sext' 'sext_ln111_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln111_7 = sext i5 %tmp7_V to i6" [biconv.cc:111]   --->   Operation 1703 'sext' 'sext_ln111_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln111_8 = sext i5 %tmp8_V to i6" [biconv.cc:111]   --->   Operation 1704 'sext' 'sext_ln111_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1705 [2/2] (2.82ns)   --->   "%sum0_V = call fastcc i8 @sum_engine(i6 %sext_ln111, i6 %sext_ln111_1, i6 %sext_ln111_2, i6 %sext_ln111_3, i6 %sext_ln111_4, i6 %sext_ln111_5, i6 %sext_ln111_6, i6 %sext_ln111_7, i6 %sext_ln111_8)" [biconv.cc:111]   --->   Operation 1705 'call' 'sum0_V' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln111_9 = sext i5 %p_031_1 to i6" [biconv.cc:111]   --->   Operation 1706 'sext' 'sext_ln111_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln111_10 = sext i5 %tmp1_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1707 'sext' 'sext_ln111_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln111_11 = sext i5 %tmp2_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1708 'sext' 'sext_ln111_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln111_12 = sext i5 %tmp3_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1709 'sext' 'sext_ln111_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln111_13 = sext i5 %tmp4_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1710 'sext' 'sext_ln111_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln111_14 = sext i5 %tmp5_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1711 'sext' 'sext_ln111_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln111_15 = sext i5 %tmp6_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1712 'sext' 'sext_ln111_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln111_16 = sext i5 %tmp7_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1713 'sext' 'sext_ln111_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln111_17 = sext i5 %tmp8_V_0_1 to i6" [biconv.cc:111]   --->   Operation 1714 'sext' 'sext_ln111_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1715 [2/2] (2.82ns)   --->   "%sum0_V_0_1 = call fastcc i8 @sum_engine(i6 %sext_ln111_9, i6 %sext_ln111_10, i6 %sext_ln111_11, i6 %sext_ln111_12, i6 %sext_ln111_13, i6 %sext_ln111_14, i6 %sext_ln111_15, i6 %sext_ln111_16, i6 %sext_ln111_17)" [biconv.cc:111]   --->   Operation 1715 'call' 'sum0_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln111_18 = sext i5 %p_031_2 to i6" [biconv.cc:111]   --->   Operation 1716 'sext' 'sext_ln111_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln111_19 = sext i5 %tmp1_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1717 'sext' 'sext_ln111_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln111_20 = sext i5 %tmp2_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1718 'sext' 'sext_ln111_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln111_21 = sext i5 %tmp3_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1719 'sext' 'sext_ln111_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln111_22 = sext i5 %tmp4_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1720 'sext' 'sext_ln111_22' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln111_23 = sext i5 %tmp5_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1721 'sext' 'sext_ln111_23' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln111_24 = sext i5 %tmp6_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1722 'sext' 'sext_ln111_24' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln111_25 = sext i5 %tmp7_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1723 'sext' 'sext_ln111_25' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln111_26 = sext i5 %tmp8_V_0_2 to i6" [biconv.cc:111]   --->   Operation 1724 'sext' 'sext_ln111_26' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1725 [2/2] (2.82ns)   --->   "%sum0_V_0_2 = call fastcc i8 @sum_engine(i6 %sext_ln111_18, i6 %sext_ln111_19, i6 %sext_ln111_20, i6 %sext_ln111_21, i6 %sext_ln111_22, i6 %sext_ln111_23, i6 %sext_ln111_24, i6 %sext_ln111_25, i6 %sext_ln111_26)" [biconv.cc:111]   --->   Operation 1725 'call' 'sum0_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln111_27 = sext i5 %p_031_3 to i6" [biconv.cc:111]   --->   Operation 1726 'sext' 'sext_ln111_27' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln111_28 = sext i5 %tmp1_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1727 'sext' 'sext_ln111_28' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln111_29 = sext i5 %tmp2_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1728 'sext' 'sext_ln111_29' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln111_30 = sext i5 %tmp3_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1729 'sext' 'sext_ln111_30' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln111_31 = sext i5 %tmp4_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1730 'sext' 'sext_ln111_31' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln111_32 = sext i5 %tmp5_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1731 'sext' 'sext_ln111_32' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln111_33 = sext i5 %tmp6_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1732 'sext' 'sext_ln111_33' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln111_34 = sext i5 %tmp7_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1733 'sext' 'sext_ln111_34' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln111_35 = sext i5 %tmp8_V_0_3 to i6" [biconv.cc:111]   --->   Operation 1734 'sext' 'sext_ln111_35' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1735 [2/2] (2.82ns)   --->   "%sum0_V_0_3 = call fastcc i8 @sum_engine(i6 %sext_ln111_27, i6 %sext_ln111_28, i6 %sext_ln111_29, i6 %sext_ln111_30, i6 %sext_ln111_31, i6 %sext_ln111_32, i6 %sext_ln111_33, i6 %sext_ln111_34, i6 %sext_ln111_35)" [biconv.cc:111]   --->   Operation 1735 'call' 'sum0_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln111_36 = sext i5 %p_031_4 to i6" [biconv.cc:111]   --->   Operation 1736 'sext' 'sext_ln111_36' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln111_37 = sext i5 %tmp1_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1737 'sext' 'sext_ln111_37' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln111_38 = sext i5 %tmp2_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1738 'sext' 'sext_ln111_38' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln111_39 = sext i5 %tmp3_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1739 'sext' 'sext_ln111_39' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln111_40 = sext i5 %tmp4_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1740 'sext' 'sext_ln111_40' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln111_41 = sext i5 %tmp5_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1741 'sext' 'sext_ln111_41' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln111_42 = sext i5 %tmp6_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1742 'sext' 'sext_ln111_42' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln111_43 = sext i5 %tmp7_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1743 'sext' 'sext_ln111_43' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln111_44 = sext i5 %tmp8_V_0_4 to i6" [biconv.cc:111]   --->   Operation 1744 'sext' 'sext_ln111_44' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1745 [2/2] (2.82ns)   --->   "%sum0_V_0_4 = call fastcc i8 @sum_engine(i6 %sext_ln111_36, i6 %sext_ln111_37, i6 %sext_ln111_38, i6 %sext_ln111_39, i6 %sext_ln111_40, i6 %sext_ln111_41, i6 %sext_ln111_42, i6 %sext_ln111_43, i6 %sext_ln111_44)" [biconv.cc:111]   --->   Operation 1745 'call' 'sum0_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln111_45 = sext i5 %p_031_5 to i6" [biconv.cc:111]   --->   Operation 1746 'sext' 'sext_ln111_45' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln111_46 = sext i5 %tmp1_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1747 'sext' 'sext_ln111_46' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln111_47 = sext i5 %tmp2_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1748 'sext' 'sext_ln111_47' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln111_48 = sext i5 %tmp3_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1749 'sext' 'sext_ln111_48' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln111_49 = sext i5 %tmp4_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1750 'sext' 'sext_ln111_49' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln111_50 = sext i5 %tmp5_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1751 'sext' 'sext_ln111_50' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln111_51 = sext i5 %tmp6_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1752 'sext' 'sext_ln111_51' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln111_52 = sext i5 %tmp7_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1753 'sext' 'sext_ln111_52' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln111_53 = sext i5 %tmp8_V_0_5 to i6" [biconv.cc:111]   --->   Operation 1754 'sext' 'sext_ln111_53' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1755 [2/2] (2.82ns)   --->   "%sum0_V_0_5 = call fastcc i8 @sum_engine(i6 %sext_ln111_45, i6 %sext_ln111_46, i6 %sext_ln111_47, i6 %sext_ln111_48, i6 %sext_ln111_49, i6 %sext_ln111_50, i6 %sext_ln111_51, i6 %sext_ln111_52, i6 %sext_ln111_53)" [biconv.cc:111]   --->   Operation 1755 'call' 'sum0_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln111_54 = sext i5 %p_031_6 to i6" [biconv.cc:111]   --->   Operation 1756 'sext' 'sext_ln111_54' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln111_55 = sext i5 %tmp1_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1757 'sext' 'sext_ln111_55' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln111_56 = sext i5 %tmp2_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1758 'sext' 'sext_ln111_56' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln111_57 = sext i5 %tmp3_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1759 'sext' 'sext_ln111_57' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln111_58 = sext i5 %tmp4_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1760 'sext' 'sext_ln111_58' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln111_59 = sext i5 %tmp5_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1761 'sext' 'sext_ln111_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln111_60 = sext i5 %tmp6_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1762 'sext' 'sext_ln111_60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln111_61 = sext i5 %tmp7_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1763 'sext' 'sext_ln111_61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln111_62 = sext i5 %tmp8_V_0_6 to i6" [biconv.cc:111]   --->   Operation 1764 'sext' 'sext_ln111_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 1765 [2/2] (2.82ns)   --->   "%sum0_V_0_6 = call fastcc i8 @sum_engine(i6 %sext_ln111_54, i6 %sext_ln111_55, i6 %sext_ln111_56, i6 %sext_ln111_57, i6 %sext_ln111_58, i6 %sext_ln111_59, i6 %sext_ln111_60, i6 %sext_ln111_61, i6 %sext_ln111_62)" [biconv.cc:111]   --->   Operation 1765 'call' 'sum0_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.82>
ST_11 : Operation 1766 [1/2] (0.89ns)   --->   "%sum0_V = call fastcc i8 @sum_engine(i6 %sext_ln111, i6 %sext_ln111_1, i6 %sext_ln111_2, i6 %sext_ln111_3, i6 %sext_ln111_4, i6 %sext_ln111_5, i6 %sext_ln111_6, i6 %sext_ln111_7, i6 %sext_ln111_8)" [biconv.cc:111]   --->   Operation 1766 'call' 'sum0_V' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1767 [1/2] (0.89ns)   --->   "%sum0_V_0_1 = call fastcc i8 @sum_engine(i6 %sext_ln111_9, i6 %sext_ln111_10, i6 %sext_ln111_11, i6 %sext_ln111_12, i6 %sext_ln111_13, i6 %sext_ln111_14, i6 %sext_ln111_15, i6 %sext_ln111_16, i6 %sext_ln111_17)" [biconv.cc:111]   --->   Operation 1767 'call' 'sum0_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1768 [1/2] (0.89ns)   --->   "%sum0_V_0_2 = call fastcc i8 @sum_engine(i6 %sext_ln111_18, i6 %sext_ln111_19, i6 %sext_ln111_20, i6 %sext_ln111_21, i6 %sext_ln111_22, i6 %sext_ln111_23, i6 %sext_ln111_24, i6 %sext_ln111_25, i6 %sext_ln111_26)" [biconv.cc:111]   --->   Operation 1768 'call' 'sum0_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1769 [1/2] (0.89ns)   --->   "%sum0_V_0_3 = call fastcc i8 @sum_engine(i6 %sext_ln111_27, i6 %sext_ln111_28, i6 %sext_ln111_29, i6 %sext_ln111_30, i6 %sext_ln111_31, i6 %sext_ln111_32, i6 %sext_ln111_33, i6 %sext_ln111_34, i6 %sext_ln111_35)" [biconv.cc:111]   --->   Operation 1769 'call' 'sum0_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1770 [1/2] (0.89ns)   --->   "%sum0_V_0_4 = call fastcc i8 @sum_engine(i6 %sext_ln111_36, i6 %sext_ln111_37, i6 %sext_ln111_38, i6 %sext_ln111_39, i6 %sext_ln111_40, i6 %sext_ln111_41, i6 %sext_ln111_42, i6 %sext_ln111_43, i6 %sext_ln111_44)" [biconv.cc:111]   --->   Operation 1770 'call' 'sum0_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1771 [1/2] (0.89ns)   --->   "%sum0_V_0_5 = call fastcc i8 @sum_engine(i6 %sext_ln111_45, i6 %sext_ln111_46, i6 %sext_ln111_47, i6 %sext_ln111_48, i6 %sext_ln111_49, i6 %sext_ln111_50, i6 %sext_ln111_51, i6 %sext_ln111_52, i6 %sext_ln111_53)" [biconv.cc:111]   --->   Operation 1771 'call' 'sum0_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1772 [1/2] (0.89ns)   --->   "%sum0_V_0_6 = call fastcc i8 @sum_engine(i6 %sext_ln111_54, i6 %sext_ln111_55, i6 %sext_ln111_56, i6 %sext_ln111_57, i6 %sext_ln111_58, i6 %sext_ln111_59, i6 %sext_ln111_60, i6 %sext_ln111_61, i6 %sext_ln111_62)" [biconv.cc:111]   --->   Operation 1772 'call' 'sum0_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln111_63 = sext i5 %p_031_7 to i6" [biconv.cc:111]   --->   Operation 1773 'sext' 'sext_ln111_63' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln111_64 = sext i5 %tmp1_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1774 'sext' 'sext_ln111_64' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln111_65 = sext i5 %tmp2_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1775 'sext' 'sext_ln111_65' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln111_66 = sext i5 %tmp3_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1776 'sext' 'sext_ln111_66' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln111_67 = sext i5 %tmp4_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1777 'sext' 'sext_ln111_67' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln111_68 = sext i5 %tmp5_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1778 'sext' 'sext_ln111_68' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln111_69 = sext i5 %tmp6_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1779 'sext' 'sext_ln111_69' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln111_70 = sext i5 %tmp7_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1780 'sext' 'sext_ln111_70' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln111_71 = sext i5 %tmp8_V_0_7 to i6" [biconv.cc:111]   --->   Operation 1781 'sext' 'sext_ln111_71' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1782 [2/2] (2.82ns)   --->   "%sum0_V_0_7 = call fastcc i8 @sum_engine(i6 %sext_ln111_63, i6 %sext_ln111_64, i6 %sext_ln111_65, i6 %sext_ln111_66, i6 %sext_ln111_67, i6 %sext_ln111_68, i6 %sext_ln111_69, i6 %sext_ln111_70, i6 %sext_ln111_71)" [biconv.cc:111]   --->   Operation 1782 'call' 'sum0_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln111_72 = sext i5 %p_031_8 to i6" [biconv.cc:111]   --->   Operation 1783 'sext' 'sext_ln111_72' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln111_73 = sext i5 %tmp1_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1784 'sext' 'sext_ln111_73' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln111_74 = sext i5 %tmp2_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1785 'sext' 'sext_ln111_74' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln111_75 = sext i5 %tmp3_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1786 'sext' 'sext_ln111_75' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln111_76 = sext i5 %tmp4_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1787 'sext' 'sext_ln111_76' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln111_77 = sext i5 %tmp5_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1788 'sext' 'sext_ln111_77' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln111_78 = sext i5 %tmp6_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1789 'sext' 'sext_ln111_78' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln111_79 = sext i5 %tmp7_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1790 'sext' 'sext_ln111_79' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln111_80 = sext i5 %tmp8_V_0_8 to i6" [biconv.cc:111]   --->   Operation 1791 'sext' 'sext_ln111_80' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1792 [2/2] (2.82ns)   --->   "%sum0_V_0_8 = call fastcc i8 @sum_engine(i6 %sext_ln111_72, i6 %sext_ln111_73, i6 %sext_ln111_74, i6 %sext_ln111_75, i6 %sext_ln111_76, i6 %sext_ln111_77, i6 %sext_ln111_78, i6 %sext_ln111_79, i6 %sext_ln111_80)" [biconv.cc:111]   --->   Operation 1792 'call' 'sum0_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln111_81 = sext i5 %p_031_9 to i6" [biconv.cc:111]   --->   Operation 1793 'sext' 'sext_ln111_81' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln111_82 = sext i5 %tmp1_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1794 'sext' 'sext_ln111_82' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1795 [1/1] (0.00ns)   --->   "%sext_ln111_83 = sext i5 %tmp2_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1795 'sext' 'sext_ln111_83' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln111_84 = sext i5 %tmp3_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1796 'sext' 'sext_ln111_84' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln111_85 = sext i5 %tmp4_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1797 'sext' 'sext_ln111_85' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln111_86 = sext i5 %tmp5_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1798 'sext' 'sext_ln111_86' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln111_87 = sext i5 %tmp6_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1799 'sext' 'sext_ln111_87' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln111_88 = sext i5 %tmp7_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1800 'sext' 'sext_ln111_88' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln111_89 = sext i5 %tmp8_V_0_9 to i6" [biconv.cc:111]   --->   Operation 1801 'sext' 'sext_ln111_89' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1802 [2/2] (2.82ns)   --->   "%sum0_V_0_9 = call fastcc i8 @sum_engine(i6 %sext_ln111_81, i6 %sext_ln111_82, i6 %sext_ln111_83, i6 %sext_ln111_84, i6 %sext_ln111_85, i6 %sext_ln111_86, i6 %sext_ln111_87, i6 %sext_ln111_88, i6 %sext_ln111_89)" [biconv.cc:111]   --->   Operation 1802 'call' 'sum0_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln111_90 = sext i5 %p_031_s to i6" [biconv.cc:111]   --->   Operation 1803 'sext' 'sext_ln111_90' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln111_91 = sext i5 %tmp1_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1804 'sext' 'sext_ln111_91' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln111_92 = sext i5 %tmp2_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1805 'sext' 'sext_ln111_92' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln111_93 = sext i5 %tmp3_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1806 'sext' 'sext_ln111_93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln111_94 = sext i5 %tmp4_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1807 'sext' 'sext_ln111_94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln111_95 = sext i5 %tmp5_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1808 'sext' 'sext_ln111_95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln111_96 = sext i5 %tmp6_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1809 'sext' 'sext_ln111_96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln111_97 = sext i5 %tmp7_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1810 'sext' 'sext_ln111_97' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln111_98 = sext i5 %tmp8_V_0_10 to i6" [biconv.cc:111]   --->   Operation 1811 'sext' 'sext_ln111_98' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1812 [2/2] (2.82ns)   --->   "%sum0_V_0_10 = call fastcc i8 @sum_engine(i6 %sext_ln111_90, i6 %sext_ln111_91, i6 %sext_ln111_92, i6 %sext_ln111_93, i6 %sext_ln111_94, i6 %sext_ln111_95, i6 %sext_ln111_96, i6 %sext_ln111_97, i6 %sext_ln111_98)" [biconv.cc:111]   --->   Operation 1812 'call' 'sum0_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln111_99 = sext i5 %p_031_10 to i6" [biconv.cc:111]   --->   Operation 1813 'sext' 'sext_ln111_99' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln111_100 = sext i5 %tmp1_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1814 'sext' 'sext_ln111_100' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln111_101 = sext i5 %tmp2_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1815 'sext' 'sext_ln111_101' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln111_102 = sext i5 %tmp3_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1816 'sext' 'sext_ln111_102' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln111_103 = sext i5 %tmp4_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1817 'sext' 'sext_ln111_103' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln111_104 = sext i5 %tmp5_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1818 'sext' 'sext_ln111_104' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln111_105 = sext i5 %tmp6_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1819 'sext' 'sext_ln111_105' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln111_106 = sext i5 %tmp7_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1820 'sext' 'sext_ln111_106' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln111_107 = sext i5 %tmp8_V_0_11 to i6" [biconv.cc:111]   --->   Operation 1821 'sext' 'sext_ln111_107' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1822 [2/2] (2.82ns)   --->   "%sum0_V_0_11 = call fastcc i8 @sum_engine(i6 %sext_ln111_99, i6 %sext_ln111_100, i6 %sext_ln111_101, i6 %sext_ln111_102, i6 %sext_ln111_103, i6 %sext_ln111_104, i6 %sext_ln111_105, i6 %sext_ln111_106, i6 %sext_ln111_107)" [biconv.cc:111]   --->   Operation 1822 'call' 'sum0_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln111_108 = sext i5 %p_031_11 to i6" [biconv.cc:111]   --->   Operation 1823 'sext' 'sext_ln111_108' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln111_109 = sext i5 %tmp1_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1824 'sext' 'sext_ln111_109' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln111_110 = sext i5 %tmp2_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1825 'sext' 'sext_ln111_110' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln111_111 = sext i5 %tmp3_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1826 'sext' 'sext_ln111_111' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln111_112 = sext i5 %tmp4_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1827 'sext' 'sext_ln111_112' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln111_113 = sext i5 %tmp5_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1828 'sext' 'sext_ln111_113' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln111_114 = sext i5 %tmp6_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1829 'sext' 'sext_ln111_114' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln111_115 = sext i5 %tmp7_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1830 'sext' 'sext_ln111_115' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln111_116 = sext i5 %tmp8_V_0_12 to i6" [biconv.cc:111]   --->   Operation 1831 'sext' 'sext_ln111_116' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1832 [2/2] (2.82ns)   --->   "%sum0_V_0_12 = call fastcc i8 @sum_engine(i6 %sext_ln111_108, i6 %sext_ln111_109, i6 %sext_ln111_110, i6 %sext_ln111_111, i6 %sext_ln111_112, i6 %sext_ln111_113, i6 %sext_ln111_114, i6 %sext_ln111_115, i6 %sext_ln111_116)" [biconv.cc:111]   --->   Operation 1832 'call' 'sum0_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln111_117 = sext i5 %p_031_12 to i6" [biconv.cc:111]   --->   Operation 1833 'sext' 'sext_ln111_117' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln111_118 = sext i5 %tmp1_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1834 'sext' 'sext_ln111_118' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln111_119 = sext i5 %tmp2_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1835 'sext' 'sext_ln111_119' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln111_120 = sext i5 %tmp3_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1836 'sext' 'sext_ln111_120' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln111_121 = sext i5 %tmp4_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1837 'sext' 'sext_ln111_121' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln111_122 = sext i5 %tmp5_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1838 'sext' 'sext_ln111_122' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln111_123 = sext i5 %tmp6_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1839 'sext' 'sext_ln111_123' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln111_124 = sext i5 %tmp7_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1840 'sext' 'sext_ln111_124' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln111_125 = sext i5 %tmp8_V_0_13 to i6" [biconv.cc:111]   --->   Operation 1841 'sext' 'sext_ln111_125' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 1842 [2/2] (2.82ns)   --->   "%sum0_V_0_13 = call fastcc i8 @sum_engine(i6 %sext_ln111_117, i6 %sext_ln111_118, i6 %sext_ln111_119, i6 %sext_ln111_120, i6 %sext_ln111_121, i6 %sext_ln111_122, i6 %sext_ln111_123, i6 %sext_ln111_124, i6 %sext_ln111_125)" [biconv.cc:111]   --->   Operation 1842 'call' 'sum0_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.84>
ST_12 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %select_ln98_1 to i7" [biconv.cc:98]   --->   Operation 1843 'zext' 'zext_ln98' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_487 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln98_1, i3 0)" [biconv.cc:98]   --->   Operation 1844 'bitconcatenate' 'tmp_487' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i6 %tmp_487 to i7" [biconv.cc:98]   --->   Operation 1845 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98 = add i7 %zext_ln98_1, %zext_ln98" [biconv.cc:98]   --->   Operation 1846 'add' 'add_ln98' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i3 %select_ln98 to i7" [biconv.cc:98]   --->   Operation 1847 'zext' 'zext_ln98_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1848 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln98_3 = add i7 %zext_ln98_3, %add_ln98" [biconv.cc:98]   --->   Operation 1848 'add' 'add_ln98_3' <Predicate = (!icmp_ln93)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln98_4 = zext i7 %add_ln98_3 to i64" [biconv.cc:98]   --->   Operation 1849 'zext' 'zext_ln98_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1850 [1/1] (0.00ns)   --->   "%top_0_V_addr = getelementptr [81 x i14]* %top_0_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1850 'getelementptr' 'top_0_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1851 [1/1] (0.00ns)   --->   "%top_1_V_addr = getelementptr [81 x i14]* %top_1_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1851 'getelementptr' 'top_1_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1852 [1/1] (0.00ns)   --->   "%top_2_V_addr = getelementptr [81 x i14]* %top_2_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1852 'getelementptr' 'top_2_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1853 [1/1] (0.00ns)   --->   "%top_3_V_addr = getelementptr [81 x i14]* %top_3_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1853 'getelementptr' 'top_3_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1854 [1/1] (0.00ns)   --->   "%top_4_V_addr = getelementptr [81 x i14]* %top_4_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1854 'getelementptr' 'top_4_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1855 [1/1] (0.00ns)   --->   "%top_5_V_addr = getelementptr [81 x i14]* %top_5_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1855 'getelementptr' 'top_5_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1856 [1/1] (0.00ns)   --->   "%top_6_V_addr = getelementptr [81 x i14]* %top_6_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1856 'getelementptr' 'top_6_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1857 [1/1] (0.00ns)   --->   "%top_7_V_addr = getelementptr [81 x i14]* %top_7_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1857 'getelementptr' 'top_7_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1858 [1/1] (0.00ns)   --->   "%top_8_V_addr = getelementptr [81 x i14]* %top_8_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1858 'getelementptr' 'top_8_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1859 [1/1] (0.00ns)   --->   "%top_9_V_addr = getelementptr [81 x i14]* %top_9_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1859 'getelementptr' 'top_9_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1860 [1/1] (0.00ns)   --->   "%top_10_V_addr = getelementptr [81 x i14]* %top_10_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1860 'getelementptr' 'top_10_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1861 [1/1] (0.00ns)   --->   "%top_11_V_addr = getelementptr [81 x i14]* %top_11_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1861 'getelementptr' 'top_11_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1862 [1/1] (0.00ns)   --->   "%top_12_V_addr = getelementptr [81 x i14]* %top_12_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1862 'getelementptr' 'top_12_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1863 [1/1] (0.00ns)   --->   "%top_13_V_addr = getelementptr [81 x i14]* %top_13_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1863 'getelementptr' 'top_13_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1864 [1/1] (0.00ns)   --->   "%top_14_V_addr = getelementptr [81 x i14]* %top_14_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1864 'getelementptr' 'top_14_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1865 [1/1] (0.00ns)   --->   "%top_15_V_addr = getelementptr [81 x i14]* %top_15_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1865 'getelementptr' 'top_15_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1866 [1/1] (0.00ns)   --->   "%top_16_V_addr = getelementptr [81 x i14]* %top_16_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1866 'getelementptr' 'top_16_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1867 [1/1] (0.00ns)   --->   "%top_17_V_addr = getelementptr [81 x i14]* %top_17_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1867 'getelementptr' 'top_17_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1868 [1/1] (0.00ns)   --->   "%top_18_V_addr = getelementptr [81 x i14]* %top_18_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1868 'getelementptr' 'top_18_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1869 [1/1] (0.00ns)   --->   "%top_19_V_addr = getelementptr [81 x i14]* %top_19_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1869 'getelementptr' 'top_19_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1870 [1/1] (0.00ns)   --->   "%top_20_V_addr = getelementptr [81 x i14]* %top_20_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 1870 'getelementptr' 'top_20_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1871 [2/2] (1.35ns)   --->   "%top_0_V_load = load i14* %top_0_V_addr, align 2" [biconv.cc:98]   --->   Operation 1871 'load' 'top_0_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1872 [4/4] (2.84ns)   --->   "%norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weight_V_load, i11 %bn_bias_V_load)" [biconv.cc:112]   --->   Operation 1872 'call' 'norm_V' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1873 [2/2] (1.35ns)   --->   "%top_1_V_load = load i14* %top_1_V_addr, align 2" [biconv.cc:98]   --->   Operation 1873 'load' 'top_1_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1874 [4/4] (2.84ns)   --->   "%norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weight_V32_load, i11 %bn_bias_V63_load)" [biconv.cc:112]   --->   Operation 1874 'call' 'norm_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1875 [2/2] (1.35ns)   --->   "%top_2_V_load = load i14* %top_2_V_addr, align 2" [biconv.cc:98]   --->   Operation 1875 'load' 'top_2_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1876 [4/4] (2.84ns)   --->   "%norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weight_V33_load, i11 %bn_bias_V64_load)" [biconv.cc:112]   --->   Operation 1876 'call' 'norm_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1877 [2/2] (1.35ns)   --->   "%top_3_V_load = load i14* %top_3_V_addr, align 2" [biconv.cc:98]   --->   Operation 1877 'load' 'top_3_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1878 [4/4] (2.84ns)   --->   "%norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weight_V34_load, i11 %bn_bias_V65_load)" [biconv.cc:112]   --->   Operation 1878 'call' 'norm_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1879 [2/2] (1.35ns)   --->   "%top_4_V_load = load i14* %top_4_V_addr, align 2" [biconv.cc:98]   --->   Operation 1879 'load' 'top_4_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1880 [4/4] (2.84ns)   --->   "%norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weight_V35_load, i11 %bn_bias_V66_load)" [biconv.cc:112]   --->   Operation 1880 'call' 'norm_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1881 [2/2] (1.35ns)   --->   "%top_5_V_load = load i14* %top_5_V_addr, align 2" [biconv.cc:98]   --->   Operation 1881 'load' 'top_5_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1882 [4/4] (2.84ns)   --->   "%norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weight_V36_load, i11 %bn_bias_V67_load)" [biconv.cc:112]   --->   Operation 1882 'call' 'norm_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1883 [2/2] (1.35ns)   --->   "%top_6_V_load = load i14* %top_6_V_addr, align 2" [biconv.cc:98]   --->   Operation 1883 'load' 'top_6_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1884 [4/4] (2.84ns)   --->   "%norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weight_V37_load, i11 %bn_bias_V68_load)" [biconv.cc:112]   --->   Operation 1884 'call' 'norm_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1885 [2/2] (1.35ns)   --->   "%top_7_V_load = load i14* %top_7_V_addr, align 2" [biconv.cc:98]   --->   Operation 1885 'load' 'top_7_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1886 [1/2] (0.89ns)   --->   "%sum0_V_0_7 = call fastcc i8 @sum_engine(i6 %sext_ln111_63, i6 %sext_ln111_64, i6 %sext_ln111_65, i6 %sext_ln111_66, i6 %sext_ln111_67, i6 %sext_ln111_68, i6 %sext_ln111_69, i6 %sext_ln111_70, i6 %sext_ln111_71)" [biconv.cc:111]   --->   Operation 1886 'call' 'sum0_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1887 [2/2] (1.35ns)   --->   "%top_8_V_load = load i14* %top_8_V_addr, align 2" [biconv.cc:98]   --->   Operation 1887 'load' 'top_8_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1888 [1/2] (0.89ns)   --->   "%sum0_V_0_8 = call fastcc i8 @sum_engine(i6 %sext_ln111_72, i6 %sext_ln111_73, i6 %sext_ln111_74, i6 %sext_ln111_75, i6 %sext_ln111_76, i6 %sext_ln111_77, i6 %sext_ln111_78, i6 %sext_ln111_79, i6 %sext_ln111_80)" [biconv.cc:111]   --->   Operation 1888 'call' 'sum0_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1889 [2/2] (1.35ns)   --->   "%top_9_V_load = load i14* %top_9_V_addr, align 2" [biconv.cc:98]   --->   Operation 1889 'load' 'top_9_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1890 [1/2] (0.89ns)   --->   "%sum0_V_0_9 = call fastcc i8 @sum_engine(i6 %sext_ln111_81, i6 %sext_ln111_82, i6 %sext_ln111_83, i6 %sext_ln111_84, i6 %sext_ln111_85, i6 %sext_ln111_86, i6 %sext_ln111_87, i6 %sext_ln111_88, i6 %sext_ln111_89)" [biconv.cc:111]   --->   Operation 1890 'call' 'sum0_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1891 [2/2] (1.35ns)   --->   "%top_10_V_load = load i14* %top_10_V_addr, align 2" [biconv.cc:98]   --->   Operation 1891 'load' 'top_10_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1892 [1/2] (0.89ns)   --->   "%sum0_V_0_10 = call fastcc i8 @sum_engine(i6 %sext_ln111_90, i6 %sext_ln111_91, i6 %sext_ln111_92, i6 %sext_ln111_93, i6 %sext_ln111_94, i6 %sext_ln111_95, i6 %sext_ln111_96, i6 %sext_ln111_97, i6 %sext_ln111_98)" [biconv.cc:111]   --->   Operation 1892 'call' 'sum0_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1893 [2/2] (1.35ns)   --->   "%top_11_V_load = load i14* %top_11_V_addr, align 2" [biconv.cc:98]   --->   Operation 1893 'load' 'top_11_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1894 [1/2] (0.89ns)   --->   "%sum0_V_0_11 = call fastcc i8 @sum_engine(i6 %sext_ln111_99, i6 %sext_ln111_100, i6 %sext_ln111_101, i6 %sext_ln111_102, i6 %sext_ln111_103, i6 %sext_ln111_104, i6 %sext_ln111_105, i6 %sext_ln111_106, i6 %sext_ln111_107)" [biconv.cc:111]   --->   Operation 1894 'call' 'sum0_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1895 [2/2] (1.35ns)   --->   "%top_12_V_load = load i14* %top_12_V_addr, align 2" [biconv.cc:98]   --->   Operation 1895 'load' 'top_12_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1896 [1/2] (0.89ns)   --->   "%sum0_V_0_12 = call fastcc i8 @sum_engine(i6 %sext_ln111_108, i6 %sext_ln111_109, i6 %sext_ln111_110, i6 %sext_ln111_111, i6 %sext_ln111_112, i6 %sext_ln111_113, i6 %sext_ln111_114, i6 %sext_ln111_115, i6 %sext_ln111_116)" [biconv.cc:111]   --->   Operation 1896 'call' 'sum0_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1897 [2/2] (1.35ns)   --->   "%top_13_V_load = load i14* %top_13_V_addr, align 2" [biconv.cc:98]   --->   Operation 1897 'load' 'top_13_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1898 [1/2] (0.89ns)   --->   "%sum0_V_0_13 = call fastcc i8 @sum_engine(i6 %sext_ln111_117, i6 %sext_ln111_118, i6 %sext_ln111_119, i6 %sext_ln111_120, i6 %sext_ln111_121, i6 %sext_ln111_122, i6 %sext_ln111_123, i6 %sext_ln111_124, i6 %sext_ln111_125)" [biconv.cc:111]   --->   Operation 1898 'call' 'sum0_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1899 [2/2] (1.35ns)   --->   "%top_14_V_load = load i14* %top_14_V_addr, align 2" [biconv.cc:98]   --->   Operation 1899 'load' 'top_14_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln111_126 = sext i5 %p_031_13 to i6" [biconv.cc:111]   --->   Operation 1900 'sext' 'sext_ln111_126' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln111_127 = sext i5 %tmp1_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1901 'sext' 'sext_ln111_127' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln111_128 = sext i5 %tmp2_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1902 'sext' 'sext_ln111_128' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln111_129 = sext i5 %tmp3_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1903 'sext' 'sext_ln111_129' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln111_130 = sext i5 %tmp4_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1904 'sext' 'sext_ln111_130' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln111_131 = sext i5 %tmp5_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1905 'sext' 'sext_ln111_131' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln111_132 = sext i5 %tmp6_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1906 'sext' 'sext_ln111_132' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln111_133 = sext i5 %tmp7_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1907 'sext' 'sext_ln111_133' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln111_134 = sext i5 %tmp8_V_0_14 to i6" [biconv.cc:111]   --->   Operation 1908 'sext' 'sext_ln111_134' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1909 [2/2] (2.82ns)   --->   "%sum0_V_0_14 = call fastcc i8 @sum_engine(i6 %sext_ln111_126, i6 %sext_ln111_127, i6 %sext_ln111_128, i6 %sext_ln111_129, i6 %sext_ln111_130, i6 %sext_ln111_131, i6 %sext_ln111_132, i6 %sext_ln111_133, i6 %sext_ln111_134)" [biconv.cc:111]   --->   Operation 1909 'call' 'sum0_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1910 [2/2] (0.79ns)   --->   "%bn_weight_V45_load = load i11* %bn_weight_V45_addr, align 2" [biconv.cc:112]   --->   Operation 1910 'load' 'bn_weight_V45_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1911 [2/2] (0.79ns)   --->   "%bn_bias_V76_load = load i11* %bn_bias_V76_addr, align 2" [biconv.cc:112]   --->   Operation 1911 'load' 'bn_bias_V76_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1912 [2/2] (1.35ns)   --->   "%top_15_V_load = load i14* %top_15_V_addr, align 2" [biconv.cc:98]   --->   Operation 1912 'load' 'top_15_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln111_135 = sext i5 %p_031_14 to i6" [biconv.cc:111]   --->   Operation 1913 'sext' 'sext_ln111_135' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln111_136 = sext i5 %tmp1_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1914 'sext' 'sext_ln111_136' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln111_137 = sext i5 %tmp2_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1915 'sext' 'sext_ln111_137' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln111_138 = sext i5 %tmp3_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1916 'sext' 'sext_ln111_138' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln111_139 = sext i5 %tmp4_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1917 'sext' 'sext_ln111_139' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln111_140 = sext i5 %tmp5_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1918 'sext' 'sext_ln111_140' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln111_141 = sext i5 %tmp6_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1919 'sext' 'sext_ln111_141' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln111_142 = sext i5 %tmp7_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1920 'sext' 'sext_ln111_142' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln111_143 = sext i5 %tmp8_V_0_15 to i6" [biconv.cc:111]   --->   Operation 1921 'sext' 'sext_ln111_143' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1922 [2/2] (2.82ns)   --->   "%sum0_V_0_15 = call fastcc i8 @sum_engine(i6 %sext_ln111_135, i6 %sext_ln111_136, i6 %sext_ln111_137, i6 %sext_ln111_138, i6 %sext_ln111_139, i6 %sext_ln111_140, i6 %sext_ln111_141, i6 %sext_ln111_142, i6 %sext_ln111_143)" [biconv.cc:111]   --->   Operation 1922 'call' 'sum0_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1923 [2/2] (0.79ns)   --->   "%bn_weight_V46_load = load i11* %bn_weight_V46_addr, align 2" [biconv.cc:112]   --->   Operation 1923 'load' 'bn_weight_V46_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1924 [2/2] (0.79ns)   --->   "%bn_bias_V77_load = load i11* %bn_bias_V77_addr, align 2" [biconv.cc:112]   --->   Operation 1924 'load' 'bn_bias_V77_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1925 [2/2] (1.35ns)   --->   "%top_16_V_load = load i14* %top_16_V_addr, align 2" [biconv.cc:98]   --->   Operation 1925 'load' 'top_16_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln111_144 = sext i5 %p_031_15 to i6" [biconv.cc:111]   --->   Operation 1926 'sext' 'sext_ln111_144' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln111_145 = sext i5 %tmp1_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1927 'sext' 'sext_ln111_145' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln111_146 = sext i5 %tmp2_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1928 'sext' 'sext_ln111_146' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln111_147 = sext i5 %tmp3_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1929 'sext' 'sext_ln111_147' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln111_148 = sext i5 %tmp4_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1930 'sext' 'sext_ln111_148' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln111_149 = sext i5 %tmp5_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1931 'sext' 'sext_ln111_149' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln111_150 = sext i5 %tmp6_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1932 'sext' 'sext_ln111_150' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln111_151 = sext i5 %tmp7_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1933 'sext' 'sext_ln111_151' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln111_152 = sext i5 %tmp8_V_0_16 to i6" [biconv.cc:111]   --->   Operation 1934 'sext' 'sext_ln111_152' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1935 [2/2] (2.82ns)   --->   "%sum0_V_0_16 = call fastcc i8 @sum_engine(i6 %sext_ln111_144, i6 %sext_ln111_145, i6 %sext_ln111_146, i6 %sext_ln111_147, i6 %sext_ln111_148, i6 %sext_ln111_149, i6 %sext_ln111_150, i6 %sext_ln111_151, i6 %sext_ln111_152)" [biconv.cc:111]   --->   Operation 1935 'call' 'sum0_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1936 [2/2] (0.79ns)   --->   "%bn_weight_V47_load = load i11* %bn_weight_V47_addr, align 2" [biconv.cc:112]   --->   Operation 1936 'load' 'bn_weight_V47_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1937 [2/2] (0.79ns)   --->   "%bn_bias_V78_load = load i11* %bn_bias_V78_addr, align 2" [biconv.cc:112]   --->   Operation 1937 'load' 'bn_bias_V78_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1938 [2/2] (1.35ns)   --->   "%top_17_V_load = load i14* %top_17_V_addr, align 2" [biconv.cc:98]   --->   Operation 1938 'load' 'top_17_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln111_153 = sext i5 %p_031_16 to i6" [biconv.cc:111]   --->   Operation 1939 'sext' 'sext_ln111_153' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln111_154 = sext i5 %tmp1_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1940 'sext' 'sext_ln111_154' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln111_155 = sext i5 %tmp2_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1941 'sext' 'sext_ln111_155' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln111_156 = sext i5 %tmp3_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1942 'sext' 'sext_ln111_156' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln111_157 = sext i5 %tmp4_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1943 'sext' 'sext_ln111_157' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln111_158 = sext i5 %tmp5_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1944 'sext' 'sext_ln111_158' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln111_159 = sext i5 %tmp6_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1945 'sext' 'sext_ln111_159' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln111_160 = sext i5 %tmp7_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1946 'sext' 'sext_ln111_160' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln111_161 = sext i5 %tmp8_V_0_17 to i6" [biconv.cc:111]   --->   Operation 1947 'sext' 'sext_ln111_161' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1948 [2/2] (2.82ns)   --->   "%sum0_V_0_17 = call fastcc i8 @sum_engine(i6 %sext_ln111_153, i6 %sext_ln111_154, i6 %sext_ln111_155, i6 %sext_ln111_156, i6 %sext_ln111_157, i6 %sext_ln111_158, i6 %sext_ln111_159, i6 %sext_ln111_160, i6 %sext_ln111_161)" [biconv.cc:111]   --->   Operation 1948 'call' 'sum0_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1949 [2/2] (0.79ns)   --->   "%bn_weight_V48_load = load i11* %bn_weight_V48_addr, align 2" [biconv.cc:112]   --->   Operation 1949 'load' 'bn_weight_V48_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1950 [2/2] (0.79ns)   --->   "%bn_bias_V79_load = load i11* %bn_bias_V79_addr, align 2" [biconv.cc:112]   --->   Operation 1950 'load' 'bn_bias_V79_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1951 [2/2] (1.35ns)   --->   "%top_18_V_load = load i14* %top_18_V_addr, align 2" [biconv.cc:98]   --->   Operation 1951 'load' 'top_18_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln111_162 = sext i5 %p_031_17 to i6" [biconv.cc:111]   --->   Operation 1952 'sext' 'sext_ln111_162' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln111_163 = sext i5 %tmp1_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1953 'sext' 'sext_ln111_163' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln111_164 = sext i5 %tmp2_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1954 'sext' 'sext_ln111_164' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln111_165 = sext i5 %tmp3_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1955 'sext' 'sext_ln111_165' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln111_166 = sext i5 %tmp4_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1956 'sext' 'sext_ln111_166' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln111_167 = sext i5 %tmp5_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1957 'sext' 'sext_ln111_167' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln111_168 = sext i5 %tmp6_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1958 'sext' 'sext_ln111_168' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln111_169 = sext i5 %tmp7_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1959 'sext' 'sext_ln111_169' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln111_170 = sext i5 %tmp8_V_0_18 to i6" [biconv.cc:111]   --->   Operation 1960 'sext' 'sext_ln111_170' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1961 [2/2] (2.82ns)   --->   "%sum0_V_0_18 = call fastcc i8 @sum_engine(i6 %sext_ln111_162, i6 %sext_ln111_163, i6 %sext_ln111_164, i6 %sext_ln111_165, i6 %sext_ln111_166, i6 %sext_ln111_167, i6 %sext_ln111_168, i6 %sext_ln111_169, i6 %sext_ln111_170)" [biconv.cc:111]   --->   Operation 1961 'call' 'sum0_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1962 [2/2] (0.79ns)   --->   "%bn_weight_V49_load = load i11* %bn_weight_V49_addr, align 2" [biconv.cc:112]   --->   Operation 1962 'load' 'bn_weight_V49_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1963 [2/2] (0.79ns)   --->   "%bn_bias_V80_load = load i11* %bn_bias_V80_addr, align 2" [biconv.cc:112]   --->   Operation 1963 'load' 'bn_bias_V80_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1964 [2/2] (1.35ns)   --->   "%top_19_V_load = load i14* %top_19_V_addr, align 2" [biconv.cc:98]   --->   Operation 1964 'load' 'top_19_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln111_171 = sext i5 %p_031_18 to i6" [biconv.cc:111]   --->   Operation 1965 'sext' 'sext_ln111_171' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln111_172 = sext i5 %tmp1_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1966 'sext' 'sext_ln111_172' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln111_173 = sext i5 %tmp2_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1967 'sext' 'sext_ln111_173' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln111_174 = sext i5 %tmp3_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1968 'sext' 'sext_ln111_174' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln111_175 = sext i5 %tmp4_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1969 'sext' 'sext_ln111_175' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln111_176 = sext i5 %tmp5_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1970 'sext' 'sext_ln111_176' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln111_177 = sext i5 %tmp6_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1971 'sext' 'sext_ln111_177' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln111_178 = sext i5 %tmp7_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1972 'sext' 'sext_ln111_178' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln111_179 = sext i5 %tmp8_V_0_19 to i6" [biconv.cc:111]   --->   Operation 1973 'sext' 'sext_ln111_179' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1974 [2/2] (2.82ns)   --->   "%sum0_V_0_19 = call fastcc i8 @sum_engine(i6 %sext_ln111_171, i6 %sext_ln111_172, i6 %sext_ln111_173, i6 %sext_ln111_174, i6 %sext_ln111_175, i6 %sext_ln111_176, i6 %sext_ln111_177, i6 %sext_ln111_178, i6 %sext_ln111_179)" [biconv.cc:111]   --->   Operation 1974 'call' 'sum0_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1975 [2/2] (0.79ns)   --->   "%bn_weight_V50_load = load i11* %bn_weight_V50_addr, align 2" [biconv.cc:112]   --->   Operation 1975 'load' 'bn_weight_V50_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1976 [2/2] (0.79ns)   --->   "%bn_bias_V81_load = load i11* %bn_bias_V81_addr, align 2" [biconv.cc:112]   --->   Operation 1976 'load' 'bn_bias_V81_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1977 [2/2] (1.35ns)   --->   "%top_20_V_load = load i14* %top_20_V_addr, align 2" [biconv.cc:98]   --->   Operation 1977 'load' 'top_20_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln111_180 = sext i5 %p_031_19 to i6" [biconv.cc:111]   --->   Operation 1978 'sext' 'sext_ln111_180' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln111_181 = sext i5 %tmp1_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1979 'sext' 'sext_ln111_181' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln111_182 = sext i5 %tmp2_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1980 'sext' 'sext_ln111_182' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln111_183 = sext i5 %tmp3_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1981 'sext' 'sext_ln111_183' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln111_184 = sext i5 %tmp4_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1982 'sext' 'sext_ln111_184' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln111_185 = sext i5 %tmp5_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1983 'sext' 'sext_ln111_185' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln111_186 = sext i5 %tmp6_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1984 'sext' 'sext_ln111_186' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1985 [1/1] (0.00ns)   --->   "%sext_ln111_187 = sext i5 %tmp7_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1985 'sext' 'sext_ln111_187' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln111_188 = sext i5 %tmp8_V_0_20 to i6" [biconv.cc:111]   --->   Operation 1986 'sext' 'sext_ln111_188' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 1987 [2/2] (2.82ns)   --->   "%sum0_V_0_20 = call fastcc i8 @sum_engine(i6 %sext_ln111_180, i6 %sext_ln111_181, i6 %sext_ln111_182, i6 %sext_ln111_183, i6 %sext_ln111_184, i6 %sext_ln111_185, i6 %sext_ln111_186, i6 %sext_ln111_187, i6 %sext_ln111_188)" [biconv.cc:111]   --->   Operation 1987 'call' 'sum0_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1988 [2/2] (0.79ns)   --->   "%bn_weight_V51_load = load i11* %bn_weight_V51_addr, align 2" [biconv.cc:112]   --->   Operation 1988 'load' 'bn_weight_V51_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1989 [2/2] (0.79ns)   --->   "%bn_bias_V82_load = load i11* %bn_bias_V82_addr, align 2" [biconv.cc:112]   --->   Operation 1989 'load' 'bn_bias_V82_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1990 [2/2] (0.79ns)   --->   "%bn_weight_V52_load = load i11* %bn_weight_V52_addr, align 2" [biconv.cc:112]   --->   Operation 1990 'load' 'bn_weight_V52_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1991 [2/2] (0.79ns)   --->   "%bn_bias_V83_load = load i11* %bn_bias_V83_addr, align 2" [biconv.cc:112]   --->   Operation 1991 'load' 'bn_bias_V83_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1992 [2/2] (0.79ns)   --->   "%bn_weight_V53_load = load i11* %bn_weight_V53_addr, align 2" [biconv.cc:112]   --->   Operation 1992 'load' 'bn_weight_V53_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1993 [2/2] (0.79ns)   --->   "%bn_bias_V84_load = load i11* %bn_bias_V84_addr, align 2" [biconv.cc:112]   --->   Operation 1993 'load' 'bn_bias_V84_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1994 [2/2] (0.79ns)   --->   "%bn_weight_V54_load = load i11* %bn_weight_V54_addr, align 2" [biconv.cc:112]   --->   Operation 1994 'load' 'bn_weight_V54_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1995 [2/2] (0.79ns)   --->   "%bn_bias_V85_load = load i11* %bn_bias_V85_addr, align 2" [biconv.cc:112]   --->   Operation 1995 'load' 'bn_bias_V85_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1996 [2/2] (0.79ns)   --->   "%bn_weight_V55_load = load i11* %bn_weight_V55_addr, align 2" [biconv.cc:112]   --->   Operation 1996 'load' 'bn_weight_V55_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1997 [2/2] (0.79ns)   --->   "%bn_bias_V86_load = load i11* %bn_bias_V86_addr, align 2" [biconv.cc:112]   --->   Operation 1997 'load' 'bn_bias_V86_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1998 [2/2] (0.79ns)   --->   "%bn_weight_V56_load = load i11* %bn_weight_V56_addr, align 2" [biconv.cc:112]   --->   Operation 1998 'load' 'bn_weight_V56_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 1999 [2/2] (0.79ns)   --->   "%bn_bias_V87_load = load i11* %bn_bias_V87_addr, align 2" [biconv.cc:112]   --->   Operation 1999 'load' 'bn_bias_V87_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2000 [2/2] (0.79ns)   --->   "%bn_weight_V57_load = load i11* %bn_weight_V57_addr, align 2" [biconv.cc:112]   --->   Operation 2000 'load' 'bn_weight_V57_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2001 [2/2] (0.79ns)   --->   "%bn_bias_V88_load = load i11* %bn_bias_V88_addr, align 2" [biconv.cc:112]   --->   Operation 2001 'load' 'bn_bias_V88_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2002 [2/2] (0.79ns)   --->   "%bn_weight_V58_load = load i11* %bn_weight_V58_addr, align 2" [biconv.cc:112]   --->   Operation 2002 'load' 'bn_weight_V58_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2003 [2/2] (0.79ns)   --->   "%bn_bias_V89_load = load i11* %bn_bias_V89_addr, align 2" [biconv.cc:112]   --->   Operation 2003 'load' 'bn_bias_V89_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2004 [2/2] (0.79ns)   --->   "%bn_weight_V59_load = load i11* %bn_weight_V59_addr, align 2" [biconv.cc:112]   --->   Operation 2004 'load' 'bn_weight_V59_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2005 [2/2] (0.79ns)   --->   "%bn_bias_V90_load = load i11* %bn_bias_V90_addr, align 2" [biconv.cc:112]   --->   Operation 2005 'load' 'bn_bias_V90_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2006 [2/2] (0.79ns)   --->   "%bn_weight_V60_load = load i11* %bn_weight_V60_addr, align 2" [biconv.cc:112]   --->   Operation 2006 'load' 'bn_weight_V60_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2007 [2/2] (0.79ns)   --->   "%bn_bias_V91_load = load i11* %bn_bias_V91_addr, align 2" [biconv.cc:112]   --->   Operation 2007 'load' 'bn_bias_V91_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2008 [2/2] (0.79ns)   --->   "%bn_weight_V61_load = load i11* %bn_weight_V61_addr, align 2" [biconv.cc:112]   --->   Operation 2008 'load' 'bn_weight_V61_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2009 [2/2] (0.79ns)   --->   "%bn_bias_V92_load = load i11* %bn_bias_V92_addr, align 2" [biconv.cc:112]   --->   Operation 2009 'load' 'bn_bias_V92_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2010 [2/2] (0.79ns)   --->   "%bn_weight_V62_load = load i11* %bn_weight_V62_addr, align 2" [biconv.cc:112]   --->   Operation 2010 'load' 'bn_weight_V62_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_12 : Operation 2011 [2/2] (0.79ns)   --->   "%bn_bias_V93_load = load i11* %bn_bias_V93_addr, align 2" [biconv.cc:112]   --->   Operation 2011 'load' 'bn_bias_V93_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>

State 13 <SV = 12> <Delay = 3.28>
ST_13 : Operation 2012 [1/2] (1.35ns)   --->   "%top_0_V_load = load i14* %top_0_V_addr, align 2" [biconv.cc:98]   --->   Operation 2012 'load' 'top_0_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2013 [3/4] (3.28ns)   --->   "%norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weight_V_load, i11 %bn_bias_V_load)" [biconv.cc:112]   --->   Operation 2013 'call' 'norm_V' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2014 [1/2] (1.35ns)   --->   "%top_1_V_load = load i14* %top_1_V_addr, align 2" [biconv.cc:98]   --->   Operation 2014 'load' 'top_1_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2015 [3/4] (3.28ns)   --->   "%norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weight_V32_load, i11 %bn_bias_V63_load)" [biconv.cc:112]   --->   Operation 2015 'call' 'norm_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2016 [1/2] (1.35ns)   --->   "%top_2_V_load = load i14* %top_2_V_addr, align 2" [biconv.cc:98]   --->   Operation 2016 'load' 'top_2_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2017 [3/4] (3.28ns)   --->   "%norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weight_V33_load, i11 %bn_bias_V64_load)" [biconv.cc:112]   --->   Operation 2017 'call' 'norm_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2018 [1/2] (1.35ns)   --->   "%top_3_V_load = load i14* %top_3_V_addr, align 2" [biconv.cc:98]   --->   Operation 2018 'load' 'top_3_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2019 [3/4] (3.28ns)   --->   "%norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weight_V34_load, i11 %bn_bias_V65_load)" [biconv.cc:112]   --->   Operation 2019 'call' 'norm_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2020 [1/2] (1.35ns)   --->   "%top_4_V_load = load i14* %top_4_V_addr, align 2" [biconv.cc:98]   --->   Operation 2020 'load' 'top_4_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2021 [3/4] (3.28ns)   --->   "%norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weight_V35_load, i11 %bn_bias_V66_load)" [biconv.cc:112]   --->   Operation 2021 'call' 'norm_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2022 [1/2] (1.35ns)   --->   "%top_5_V_load = load i14* %top_5_V_addr, align 2" [biconv.cc:98]   --->   Operation 2022 'load' 'top_5_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2023 [3/4] (3.28ns)   --->   "%norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weight_V36_load, i11 %bn_bias_V67_load)" [biconv.cc:112]   --->   Operation 2023 'call' 'norm_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2024 [1/2] (1.35ns)   --->   "%top_6_V_load = load i14* %top_6_V_addr, align 2" [biconv.cc:98]   --->   Operation 2024 'load' 'top_6_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2025 [3/4] (3.28ns)   --->   "%norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weight_V37_load, i11 %bn_bias_V68_load)" [biconv.cc:112]   --->   Operation 2025 'call' 'norm_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2026 [1/2] (1.35ns)   --->   "%top_7_V_load = load i14* %top_7_V_addr, align 2" [biconv.cc:98]   --->   Operation 2026 'load' 'top_7_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2027 [4/4] (2.84ns)   --->   "%norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weight_V38_load, i11 %bn_bias_V69_load)" [biconv.cc:112]   --->   Operation 2027 'call' 'norm_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2028 [1/2] (1.35ns)   --->   "%top_8_V_load = load i14* %top_8_V_addr, align 2" [biconv.cc:98]   --->   Operation 2028 'load' 'top_8_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2029 [4/4] (2.84ns)   --->   "%norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weight_V39_load, i11 %bn_bias_V70_load)" [biconv.cc:112]   --->   Operation 2029 'call' 'norm_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2030 [1/2] (1.35ns)   --->   "%top_9_V_load = load i14* %top_9_V_addr, align 2" [biconv.cc:98]   --->   Operation 2030 'load' 'top_9_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2031 [4/4] (2.84ns)   --->   "%norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weight_V40_load, i11 %bn_bias_V71_load)" [biconv.cc:112]   --->   Operation 2031 'call' 'norm_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2032 [1/2] (1.35ns)   --->   "%top_10_V_load = load i14* %top_10_V_addr, align 2" [biconv.cc:98]   --->   Operation 2032 'load' 'top_10_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2033 [4/4] (2.84ns)   --->   "%norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weight_V41_load, i11 %bn_bias_V72_load)" [biconv.cc:112]   --->   Operation 2033 'call' 'norm_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2034 [1/2] (1.35ns)   --->   "%top_11_V_load = load i14* %top_11_V_addr, align 2" [biconv.cc:98]   --->   Operation 2034 'load' 'top_11_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2035 [4/4] (2.84ns)   --->   "%norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weight_V42_load, i11 %bn_bias_V73_load)" [biconv.cc:112]   --->   Operation 2035 'call' 'norm_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2036 [1/2] (1.35ns)   --->   "%top_12_V_load = load i14* %top_12_V_addr, align 2" [biconv.cc:98]   --->   Operation 2036 'load' 'top_12_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2037 [4/4] (2.84ns)   --->   "%norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weight_V43_load, i11 %bn_bias_V74_load)" [biconv.cc:112]   --->   Operation 2037 'call' 'norm_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2038 [1/2] (1.35ns)   --->   "%top_13_V_load = load i14* %top_13_V_addr, align 2" [biconv.cc:98]   --->   Operation 2038 'load' 'top_13_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2039 [4/4] (2.84ns)   --->   "%norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weight_V44_load, i11 %bn_bias_V75_load)" [biconv.cc:112]   --->   Operation 2039 'call' 'norm_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2040 [1/2] (1.35ns)   --->   "%top_14_V_load = load i14* %top_14_V_addr, align 2" [biconv.cc:98]   --->   Operation 2040 'load' 'top_14_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2041 [1/2] (0.89ns)   --->   "%sum0_V_0_14 = call fastcc i8 @sum_engine(i6 %sext_ln111_126, i6 %sext_ln111_127, i6 %sext_ln111_128, i6 %sext_ln111_129, i6 %sext_ln111_130, i6 %sext_ln111_131, i6 %sext_ln111_132, i6 %sext_ln111_133, i6 %sext_ln111_134)" [biconv.cc:111]   --->   Operation 2041 'call' 'sum0_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2042 [1/2] (0.79ns)   --->   "%bn_weight_V45_load = load i11* %bn_weight_V45_addr, align 2" [biconv.cc:112]   --->   Operation 2042 'load' 'bn_weight_V45_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2043 [1/2] (0.79ns)   --->   "%bn_bias_V76_load = load i11* %bn_bias_V76_addr, align 2" [biconv.cc:112]   --->   Operation 2043 'load' 'bn_bias_V76_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2044 [1/2] (1.35ns)   --->   "%top_15_V_load = load i14* %top_15_V_addr, align 2" [biconv.cc:98]   --->   Operation 2044 'load' 'top_15_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2045 [1/2] (0.89ns)   --->   "%sum0_V_0_15 = call fastcc i8 @sum_engine(i6 %sext_ln111_135, i6 %sext_ln111_136, i6 %sext_ln111_137, i6 %sext_ln111_138, i6 %sext_ln111_139, i6 %sext_ln111_140, i6 %sext_ln111_141, i6 %sext_ln111_142, i6 %sext_ln111_143)" [biconv.cc:111]   --->   Operation 2045 'call' 'sum0_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2046 [1/2] (0.79ns)   --->   "%bn_weight_V46_load = load i11* %bn_weight_V46_addr, align 2" [biconv.cc:112]   --->   Operation 2046 'load' 'bn_weight_V46_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2047 [1/2] (0.79ns)   --->   "%bn_bias_V77_load = load i11* %bn_bias_V77_addr, align 2" [biconv.cc:112]   --->   Operation 2047 'load' 'bn_bias_V77_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2048 [1/2] (1.35ns)   --->   "%top_16_V_load = load i14* %top_16_V_addr, align 2" [biconv.cc:98]   --->   Operation 2048 'load' 'top_16_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2049 [1/2] (0.89ns)   --->   "%sum0_V_0_16 = call fastcc i8 @sum_engine(i6 %sext_ln111_144, i6 %sext_ln111_145, i6 %sext_ln111_146, i6 %sext_ln111_147, i6 %sext_ln111_148, i6 %sext_ln111_149, i6 %sext_ln111_150, i6 %sext_ln111_151, i6 %sext_ln111_152)" [biconv.cc:111]   --->   Operation 2049 'call' 'sum0_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2050 [1/2] (0.79ns)   --->   "%bn_weight_V47_load = load i11* %bn_weight_V47_addr, align 2" [biconv.cc:112]   --->   Operation 2050 'load' 'bn_weight_V47_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2051 [1/2] (0.79ns)   --->   "%bn_bias_V78_load = load i11* %bn_bias_V78_addr, align 2" [biconv.cc:112]   --->   Operation 2051 'load' 'bn_bias_V78_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2052 [1/2] (1.35ns)   --->   "%top_17_V_load = load i14* %top_17_V_addr, align 2" [biconv.cc:98]   --->   Operation 2052 'load' 'top_17_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2053 [1/2] (0.89ns)   --->   "%sum0_V_0_17 = call fastcc i8 @sum_engine(i6 %sext_ln111_153, i6 %sext_ln111_154, i6 %sext_ln111_155, i6 %sext_ln111_156, i6 %sext_ln111_157, i6 %sext_ln111_158, i6 %sext_ln111_159, i6 %sext_ln111_160, i6 %sext_ln111_161)" [biconv.cc:111]   --->   Operation 2053 'call' 'sum0_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2054 [1/2] (0.79ns)   --->   "%bn_weight_V48_load = load i11* %bn_weight_V48_addr, align 2" [biconv.cc:112]   --->   Operation 2054 'load' 'bn_weight_V48_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2055 [1/2] (0.79ns)   --->   "%bn_bias_V79_load = load i11* %bn_bias_V79_addr, align 2" [biconv.cc:112]   --->   Operation 2055 'load' 'bn_bias_V79_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2056 [1/2] (1.35ns)   --->   "%top_18_V_load = load i14* %top_18_V_addr, align 2" [biconv.cc:98]   --->   Operation 2056 'load' 'top_18_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2057 [1/2] (0.89ns)   --->   "%sum0_V_0_18 = call fastcc i8 @sum_engine(i6 %sext_ln111_162, i6 %sext_ln111_163, i6 %sext_ln111_164, i6 %sext_ln111_165, i6 %sext_ln111_166, i6 %sext_ln111_167, i6 %sext_ln111_168, i6 %sext_ln111_169, i6 %sext_ln111_170)" [biconv.cc:111]   --->   Operation 2057 'call' 'sum0_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2058 [1/2] (0.79ns)   --->   "%bn_weight_V49_load = load i11* %bn_weight_V49_addr, align 2" [biconv.cc:112]   --->   Operation 2058 'load' 'bn_weight_V49_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2059 [1/2] (0.79ns)   --->   "%bn_bias_V80_load = load i11* %bn_bias_V80_addr, align 2" [biconv.cc:112]   --->   Operation 2059 'load' 'bn_bias_V80_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2060 [1/2] (1.35ns)   --->   "%top_19_V_load = load i14* %top_19_V_addr, align 2" [biconv.cc:98]   --->   Operation 2060 'load' 'top_19_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2061 [1/2] (0.89ns)   --->   "%sum0_V_0_19 = call fastcc i8 @sum_engine(i6 %sext_ln111_171, i6 %sext_ln111_172, i6 %sext_ln111_173, i6 %sext_ln111_174, i6 %sext_ln111_175, i6 %sext_ln111_176, i6 %sext_ln111_177, i6 %sext_ln111_178, i6 %sext_ln111_179)" [biconv.cc:111]   --->   Operation 2061 'call' 'sum0_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2062 [1/2] (0.79ns)   --->   "%bn_weight_V50_load = load i11* %bn_weight_V50_addr, align 2" [biconv.cc:112]   --->   Operation 2062 'load' 'bn_weight_V50_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2063 [1/2] (0.79ns)   --->   "%bn_bias_V81_load = load i11* %bn_bias_V81_addr, align 2" [biconv.cc:112]   --->   Operation 2063 'load' 'bn_bias_V81_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2064 [1/2] (1.35ns)   --->   "%top_20_V_load = load i14* %top_20_V_addr, align 2" [biconv.cc:98]   --->   Operation 2064 'load' 'top_20_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2065 [1/2] (0.89ns)   --->   "%sum0_V_0_20 = call fastcc i8 @sum_engine(i6 %sext_ln111_180, i6 %sext_ln111_181, i6 %sext_ln111_182, i6 %sext_ln111_183, i6 %sext_ln111_184, i6 %sext_ln111_185, i6 %sext_ln111_186, i6 %sext_ln111_187, i6 %sext_ln111_188)" [biconv.cc:111]   --->   Operation 2065 'call' 'sum0_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2066 [1/2] (0.79ns)   --->   "%bn_weight_V51_load = load i11* %bn_weight_V51_addr, align 2" [biconv.cc:112]   --->   Operation 2066 'load' 'bn_weight_V51_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2067 [1/2] (0.79ns)   --->   "%bn_bias_V82_load = load i11* %bn_bias_V82_addr, align 2" [biconv.cc:112]   --->   Operation 2067 'load' 'bn_bias_V82_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln111_189 = sext i5 %p_031_20 to i6" [biconv.cc:111]   --->   Operation 2068 'sext' 'sext_ln111_189' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln111_190 = sext i5 %tmp1_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2069 'sext' 'sext_ln111_190' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln111_191 = sext i5 %tmp2_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2070 'sext' 'sext_ln111_191' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln111_192 = sext i5 %tmp3_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2071 'sext' 'sext_ln111_192' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln111_193 = sext i5 %tmp4_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2072 'sext' 'sext_ln111_193' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln111_194 = sext i5 %tmp5_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2073 'sext' 'sext_ln111_194' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln111_195 = sext i5 %tmp6_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2074 'sext' 'sext_ln111_195' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln111_196 = sext i5 %tmp7_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2075 'sext' 'sext_ln111_196' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln111_197 = sext i5 %tmp8_V_0_21 to i6" [biconv.cc:111]   --->   Operation 2076 'sext' 'sext_ln111_197' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2077 [2/2] (2.82ns)   --->   "%sum0_V_0_21 = call fastcc i8 @sum_engine(i6 %sext_ln111_189, i6 %sext_ln111_190, i6 %sext_ln111_191, i6 %sext_ln111_192, i6 %sext_ln111_193, i6 %sext_ln111_194, i6 %sext_ln111_195, i6 %sext_ln111_196, i6 %sext_ln111_197)" [biconv.cc:111]   --->   Operation 2077 'call' 'sum0_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2078 [1/2] (0.79ns)   --->   "%bn_weight_V52_load = load i11* %bn_weight_V52_addr, align 2" [biconv.cc:112]   --->   Operation 2078 'load' 'bn_weight_V52_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2079 [1/2] (0.79ns)   --->   "%bn_bias_V83_load = load i11* %bn_bias_V83_addr, align 2" [biconv.cc:112]   --->   Operation 2079 'load' 'bn_bias_V83_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln111_198 = sext i5 %p_031_21 to i6" [biconv.cc:111]   --->   Operation 2080 'sext' 'sext_ln111_198' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln111_199 = sext i5 %tmp1_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2081 'sext' 'sext_ln111_199' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln111_200 = sext i5 %tmp2_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2082 'sext' 'sext_ln111_200' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln111_201 = sext i5 %tmp3_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2083 'sext' 'sext_ln111_201' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln111_202 = sext i5 %tmp4_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2084 'sext' 'sext_ln111_202' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln111_203 = sext i5 %tmp5_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2085 'sext' 'sext_ln111_203' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln111_204 = sext i5 %tmp6_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2086 'sext' 'sext_ln111_204' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln111_205 = sext i5 %tmp7_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2087 'sext' 'sext_ln111_205' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln111_206 = sext i5 %tmp8_V_0_22 to i6" [biconv.cc:111]   --->   Operation 2088 'sext' 'sext_ln111_206' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2089 [2/2] (2.82ns)   --->   "%sum0_V_0_22 = call fastcc i8 @sum_engine(i6 %sext_ln111_198, i6 %sext_ln111_199, i6 %sext_ln111_200, i6 %sext_ln111_201, i6 %sext_ln111_202, i6 %sext_ln111_203, i6 %sext_ln111_204, i6 %sext_ln111_205, i6 %sext_ln111_206)" [biconv.cc:111]   --->   Operation 2089 'call' 'sum0_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2090 [1/2] (0.79ns)   --->   "%bn_weight_V53_load = load i11* %bn_weight_V53_addr, align 2" [biconv.cc:112]   --->   Operation 2090 'load' 'bn_weight_V53_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2091 [1/2] (0.79ns)   --->   "%bn_bias_V84_load = load i11* %bn_bias_V84_addr, align 2" [biconv.cc:112]   --->   Operation 2091 'load' 'bn_bias_V84_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln111_207 = sext i5 %p_031_22 to i6" [biconv.cc:111]   --->   Operation 2092 'sext' 'sext_ln111_207' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln111_208 = sext i5 %tmp1_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2093 'sext' 'sext_ln111_208' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln111_209 = sext i5 %tmp2_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2094 'sext' 'sext_ln111_209' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln111_210 = sext i5 %tmp3_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2095 'sext' 'sext_ln111_210' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln111_211 = sext i5 %tmp4_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2096 'sext' 'sext_ln111_211' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln111_212 = sext i5 %tmp5_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2097 'sext' 'sext_ln111_212' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln111_213 = sext i5 %tmp6_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2098 'sext' 'sext_ln111_213' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln111_214 = sext i5 %tmp7_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2099 'sext' 'sext_ln111_214' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln111_215 = sext i5 %tmp8_V_0_23 to i6" [biconv.cc:111]   --->   Operation 2100 'sext' 'sext_ln111_215' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2101 [2/2] (2.82ns)   --->   "%sum0_V_0_23 = call fastcc i8 @sum_engine(i6 %sext_ln111_207, i6 %sext_ln111_208, i6 %sext_ln111_209, i6 %sext_ln111_210, i6 %sext_ln111_211, i6 %sext_ln111_212, i6 %sext_ln111_213, i6 %sext_ln111_214, i6 %sext_ln111_215)" [biconv.cc:111]   --->   Operation 2101 'call' 'sum0_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2102 [1/2] (0.79ns)   --->   "%bn_weight_V54_load = load i11* %bn_weight_V54_addr, align 2" [biconv.cc:112]   --->   Operation 2102 'load' 'bn_weight_V54_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2103 [1/2] (0.79ns)   --->   "%bn_bias_V85_load = load i11* %bn_bias_V85_addr, align 2" [biconv.cc:112]   --->   Operation 2103 'load' 'bn_bias_V85_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln111_216 = sext i5 %p_031_23 to i6" [biconv.cc:111]   --->   Operation 2104 'sext' 'sext_ln111_216' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln111_217 = sext i5 %tmp1_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2105 'sext' 'sext_ln111_217' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln111_218 = sext i5 %tmp2_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2106 'sext' 'sext_ln111_218' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln111_219 = sext i5 %tmp3_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2107 'sext' 'sext_ln111_219' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln111_220 = sext i5 %tmp4_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2108 'sext' 'sext_ln111_220' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln111_221 = sext i5 %tmp5_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2109 'sext' 'sext_ln111_221' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln111_222 = sext i5 %tmp6_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2110 'sext' 'sext_ln111_222' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln111_223 = sext i5 %tmp7_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2111 'sext' 'sext_ln111_223' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln111_224 = sext i5 %tmp8_V_0_24 to i6" [biconv.cc:111]   --->   Operation 2112 'sext' 'sext_ln111_224' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2113 [2/2] (2.82ns)   --->   "%sum0_V_0_24 = call fastcc i8 @sum_engine(i6 %sext_ln111_216, i6 %sext_ln111_217, i6 %sext_ln111_218, i6 %sext_ln111_219, i6 %sext_ln111_220, i6 %sext_ln111_221, i6 %sext_ln111_222, i6 %sext_ln111_223, i6 %sext_ln111_224)" [biconv.cc:111]   --->   Operation 2113 'call' 'sum0_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2114 [1/2] (0.79ns)   --->   "%bn_weight_V55_load = load i11* %bn_weight_V55_addr, align 2" [biconv.cc:112]   --->   Operation 2114 'load' 'bn_weight_V55_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2115 [1/2] (0.79ns)   --->   "%bn_bias_V86_load = load i11* %bn_bias_V86_addr, align 2" [biconv.cc:112]   --->   Operation 2115 'load' 'bn_bias_V86_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln111_225 = sext i5 %p_031_24 to i6" [biconv.cc:111]   --->   Operation 2116 'sext' 'sext_ln111_225' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln111_226 = sext i5 %tmp1_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2117 'sext' 'sext_ln111_226' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln111_227 = sext i5 %tmp2_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2118 'sext' 'sext_ln111_227' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln111_228 = sext i5 %tmp3_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2119 'sext' 'sext_ln111_228' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln111_229 = sext i5 %tmp4_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2120 'sext' 'sext_ln111_229' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln111_230 = sext i5 %tmp5_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2121 'sext' 'sext_ln111_230' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln111_231 = sext i5 %tmp6_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2122 'sext' 'sext_ln111_231' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln111_232 = sext i5 %tmp7_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2123 'sext' 'sext_ln111_232' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln111_233 = sext i5 %tmp8_V_0_25 to i6" [biconv.cc:111]   --->   Operation 2124 'sext' 'sext_ln111_233' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2125 [2/2] (2.82ns)   --->   "%sum0_V_0_25 = call fastcc i8 @sum_engine(i6 %sext_ln111_225, i6 %sext_ln111_226, i6 %sext_ln111_227, i6 %sext_ln111_228, i6 %sext_ln111_229, i6 %sext_ln111_230, i6 %sext_ln111_231, i6 %sext_ln111_232, i6 %sext_ln111_233)" [biconv.cc:111]   --->   Operation 2125 'call' 'sum0_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2126 [1/2] (0.79ns)   --->   "%bn_weight_V56_load = load i11* %bn_weight_V56_addr, align 2" [biconv.cc:112]   --->   Operation 2126 'load' 'bn_weight_V56_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2127 [1/2] (0.79ns)   --->   "%bn_bias_V87_load = load i11* %bn_bias_V87_addr, align 2" [biconv.cc:112]   --->   Operation 2127 'load' 'bn_bias_V87_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln111_234 = sext i5 %p_031_25 to i6" [biconv.cc:111]   --->   Operation 2128 'sext' 'sext_ln111_234' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln111_235 = sext i5 %tmp1_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2129 'sext' 'sext_ln111_235' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln111_236 = sext i5 %tmp2_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2130 'sext' 'sext_ln111_236' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln111_237 = sext i5 %tmp3_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2131 'sext' 'sext_ln111_237' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln111_238 = sext i5 %tmp4_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2132 'sext' 'sext_ln111_238' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln111_239 = sext i5 %tmp5_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2133 'sext' 'sext_ln111_239' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln111_240 = sext i5 %tmp6_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2134 'sext' 'sext_ln111_240' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln111_241 = sext i5 %tmp7_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2135 'sext' 'sext_ln111_241' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln111_242 = sext i5 %tmp8_V_0_26 to i6" [biconv.cc:111]   --->   Operation 2136 'sext' 'sext_ln111_242' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2137 [2/2] (2.82ns)   --->   "%sum0_V_0_26 = call fastcc i8 @sum_engine(i6 %sext_ln111_234, i6 %sext_ln111_235, i6 %sext_ln111_236, i6 %sext_ln111_237, i6 %sext_ln111_238, i6 %sext_ln111_239, i6 %sext_ln111_240, i6 %sext_ln111_241, i6 %sext_ln111_242)" [biconv.cc:111]   --->   Operation 2137 'call' 'sum0_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2138 [1/2] (0.79ns)   --->   "%bn_weight_V57_load = load i11* %bn_weight_V57_addr, align 2" [biconv.cc:112]   --->   Operation 2138 'load' 'bn_weight_V57_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2139 [1/2] (0.79ns)   --->   "%bn_bias_V88_load = load i11* %bn_bias_V88_addr, align 2" [biconv.cc:112]   --->   Operation 2139 'load' 'bn_bias_V88_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln111_243 = sext i5 %p_031_26 to i6" [biconv.cc:111]   --->   Operation 2140 'sext' 'sext_ln111_243' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln111_244 = sext i5 %tmp1_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2141 'sext' 'sext_ln111_244' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln111_245 = sext i5 %tmp2_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2142 'sext' 'sext_ln111_245' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln111_246 = sext i5 %tmp3_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2143 'sext' 'sext_ln111_246' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln111_247 = sext i5 %tmp4_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2144 'sext' 'sext_ln111_247' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln111_248 = sext i5 %tmp5_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2145 'sext' 'sext_ln111_248' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln111_249 = sext i5 %tmp6_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2146 'sext' 'sext_ln111_249' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln111_250 = sext i5 %tmp7_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2147 'sext' 'sext_ln111_250' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln111_251 = sext i5 %tmp8_V_0_27 to i6" [biconv.cc:111]   --->   Operation 2148 'sext' 'sext_ln111_251' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 2149 [2/2] (2.82ns)   --->   "%sum0_V_0_27 = call fastcc i8 @sum_engine(i6 %sext_ln111_243, i6 %sext_ln111_244, i6 %sext_ln111_245, i6 %sext_ln111_246, i6 %sext_ln111_247, i6 %sext_ln111_248, i6 %sext_ln111_249, i6 %sext_ln111_250, i6 %sext_ln111_251)" [biconv.cc:111]   --->   Operation 2149 'call' 'sum0_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2150 [1/2] (0.79ns)   --->   "%bn_weight_V58_load = load i11* %bn_weight_V58_addr, align 2" [biconv.cc:112]   --->   Operation 2150 'load' 'bn_weight_V58_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2151 [1/2] (0.79ns)   --->   "%bn_bias_V89_load = load i11* %bn_bias_V89_addr, align 2" [biconv.cc:112]   --->   Operation 2151 'load' 'bn_bias_V89_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2152 [1/2] (0.79ns)   --->   "%bn_weight_V59_load = load i11* %bn_weight_V59_addr, align 2" [biconv.cc:112]   --->   Operation 2152 'load' 'bn_weight_V59_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2153 [1/2] (0.79ns)   --->   "%bn_bias_V90_load = load i11* %bn_bias_V90_addr, align 2" [biconv.cc:112]   --->   Operation 2153 'load' 'bn_bias_V90_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2154 [1/2] (0.79ns)   --->   "%bn_weight_V60_load = load i11* %bn_weight_V60_addr, align 2" [biconv.cc:112]   --->   Operation 2154 'load' 'bn_weight_V60_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2155 [1/2] (0.79ns)   --->   "%bn_bias_V91_load = load i11* %bn_bias_V91_addr, align 2" [biconv.cc:112]   --->   Operation 2155 'load' 'bn_bias_V91_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2156 [1/2] (0.79ns)   --->   "%bn_weight_V61_load = load i11* %bn_weight_V61_addr, align 2" [biconv.cc:112]   --->   Operation 2156 'load' 'bn_weight_V61_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2157 [1/2] (0.79ns)   --->   "%bn_bias_V92_load = load i11* %bn_bias_V92_addr, align 2" [biconv.cc:112]   --->   Operation 2157 'load' 'bn_bias_V92_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2158 [1/2] (0.79ns)   --->   "%bn_weight_V62_load = load i11* %bn_weight_V62_addr, align 2" [biconv.cc:112]   --->   Operation 2158 'load' 'bn_weight_V62_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_13 : Operation 2159 [1/2] (0.79ns)   --->   "%bn_bias_V93_load = load i11* %bn_bias_V93_addr, align 2" [biconv.cc:112]   --->   Operation 2159 'load' 'bn_bias_V93_load' <Predicate = (!icmp_ln93)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>

State 14 <SV = 13> <Delay = 3.28>
ST_14 : Operation 2160 [2/4] (3.28ns)   --->   "%norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weight_V_load, i11 %bn_bias_V_load)" [biconv.cc:112]   --->   Operation 2160 'call' 'norm_V' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2161 [2/4] (3.28ns)   --->   "%norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weight_V32_load, i11 %bn_bias_V63_load)" [biconv.cc:112]   --->   Operation 2161 'call' 'norm_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2162 [2/4] (3.28ns)   --->   "%norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weight_V33_load, i11 %bn_bias_V64_load)" [biconv.cc:112]   --->   Operation 2162 'call' 'norm_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2163 [2/4] (3.28ns)   --->   "%norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weight_V34_load, i11 %bn_bias_V65_load)" [biconv.cc:112]   --->   Operation 2163 'call' 'norm_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2164 [2/4] (3.28ns)   --->   "%norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weight_V35_load, i11 %bn_bias_V66_load)" [biconv.cc:112]   --->   Operation 2164 'call' 'norm_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2165 [2/4] (3.28ns)   --->   "%norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weight_V36_load, i11 %bn_bias_V67_load)" [biconv.cc:112]   --->   Operation 2165 'call' 'norm_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2166 [2/4] (3.28ns)   --->   "%norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weight_V37_load, i11 %bn_bias_V68_load)" [biconv.cc:112]   --->   Operation 2166 'call' 'norm_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2167 [3/4] (3.28ns)   --->   "%norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weight_V38_load, i11 %bn_bias_V69_load)" [biconv.cc:112]   --->   Operation 2167 'call' 'norm_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2168 [3/4] (3.28ns)   --->   "%norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weight_V39_load, i11 %bn_bias_V70_load)" [biconv.cc:112]   --->   Operation 2168 'call' 'norm_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2169 [3/4] (3.28ns)   --->   "%norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weight_V40_load, i11 %bn_bias_V71_load)" [biconv.cc:112]   --->   Operation 2169 'call' 'norm_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2170 [3/4] (3.28ns)   --->   "%norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weight_V41_load, i11 %bn_bias_V72_load)" [biconv.cc:112]   --->   Operation 2170 'call' 'norm_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2171 [3/4] (3.28ns)   --->   "%norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weight_V42_load, i11 %bn_bias_V73_load)" [biconv.cc:112]   --->   Operation 2171 'call' 'norm_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2172 [3/4] (3.28ns)   --->   "%norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weight_V43_load, i11 %bn_bias_V74_load)" [biconv.cc:112]   --->   Operation 2172 'call' 'norm_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2173 [3/4] (3.28ns)   --->   "%norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weight_V44_load, i11 %bn_bias_V75_load)" [biconv.cc:112]   --->   Operation 2173 'call' 'norm_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2174 [4/4] (2.84ns)   --->   "%norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weight_V45_load, i11 %bn_bias_V76_load)" [biconv.cc:112]   --->   Operation 2174 'call' 'norm_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2175 [4/4] (2.84ns)   --->   "%norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weight_V46_load, i11 %bn_bias_V77_load)" [biconv.cc:112]   --->   Operation 2175 'call' 'norm_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2176 [4/4] (2.84ns)   --->   "%norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weight_V47_load, i11 %bn_bias_V78_load)" [biconv.cc:112]   --->   Operation 2176 'call' 'norm_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2177 [4/4] (2.84ns)   --->   "%norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weight_V48_load, i11 %bn_bias_V79_load)" [biconv.cc:112]   --->   Operation 2177 'call' 'norm_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2178 [4/4] (2.84ns)   --->   "%norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weight_V49_load, i11 %bn_bias_V80_load)" [biconv.cc:112]   --->   Operation 2178 'call' 'norm_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2179 [4/4] (2.84ns)   --->   "%norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weight_V50_load, i11 %bn_bias_V81_load)" [biconv.cc:112]   --->   Operation 2179 'call' 'norm_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2180 [4/4] (2.84ns)   --->   "%norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weight_V51_load, i11 %bn_bias_V82_load)" [biconv.cc:112]   --->   Operation 2180 'call' 'norm_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2181 [1/2] (0.89ns)   --->   "%sum0_V_0_21 = call fastcc i8 @sum_engine(i6 %sext_ln111_189, i6 %sext_ln111_190, i6 %sext_ln111_191, i6 %sext_ln111_192, i6 %sext_ln111_193, i6 %sext_ln111_194, i6 %sext_ln111_195, i6 %sext_ln111_196, i6 %sext_ln111_197)" [biconv.cc:111]   --->   Operation 2181 'call' 'sum0_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2182 [1/2] (0.89ns)   --->   "%sum0_V_0_22 = call fastcc i8 @sum_engine(i6 %sext_ln111_198, i6 %sext_ln111_199, i6 %sext_ln111_200, i6 %sext_ln111_201, i6 %sext_ln111_202, i6 %sext_ln111_203, i6 %sext_ln111_204, i6 %sext_ln111_205, i6 %sext_ln111_206)" [biconv.cc:111]   --->   Operation 2182 'call' 'sum0_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2183 [1/2] (0.89ns)   --->   "%sum0_V_0_23 = call fastcc i8 @sum_engine(i6 %sext_ln111_207, i6 %sext_ln111_208, i6 %sext_ln111_209, i6 %sext_ln111_210, i6 %sext_ln111_211, i6 %sext_ln111_212, i6 %sext_ln111_213, i6 %sext_ln111_214, i6 %sext_ln111_215)" [biconv.cc:111]   --->   Operation 2183 'call' 'sum0_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2184 [1/2] (0.89ns)   --->   "%sum0_V_0_24 = call fastcc i8 @sum_engine(i6 %sext_ln111_216, i6 %sext_ln111_217, i6 %sext_ln111_218, i6 %sext_ln111_219, i6 %sext_ln111_220, i6 %sext_ln111_221, i6 %sext_ln111_222, i6 %sext_ln111_223, i6 %sext_ln111_224)" [biconv.cc:111]   --->   Operation 2184 'call' 'sum0_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2185 [1/2] (0.89ns)   --->   "%sum0_V_0_25 = call fastcc i8 @sum_engine(i6 %sext_ln111_225, i6 %sext_ln111_226, i6 %sext_ln111_227, i6 %sext_ln111_228, i6 %sext_ln111_229, i6 %sext_ln111_230, i6 %sext_ln111_231, i6 %sext_ln111_232, i6 %sext_ln111_233)" [biconv.cc:111]   --->   Operation 2185 'call' 'sum0_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2186 [1/2] (0.89ns)   --->   "%sum0_V_0_26 = call fastcc i8 @sum_engine(i6 %sext_ln111_234, i6 %sext_ln111_235, i6 %sext_ln111_236, i6 %sext_ln111_237, i6 %sext_ln111_238, i6 %sext_ln111_239, i6 %sext_ln111_240, i6 %sext_ln111_241, i6 %sext_ln111_242)" [biconv.cc:111]   --->   Operation 2186 'call' 'sum0_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2187 [1/2] (0.89ns)   --->   "%sum0_V_0_27 = call fastcc i8 @sum_engine(i6 %sext_ln111_243, i6 %sext_ln111_244, i6 %sext_ln111_245, i6 %sext_ln111_246, i6 %sext_ln111_247, i6 %sext_ln111_248, i6 %sext_ln111_249, i6 %sext_ln111_250, i6 %sext_ln111_251)" [biconv.cc:111]   --->   Operation 2187 'call' 'sum0_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln111_252 = sext i5 %p_031_27 to i6" [biconv.cc:111]   --->   Operation 2188 'sext' 'sext_ln111_252' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln111_253 = sext i5 %tmp1_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2189 'sext' 'sext_ln111_253' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln111_254 = sext i5 %tmp2_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2190 'sext' 'sext_ln111_254' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln111_255 = sext i5 %tmp3_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2191 'sext' 'sext_ln111_255' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln111_256 = sext i5 %tmp4_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2192 'sext' 'sext_ln111_256' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln111_257 = sext i5 %tmp5_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2193 'sext' 'sext_ln111_257' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln111_258 = sext i5 %tmp6_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2194 'sext' 'sext_ln111_258' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln111_259 = sext i5 %tmp7_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2195 'sext' 'sext_ln111_259' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln111_260 = sext i5 %tmp8_V_0_28 to i6" [biconv.cc:111]   --->   Operation 2196 'sext' 'sext_ln111_260' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2197 [2/2] (2.82ns)   --->   "%sum0_V_0_28 = call fastcc i8 @sum_engine(i6 %sext_ln111_252, i6 %sext_ln111_253, i6 %sext_ln111_254, i6 %sext_ln111_255, i6 %sext_ln111_256, i6 %sext_ln111_257, i6 %sext_ln111_258, i6 %sext_ln111_259, i6 %sext_ln111_260)" [biconv.cc:111]   --->   Operation 2197 'call' 'sum0_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln111_261 = sext i5 %p_031_28 to i6" [biconv.cc:111]   --->   Operation 2198 'sext' 'sext_ln111_261' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln111_262 = sext i5 %tmp1_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2199 'sext' 'sext_ln111_262' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln111_263 = sext i5 %tmp2_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2200 'sext' 'sext_ln111_263' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln111_264 = sext i5 %tmp3_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2201 'sext' 'sext_ln111_264' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln111_265 = sext i5 %tmp4_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2202 'sext' 'sext_ln111_265' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln111_266 = sext i5 %tmp5_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2203 'sext' 'sext_ln111_266' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln111_267 = sext i5 %tmp6_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2204 'sext' 'sext_ln111_267' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln111_268 = sext i5 %tmp7_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2205 'sext' 'sext_ln111_268' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln111_269 = sext i5 %tmp8_V_0_29 to i6" [biconv.cc:111]   --->   Operation 2206 'sext' 'sext_ln111_269' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2207 [2/2] (2.82ns)   --->   "%sum0_V_0_29 = call fastcc i8 @sum_engine(i6 %sext_ln111_261, i6 %sext_ln111_262, i6 %sext_ln111_263, i6 %sext_ln111_264, i6 %sext_ln111_265, i6 %sext_ln111_266, i6 %sext_ln111_267, i6 %sext_ln111_268, i6 %sext_ln111_269)" [biconv.cc:111]   --->   Operation 2207 'call' 'sum0_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln111_270 = sext i5 %p_031_29 to i6" [biconv.cc:111]   --->   Operation 2208 'sext' 'sext_ln111_270' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln111_271 = sext i5 %tmp1_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2209 'sext' 'sext_ln111_271' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln111_272 = sext i5 %tmp2_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2210 'sext' 'sext_ln111_272' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln111_273 = sext i5 %tmp3_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2211 'sext' 'sext_ln111_273' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln111_274 = sext i5 %tmp4_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2212 'sext' 'sext_ln111_274' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln111_275 = sext i5 %tmp5_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2213 'sext' 'sext_ln111_275' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln111_276 = sext i5 %tmp6_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2214 'sext' 'sext_ln111_276' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln111_277 = sext i5 %tmp7_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2215 'sext' 'sext_ln111_277' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln111_278 = sext i5 %tmp8_V_0_30 to i6" [biconv.cc:111]   --->   Operation 2216 'sext' 'sext_ln111_278' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2217 [2/2] (2.82ns)   --->   "%sum0_V_0_30 = call fastcc i8 @sum_engine(i6 %sext_ln111_270, i6 %sext_ln111_271, i6 %sext_ln111_272, i6 %sext_ln111_273, i6 %sext_ln111_274, i6 %sext_ln111_275, i6 %sext_ln111_276, i6 %sext_ln111_277, i6 %sext_ln111_278)" [biconv.cc:111]   --->   Operation 2217 'call' 'sum0_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln111_279 = sext i5 %p_031_30 to i6" [biconv.cc:111]   --->   Operation 2218 'sext' 'sext_ln111_279' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln111_280 = sext i5 %tmp1_V_0_s to i6" [biconv.cc:111]   --->   Operation 2219 'sext' 'sext_ln111_280' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln111_281 = sext i5 %tmp2_V_0_s to i6" [biconv.cc:111]   --->   Operation 2220 'sext' 'sext_ln111_281' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln111_282 = sext i5 %tmp3_V_0_s to i6" [biconv.cc:111]   --->   Operation 2221 'sext' 'sext_ln111_282' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln111_283 = sext i5 %tmp4_V_0_s to i6" [biconv.cc:111]   --->   Operation 2222 'sext' 'sext_ln111_283' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln111_284 = sext i5 %tmp5_V_0_s to i6" [biconv.cc:111]   --->   Operation 2223 'sext' 'sext_ln111_284' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln111_285 = sext i5 %tmp6_V_0_s to i6" [biconv.cc:111]   --->   Operation 2224 'sext' 'sext_ln111_285' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln111_286 = sext i5 %tmp7_V_0_s to i6" [biconv.cc:111]   --->   Operation 2225 'sext' 'sext_ln111_286' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln111_287 = sext i5 %tmp8_V_0_s to i6" [biconv.cc:111]   --->   Operation 2226 'sext' 'sext_ln111_287' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 2227 [2/2] (2.82ns)   --->   "%sum0_V_0_s = call fastcc i8 @sum_engine(i6 %sext_ln111_279, i6 %sext_ln111_280, i6 %sext_ln111_281, i6 %sext_ln111_282, i6 %sext_ln111_283, i6 %sext_ln111_284, i6 %sext_ln111_285, i6 %sext_ln111_286, i6 %sext_ln111_287)" [biconv.cc:111]   --->   Operation 2227 'call' 'sum0_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.28>
ST_15 : Operation 2228 [1/4] (1.09ns)   --->   "%norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weight_V_load, i11 %bn_bias_V_load)" [biconv.cc:112]   --->   Operation 2228 'call' 'norm_V' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %top_0_V_load to i15" [biconv.cc:113]   --->   Operation 2229 'sext' 'sext_ln703' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln703_282 = sext i14 %norm_V to i15" [biconv.cc:113]   --->   Operation 2230 'sext' 'sext_ln703_282' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2231 [1/1] (0.98ns)   --->   "%add_ln1192 = add nsw i15 %sext_ln703_282, %sext_ln703" [biconv.cc:113]   --->   Operation 2231 'add' 'add_ln1192' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_1303 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192, i32 14)" [biconv.cc:113]   --->   Operation 2232 'bitselect' 'tmp_1303' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2233 [1/1] (0.98ns)   --->   "%add_ln703 = add i14 %top_0_V_load, %norm_V" [biconv.cc:113]   --->   Operation 2233 'add' 'add_ln703' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_1304 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [biconv.cc:113]   --->   Operation 2234 'bitselect' 'tmp_1304' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_1304, true" [biconv.cc:113]   --->   Operation 2235 'xor' 'xor_ln786' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_1303, %xor_ln786" [biconv.cc:113]   --->   Operation 2236 'and' 'and_ln786' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_492)   --->   "%xor_ln340_284 = xor i1 %tmp_1303, %tmp_1304" [biconv.cc:113]   --->   Operation 2237 'xor' 'xor_ln340_284' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_492)   --->   "%xor_ln340 = xor i1 %tmp_1303, true" [biconv.cc:113]   --->   Operation 2238 'xor' 'xor_ln340' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_492)   --->   "%or_ln340 = or i1 %tmp_1304, %xor_ln340" [biconv.cc:113]   --->   Operation 2239 'or' 'or_ln340' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_492)   --->   "%select_ln340 = select i1 %xor_ln340_284, i14 8191, i14 %add_ln703" [biconv.cc:113]   --->   Operation 2240 'select' 'select_ln340' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2241 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i14 -8192, i14 %add_ln703" [biconv.cc:113]   --->   Operation 2241 'select' 'select_ln388' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2242 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_492 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388" [biconv.cc:113]   --->   Operation 2242 'select' 'select_ln340_492' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2243 [1/4] (1.09ns)   --->   "%norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weight_V32_load, i11 %bn_bias_V63_load)" [biconv.cc:112]   --->   Operation 2243 'call' 'norm_V_0_1' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln703_283 = sext i14 %top_1_V_load to i15" [biconv.cc:113]   --->   Operation 2244 'sext' 'sext_ln703_283' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln703_284 = sext i14 %norm_V_0_1 to i15" [biconv.cc:113]   --->   Operation 2245 'sext' 'sext_ln703_284' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2246 [1/1] (0.98ns)   --->   "%add_ln1192_210 = add nsw i15 %sext_ln703_284, %sext_ln703_283" [biconv.cc:113]   --->   Operation 2246 'add' 'add_ln1192_210' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_1305 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_210, i32 14)" [biconv.cc:113]   --->   Operation 2247 'bitselect' 'tmp_1305' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2248 [1/1] (0.98ns)   --->   "%add_ln703_198 = add i14 %top_1_V_load, %norm_V_0_1" [biconv.cc:113]   --->   Operation 2248 'add' 'add_ln703_198' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_1306 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_198, i32 13)" [biconv.cc:113]   --->   Operation 2249 'bitselect' 'tmp_1306' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_1306, true" [biconv.cc:113]   --->   Operation 2250 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_309 = and i1 %tmp_1305, %xor_ln786_1" [biconv.cc:113]   --->   Operation 2251 'and' 'and_ln786_309' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_493)   --->   "%xor_ln340_285 = xor i1 %tmp_1305, %tmp_1306" [biconv.cc:113]   --->   Operation 2252 'xor' 'xor_ln340_285' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_493)   --->   "%xor_ln340_1 = xor i1 %tmp_1305, true" [biconv.cc:113]   --->   Operation 2253 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_493)   --->   "%or_ln340_413 = or i1 %tmp_1306, %xor_ln340_1" [biconv.cc:113]   --->   Operation 2254 'or' 'or_ln340_413' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_493)   --->   "%select_ln340_1 = select i1 %xor_ln340_285, i14 8191, i14 %add_ln703_198" [biconv.cc:113]   --->   Operation 2255 'select' 'select_ln340_1' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2256 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_309, i14 -8192, i14 %add_ln703_198" [biconv.cc:113]   --->   Operation 2256 'select' 'select_ln388_1' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2257 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_493 = select i1 %or_ln340_413, i14 %select_ln340_1, i14 %select_ln388_1" [biconv.cc:113]   --->   Operation 2257 'select' 'select_ln340_493' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2258 [1/4] (1.09ns)   --->   "%norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weight_V33_load, i11 %bn_bias_V64_load)" [biconv.cc:112]   --->   Operation 2258 'call' 'norm_V_0_2' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln703_285 = sext i14 %top_2_V_load to i15" [biconv.cc:113]   --->   Operation 2259 'sext' 'sext_ln703_285' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln703_286 = sext i14 %norm_V_0_2 to i15" [biconv.cc:113]   --->   Operation 2260 'sext' 'sext_ln703_286' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2261 [1/1] (0.98ns)   --->   "%add_ln1192_211 = add nsw i15 %sext_ln703_286, %sext_ln703_285" [biconv.cc:113]   --->   Operation 2261 'add' 'add_ln1192_211' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_1307 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_211, i32 14)" [biconv.cc:113]   --->   Operation 2262 'bitselect' 'tmp_1307' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2263 [1/1] (0.98ns)   --->   "%add_ln703_199 = add i14 %top_2_V_load, %norm_V_0_2" [biconv.cc:113]   --->   Operation 2263 'add' 'add_ln703_199' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_1308 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_199, i32 13)" [biconv.cc:113]   --->   Operation 2264 'bitselect' 'tmp_1308' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_1308, true" [biconv.cc:113]   --->   Operation 2265 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_310 = and i1 %tmp_1307, %xor_ln786_2" [biconv.cc:113]   --->   Operation 2266 'and' 'and_ln786_310' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_494)   --->   "%xor_ln340_286 = xor i1 %tmp_1307, %tmp_1308" [biconv.cc:113]   --->   Operation 2267 'xor' 'xor_ln340_286' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_494)   --->   "%xor_ln340_2 = xor i1 %tmp_1307, true" [biconv.cc:113]   --->   Operation 2268 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_494)   --->   "%or_ln340_414 = or i1 %tmp_1308, %xor_ln340_2" [biconv.cc:113]   --->   Operation 2269 'or' 'or_ln340_414' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_494)   --->   "%select_ln340_2 = select i1 %xor_ln340_286, i14 8191, i14 %add_ln703_199" [biconv.cc:113]   --->   Operation 2270 'select' 'select_ln340_2' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2271 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_310, i14 -8192, i14 %add_ln703_199" [biconv.cc:113]   --->   Operation 2271 'select' 'select_ln388_2' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2272 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_494 = select i1 %or_ln340_414, i14 %select_ln340_2, i14 %select_ln388_2" [biconv.cc:113]   --->   Operation 2272 'select' 'select_ln340_494' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2273 [1/4] (1.09ns)   --->   "%norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weight_V34_load, i11 %bn_bias_V65_load)" [biconv.cc:112]   --->   Operation 2273 'call' 'norm_V_0_3' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln703_287 = sext i14 %top_3_V_load to i15" [biconv.cc:113]   --->   Operation 2274 'sext' 'sext_ln703_287' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln703_288 = sext i14 %norm_V_0_3 to i15" [biconv.cc:113]   --->   Operation 2275 'sext' 'sext_ln703_288' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2276 [1/1] (0.98ns)   --->   "%add_ln1192_212 = add nsw i15 %sext_ln703_288, %sext_ln703_287" [biconv.cc:113]   --->   Operation 2276 'add' 'add_ln1192_212' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2277 [1/1] (0.00ns)   --->   "%tmp_1309 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_212, i32 14)" [biconv.cc:113]   --->   Operation 2277 'bitselect' 'tmp_1309' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2278 [1/1] (0.98ns)   --->   "%add_ln703_200 = add i14 %top_3_V_load, %norm_V_0_3" [biconv.cc:113]   --->   Operation 2278 'add' 'add_ln703_200' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2279 [1/1] (0.00ns)   --->   "%tmp_1310 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_200, i32 13)" [biconv.cc:113]   --->   Operation 2279 'bitselect' 'tmp_1310' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_1310, true" [biconv.cc:113]   --->   Operation 2280 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_311 = and i1 %tmp_1309, %xor_ln786_3" [biconv.cc:113]   --->   Operation 2281 'and' 'and_ln786_311' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_495)   --->   "%xor_ln340_287 = xor i1 %tmp_1309, %tmp_1310" [biconv.cc:113]   --->   Operation 2282 'xor' 'xor_ln340_287' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_495)   --->   "%xor_ln340_3 = xor i1 %tmp_1309, true" [biconv.cc:113]   --->   Operation 2283 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_495)   --->   "%or_ln340_415 = or i1 %tmp_1310, %xor_ln340_3" [biconv.cc:113]   --->   Operation 2284 'or' 'or_ln340_415' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_495)   --->   "%select_ln340_3 = select i1 %xor_ln340_287, i14 8191, i14 %add_ln703_200" [biconv.cc:113]   --->   Operation 2285 'select' 'select_ln340_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2286 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_311, i14 -8192, i14 %add_ln703_200" [biconv.cc:113]   --->   Operation 2286 'select' 'select_ln388_3' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2287 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_495 = select i1 %or_ln340_415, i14 %select_ln340_3, i14 %select_ln388_3" [biconv.cc:113]   --->   Operation 2287 'select' 'select_ln340_495' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2288 [1/4] (1.09ns)   --->   "%norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weight_V35_load, i11 %bn_bias_V66_load)" [biconv.cc:112]   --->   Operation 2288 'call' 'norm_V_0_4' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln703_289 = sext i14 %top_4_V_load to i15" [biconv.cc:113]   --->   Operation 2289 'sext' 'sext_ln703_289' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln703_290 = sext i14 %norm_V_0_4 to i15" [biconv.cc:113]   --->   Operation 2290 'sext' 'sext_ln703_290' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2291 [1/1] (0.98ns)   --->   "%add_ln1192_213 = add nsw i15 %sext_ln703_290, %sext_ln703_289" [biconv.cc:113]   --->   Operation 2291 'add' 'add_ln1192_213' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_1311 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_213, i32 14)" [biconv.cc:113]   --->   Operation 2292 'bitselect' 'tmp_1311' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2293 [1/1] (0.98ns)   --->   "%add_ln703_201 = add i14 %top_4_V_load, %norm_V_0_4" [biconv.cc:113]   --->   Operation 2293 'add' 'add_ln703_201' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_1312 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_201, i32 13)" [biconv.cc:113]   --->   Operation 2294 'bitselect' 'tmp_1312' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_1312, true" [biconv.cc:113]   --->   Operation 2295 'xor' 'xor_ln786_4' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_312 = and i1 %tmp_1311, %xor_ln786_4" [biconv.cc:113]   --->   Operation 2296 'and' 'and_ln786_312' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_496)   --->   "%xor_ln340_288 = xor i1 %tmp_1311, %tmp_1312" [biconv.cc:113]   --->   Operation 2297 'xor' 'xor_ln340_288' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_496)   --->   "%xor_ln340_4 = xor i1 %tmp_1311, true" [biconv.cc:113]   --->   Operation 2298 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_496)   --->   "%or_ln340_416 = or i1 %tmp_1312, %xor_ln340_4" [biconv.cc:113]   --->   Operation 2299 'or' 'or_ln340_416' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_496)   --->   "%select_ln340_4 = select i1 %xor_ln340_288, i14 8191, i14 %add_ln703_201" [biconv.cc:113]   --->   Operation 2300 'select' 'select_ln340_4' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2301 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_312, i14 -8192, i14 %add_ln703_201" [biconv.cc:113]   --->   Operation 2301 'select' 'select_ln388_4' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2302 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_496 = select i1 %or_ln340_416, i14 %select_ln340_4, i14 %select_ln388_4" [biconv.cc:113]   --->   Operation 2302 'select' 'select_ln340_496' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2303 [1/4] (1.09ns)   --->   "%norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weight_V36_load, i11 %bn_bias_V67_load)" [biconv.cc:112]   --->   Operation 2303 'call' 'norm_V_0_5' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln703_291 = sext i14 %top_5_V_load to i15" [biconv.cc:113]   --->   Operation 2304 'sext' 'sext_ln703_291' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln703_292 = sext i14 %norm_V_0_5 to i15" [biconv.cc:113]   --->   Operation 2305 'sext' 'sext_ln703_292' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2306 [1/1] (0.98ns)   --->   "%add_ln1192_214 = add nsw i15 %sext_ln703_292, %sext_ln703_291" [biconv.cc:113]   --->   Operation 2306 'add' 'add_ln1192_214' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_1313 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_214, i32 14)" [biconv.cc:113]   --->   Operation 2307 'bitselect' 'tmp_1313' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2308 [1/1] (0.98ns)   --->   "%add_ln703_202 = add i14 %top_5_V_load, %norm_V_0_5" [biconv.cc:113]   --->   Operation 2308 'add' 'add_ln703_202' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2309 [1/1] (0.00ns)   --->   "%tmp_1314 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_202, i32 13)" [biconv.cc:113]   --->   Operation 2309 'bitselect' 'tmp_1314' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_1314, true" [biconv.cc:113]   --->   Operation 2310 'xor' 'xor_ln786_5' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_313 = and i1 %tmp_1313, %xor_ln786_5" [biconv.cc:113]   --->   Operation 2311 'and' 'and_ln786_313' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_497)   --->   "%xor_ln340_289 = xor i1 %tmp_1313, %tmp_1314" [biconv.cc:113]   --->   Operation 2312 'xor' 'xor_ln340_289' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_497)   --->   "%xor_ln340_5 = xor i1 %tmp_1313, true" [biconv.cc:113]   --->   Operation 2313 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_497)   --->   "%or_ln340_417 = or i1 %tmp_1314, %xor_ln340_5" [biconv.cc:113]   --->   Operation 2314 'or' 'or_ln340_417' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_497)   --->   "%select_ln340_5 = select i1 %xor_ln340_289, i14 8191, i14 %add_ln703_202" [biconv.cc:113]   --->   Operation 2315 'select' 'select_ln340_5' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2316 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_313, i14 -8192, i14 %add_ln703_202" [biconv.cc:113]   --->   Operation 2316 'select' 'select_ln388_5' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2317 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_497 = select i1 %or_ln340_417, i14 %select_ln340_5, i14 %select_ln388_5" [biconv.cc:113]   --->   Operation 2317 'select' 'select_ln340_497' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2318 [1/4] (1.09ns)   --->   "%norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weight_V37_load, i11 %bn_bias_V68_load)" [biconv.cc:112]   --->   Operation 2318 'call' 'norm_V_0_6' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln703_293 = sext i14 %top_6_V_load to i15" [biconv.cc:113]   --->   Operation 2319 'sext' 'sext_ln703_293' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln703_294 = sext i14 %norm_V_0_6 to i15" [biconv.cc:113]   --->   Operation 2320 'sext' 'sext_ln703_294' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2321 [1/1] (0.98ns)   --->   "%add_ln1192_215 = add nsw i15 %sext_ln703_294, %sext_ln703_293" [biconv.cc:113]   --->   Operation 2321 'add' 'add_ln1192_215' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_1315 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_215, i32 14)" [biconv.cc:113]   --->   Operation 2322 'bitselect' 'tmp_1315' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2323 [1/1] (0.98ns)   --->   "%add_ln703_203 = add i14 %top_6_V_load, %norm_V_0_6" [biconv.cc:113]   --->   Operation 2323 'add' 'add_ln703_203' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2324 [1/1] (0.00ns)   --->   "%tmp_1316 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_203, i32 13)" [biconv.cc:113]   --->   Operation 2324 'bitselect' 'tmp_1316' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_1316, true" [biconv.cc:113]   --->   Operation 2325 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_314 = and i1 %tmp_1315, %xor_ln786_6" [biconv.cc:113]   --->   Operation 2326 'and' 'and_ln786_314' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_498)   --->   "%xor_ln340_290 = xor i1 %tmp_1315, %tmp_1316" [biconv.cc:113]   --->   Operation 2327 'xor' 'xor_ln340_290' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_498)   --->   "%xor_ln340_6 = xor i1 %tmp_1315, true" [biconv.cc:113]   --->   Operation 2328 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_498)   --->   "%or_ln340_418 = or i1 %tmp_1316, %xor_ln340_6" [biconv.cc:113]   --->   Operation 2329 'or' 'or_ln340_418' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_498)   --->   "%select_ln340_6 = select i1 %xor_ln340_290, i14 8191, i14 %add_ln703_203" [biconv.cc:113]   --->   Operation 2330 'select' 'select_ln340_6' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2331 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_314, i14 -8192, i14 %add_ln703_203" [biconv.cc:113]   --->   Operation 2331 'select' 'select_ln388_6' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2332 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_498 = select i1 %or_ln340_418, i14 %select_ln340_6, i14 %select_ln388_6" [biconv.cc:113]   --->   Operation 2332 'select' 'select_ln340_498' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2333 [2/4] (3.28ns)   --->   "%norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weight_V38_load, i11 %bn_bias_V69_load)" [biconv.cc:112]   --->   Operation 2333 'call' 'norm_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2334 [2/4] (3.28ns)   --->   "%norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weight_V39_load, i11 %bn_bias_V70_load)" [biconv.cc:112]   --->   Operation 2334 'call' 'norm_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2335 [2/4] (3.28ns)   --->   "%norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weight_V40_load, i11 %bn_bias_V71_load)" [biconv.cc:112]   --->   Operation 2335 'call' 'norm_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2336 [2/4] (3.28ns)   --->   "%norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weight_V41_load, i11 %bn_bias_V72_load)" [biconv.cc:112]   --->   Operation 2336 'call' 'norm_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2337 [2/4] (3.28ns)   --->   "%norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weight_V42_load, i11 %bn_bias_V73_load)" [biconv.cc:112]   --->   Operation 2337 'call' 'norm_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2338 [2/4] (3.28ns)   --->   "%norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weight_V43_load, i11 %bn_bias_V74_load)" [biconv.cc:112]   --->   Operation 2338 'call' 'norm_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2339 [2/4] (3.28ns)   --->   "%norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weight_V44_load, i11 %bn_bias_V75_load)" [biconv.cc:112]   --->   Operation 2339 'call' 'norm_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2340 [3/4] (3.28ns)   --->   "%norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weight_V45_load, i11 %bn_bias_V76_load)" [biconv.cc:112]   --->   Operation 2340 'call' 'norm_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2341 [3/4] (3.28ns)   --->   "%norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weight_V46_load, i11 %bn_bias_V77_load)" [biconv.cc:112]   --->   Operation 2341 'call' 'norm_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2342 [3/4] (3.28ns)   --->   "%norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weight_V47_load, i11 %bn_bias_V78_load)" [biconv.cc:112]   --->   Operation 2342 'call' 'norm_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2343 [3/4] (3.28ns)   --->   "%norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weight_V48_load, i11 %bn_bias_V79_load)" [biconv.cc:112]   --->   Operation 2343 'call' 'norm_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2344 [3/4] (3.28ns)   --->   "%norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weight_V49_load, i11 %bn_bias_V80_load)" [biconv.cc:112]   --->   Operation 2344 'call' 'norm_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2345 [3/4] (3.28ns)   --->   "%norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weight_V50_load, i11 %bn_bias_V81_load)" [biconv.cc:112]   --->   Operation 2345 'call' 'norm_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2346 [3/4] (3.28ns)   --->   "%norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weight_V51_load, i11 %bn_bias_V82_load)" [biconv.cc:112]   --->   Operation 2346 'call' 'norm_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2347 [4/4] (2.84ns)   --->   "%norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weight_V52_load, i11 %bn_bias_V83_load)" [biconv.cc:112]   --->   Operation 2347 'call' 'norm_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2348 [4/4] (2.84ns)   --->   "%norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weight_V53_load, i11 %bn_bias_V84_load)" [biconv.cc:112]   --->   Operation 2348 'call' 'norm_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2349 [4/4] (2.84ns)   --->   "%norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weight_V54_load, i11 %bn_bias_V85_load)" [biconv.cc:112]   --->   Operation 2349 'call' 'norm_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2350 [4/4] (2.84ns)   --->   "%norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weight_V55_load, i11 %bn_bias_V86_load)" [biconv.cc:112]   --->   Operation 2350 'call' 'norm_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2351 [4/4] (2.84ns)   --->   "%norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weight_V56_load, i11 %bn_bias_V87_load)" [biconv.cc:112]   --->   Operation 2351 'call' 'norm_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2352 [4/4] (2.84ns)   --->   "%norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weight_V57_load, i11 %bn_bias_V88_load)" [biconv.cc:112]   --->   Operation 2352 'call' 'norm_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2353 [4/4] (2.84ns)   --->   "%norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weight_V58_load, i11 %bn_bias_V89_load)" [biconv.cc:112]   --->   Operation 2353 'call' 'norm_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2354 [1/2] (0.89ns)   --->   "%sum0_V_0_28 = call fastcc i8 @sum_engine(i6 %sext_ln111_252, i6 %sext_ln111_253, i6 %sext_ln111_254, i6 %sext_ln111_255, i6 %sext_ln111_256, i6 %sext_ln111_257, i6 %sext_ln111_258, i6 %sext_ln111_259, i6 %sext_ln111_260)" [biconv.cc:111]   --->   Operation 2354 'call' 'sum0_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2355 [1/2] (0.89ns)   --->   "%sum0_V_0_29 = call fastcc i8 @sum_engine(i6 %sext_ln111_261, i6 %sext_ln111_262, i6 %sext_ln111_263, i6 %sext_ln111_264, i6 %sext_ln111_265, i6 %sext_ln111_266, i6 %sext_ln111_267, i6 %sext_ln111_268, i6 %sext_ln111_269)" [biconv.cc:111]   --->   Operation 2355 'call' 'sum0_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2356 [1/2] (0.89ns)   --->   "%sum0_V_0_30 = call fastcc i8 @sum_engine(i6 %sext_ln111_270, i6 %sext_ln111_271, i6 %sext_ln111_272, i6 %sext_ln111_273, i6 %sext_ln111_274, i6 %sext_ln111_275, i6 %sext_ln111_276, i6 %sext_ln111_277, i6 %sext_ln111_278)" [biconv.cc:111]   --->   Operation 2356 'call' 'sum0_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2357 [1/2] (0.89ns)   --->   "%sum0_V_0_s = call fastcc i8 @sum_engine(i6 %sext_ln111_279, i6 %sext_ln111_280, i6 %sext_ln111_281, i6 %sext_ln111_282, i6 %sext_ln111_283, i6 %sext_ln111_284, i6 %sext_ln111_285, i6 %sext_ln111_286, i6 %sext_ln111_287)" [biconv.cc:111]   --->   Operation 2357 'call' 'sum0_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.28>
ST_16 : Operation 2358 [1/1] (1.35ns)   --->   "store i14 %select_ln340_492, i14* %top_0_V_addr, align 2" [biconv.cc:113]   --->   Operation 2358 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_16 : Operation 2359 [1/1] (1.35ns)   --->   "store i14 %select_ln340_493, i14* %top_1_V_addr, align 2" [biconv.cc:113]   --->   Operation 2359 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_16 : Operation 2360 [1/1] (1.35ns)   --->   "store i14 %select_ln340_494, i14* %top_2_V_addr, align 2" [biconv.cc:113]   --->   Operation 2360 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_16 : Operation 2361 [1/1] (1.35ns)   --->   "store i14 %select_ln340_495, i14* %top_3_V_addr, align 2" [biconv.cc:113]   --->   Operation 2361 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_16 : Operation 2362 [1/1] (1.35ns)   --->   "store i14 %select_ln340_496, i14* %top_4_V_addr, align 2" [biconv.cc:113]   --->   Operation 2362 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_16 : Operation 2363 [1/1] (1.35ns)   --->   "store i14 %select_ln340_497, i14* %top_5_V_addr, align 2" [biconv.cc:113]   --->   Operation 2363 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_16 : Operation 2364 [1/1] (1.35ns)   --->   "store i14 %select_ln340_498, i14* %top_6_V_addr, align 2" [biconv.cc:113]   --->   Operation 2364 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_16 : Operation 2365 [1/4] (1.09ns)   --->   "%norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weight_V38_load, i11 %bn_bias_V69_load)" [biconv.cc:112]   --->   Operation 2365 'call' 'norm_V_0_7' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln703_295 = sext i14 %top_7_V_load to i15" [biconv.cc:113]   --->   Operation 2366 'sext' 'sext_ln703_295' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln703_296 = sext i14 %norm_V_0_7 to i15" [biconv.cc:113]   --->   Operation 2367 'sext' 'sext_ln703_296' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2368 [1/1] (0.98ns)   --->   "%add_ln1192_216 = add nsw i15 %sext_ln703_296, %sext_ln703_295" [biconv.cc:113]   --->   Operation 2368 'add' 'add_ln1192_216' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2369 [1/1] (0.00ns)   --->   "%tmp_1317 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_216, i32 14)" [biconv.cc:113]   --->   Operation 2369 'bitselect' 'tmp_1317' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2370 [1/1] (0.98ns)   --->   "%add_ln703_204 = add i14 %top_7_V_load, %norm_V_0_7" [biconv.cc:113]   --->   Operation 2370 'add' 'add_ln703_204' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_1318 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_204, i32 13)" [biconv.cc:113]   --->   Operation 2371 'bitselect' 'tmp_1318' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_1318, true" [biconv.cc:113]   --->   Operation 2372 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_315 = and i1 %tmp_1317, %xor_ln786_7" [biconv.cc:113]   --->   Operation 2373 'and' 'and_ln786_315' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_499)   --->   "%xor_ln340_291 = xor i1 %tmp_1317, %tmp_1318" [biconv.cc:113]   --->   Operation 2374 'xor' 'xor_ln340_291' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_499)   --->   "%xor_ln340_7 = xor i1 %tmp_1317, true" [biconv.cc:113]   --->   Operation 2375 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_499)   --->   "%or_ln340_419 = or i1 %tmp_1318, %xor_ln340_7" [biconv.cc:113]   --->   Operation 2376 'or' 'or_ln340_419' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_499)   --->   "%select_ln340_7 = select i1 %xor_ln340_291, i14 8191, i14 %add_ln703_204" [biconv.cc:113]   --->   Operation 2377 'select' 'select_ln340_7' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2378 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_315, i14 -8192, i14 %add_ln703_204" [biconv.cc:113]   --->   Operation 2378 'select' 'select_ln388_7' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2379 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_499 = select i1 %or_ln340_419, i14 %select_ln340_7, i14 %select_ln388_7" [biconv.cc:113]   --->   Operation 2379 'select' 'select_ln340_499' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2380 [1/4] (1.09ns)   --->   "%norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weight_V39_load, i11 %bn_bias_V70_load)" [biconv.cc:112]   --->   Operation 2380 'call' 'norm_V_0_8' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln703_297 = sext i14 %top_8_V_load to i15" [biconv.cc:113]   --->   Operation 2381 'sext' 'sext_ln703_297' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln703_298 = sext i14 %norm_V_0_8 to i15" [biconv.cc:113]   --->   Operation 2382 'sext' 'sext_ln703_298' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2383 [1/1] (0.98ns)   --->   "%add_ln1192_217 = add nsw i15 %sext_ln703_298, %sext_ln703_297" [biconv.cc:113]   --->   Operation 2383 'add' 'add_ln1192_217' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2384 [1/1] (0.00ns)   --->   "%tmp_1319 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_217, i32 14)" [biconv.cc:113]   --->   Operation 2384 'bitselect' 'tmp_1319' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2385 [1/1] (0.98ns)   --->   "%add_ln703_205 = add i14 %top_8_V_load, %norm_V_0_8" [biconv.cc:113]   --->   Operation 2385 'add' 'add_ln703_205' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_1320 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_205, i32 13)" [biconv.cc:113]   --->   Operation 2386 'bitselect' 'tmp_1320' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_1320, true" [biconv.cc:113]   --->   Operation 2387 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_316 = and i1 %tmp_1319, %xor_ln786_8" [biconv.cc:113]   --->   Operation 2388 'and' 'and_ln786_316' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_500)   --->   "%xor_ln340_292 = xor i1 %tmp_1319, %tmp_1320" [biconv.cc:113]   --->   Operation 2389 'xor' 'xor_ln340_292' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_500)   --->   "%xor_ln340_8 = xor i1 %tmp_1319, true" [biconv.cc:113]   --->   Operation 2390 'xor' 'xor_ln340_8' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_500)   --->   "%or_ln340_420 = or i1 %tmp_1320, %xor_ln340_8" [biconv.cc:113]   --->   Operation 2391 'or' 'or_ln340_420' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_500)   --->   "%select_ln340_8 = select i1 %xor_ln340_292, i14 8191, i14 %add_ln703_205" [biconv.cc:113]   --->   Operation 2392 'select' 'select_ln340_8' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2393 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_316, i14 -8192, i14 %add_ln703_205" [biconv.cc:113]   --->   Operation 2393 'select' 'select_ln388_8' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2394 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_500 = select i1 %or_ln340_420, i14 %select_ln340_8, i14 %select_ln388_8" [biconv.cc:113]   --->   Operation 2394 'select' 'select_ln340_500' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2395 [1/4] (1.09ns)   --->   "%norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weight_V40_load, i11 %bn_bias_V71_load)" [biconv.cc:112]   --->   Operation 2395 'call' 'norm_V_0_9' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln703_299 = sext i14 %top_9_V_load to i15" [biconv.cc:113]   --->   Operation 2396 'sext' 'sext_ln703_299' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln703_300 = sext i14 %norm_V_0_9 to i15" [biconv.cc:113]   --->   Operation 2397 'sext' 'sext_ln703_300' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2398 [1/1] (0.98ns)   --->   "%add_ln1192_218 = add nsw i15 %sext_ln703_300, %sext_ln703_299" [biconv.cc:113]   --->   Operation 2398 'add' 'add_ln1192_218' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_1321 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_218, i32 14)" [biconv.cc:113]   --->   Operation 2399 'bitselect' 'tmp_1321' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2400 [1/1] (0.98ns)   --->   "%add_ln703_206 = add i14 %top_9_V_load, %norm_V_0_9" [biconv.cc:113]   --->   Operation 2400 'add' 'add_ln703_206' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_1322 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_206, i32 13)" [biconv.cc:113]   --->   Operation 2401 'bitselect' 'tmp_1322' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_1322, true" [biconv.cc:113]   --->   Operation 2402 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_317 = and i1 %tmp_1321, %xor_ln786_9" [biconv.cc:113]   --->   Operation 2403 'and' 'and_ln786_317' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_501)   --->   "%xor_ln340_293 = xor i1 %tmp_1321, %tmp_1322" [biconv.cc:113]   --->   Operation 2404 'xor' 'xor_ln340_293' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_501)   --->   "%xor_ln340_9 = xor i1 %tmp_1321, true" [biconv.cc:113]   --->   Operation 2405 'xor' 'xor_ln340_9' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_501)   --->   "%or_ln340_421 = or i1 %tmp_1322, %xor_ln340_9" [biconv.cc:113]   --->   Operation 2406 'or' 'or_ln340_421' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_501)   --->   "%select_ln340_9 = select i1 %xor_ln340_293, i14 8191, i14 %add_ln703_206" [biconv.cc:113]   --->   Operation 2407 'select' 'select_ln340_9' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2408 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_317, i14 -8192, i14 %add_ln703_206" [biconv.cc:113]   --->   Operation 2408 'select' 'select_ln388_9' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2409 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_501 = select i1 %or_ln340_421, i14 %select_ln340_9, i14 %select_ln388_9" [biconv.cc:113]   --->   Operation 2409 'select' 'select_ln340_501' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2410 [1/4] (1.09ns)   --->   "%norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weight_V41_load, i11 %bn_bias_V72_load)" [biconv.cc:112]   --->   Operation 2410 'call' 'norm_V_0_10' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln703_301 = sext i14 %top_10_V_load to i15" [biconv.cc:113]   --->   Operation 2411 'sext' 'sext_ln703_301' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln703_302 = sext i14 %norm_V_0_10 to i15" [biconv.cc:113]   --->   Operation 2412 'sext' 'sext_ln703_302' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2413 [1/1] (0.98ns)   --->   "%add_ln1192_219 = add nsw i15 %sext_ln703_302, %sext_ln703_301" [biconv.cc:113]   --->   Operation 2413 'add' 'add_ln1192_219' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_1323 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_219, i32 14)" [biconv.cc:113]   --->   Operation 2414 'bitselect' 'tmp_1323' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2415 [1/1] (0.98ns)   --->   "%add_ln703_207 = add i14 %top_10_V_load, %norm_V_0_10" [biconv.cc:113]   --->   Operation 2415 'add' 'add_ln703_207' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_1324 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_207, i32 13)" [biconv.cc:113]   --->   Operation 2416 'bitselect' 'tmp_1324' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %tmp_1324, true" [biconv.cc:113]   --->   Operation 2417 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_318 = and i1 %tmp_1323, %xor_ln786_10" [biconv.cc:113]   --->   Operation 2418 'and' 'and_ln786_318' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_502)   --->   "%xor_ln340_294 = xor i1 %tmp_1323, %tmp_1324" [biconv.cc:113]   --->   Operation 2419 'xor' 'xor_ln340_294' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_502)   --->   "%xor_ln340_10 = xor i1 %tmp_1323, true" [biconv.cc:113]   --->   Operation 2420 'xor' 'xor_ln340_10' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_502)   --->   "%or_ln340_422 = or i1 %tmp_1324, %xor_ln340_10" [biconv.cc:113]   --->   Operation 2421 'or' 'or_ln340_422' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_502)   --->   "%select_ln340_10 = select i1 %xor_ln340_294, i14 8191, i14 %add_ln703_207" [biconv.cc:113]   --->   Operation 2422 'select' 'select_ln340_10' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2423 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_318, i14 -8192, i14 %add_ln703_207" [biconv.cc:113]   --->   Operation 2423 'select' 'select_ln388_10' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2424 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_502 = select i1 %or_ln340_422, i14 %select_ln340_10, i14 %select_ln388_10" [biconv.cc:113]   --->   Operation 2424 'select' 'select_ln340_502' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2425 [1/4] (1.09ns)   --->   "%norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weight_V42_load, i11 %bn_bias_V73_load)" [biconv.cc:112]   --->   Operation 2425 'call' 'norm_V_0_11' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln703_303 = sext i14 %top_11_V_load to i15" [biconv.cc:113]   --->   Operation 2426 'sext' 'sext_ln703_303' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln703_304 = sext i14 %norm_V_0_11 to i15" [biconv.cc:113]   --->   Operation 2427 'sext' 'sext_ln703_304' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2428 [1/1] (0.98ns)   --->   "%add_ln1192_220 = add nsw i15 %sext_ln703_304, %sext_ln703_303" [biconv.cc:113]   --->   Operation 2428 'add' 'add_ln1192_220' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_1325 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_220, i32 14)" [biconv.cc:113]   --->   Operation 2429 'bitselect' 'tmp_1325' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2430 [1/1] (0.98ns)   --->   "%add_ln703_208 = add i14 %top_11_V_load, %norm_V_0_11" [biconv.cc:113]   --->   Operation 2430 'add' 'add_ln703_208' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2431 [1/1] (0.00ns)   --->   "%tmp_1326 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_208, i32 13)" [biconv.cc:113]   --->   Operation 2431 'bitselect' 'tmp_1326' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %tmp_1326, true" [biconv.cc:113]   --->   Operation 2432 'xor' 'xor_ln786_11' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_319 = and i1 %tmp_1325, %xor_ln786_11" [biconv.cc:113]   --->   Operation 2433 'and' 'and_ln786_319' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_503)   --->   "%xor_ln340_295 = xor i1 %tmp_1325, %tmp_1326" [biconv.cc:113]   --->   Operation 2434 'xor' 'xor_ln340_295' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_503)   --->   "%xor_ln340_11 = xor i1 %tmp_1325, true" [biconv.cc:113]   --->   Operation 2435 'xor' 'xor_ln340_11' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_503)   --->   "%or_ln340_423 = or i1 %tmp_1326, %xor_ln340_11" [biconv.cc:113]   --->   Operation 2436 'or' 'or_ln340_423' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_503)   --->   "%select_ln340_11 = select i1 %xor_ln340_295, i14 8191, i14 %add_ln703_208" [biconv.cc:113]   --->   Operation 2437 'select' 'select_ln340_11' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2438 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_319, i14 -8192, i14 %add_ln703_208" [biconv.cc:113]   --->   Operation 2438 'select' 'select_ln388_11' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2439 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_503 = select i1 %or_ln340_423, i14 %select_ln340_11, i14 %select_ln388_11" [biconv.cc:113]   --->   Operation 2439 'select' 'select_ln340_503' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2440 [1/4] (1.09ns)   --->   "%norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weight_V43_load, i11 %bn_bias_V74_load)" [biconv.cc:112]   --->   Operation 2440 'call' 'norm_V_0_12' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln703_305 = sext i14 %top_12_V_load to i15" [biconv.cc:113]   --->   Operation 2441 'sext' 'sext_ln703_305' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln703_306 = sext i14 %norm_V_0_12 to i15" [biconv.cc:113]   --->   Operation 2442 'sext' 'sext_ln703_306' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2443 [1/1] (0.98ns)   --->   "%add_ln1192_221 = add nsw i15 %sext_ln703_306, %sext_ln703_305" [biconv.cc:113]   --->   Operation 2443 'add' 'add_ln1192_221' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2444 [1/1] (0.00ns)   --->   "%tmp_1327 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_221, i32 14)" [biconv.cc:113]   --->   Operation 2444 'bitselect' 'tmp_1327' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2445 [1/1] (0.98ns)   --->   "%add_ln703_209 = add i14 %top_12_V_load, %norm_V_0_12" [biconv.cc:113]   --->   Operation 2445 'add' 'add_ln703_209' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2446 [1/1] (0.00ns)   --->   "%tmp_1328 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_209, i32 13)" [biconv.cc:113]   --->   Operation 2446 'bitselect' 'tmp_1328' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %tmp_1328, true" [biconv.cc:113]   --->   Operation 2447 'xor' 'xor_ln786_12' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%and_ln786_320 = and i1 %tmp_1327, %xor_ln786_12" [biconv.cc:113]   --->   Operation 2448 'and' 'and_ln786_320' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_504)   --->   "%xor_ln340_296 = xor i1 %tmp_1327, %tmp_1328" [biconv.cc:113]   --->   Operation 2449 'xor' 'xor_ln340_296' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_504)   --->   "%xor_ln340_12 = xor i1 %tmp_1327, true" [biconv.cc:113]   --->   Operation 2450 'xor' 'xor_ln340_12' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_504)   --->   "%or_ln340_424 = or i1 %tmp_1328, %xor_ln340_12" [biconv.cc:113]   --->   Operation 2451 'or' 'or_ln340_424' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_504)   --->   "%select_ln340_12 = select i1 %xor_ln340_296, i14 8191, i14 %add_ln703_209" [biconv.cc:113]   --->   Operation 2452 'select' 'select_ln340_12' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2453 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %and_ln786_320, i14 -8192, i14 %add_ln703_209" [biconv.cc:113]   --->   Operation 2453 'select' 'select_ln388_12' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2454 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_504 = select i1 %or_ln340_424, i14 %select_ln340_12, i14 %select_ln388_12" [biconv.cc:113]   --->   Operation 2454 'select' 'select_ln340_504' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2455 [1/4] (1.09ns)   --->   "%norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weight_V44_load, i11 %bn_bias_V75_load)" [biconv.cc:112]   --->   Operation 2455 'call' 'norm_V_0_13' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln703_307 = sext i14 %top_13_V_load to i15" [biconv.cc:113]   --->   Operation 2456 'sext' 'sext_ln703_307' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln703_308 = sext i14 %norm_V_0_13 to i15" [biconv.cc:113]   --->   Operation 2457 'sext' 'sext_ln703_308' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2458 [1/1] (0.98ns)   --->   "%add_ln1192_222 = add nsw i15 %sext_ln703_308, %sext_ln703_307" [biconv.cc:113]   --->   Operation 2458 'add' 'add_ln1192_222' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_1329 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_222, i32 14)" [biconv.cc:113]   --->   Operation 2459 'bitselect' 'tmp_1329' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2460 [1/1] (0.98ns)   --->   "%add_ln703_210 = add i14 %top_13_V_load, %norm_V_0_13" [biconv.cc:113]   --->   Operation 2460 'add' 'add_ln703_210' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_1330 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_210, i32 13)" [biconv.cc:113]   --->   Operation 2461 'bitselect' 'tmp_1330' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_1330, true" [biconv.cc:113]   --->   Operation 2462 'xor' 'xor_ln786_13' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_321 = and i1 %tmp_1329, %xor_ln786_13" [biconv.cc:113]   --->   Operation 2463 'and' 'and_ln786_321' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_505)   --->   "%xor_ln340_297 = xor i1 %tmp_1329, %tmp_1330" [biconv.cc:113]   --->   Operation 2464 'xor' 'xor_ln340_297' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_505)   --->   "%xor_ln340_13 = xor i1 %tmp_1329, true" [biconv.cc:113]   --->   Operation 2465 'xor' 'xor_ln340_13' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_505)   --->   "%or_ln340_425 = or i1 %tmp_1330, %xor_ln340_13" [biconv.cc:113]   --->   Operation 2466 'or' 'or_ln340_425' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_505)   --->   "%select_ln340_13 = select i1 %xor_ln340_297, i14 8191, i14 %add_ln703_210" [biconv.cc:113]   --->   Operation 2467 'select' 'select_ln340_13' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2468 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_321, i14 -8192, i14 %add_ln703_210" [biconv.cc:113]   --->   Operation 2468 'select' 'select_ln388_13' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2469 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_505 = select i1 %or_ln340_425, i14 %select_ln340_13, i14 %select_ln388_13" [biconv.cc:113]   --->   Operation 2469 'select' 'select_ln340_505' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2470 [2/4] (3.28ns)   --->   "%norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weight_V45_load, i11 %bn_bias_V76_load)" [biconv.cc:112]   --->   Operation 2470 'call' 'norm_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2471 [2/4] (3.28ns)   --->   "%norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weight_V46_load, i11 %bn_bias_V77_load)" [biconv.cc:112]   --->   Operation 2471 'call' 'norm_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2472 [2/4] (3.28ns)   --->   "%norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weight_V47_load, i11 %bn_bias_V78_load)" [biconv.cc:112]   --->   Operation 2472 'call' 'norm_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2473 [2/4] (3.28ns)   --->   "%norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weight_V48_load, i11 %bn_bias_V79_load)" [biconv.cc:112]   --->   Operation 2473 'call' 'norm_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2474 [2/4] (3.28ns)   --->   "%norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weight_V49_load, i11 %bn_bias_V80_load)" [biconv.cc:112]   --->   Operation 2474 'call' 'norm_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2475 [2/4] (3.28ns)   --->   "%norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weight_V50_load, i11 %bn_bias_V81_load)" [biconv.cc:112]   --->   Operation 2475 'call' 'norm_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2476 [2/4] (3.28ns)   --->   "%norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weight_V51_load, i11 %bn_bias_V82_load)" [biconv.cc:112]   --->   Operation 2476 'call' 'norm_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2477 [3/4] (3.28ns)   --->   "%norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weight_V52_load, i11 %bn_bias_V83_load)" [biconv.cc:112]   --->   Operation 2477 'call' 'norm_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2478 [3/4] (3.28ns)   --->   "%norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weight_V53_load, i11 %bn_bias_V84_load)" [biconv.cc:112]   --->   Operation 2478 'call' 'norm_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2479 [3/4] (3.28ns)   --->   "%norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weight_V54_load, i11 %bn_bias_V85_load)" [biconv.cc:112]   --->   Operation 2479 'call' 'norm_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2480 [3/4] (3.28ns)   --->   "%norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weight_V55_load, i11 %bn_bias_V86_load)" [biconv.cc:112]   --->   Operation 2480 'call' 'norm_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2481 [3/4] (3.28ns)   --->   "%norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weight_V56_load, i11 %bn_bias_V87_load)" [biconv.cc:112]   --->   Operation 2481 'call' 'norm_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2482 [3/4] (3.28ns)   --->   "%norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weight_V57_load, i11 %bn_bias_V88_load)" [biconv.cc:112]   --->   Operation 2482 'call' 'norm_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2483 [3/4] (3.28ns)   --->   "%norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weight_V58_load, i11 %bn_bias_V89_load)" [biconv.cc:112]   --->   Operation 2483 'call' 'norm_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2484 [4/4] (2.84ns)   --->   "%norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weight_V59_load, i11 %bn_bias_V90_load)" [biconv.cc:112]   --->   Operation 2484 'call' 'norm_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2485 [4/4] (2.84ns)   --->   "%norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weight_V60_load, i11 %bn_bias_V91_load)" [biconv.cc:112]   --->   Operation 2485 'call' 'norm_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2486 [4/4] (2.84ns)   --->   "%norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weight_V61_load, i11 %bn_bias_V92_load)" [biconv.cc:112]   --->   Operation 2486 'call' 'norm_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2487 [4/4] (2.84ns)   --->   "%norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weight_V62_load, i11 %bn_bias_V93_load)" [biconv.cc:112]   --->   Operation 2487 'call' 'norm_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.28>
ST_17 : Operation 2488 [1/1] (0.00ns)   --->   "%top_21_V_addr = getelementptr [81 x i14]* %top_21_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2488 'getelementptr' 'top_21_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2489 [1/1] (0.00ns)   --->   "%top_22_V_addr = getelementptr [81 x i14]* %top_22_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2489 'getelementptr' 'top_22_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2490 [1/1] (0.00ns)   --->   "%top_23_V_addr = getelementptr [81 x i14]* %top_23_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2490 'getelementptr' 'top_23_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2491 [1/1] (0.00ns)   --->   "%top_24_V_addr = getelementptr [81 x i14]* %top_24_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2491 'getelementptr' 'top_24_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2492 [1/1] (0.00ns)   --->   "%top_25_V_addr = getelementptr [81 x i14]* %top_25_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2492 'getelementptr' 'top_25_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2493 [1/1] (0.00ns)   --->   "%top_26_V_addr = getelementptr [81 x i14]* %top_26_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2493 'getelementptr' 'top_26_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2494 [1/1] (0.00ns)   --->   "%top_27_V_addr = getelementptr [81 x i14]* %top_27_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2494 'getelementptr' 'top_27_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2495 [1/1] (0.00ns)   --->   "%top_28_V_addr = getelementptr [81 x i14]* %top_28_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2495 'getelementptr' 'top_28_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2496 [1/1] (0.00ns)   --->   "%top_29_V_addr = getelementptr [81 x i14]* %top_29_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2496 'getelementptr' 'top_29_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2497 [1/1] (0.00ns)   --->   "%top_30_V_addr = getelementptr [81 x i14]* %top_30_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2497 'getelementptr' 'top_30_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2498 [1/1] (0.00ns)   --->   "%top_31_V_addr = getelementptr [81 x i14]* %top_31_V, i64 0, i64 %zext_ln98_4" [biconv.cc:98]   --->   Operation 2498 'getelementptr' 'top_31_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2499 [1/1] (1.35ns)   --->   "store i14 %select_ln340_499, i14* %top_7_V_addr, align 2" [biconv.cc:113]   --->   Operation 2499 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2500 [1/1] (1.35ns)   --->   "store i14 %select_ln340_500, i14* %top_8_V_addr, align 2" [biconv.cc:113]   --->   Operation 2500 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2501 [1/1] (1.35ns)   --->   "store i14 %select_ln340_501, i14* %top_9_V_addr, align 2" [biconv.cc:113]   --->   Operation 2501 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2502 [1/1] (1.35ns)   --->   "store i14 %select_ln340_502, i14* %top_10_V_addr, align 2" [biconv.cc:113]   --->   Operation 2502 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2503 [1/1] (1.35ns)   --->   "store i14 %select_ln340_503, i14* %top_11_V_addr, align 2" [biconv.cc:113]   --->   Operation 2503 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2504 [1/1] (1.35ns)   --->   "store i14 %select_ln340_504, i14* %top_12_V_addr, align 2" [biconv.cc:113]   --->   Operation 2504 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2505 [1/1] (1.35ns)   --->   "store i14 %select_ln340_505, i14* %top_13_V_addr, align 2" [biconv.cc:113]   --->   Operation 2505 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2506 [1/4] (1.09ns)   --->   "%norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weight_V45_load, i11 %bn_bias_V76_load)" [biconv.cc:112]   --->   Operation 2506 'call' 'norm_V_0_14' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln703_309 = sext i14 %top_14_V_load to i15" [biconv.cc:113]   --->   Operation 2507 'sext' 'sext_ln703_309' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln703_310 = sext i14 %norm_V_0_14 to i15" [biconv.cc:113]   --->   Operation 2508 'sext' 'sext_ln703_310' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2509 [1/1] (0.98ns)   --->   "%add_ln1192_223 = add nsw i15 %sext_ln703_310, %sext_ln703_309" [biconv.cc:113]   --->   Operation 2509 'add' 'add_ln1192_223' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_1331 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_223, i32 14)" [biconv.cc:113]   --->   Operation 2510 'bitselect' 'tmp_1331' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2511 [1/1] (0.98ns)   --->   "%add_ln703_211 = add i14 %top_14_V_load, %norm_V_0_14" [biconv.cc:113]   --->   Operation 2511 'add' 'add_ln703_211' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_1332 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_211, i32 13)" [biconv.cc:113]   --->   Operation 2512 'bitselect' 'tmp_1332' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%xor_ln786_14 = xor i1 %tmp_1332, true" [biconv.cc:113]   --->   Operation 2513 'xor' 'xor_ln786_14' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%and_ln786_322 = and i1 %tmp_1331, %xor_ln786_14" [biconv.cc:113]   --->   Operation 2514 'and' 'and_ln786_322' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_506)   --->   "%xor_ln340_298 = xor i1 %tmp_1331, %tmp_1332" [biconv.cc:113]   --->   Operation 2515 'xor' 'xor_ln340_298' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_506)   --->   "%xor_ln340_14 = xor i1 %tmp_1331, true" [biconv.cc:113]   --->   Operation 2516 'xor' 'xor_ln340_14' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_506)   --->   "%or_ln340_426 = or i1 %tmp_1332, %xor_ln340_14" [biconv.cc:113]   --->   Operation 2517 'or' 'or_ln340_426' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_506)   --->   "%select_ln340_14 = select i1 %xor_ln340_298, i14 8191, i14 %add_ln703_211" [biconv.cc:113]   --->   Operation 2518 'select' 'select_ln340_14' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2519 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_14 = select i1 %and_ln786_322, i14 -8192, i14 %add_ln703_211" [biconv.cc:113]   --->   Operation 2519 'select' 'select_ln388_14' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2520 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_506 = select i1 %or_ln340_426, i14 %select_ln340_14, i14 %select_ln388_14" [biconv.cc:113]   --->   Operation 2520 'select' 'select_ln340_506' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2521 [1/4] (1.09ns)   --->   "%norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weight_V46_load, i11 %bn_bias_V77_load)" [biconv.cc:112]   --->   Operation 2521 'call' 'norm_V_0_15' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln703_311 = sext i14 %top_15_V_load to i15" [biconv.cc:113]   --->   Operation 2522 'sext' 'sext_ln703_311' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln703_312 = sext i14 %norm_V_0_15 to i15" [biconv.cc:113]   --->   Operation 2523 'sext' 'sext_ln703_312' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2524 [1/1] (0.98ns)   --->   "%add_ln1192_224 = add nsw i15 %sext_ln703_312, %sext_ln703_311" [biconv.cc:113]   --->   Operation 2524 'add' 'add_ln1192_224' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_1333 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_224, i32 14)" [biconv.cc:113]   --->   Operation 2525 'bitselect' 'tmp_1333' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2526 [1/1] (0.98ns)   --->   "%add_ln703_212 = add i14 %top_15_V_load, %norm_V_0_15" [biconv.cc:113]   --->   Operation 2526 'add' 'add_ln703_212' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_1334 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_212, i32 13)" [biconv.cc:113]   --->   Operation 2527 'bitselect' 'tmp_1334' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_1334, true" [biconv.cc:113]   --->   Operation 2528 'xor' 'xor_ln786_15' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_323 = and i1 %tmp_1333, %xor_ln786_15" [biconv.cc:113]   --->   Operation 2529 'and' 'and_ln786_323' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_507)   --->   "%xor_ln340_299 = xor i1 %tmp_1333, %tmp_1334" [biconv.cc:113]   --->   Operation 2530 'xor' 'xor_ln340_299' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_507)   --->   "%xor_ln340_15 = xor i1 %tmp_1333, true" [biconv.cc:113]   --->   Operation 2531 'xor' 'xor_ln340_15' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_507)   --->   "%or_ln340_427 = or i1 %tmp_1334, %xor_ln340_15" [biconv.cc:113]   --->   Operation 2532 'or' 'or_ln340_427' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_507)   --->   "%select_ln340_15 = select i1 %xor_ln340_299, i14 8191, i14 %add_ln703_212" [biconv.cc:113]   --->   Operation 2533 'select' 'select_ln340_15' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2534 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_323, i14 -8192, i14 %add_ln703_212" [biconv.cc:113]   --->   Operation 2534 'select' 'select_ln388_15' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2535 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_507 = select i1 %or_ln340_427, i14 %select_ln340_15, i14 %select_ln388_15" [biconv.cc:113]   --->   Operation 2535 'select' 'select_ln340_507' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2536 [1/4] (1.09ns)   --->   "%norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weight_V47_load, i11 %bn_bias_V78_load)" [biconv.cc:112]   --->   Operation 2536 'call' 'norm_V_0_16' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln703_313 = sext i14 %top_16_V_load to i15" [biconv.cc:113]   --->   Operation 2537 'sext' 'sext_ln703_313' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln703_314 = sext i14 %norm_V_0_16 to i15" [biconv.cc:113]   --->   Operation 2538 'sext' 'sext_ln703_314' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2539 [1/1] (0.98ns)   --->   "%add_ln1192_225 = add nsw i15 %sext_ln703_314, %sext_ln703_313" [biconv.cc:113]   --->   Operation 2539 'add' 'add_ln1192_225' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2540 [1/1] (0.00ns)   --->   "%tmp_1335 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_225, i32 14)" [biconv.cc:113]   --->   Operation 2540 'bitselect' 'tmp_1335' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2541 [1/1] (0.98ns)   --->   "%add_ln703_213 = add i14 %top_16_V_load, %norm_V_0_16" [biconv.cc:113]   --->   Operation 2541 'add' 'add_ln703_213' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_1336 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_213, i32 13)" [biconv.cc:113]   --->   Operation 2542 'bitselect' 'tmp_1336' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%xor_ln786_16 = xor i1 %tmp_1336, true" [biconv.cc:113]   --->   Operation 2543 'xor' 'xor_ln786_16' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%and_ln786_324 = and i1 %tmp_1335, %xor_ln786_16" [biconv.cc:113]   --->   Operation 2544 'and' 'and_ln786_324' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_508)   --->   "%xor_ln340_300 = xor i1 %tmp_1335, %tmp_1336" [biconv.cc:113]   --->   Operation 2545 'xor' 'xor_ln340_300' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_508)   --->   "%xor_ln340_16 = xor i1 %tmp_1335, true" [biconv.cc:113]   --->   Operation 2546 'xor' 'xor_ln340_16' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_508)   --->   "%or_ln340_428 = or i1 %tmp_1336, %xor_ln340_16" [biconv.cc:113]   --->   Operation 2547 'or' 'or_ln340_428' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_508)   --->   "%select_ln340_16 = select i1 %xor_ln340_300, i14 8191, i14 %add_ln703_213" [biconv.cc:113]   --->   Operation 2548 'select' 'select_ln340_16' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2549 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_16 = select i1 %and_ln786_324, i14 -8192, i14 %add_ln703_213" [biconv.cc:113]   --->   Operation 2549 'select' 'select_ln388_16' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2550 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_508 = select i1 %or_ln340_428, i14 %select_ln340_16, i14 %select_ln388_16" [biconv.cc:113]   --->   Operation 2550 'select' 'select_ln340_508' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2551 [1/4] (1.09ns)   --->   "%norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weight_V48_load, i11 %bn_bias_V79_load)" [biconv.cc:112]   --->   Operation 2551 'call' 'norm_V_0_17' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln703_315 = sext i14 %top_17_V_load to i15" [biconv.cc:113]   --->   Operation 2552 'sext' 'sext_ln703_315' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln703_316 = sext i14 %norm_V_0_17 to i15" [biconv.cc:113]   --->   Operation 2553 'sext' 'sext_ln703_316' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2554 [1/1] (0.98ns)   --->   "%add_ln1192_226 = add nsw i15 %sext_ln703_316, %sext_ln703_315" [biconv.cc:113]   --->   Operation 2554 'add' 'add_ln1192_226' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_1337 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_226, i32 14)" [biconv.cc:113]   --->   Operation 2555 'bitselect' 'tmp_1337' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2556 [1/1] (0.98ns)   --->   "%add_ln703_214 = add i14 %top_17_V_load, %norm_V_0_17" [biconv.cc:113]   --->   Operation 2556 'add' 'add_ln703_214' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2557 [1/1] (0.00ns)   --->   "%tmp_1338 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_214, i32 13)" [biconv.cc:113]   --->   Operation 2557 'bitselect' 'tmp_1338' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%xor_ln786_17 = xor i1 %tmp_1338, true" [biconv.cc:113]   --->   Operation 2558 'xor' 'xor_ln786_17' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%and_ln786_325 = and i1 %tmp_1337, %xor_ln786_17" [biconv.cc:113]   --->   Operation 2559 'and' 'and_ln786_325' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_509)   --->   "%xor_ln340_301 = xor i1 %tmp_1337, %tmp_1338" [biconv.cc:113]   --->   Operation 2560 'xor' 'xor_ln340_301' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_509)   --->   "%xor_ln340_17 = xor i1 %tmp_1337, true" [biconv.cc:113]   --->   Operation 2561 'xor' 'xor_ln340_17' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_509)   --->   "%or_ln340_429 = or i1 %tmp_1338, %xor_ln340_17" [biconv.cc:113]   --->   Operation 2562 'or' 'or_ln340_429' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_509)   --->   "%select_ln340_17 = select i1 %xor_ln340_301, i14 8191, i14 %add_ln703_214" [biconv.cc:113]   --->   Operation 2563 'select' 'select_ln340_17' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2564 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_17 = select i1 %and_ln786_325, i14 -8192, i14 %add_ln703_214" [biconv.cc:113]   --->   Operation 2564 'select' 'select_ln388_17' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2565 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_509 = select i1 %or_ln340_429, i14 %select_ln340_17, i14 %select_ln388_17" [biconv.cc:113]   --->   Operation 2565 'select' 'select_ln340_509' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2566 [1/4] (1.09ns)   --->   "%norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weight_V49_load, i11 %bn_bias_V80_load)" [biconv.cc:112]   --->   Operation 2566 'call' 'norm_V_0_18' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln703_317 = sext i14 %top_18_V_load to i15" [biconv.cc:113]   --->   Operation 2567 'sext' 'sext_ln703_317' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln703_318 = sext i14 %norm_V_0_18 to i15" [biconv.cc:113]   --->   Operation 2568 'sext' 'sext_ln703_318' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2569 [1/1] (0.98ns)   --->   "%add_ln1192_227 = add nsw i15 %sext_ln703_318, %sext_ln703_317" [biconv.cc:113]   --->   Operation 2569 'add' 'add_ln1192_227' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2570 [1/1] (0.00ns)   --->   "%tmp_1339 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_227, i32 14)" [biconv.cc:113]   --->   Operation 2570 'bitselect' 'tmp_1339' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2571 [1/1] (0.98ns)   --->   "%add_ln703_215 = add i14 %top_18_V_load, %norm_V_0_18" [biconv.cc:113]   --->   Operation 2571 'add' 'add_ln703_215' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_1340 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_215, i32 13)" [biconv.cc:113]   --->   Operation 2572 'bitselect' 'tmp_1340' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_18)   --->   "%xor_ln786_18 = xor i1 %tmp_1340, true" [biconv.cc:113]   --->   Operation 2573 'xor' 'xor_ln786_18' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_18)   --->   "%and_ln786_326 = and i1 %tmp_1339, %xor_ln786_18" [biconv.cc:113]   --->   Operation 2574 'and' 'and_ln786_326' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_510)   --->   "%xor_ln340_302 = xor i1 %tmp_1339, %tmp_1340" [biconv.cc:113]   --->   Operation 2575 'xor' 'xor_ln340_302' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_510)   --->   "%xor_ln340_18 = xor i1 %tmp_1339, true" [biconv.cc:113]   --->   Operation 2576 'xor' 'xor_ln340_18' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_510)   --->   "%or_ln340_430 = or i1 %tmp_1340, %xor_ln340_18" [biconv.cc:113]   --->   Operation 2577 'or' 'or_ln340_430' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_510)   --->   "%select_ln340_18 = select i1 %xor_ln340_302, i14 8191, i14 %add_ln703_215" [biconv.cc:113]   --->   Operation 2578 'select' 'select_ln340_18' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2579 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_18 = select i1 %and_ln786_326, i14 -8192, i14 %add_ln703_215" [biconv.cc:113]   --->   Operation 2579 'select' 'select_ln388_18' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2580 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_510 = select i1 %or_ln340_430, i14 %select_ln340_18, i14 %select_ln388_18" [biconv.cc:113]   --->   Operation 2580 'select' 'select_ln340_510' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2581 [1/4] (1.09ns)   --->   "%norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weight_V50_load, i11 %bn_bias_V81_load)" [biconv.cc:112]   --->   Operation 2581 'call' 'norm_V_0_19' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln703_319 = sext i14 %top_19_V_load to i15" [biconv.cc:113]   --->   Operation 2582 'sext' 'sext_ln703_319' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln703_320 = sext i14 %norm_V_0_19 to i15" [biconv.cc:113]   --->   Operation 2583 'sext' 'sext_ln703_320' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2584 [1/1] (0.98ns)   --->   "%add_ln1192_228 = add nsw i15 %sext_ln703_320, %sext_ln703_319" [biconv.cc:113]   --->   Operation 2584 'add' 'add_ln1192_228' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_1341 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_228, i32 14)" [biconv.cc:113]   --->   Operation 2585 'bitselect' 'tmp_1341' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2586 [1/1] (0.98ns)   --->   "%add_ln703_216 = add i14 %top_19_V_load, %norm_V_0_19" [biconv.cc:113]   --->   Operation 2586 'add' 'add_ln703_216' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2587 [1/1] (0.00ns)   --->   "%tmp_1342 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_216, i32 13)" [biconv.cc:113]   --->   Operation 2587 'bitselect' 'tmp_1342' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%xor_ln786_19 = xor i1 %tmp_1342, true" [biconv.cc:113]   --->   Operation 2588 'xor' 'xor_ln786_19' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%and_ln786_327 = and i1 %tmp_1341, %xor_ln786_19" [biconv.cc:113]   --->   Operation 2589 'and' 'and_ln786_327' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_511)   --->   "%xor_ln340_303 = xor i1 %tmp_1341, %tmp_1342" [biconv.cc:113]   --->   Operation 2590 'xor' 'xor_ln340_303' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_511)   --->   "%xor_ln340_19 = xor i1 %tmp_1341, true" [biconv.cc:113]   --->   Operation 2591 'xor' 'xor_ln340_19' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_511)   --->   "%or_ln340_431 = or i1 %tmp_1342, %xor_ln340_19" [biconv.cc:113]   --->   Operation 2592 'or' 'or_ln340_431' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_511)   --->   "%select_ln340_19 = select i1 %xor_ln340_303, i14 8191, i14 %add_ln703_216" [biconv.cc:113]   --->   Operation 2593 'select' 'select_ln340_19' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2594 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_19 = select i1 %and_ln786_327, i14 -8192, i14 %add_ln703_216" [biconv.cc:113]   --->   Operation 2594 'select' 'select_ln388_19' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2595 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_511 = select i1 %or_ln340_431, i14 %select_ln340_19, i14 %select_ln388_19" [biconv.cc:113]   --->   Operation 2595 'select' 'select_ln340_511' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2596 [1/4] (1.09ns)   --->   "%norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weight_V51_load, i11 %bn_bias_V82_load)" [biconv.cc:112]   --->   Operation 2596 'call' 'norm_V_0_20' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln703_321 = sext i14 %top_20_V_load to i15" [biconv.cc:113]   --->   Operation 2597 'sext' 'sext_ln703_321' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln703_322 = sext i14 %norm_V_0_20 to i15" [biconv.cc:113]   --->   Operation 2598 'sext' 'sext_ln703_322' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2599 [1/1] (0.98ns)   --->   "%add_ln1192_229 = add nsw i15 %sext_ln703_322, %sext_ln703_321" [biconv.cc:113]   --->   Operation 2599 'add' 'add_ln1192_229' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_1343 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_229, i32 14)" [biconv.cc:113]   --->   Operation 2600 'bitselect' 'tmp_1343' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2601 [1/1] (0.98ns)   --->   "%add_ln703_217 = add i14 %top_20_V_load, %norm_V_0_20" [biconv.cc:113]   --->   Operation 2601 'add' 'add_ln703_217' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_1344 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_217, i32 13)" [biconv.cc:113]   --->   Operation 2602 'bitselect' 'tmp_1344' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_20)   --->   "%xor_ln786_20 = xor i1 %tmp_1344, true" [biconv.cc:113]   --->   Operation 2603 'xor' 'xor_ln786_20' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_20)   --->   "%and_ln786_328 = and i1 %tmp_1343, %xor_ln786_20" [biconv.cc:113]   --->   Operation 2604 'and' 'and_ln786_328' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_512)   --->   "%xor_ln340_304 = xor i1 %tmp_1343, %tmp_1344" [biconv.cc:113]   --->   Operation 2605 'xor' 'xor_ln340_304' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_512)   --->   "%xor_ln340_20 = xor i1 %tmp_1343, true" [biconv.cc:113]   --->   Operation 2606 'xor' 'xor_ln340_20' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_512)   --->   "%or_ln340_432 = or i1 %tmp_1344, %xor_ln340_20" [biconv.cc:113]   --->   Operation 2607 'or' 'or_ln340_432' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_512)   --->   "%select_ln340_20 = select i1 %xor_ln340_304, i14 8191, i14 %add_ln703_217" [biconv.cc:113]   --->   Operation 2608 'select' 'select_ln340_20' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2609 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_20 = select i1 %and_ln786_328, i14 -8192, i14 %add_ln703_217" [biconv.cc:113]   --->   Operation 2609 'select' 'select_ln388_20' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2610 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_512 = select i1 %or_ln340_432, i14 %select_ln340_20, i14 %select_ln388_20" [biconv.cc:113]   --->   Operation 2610 'select' 'select_ln340_512' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2611 [2/2] (1.35ns)   --->   "%top_21_V_load = load i14* %top_21_V_addr, align 2" [biconv.cc:98]   --->   Operation 2611 'load' 'top_21_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2612 [2/4] (3.28ns)   --->   "%norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weight_V52_load, i11 %bn_bias_V83_load)" [biconv.cc:112]   --->   Operation 2612 'call' 'norm_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2613 [2/2] (1.35ns)   --->   "%top_22_V_load = load i14* %top_22_V_addr, align 2" [biconv.cc:98]   --->   Operation 2613 'load' 'top_22_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2614 [2/4] (3.28ns)   --->   "%norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weight_V53_load, i11 %bn_bias_V84_load)" [biconv.cc:112]   --->   Operation 2614 'call' 'norm_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2615 [2/2] (1.35ns)   --->   "%top_23_V_load = load i14* %top_23_V_addr, align 2" [biconv.cc:98]   --->   Operation 2615 'load' 'top_23_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2616 [2/4] (3.28ns)   --->   "%norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weight_V54_load, i11 %bn_bias_V85_load)" [biconv.cc:112]   --->   Operation 2616 'call' 'norm_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2617 [2/2] (1.35ns)   --->   "%top_24_V_load = load i14* %top_24_V_addr, align 2" [biconv.cc:98]   --->   Operation 2617 'load' 'top_24_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2618 [2/4] (3.28ns)   --->   "%norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weight_V55_load, i11 %bn_bias_V86_load)" [biconv.cc:112]   --->   Operation 2618 'call' 'norm_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2619 [2/2] (1.35ns)   --->   "%top_25_V_load = load i14* %top_25_V_addr, align 2" [biconv.cc:98]   --->   Operation 2619 'load' 'top_25_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2620 [2/4] (3.28ns)   --->   "%norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weight_V56_load, i11 %bn_bias_V87_load)" [biconv.cc:112]   --->   Operation 2620 'call' 'norm_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2621 [2/2] (1.35ns)   --->   "%top_26_V_load = load i14* %top_26_V_addr, align 2" [biconv.cc:98]   --->   Operation 2621 'load' 'top_26_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2622 [2/4] (3.28ns)   --->   "%norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weight_V57_load, i11 %bn_bias_V88_load)" [biconv.cc:112]   --->   Operation 2622 'call' 'norm_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2623 [2/2] (1.35ns)   --->   "%top_27_V_load = load i14* %top_27_V_addr, align 2" [biconv.cc:98]   --->   Operation 2623 'load' 'top_27_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2624 [2/4] (3.28ns)   --->   "%norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weight_V58_load, i11 %bn_bias_V89_load)" [biconv.cc:112]   --->   Operation 2624 'call' 'norm_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2625 [2/2] (1.35ns)   --->   "%top_28_V_load = load i14* %top_28_V_addr, align 2" [biconv.cc:98]   --->   Operation 2625 'load' 'top_28_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2626 [3/4] (3.28ns)   --->   "%norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weight_V59_load, i11 %bn_bias_V90_load)" [biconv.cc:112]   --->   Operation 2626 'call' 'norm_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2627 [2/2] (1.35ns)   --->   "%top_29_V_load = load i14* %top_29_V_addr, align 2" [biconv.cc:98]   --->   Operation 2627 'load' 'top_29_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2628 [3/4] (3.28ns)   --->   "%norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weight_V60_load, i11 %bn_bias_V91_load)" [biconv.cc:112]   --->   Operation 2628 'call' 'norm_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2629 [2/2] (1.35ns)   --->   "%top_30_V_load = load i14* %top_30_V_addr, align 2" [biconv.cc:98]   --->   Operation 2629 'load' 'top_30_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2630 [3/4] (3.28ns)   --->   "%norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weight_V61_load, i11 %bn_bias_V92_load)" [biconv.cc:112]   --->   Operation 2630 'call' 'norm_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2631 [2/2] (1.35ns)   --->   "%top_31_V_load = load i14* %top_31_V_addr, align 2" [biconv.cc:98]   --->   Operation 2631 'load' 'top_31_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_17 : Operation 2632 [3/4] (3.28ns)   --->   "%norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weight_V62_load, i11 %bn_bias_V93_load)" [biconv.cc:112]   --->   Operation 2632 'call' 'norm_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.43>
ST_18 : Operation 2633 [1/1] (1.35ns)   --->   "store i14 %select_ln340_506, i14* %top_14_V_addr, align 2" [biconv.cc:113]   --->   Operation 2633 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2634 [1/1] (1.35ns)   --->   "store i14 %select_ln340_507, i14* %top_15_V_addr, align 2" [biconv.cc:113]   --->   Operation 2634 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2635 [1/1] (1.35ns)   --->   "store i14 %select_ln340_508, i14* %top_16_V_addr, align 2" [biconv.cc:113]   --->   Operation 2635 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2636 [1/1] (1.35ns)   --->   "store i14 %select_ln340_509, i14* %top_17_V_addr, align 2" [biconv.cc:113]   --->   Operation 2636 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2637 [1/1] (1.35ns)   --->   "store i14 %select_ln340_510, i14* %top_18_V_addr, align 2" [biconv.cc:113]   --->   Operation 2637 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2638 [1/1] (1.35ns)   --->   "store i14 %select_ln340_511, i14* %top_19_V_addr, align 2" [biconv.cc:113]   --->   Operation 2638 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2639 [1/1] (1.35ns)   --->   "store i14 %select_ln340_512, i14* %top_20_V_addr, align 2" [biconv.cc:113]   --->   Operation 2639 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2640 [1/2] (1.35ns)   --->   "%top_21_V_load = load i14* %top_21_V_addr, align 2" [biconv.cc:98]   --->   Operation 2640 'load' 'top_21_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2641 [1/4] (1.09ns)   --->   "%norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weight_V52_load, i11 %bn_bias_V83_load)" [biconv.cc:112]   --->   Operation 2641 'call' 'norm_V_0_21' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln703_323 = sext i14 %top_21_V_load to i15" [biconv.cc:113]   --->   Operation 2642 'sext' 'sext_ln703_323' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln703_324 = sext i14 %norm_V_0_21 to i15" [biconv.cc:113]   --->   Operation 2643 'sext' 'sext_ln703_324' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2644 [1/1] (0.98ns)   --->   "%add_ln1192_230 = add nsw i15 %sext_ln703_324, %sext_ln703_323" [biconv.cc:113]   --->   Operation 2644 'add' 'add_ln1192_230' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_1345 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_230, i32 14)" [biconv.cc:113]   --->   Operation 2645 'bitselect' 'tmp_1345' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2646 [1/1] (0.98ns)   --->   "%add_ln703_218 = add i14 %top_21_V_load, %norm_V_0_21" [biconv.cc:113]   --->   Operation 2646 'add' 'add_ln703_218' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_1346 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_218, i32 13)" [biconv.cc:113]   --->   Operation 2647 'bitselect' 'tmp_1346' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%xor_ln786_21 = xor i1 %tmp_1346, true" [biconv.cc:113]   --->   Operation 2648 'xor' 'xor_ln786_21' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%and_ln786_329 = and i1 %tmp_1345, %xor_ln786_21" [biconv.cc:113]   --->   Operation 2649 'and' 'and_ln786_329' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_513)   --->   "%xor_ln340_305 = xor i1 %tmp_1345, %tmp_1346" [biconv.cc:113]   --->   Operation 2650 'xor' 'xor_ln340_305' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_513)   --->   "%xor_ln340_21 = xor i1 %tmp_1345, true" [biconv.cc:113]   --->   Operation 2651 'xor' 'xor_ln340_21' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_513)   --->   "%or_ln340_433 = or i1 %tmp_1346, %xor_ln340_21" [biconv.cc:113]   --->   Operation 2652 'or' 'or_ln340_433' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_513)   --->   "%select_ln340_21 = select i1 %xor_ln340_305, i14 8191, i14 %add_ln703_218" [biconv.cc:113]   --->   Operation 2653 'select' 'select_ln340_21' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2654 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_21 = select i1 %and_ln786_329, i14 -8192, i14 %add_ln703_218" [biconv.cc:113]   --->   Operation 2654 'select' 'select_ln388_21' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2655 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_513 = select i1 %or_ln340_433, i14 %select_ln340_21, i14 %select_ln388_21" [biconv.cc:113]   --->   Operation 2655 'select' 'select_ln340_513' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2656 [1/2] (1.35ns)   --->   "%top_22_V_load = load i14* %top_22_V_addr, align 2" [biconv.cc:98]   --->   Operation 2656 'load' 'top_22_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2657 [1/4] (1.09ns)   --->   "%norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weight_V53_load, i11 %bn_bias_V84_load)" [biconv.cc:112]   --->   Operation 2657 'call' 'norm_V_0_22' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln703_325 = sext i14 %top_22_V_load to i15" [biconv.cc:113]   --->   Operation 2658 'sext' 'sext_ln703_325' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln703_326 = sext i14 %norm_V_0_22 to i15" [biconv.cc:113]   --->   Operation 2659 'sext' 'sext_ln703_326' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2660 [1/1] (0.98ns)   --->   "%add_ln1192_231 = add nsw i15 %sext_ln703_326, %sext_ln703_325" [biconv.cc:113]   --->   Operation 2660 'add' 'add_ln1192_231' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2661 [1/1] (0.00ns)   --->   "%tmp_1347 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_231, i32 14)" [biconv.cc:113]   --->   Operation 2661 'bitselect' 'tmp_1347' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2662 [1/1] (0.98ns)   --->   "%add_ln703_219 = add i14 %top_22_V_load, %norm_V_0_22" [biconv.cc:113]   --->   Operation 2662 'add' 'add_ln703_219' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2663 [1/1] (0.00ns)   --->   "%tmp_1348 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_219, i32 13)" [biconv.cc:113]   --->   Operation 2663 'bitselect' 'tmp_1348' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_22)   --->   "%xor_ln786_22 = xor i1 %tmp_1348, true" [biconv.cc:113]   --->   Operation 2664 'xor' 'xor_ln786_22' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_22)   --->   "%and_ln786_330 = and i1 %tmp_1347, %xor_ln786_22" [biconv.cc:113]   --->   Operation 2665 'and' 'and_ln786_330' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_514)   --->   "%xor_ln340_306 = xor i1 %tmp_1347, %tmp_1348" [biconv.cc:113]   --->   Operation 2666 'xor' 'xor_ln340_306' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_514)   --->   "%xor_ln340_22 = xor i1 %tmp_1347, true" [biconv.cc:113]   --->   Operation 2667 'xor' 'xor_ln340_22' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_514)   --->   "%or_ln340_434 = or i1 %tmp_1348, %xor_ln340_22" [biconv.cc:113]   --->   Operation 2668 'or' 'or_ln340_434' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_514)   --->   "%select_ln340_22 = select i1 %xor_ln340_306, i14 8191, i14 %add_ln703_219" [biconv.cc:113]   --->   Operation 2669 'select' 'select_ln340_22' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2670 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_22 = select i1 %and_ln786_330, i14 -8192, i14 %add_ln703_219" [biconv.cc:113]   --->   Operation 2670 'select' 'select_ln388_22' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2671 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_514 = select i1 %or_ln340_434, i14 %select_ln340_22, i14 %select_ln388_22" [biconv.cc:113]   --->   Operation 2671 'select' 'select_ln340_514' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2672 [1/2] (1.35ns)   --->   "%top_23_V_load = load i14* %top_23_V_addr, align 2" [biconv.cc:98]   --->   Operation 2672 'load' 'top_23_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2673 [1/4] (1.09ns)   --->   "%norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weight_V54_load, i11 %bn_bias_V85_load)" [biconv.cc:112]   --->   Operation 2673 'call' 'norm_V_0_23' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln703_327 = sext i14 %top_23_V_load to i15" [biconv.cc:113]   --->   Operation 2674 'sext' 'sext_ln703_327' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln703_328 = sext i14 %norm_V_0_23 to i15" [biconv.cc:113]   --->   Operation 2675 'sext' 'sext_ln703_328' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2676 [1/1] (0.98ns)   --->   "%add_ln1192_232 = add nsw i15 %sext_ln703_328, %sext_ln703_327" [biconv.cc:113]   --->   Operation 2676 'add' 'add_ln1192_232' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2677 [1/1] (0.00ns)   --->   "%tmp_1349 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_232, i32 14)" [biconv.cc:113]   --->   Operation 2677 'bitselect' 'tmp_1349' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2678 [1/1] (0.98ns)   --->   "%add_ln703_220 = add i14 %top_23_V_load, %norm_V_0_23" [biconv.cc:113]   --->   Operation 2678 'add' 'add_ln703_220' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2679 [1/1] (0.00ns)   --->   "%tmp_1350 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_220, i32 13)" [biconv.cc:113]   --->   Operation 2679 'bitselect' 'tmp_1350' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%xor_ln786_23 = xor i1 %tmp_1350, true" [biconv.cc:113]   --->   Operation 2680 'xor' 'xor_ln786_23' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%and_ln786_331 = and i1 %tmp_1349, %xor_ln786_23" [biconv.cc:113]   --->   Operation 2681 'and' 'and_ln786_331' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_515)   --->   "%xor_ln340_307 = xor i1 %tmp_1349, %tmp_1350" [biconv.cc:113]   --->   Operation 2682 'xor' 'xor_ln340_307' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_515)   --->   "%xor_ln340_23 = xor i1 %tmp_1349, true" [biconv.cc:113]   --->   Operation 2683 'xor' 'xor_ln340_23' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_515)   --->   "%or_ln340_435 = or i1 %tmp_1350, %xor_ln340_23" [biconv.cc:113]   --->   Operation 2684 'or' 'or_ln340_435' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_515)   --->   "%select_ln340_23 = select i1 %xor_ln340_307, i14 8191, i14 %add_ln703_220" [biconv.cc:113]   --->   Operation 2685 'select' 'select_ln340_23' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2686 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_23 = select i1 %and_ln786_331, i14 -8192, i14 %add_ln703_220" [biconv.cc:113]   --->   Operation 2686 'select' 'select_ln388_23' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2687 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_515 = select i1 %or_ln340_435, i14 %select_ln340_23, i14 %select_ln388_23" [biconv.cc:113]   --->   Operation 2687 'select' 'select_ln340_515' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2688 [1/2] (1.35ns)   --->   "%top_24_V_load = load i14* %top_24_V_addr, align 2" [biconv.cc:98]   --->   Operation 2688 'load' 'top_24_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2689 [1/4] (1.09ns)   --->   "%norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weight_V55_load, i11 %bn_bias_V86_load)" [biconv.cc:112]   --->   Operation 2689 'call' 'norm_V_0_24' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln703_329 = sext i14 %top_24_V_load to i15" [biconv.cc:113]   --->   Operation 2690 'sext' 'sext_ln703_329' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln703_330 = sext i14 %norm_V_0_24 to i15" [biconv.cc:113]   --->   Operation 2691 'sext' 'sext_ln703_330' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2692 [1/1] (0.98ns)   --->   "%add_ln1192_233 = add nsw i15 %sext_ln703_330, %sext_ln703_329" [biconv.cc:113]   --->   Operation 2692 'add' 'add_ln1192_233' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_1351 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_233, i32 14)" [biconv.cc:113]   --->   Operation 2693 'bitselect' 'tmp_1351' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2694 [1/1] (0.98ns)   --->   "%add_ln703_221 = add i14 %top_24_V_load, %norm_V_0_24" [biconv.cc:113]   --->   Operation 2694 'add' 'add_ln703_221' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_1352 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_221, i32 13)" [biconv.cc:113]   --->   Operation 2695 'bitselect' 'tmp_1352' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%xor_ln786_24 = xor i1 %tmp_1352, true" [biconv.cc:113]   --->   Operation 2696 'xor' 'xor_ln786_24' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%and_ln786_332 = and i1 %tmp_1351, %xor_ln786_24" [biconv.cc:113]   --->   Operation 2697 'and' 'and_ln786_332' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_516)   --->   "%xor_ln340_308 = xor i1 %tmp_1351, %tmp_1352" [biconv.cc:113]   --->   Operation 2698 'xor' 'xor_ln340_308' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_516)   --->   "%xor_ln340_24 = xor i1 %tmp_1351, true" [biconv.cc:113]   --->   Operation 2699 'xor' 'xor_ln340_24' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_516)   --->   "%or_ln340_436 = or i1 %tmp_1352, %xor_ln340_24" [biconv.cc:113]   --->   Operation 2700 'or' 'or_ln340_436' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_516)   --->   "%select_ln340_24 = select i1 %xor_ln340_308, i14 8191, i14 %add_ln703_221" [biconv.cc:113]   --->   Operation 2701 'select' 'select_ln340_24' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2702 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_24 = select i1 %and_ln786_332, i14 -8192, i14 %add_ln703_221" [biconv.cc:113]   --->   Operation 2702 'select' 'select_ln388_24' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2703 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_516 = select i1 %or_ln340_436, i14 %select_ln340_24, i14 %select_ln388_24" [biconv.cc:113]   --->   Operation 2703 'select' 'select_ln340_516' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2704 [1/2] (1.35ns)   --->   "%top_25_V_load = load i14* %top_25_V_addr, align 2" [biconv.cc:98]   --->   Operation 2704 'load' 'top_25_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2705 [1/4] (1.09ns)   --->   "%norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weight_V56_load, i11 %bn_bias_V87_load)" [biconv.cc:112]   --->   Operation 2705 'call' 'norm_V_0_25' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln703_331 = sext i14 %top_25_V_load to i15" [biconv.cc:113]   --->   Operation 2706 'sext' 'sext_ln703_331' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln703_332 = sext i14 %norm_V_0_25 to i15" [biconv.cc:113]   --->   Operation 2707 'sext' 'sext_ln703_332' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2708 [1/1] (0.98ns)   --->   "%add_ln1192_234 = add nsw i15 %sext_ln703_332, %sext_ln703_331" [biconv.cc:113]   --->   Operation 2708 'add' 'add_ln1192_234' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2709 [1/1] (0.00ns)   --->   "%tmp_1353 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_234, i32 14)" [biconv.cc:113]   --->   Operation 2709 'bitselect' 'tmp_1353' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2710 [1/1] (0.98ns)   --->   "%add_ln703_222 = add i14 %top_25_V_load, %norm_V_0_25" [biconv.cc:113]   --->   Operation 2710 'add' 'add_ln703_222' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2711 [1/1] (0.00ns)   --->   "%tmp_1354 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_222, i32 13)" [biconv.cc:113]   --->   Operation 2711 'bitselect' 'tmp_1354' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%xor_ln786_25 = xor i1 %tmp_1354, true" [biconv.cc:113]   --->   Operation 2712 'xor' 'xor_ln786_25' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%and_ln786_333 = and i1 %tmp_1353, %xor_ln786_25" [biconv.cc:113]   --->   Operation 2713 'and' 'and_ln786_333' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_517)   --->   "%xor_ln340_309 = xor i1 %tmp_1353, %tmp_1354" [biconv.cc:113]   --->   Operation 2714 'xor' 'xor_ln340_309' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_517)   --->   "%xor_ln340_25 = xor i1 %tmp_1353, true" [biconv.cc:113]   --->   Operation 2715 'xor' 'xor_ln340_25' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_517)   --->   "%or_ln340_437 = or i1 %tmp_1354, %xor_ln340_25" [biconv.cc:113]   --->   Operation 2716 'or' 'or_ln340_437' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_517)   --->   "%select_ln340_25 = select i1 %xor_ln340_309, i14 8191, i14 %add_ln703_222" [biconv.cc:113]   --->   Operation 2717 'select' 'select_ln340_25' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2718 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_25 = select i1 %and_ln786_333, i14 -8192, i14 %add_ln703_222" [biconv.cc:113]   --->   Operation 2718 'select' 'select_ln388_25' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2719 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_517 = select i1 %or_ln340_437, i14 %select_ln340_25, i14 %select_ln388_25" [biconv.cc:113]   --->   Operation 2719 'select' 'select_ln340_517' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2720 [1/2] (1.35ns)   --->   "%top_26_V_load = load i14* %top_26_V_addr, align 2" [biconv.cc:98]   --->   Operation 2720 'load' 'top_26_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2721 [1/4] (1.09ns)   --->   "%norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weight_V57_load, i11 %bn_bias_V88_load)" [biconv.cc:112]   --->   Operation 2721 'call' 'norm_V_0_26' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln703_333 = sext i14 %top_26_V_load to i15" [biconv.cc:113]   --->   Operation 2722 'sext' 'sext_ln703_333' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln703_334 = sext i14 %norm_V_0_26 to i15" [biconv.cc:113]   --->   Operation 2723 'sext' 'sext_ln703_334' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2724 [1/1] (0.98ns)   --->   "%add_ln1192_235 = add nsw i15 %sext_ln703_334, %sext_ln703_333" [biconv.cc:113]   --->   Operation 2724 'add' 'add_ln1192_235' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2725 [1/1] (0.00ns)   --->   "%tmp_1355 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_235, i32 14)" [biconv.cc:113]   --->   Operation 2725 'bitselect' 'tmp_1355' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2726 [1/1] (0.98ns)   --->   "%add_ln703_223 = add i14 %top_26_V_load, %norm_V_0_26" [biconv.cc:113]   --->   Operation 2726 'add' 'add_ln703_223' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2727 [1/1] (0.00ns)   --->   "%tmp_1356 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_223, i32 13)" [biconv.cc:113]   --->   Operation 2727 'bitselect' 'tmp_1356' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_26)   --->   "%xor_ln786_26 = xor i1 %tmp_1356, true" [biconv.cc:113]   --->   Operation 2728 'xor' 'xor_ln786_26' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_26)   --->   "%and_ln786_334 = and i1 %tmp_1355, %xor_ln786_26" [biconv.cc:113]   --->   Operation 2729 'and' 'and_ln786_334' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_518)   --->   "%xor_ln340_310 = xor i1 %tmp_1355, %tmp_1356" [biconv.cc:113]   --->   Operation 2730 'xor' 'xor_ln340_310' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_518)   --->   "%xor_ln340_26 = xor i1 %tmp_1355, true" [biconv.cc:113]   --->   Operation 2731 'xor' 'xor_ln340_26' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_518)   --->   "%or_ln340_438 = or i1 %tmp_1356, %xor_ln340_26" [biconv.cc:113]   --->   Operation 2732 'or' 'or_ln340_438' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_518)   --->   "%select_ln340_26 = select i1 %xor_ln340_310, i14 8191, i14 %add_ln703_223" [biconv.cc:113]   --->   Operation 2733 'select' 'select_ln340_26' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2734 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_26 = select i1 %and_ln786_334, i14 -8192, i14 %add_ln703_223" [biconv.cc:113]   --->   Operation 2734 'select' 'select_ln388_26' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2735 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_518 = select i1 %or_ln340_438, i14 %select_ln340_26, i14 %select_ln388_26" [biconv.cc:113]   --->   Operation 2735 'select' 'select_ln340_518' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2736 [1/2] (1.35ns)   --->   "%top_27_V_load = load i14* %top_27_V_addr, align 2" [biconv.cc:98]   --->   Operation 2736 'load' 'top_27_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2737 [1/4] (1.09ns)   --->   "%norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weight_V58_load, i11 %bn_bias_V89_load)" [biconv.cc:112]   --->   Operation 2737 'call' 'norm_V_0_27' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln703_335 = sext i14 %top_27_V_load to i15" [biconv.cc:113]   --->   Operation 2738 'sext' 'sext_ln703_335' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln703_336 = sext i14 %norm_V_0_27 to i15" [biconv.cc:113]   --->   Operation 2739 'sext' 'sext_ln703_336' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2740 [1/1] (0.98ns)   --->   "%add_ln1192_236 = add nsw i15 %sext_ln703_336, %sext_ln703_335" [biconv.cc:113]   --->   Operation 2740 'add' 'add_ln1192_236' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2741 [1/1] (0.00ns)   --->   "%tmp_1357 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_236, i32 14)" [biconv.cc:113]   --->   Operation 2741 'bitselect' 'tmp_1357' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2742 [1/1] (0.98ns)   --->   "%add_ln703_224 = add i14 %top_27_V_load, %norm_V_0_27" [biconv.cc:113]   --->   Operation 2742 'add' 'add_ln703_224' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_1358 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_224, i32 13)" [biconv.cc:113]   --->   Operation 2743 'bitselect' 'tmp_1358' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%xor_ln786_27 = xor i1 %tmp_1358, true" [biconv.cc:113]   --->   Operation 2744 'xor' 'xor_ln786_27' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%and_ln786_335 = and i1 %tmp_1357, %xor_ln786_27" [biconv.cc:113]   --->   Operation 2745 'and' 'and_ln786_335' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_519)   --->   "%xor_ln340_311 = xor i1 %tmp_1357, %tmp_1358" [biconv.cc:113]   --->   Operation 2746 'xor' 'xor_ln340_311' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_519)   --->   "%xor_ln340_27 = xor i1 %tmp_1357, true" [biconv.cc:113]   --->   Operation 2747 'xor' 'xor_ln340_27' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_519)   --->   "%or_ln340_439 = or i1 %tmp_1358, %xor_ln340_27" [biconv.cc:113]   --->   Operation 2748 'or' 'or_ln340_439' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_519)   --->   "%select_ln340_27 = select i1 %xor_ln340_311, i14 8191, i14 %add_ln703_224" [biconv.cc:113]   --->   Operation 2749 'select' 'select_ln340_27' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2750 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_27 = select i1 %and_ln786_335, i14 -8192, i14 %add_ln703_224" [biconv.cc:113]   --->   Operation 2750 'select' 'select_ln388_27' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2751 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_519 = select i1 %or_ln340_439, i14 %select_ln340_27, i14 %select_ln388_27" [biconv.cc:113]   --->   Operation 2751 'select' 'select_ln340_519' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2752 [1/2] (1.35ns)   --->   "%top_28_V_load = load i14* %top_28_V_addr, align 2" [biconv.cc:98]   --->   Operation 2752 'load' 'top_28_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2753 [2/4] (3.28ns)   --->   "%norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weight_V59_load, i11 %bn_bias_V90_load)" [biconv.cc:112]   --->   Operation 2753 'call' 'norm_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2754 [1/2] (1.35ns)   --->   "%top_29_V_load = load i14* %top_29_V_addr, align 2" [biconv.cc:98]   --->   Operation 2754 'load' 'top_29_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2755 [2/4] (3.28ns)   --->   "%norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weight_V60_load, i11 %bn_bias_V91_load)" [biconv.cc:112]   --->   Operation 2755 'call' 'norm_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2756 [1/2] (1.35ns)   --->   "%top_30_V_load = load i14* %top_30_V_addr, align 2" [biconv.cc:98]   --->   Operation 2756 'load' 'top_30_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2757 [2/4] (3.28ns)   --->   "%norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weight_V61_load, i11 %bn_bias_V92_load)" [biconv.cc:112]   --->   Operation 2757 'call' 'norm_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2758 [1/2] (1.35ns)   --->   "%top_31_V_load = load i14* %top_31_V_addr, align 2" [biconv.cc:98]   --->   Operation 2758 'load' 'top_31_V_load' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_18 : Operation 2759 [2/4] (3.28ns)   --->   "%norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weight_V62_load, i11 %bn_bias_V93_load)" [biconv.cc:112]   --->   Operation 2759 'call' 'norm_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.18>
ST_19 : Operation 2760 [1/1] (1.35ns)   --->   "store i14 %select_ln340_513, i14* %top_21_V_addr, align 2" [biconv.cc:113]   --->   Operation 2760 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_19 : Operation 2761 [1/1] (1.35ns)   --->   "store i14 %select_ln340_514, i14* %top_22_V_addr, align 2" [biconv.cc:113]   --->   Operation 2761 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_19 : Operation 2762 [1/1] (1.35ns)   --->   "store i14 %select_ln340_515, i14* %top_23_V_addr, align 2" [biconv.cc:113]   --->   Operation 2762 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_19 : Operation 2763 [1/1] (1.35ns)   --->   "store i14 %select_ln340_516, i14* %top_24_V_addr, align 2" [biconv.cc:113]   --->   Operation 2763 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_19 : Operation 2764 [1/1] (1.35ns)   --->   "store i14 %select_ln340_517, i14* %top_25_V_addr, align 2" [biconv.cc:113]   --->   Operation 2764 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_19 : Operation 2765 [1/1] (1.35ns)   --->   "store i14 %select_ln340_518, i14* %top_26_V_addr, align 2" [biconv.cc:113]   --->   Operation 2765 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_19 : Operation 2766 [1/1] (1.35ns)   --->   "store i14 %select_ln340_519, i14* %top_27_V_addr, align 2" [biconv.cc:113]   --->   Operation 2766 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_19 : Operation 2767 [1/4] (1.09ns)   --->   "%norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weight_V59_load, i11 %bn_bias_V90_load)" [biconv.cc:112]   --->   Operation 2767 'call' 'norm_V_0_28' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln703_337 = sext i14 %top_28_V_load to i15" [biconv.cc:113]   --->   Operation 2768 'sext' 'sext_ln703_337' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln703_338 = sext i14 %norm_V_0_28 to i15" [biconv.cc:113]   --->   Operation 2769 'sext' 'sext_ln703_338' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2770 [1/1] (0.98ns)   --->   "%add_ln1192_237 = add nsw i15 %sext_ln703_338, %sext_ln703_337" [biconv.cc:113]   --->   Operation 2770 'add' 'add_ln1192_237' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_1359 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_237, i32 14)" [biconv.cc:113]   --->   Operation 2771 'bitselect' 'tmp_1359' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2772 [1/1] (0.98ns)   --->   "%add_ln703_225 = add i14 %top_28_V_load, %norm_V_0_28" [biconv.cc:113]   --->   Operation 2772 'add' 'add_ln703_225' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2773 [1/1] (0.00ns)   --->   "%tmp_1360 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_225, i32 13)" [biconv.cc:113]   --->   Operation 2773 'bitselect' 'tmp_1360' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_28)   --->   "%xor_ln786_28 = xor i1 %tmp_1360, true" [biconv.cc:113]   --->   Operation 2774 'xor' 'xor_ln786_28' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_28)   --->   "%and_ln786_336 = and i1 %tmp_1359, %xor_ln786_28" [biconv.cc:113]   --->   Operation 2775 'and' 'and_ln786_336' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_520)   --->   "%xor_ln340_312 = xor i1 %tmp_1359, %tmp_1360" [biconv.cc:113]   --->   Operation 2776 'xor' 'xor_ln340_312' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_520)   --->   "%xor_ln340_28 = xor i1 %tmp_1359, true" [biconv.cc:113]   --->   Operation 2777 'xor' 'xor_ln340_28' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_520)   --->   "%or_ln340_440 = or i1 %tmp_1360, %xor_ln340_28" [biconv.cc:113]   --->   Operation 2778 'or' 'or_ln340_440' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_520)   --->   "%select_ln340_28 = select i1 %xor_ln340_312, i14 8191, i14 %add_ln703_225" [biconv.cc:113]   --->   Operation 2779 'select' 'select_ln340_28' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2780 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_28 = select i1 %and_ln786_336, i14 -8192, i14 %add_ln703_225" [biconv.cc:113]   --->   Operation 2780 'select' 'select_ln388_28' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2781 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_520 = select i1 %or_ln340_440, i14 %select_ln340_28, i14 %select_ln388_28" [biconv.cc:113]   --->   Operation 2781 'select' 'select_ln340_520' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2782 [1/4] (1.09ns)   --->   "%norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weight_V60_load, i11 %bn_bias_V91_load)" [biconv.cc:112]   --->   Operation 2782 'call' 'norm_V_0_29' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln703_339 = sext i14 %top_29_V_load to i15" [biconv.cc:113]   --->   Operation 2783 'sext' 'sext_ln703_339' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln703_340 = sext i14 %norm_V_0_29 to i15" [biconv.cc:113]   --->   Operation 2784 'sext' 'sext_ln703_340' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2785 [1/1] (0.98ns)   --->   "%add_ln1192_238 = add nsw i15 %sext_ln703_340, %sext_ln703_339" [biconv.cc:113]   --->   Operation 2785 'add' 'add_ln1192_238' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2786 [1/1] (0.00ns)   --->   "%tmp_1361 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_238, i32 14)" [biconv.cc:113]   --->   Operation 2786 'bitselect' 'tmp_1361' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2787 [1/1] (0.98ns)   --->   "%add_ln703_226 = add i14 %top_29_V_load, %norm_V_0_29" [biconv.cc:113]   --->   Operation 2787 'add' 'add_ln703_226' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_1362 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_226, i32 13)" [biconv.cc:113]   --->   Operation 2788 'bitselect' 'tmp_1362' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%xor_ln786_29 = xor i1 %tmp_1362, true" [biconv.cc:113]   --->   Operation 2789 'xor' 'xor_ln786_29' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%and_ln786_337 = and i1 %tmp_1361, %xor_ln786_29" [biconv.cc:113]   --->   Operation 2790 'and' 'and_ln786_337' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_521)   --->   "%xor_ln340_313 = xor i1 %tmp_1361, %tmp_1362" [biconv.cc:113]   --->   Operation 2791 'xor' 'xor_ln340_313' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_521)   --->   "%xor_ln340_29 = xor i1 %tmp_1361, true" [biconv.cc:113]   --->   Operation 2792 'xor' 'xor_ln340_29' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_521)   --->   "%or_ln340_441 = or i1 %tmp_1362, %xor_ln340_29" [biconv.cc:113]   --->   Operation 2793 'or' 'or_ln340_441' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_521)   --->   "%select_ln340_29 = select i1 %xor_ln340_313, i14 8191, i14 %add_ln703_226" [biconv.cc:113]   --->   Operation 2794 'select' 'select_ln340_29' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2795 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_29 = select i1 %and_ln786_337, i14 -8192, i14 %add_ln703_226" [biconv.cc:113]   --->   Operation 2795 'select' 'select_ln388_29' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2796 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_521 = select i1 %or_ln340_441, i14 %select_ln340_29, i14 %select_ln388_29" [biconv.cc:113]   --->   Operation 2796 'select' 'select_ln340_521' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2797 [1/4] (1.09ns)   --->   "%norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weight_V61_load, i11 %bn_bias_V92_load)" [biconv.cc:112]   --->   Operation 2797 'call' 'norm_V_0_30' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln703_341 = sext i14 %top_30_V_load to i15" [biconv.cc:113]   --->   Operation 2798 'sext' 'sext_ln703_341' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln703_342 = sext i14 %norm_V_0_30 to i15" [biconv.cc:113]   --->   Operation 2799 'sext' 'sext_ln703_342' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2800 [1/1] (0.98ns)   --->   "%add_ln1192_239 = add nsw i15 %sext_ln703_342, %sext_ln703_341" [biconv.cc:113]   --->   Operation 2800 'add' 'add_ln1192_239' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp_1363 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_239, i32 14)" [biconv.cc:113]   --->   Operation 2801 'bitselect' 'tmp_1363' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2802 [1/1] (0.98ns)   --->   "%add_ln703_227 = add i14 %top_30_V_load, %norm_V_0_30" [biconv.cc:113]   --->   Operation 2802 'add' 'add_ln703_227' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2803 [1/1] (0.00ns)   --->   "%tmp_1364 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_227, i32 13)" [biconv.cc:113]   --->   Operation 2803 'bitselect' 'tmp_1364' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_30)   --->   "%xor_ln786_30 = xor i1 %tmp_1364, true" [biconv.cc:113]   --->   Operation 2804 'xor' 'xor_ln786_30' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_30)   --->   "%and_ln786_338 = and i1 %tmp_1363, %xor_ln786_30" [biconv.cc:113]   --->   Operation 2805 'and' 'and_ln786_338' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_522)   --->   "%xor_ln340_314 = xor i1 %tmp_1363, %tmp_1364" [biconv.cc:113]   --->   Operation 2806 'xor' 'xor_ln340_314' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_522)   --->   "%xor_ln340_30 = xor i1 %tmp_1363, true" [biconv.cc:113]   --->   Operation 2807 'xor' 'xor_ln340_30' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_522)   --->   "%or_ln340_442 = or i1 %tmp_1364, %xor_ln340_30" [biconv.cc:113]   --->   Operation 2808 'or' 'or_ln340_442' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_522)   --->   "%select_ln340_30 = select i1 %xor_ln340_314, i14 8191, i14 %add_ln703_227" [biconv.cc:113]   --->   Operation 2809 'select' 'select_ln340_30' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2810 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_30 = select i1 %and_ln786_338, i14 -8192, i14 %add_ln703_227" [biconv.cc:113]   --->   Operation 2810 'select' 'select_ln388_30' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2811 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_522 = select i1 %or_ln340_442, i14 %select_ln340_30, i14 %select_ln388_30" [biconv.cc:113]   --->   Operation 2811 'select' 'select_ln340_522' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2812 [1/4] (1.09ns)   --->   "%norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weight_V62_load, i11 %bn_bias_V93_load)" [biconv.cc:112]   --->   Operation 2812 'call' 'norm_V_0_s' <Predicate = (!icmp_ln93)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln703_343 = sext i14 %top_31_V_load to i15" [biconv.cc:113]   --->   Operation 2813 'sext' 'sext_ln703_343' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln703_344 = sext i14 %norm_V_0_s to i15" [biconv.cc:113]   --->   Operation 2814 'sext' 'sext_ln703_344' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2815 [1/1] (0.98ns)   --->   "%add_ln1192_240 = add nsw i15 %sext_ln703_344, %sext_ln703_343" [biconv.cc:113]   --->   Operation 2815 'add' 'add_ln1192_240' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_1365 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_240, i32 14)" [biconv.cc:113]   --->   Operation 2816 'bitselect' 'tmp_1365' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2817 [1/1] (0.98ns)   --->   "%add_ln703_228 = add i14 %top_31_V_load, %norm_V_0_s" [biconv.cc:113]   --->   Operation 2817 'add' 'add_ln703_228' <Predicate = (!icmp_ln93)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2818 [1/1] (0.00ns)   --->   "%tmp_1366 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_228, i32 13)" [biconv.cc:113]   --->   Operation 2818 'bitselect' 'tmp_1366' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%xor_ln786_31 = xor i1 %tmp_1366, true" [biconv.cc:113]   --->   Operation 2819 'xor' 'xor_ln786_31' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%and_ln786_339 = and i1 %tmp_1365, %xor_ln786_31" [biconv.cc:113]   --->   Operation 2820 'and' 'and_ln786_339' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_523)   --->   "%xor_ln340_315 = xor i1 %tmp_1365, %tmp_1366" [biconv.cc:113]   --->   Operation 2821 'xor' 'xor_ln340_315' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_523)   --->   "%xor_ln340_31 = xor i1 %tmp_1365, true" [biconv.cc:113]   --->   Operation 2822 'xor' 'xor_ln340_31' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_523)   --->   "%or_ln340_443 = or i1 %tmp_1366, %xor_ln340_31" [biconv.cc:113]   --->   Operation 2823 'or' 'or_ln340_443' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_523)   --->   "%select_ln340_31 = select i1 %xor_ln340_315, i14 8191, i14 %add_ln703_228" [biconv.cc:113]   --->   Operation 2824 'select' 'select_ln340_31' <Predicate = (!icmp_ln93)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2825 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_31 = select i1 %and_ln786_339, i14 -8192, i14 %add_ln703_228" [biconv.cc:113]   --->   Operation 2825 'select' 'select_ln388_31' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2826 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_523 = select i1 %or_ln340_443, i14 %select_ln340_31, i14 %select_ln388_31" [biconv.cc:113]   --->   Operation 2826 'select' 'select_ln340_523' <Predicate = (!icmp_ln93)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.35>
ST_20 : Operation 2827 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)"   --->   Operation 2827 'specloopname' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 2828 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2828 'speclooptripcount' 'empty' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 2829 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [biconv.cc:94]   --->   Operation 2829 'specloopname' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4)" [biconv.cc:94]   --->   Operation 2830 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 2831 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [biconv.cc:95]   --->   Operation 2831 'specpipeline' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 2832 [1/1] (1.35ns)   --->   "store i14 %select_ln340_520, i14* %top_28_V_addr, align 2" [biconv.cc:113]   --->   Operation 2832 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_20 : Operation 2833 [1/1] (1.35ns)   --->   "store i14 %select_ln340_521, i14* %top_29_V_addr, align 2" [biconv.cc:113]   --->   Operation 2833 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_20 : Operation 2834 [1/1] (1.35ns)   --->   "store i14 %select_ln340_522, i14* %top_30_V_addr, align 2" [biconv.cc:113]   --->   Operation 2834 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_20 : Operation 2835 [1/1] (1.35ns)   --->   "store i14 %select_ln340_523, i14* %top_31_V_addr, align 2" [biconv.cc:113]   --->   Operation 2835 'store' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 81> <RAM>
ST_20 : Operation 2836 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_s)" [biconv.cc:115]   --->   Operation 2836 'specregionend' 'empty_51' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 2837 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 2837 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.00>
ST_21 : Operation 2838 [1/1] (0.00ns)   --->   "ret void" [biconv.cc:117]   --->   Operation 2838 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.78ns
The critical path consists of the following:
	wire read on port 'weights_V_offset' [137]  (0 ns)
	'add' operation ('add_ln101', biconv.cc:101) [143]  (0.887 ns)
	'add' operation ('add_ln102', biconv.cc:102) [146]  (0.897 ns)

 <State 2>: 1.02ns
The critical path consists of the following:
	'phi' operation ('row0_0', biconv.cc:98) with incoming values : ('select_ln98_1', biconv.cc:98) [516]  (0 ns)
	'add' operation ('row0', biconv.cc:93) [522]  (0.746 ns)
	'select' operation ('select_ln98_1', biconv.cc:98) [527]  (0.275 ns)

 <State 3>: 3.14ns
The critical path consists of the following:
	'or' operation ('or_ln98', biconv.cc:98) [536]  (0 ns)
	'add' operation ('add_ln101_1', biconv.cc:101) [540]  (0.887 ns)
	'add' operation ('add_ln101_2', biconv.cc:101) [596]  (0.897 ns)
	'getelementptr' operation ('bottom_V_addr', biconv.cc:101) [598]  (0 ns)
	'load' operation ('bottom_V_load', biconv.cc:101) on array 'bottom_V' [629]  (1.35 ns)

 <State 4>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln104_1', biconv.cc:104) [546]  (0.897 ns)
	'add' operation ('add_ln104_2', biconv.cc:104) [599]  (0.907 ns)
	'getelementptr' operation ('bottom_V_addr_3', biconv.cc:104) [601]  (0 ns)
	'load' operation ('bottom_V_load_3', biconv.cc:104) on array 'bottom_V' [638]  (1.35 ns)

 <State 5>: 3.15ns
The critical path consists of the following:
	'load' operation ('bottom_V_load_2', biconv.cc:103) on array 'bottom_V' [635]  (1.35 ns)
	'call' operation ('tmp2_V', biconv.cc:103) to 'compute_engine_16' [637]  (1.79 ns)

 <State 6>: 3.15ns
The critical path consists of the following:
	'load' operation ('bottom_V_load_4', biconv.cc:105) on array 'bottom_V' [641]  (1.35 ns)
	'call' operation ('tmp4_V', biconv.cc:105) to 'compute_engine_16' [643]  (1.79 ns)

 <State 7>: 3.15ns
The critical path consists of the following:
	'load' operation ('bottom_V_load_6', biconv.cc:107) on array 'bottom_V' [647]  (1.35 ns)
	'call' operation ('tmp6_V', biconv.cc:107) to 'compute_engine_16' [649]  (1.79 ns)

 <State 8>: 3.15ns
The critical path consists of the following:
	'load' operation ('bottom_V_load_8', biconv.cc:109) on array 'bottom_V' [653]  (1.35 ns)
	'call' operation ('tmp8_V', biconv.cc:109) to 'compute_engine_16' [655]  (1.79 ns)

 <State 9>: 2.97ns
The critical path consists of the following:
	'call' operation ('tmp8_V', biconv.cc:109) to 'compute_engine_16' [655]  (2.97 ns)

 <State 10>: 2.83ns
The critical path consists of the following:
	'call' operation ('sum0_V', biconv.cc:111) to 'sum_engine' [665]  (2.83 ns)

 <State 11>: 2.83ns
The critical path consists of the following:
	'call' operation ('sum0_V_0_7', biconv.cc:111) to 'sum_engine' [994]  (2.83 ns)

 <State 12>: 2.85ns
The critical path consists of the following:
	'call' operation ('norm_V', biconv.cc:112) to 'batch_norm' [668]  (2.85 ns)

 <State 13>: 3.29ns
The critical path consists of the following:
	'call' operation ('norm_V', biconv.cc:112) to 'batch_norm' [668]  (3.29 ns)

 <State 14>: 3.29ns
The critical path consists of the following:
	'call' operation ('norm_V', biconv.cc:112) to 'batch_norm' [668]  (3.29 ns)

 <State 15>: 3.29ns
The critical path consists of the following:
	'call' operation ('norm_V_0_7', biconv.cc:112) to 'batch_norm' [997]  (3.29 ns)

 <State 16>: 3.29ns
The critical path consists of the following:
	'call' operation ('norm_V_0_14', biconv.cc:112) to 'batch_norm' [1326]  (3.29 ns)

 <State 17>: 3.29ns
The critical path consists of the following:
	'call' operation ('norm_V_0_21', biconv.cc:112) to 'batch_norm' [1655]  (3.29 ns)

 <State 18>: 3.44ns
The critical path consists of the following:
	'load' operation ('top_21_V_load', biconv.cc:98) on array 'top_21_V' [1624]  (1.35 ns)
	'add' operation ('add_ln703_218', biconv.cc:113) [1660]  (0.989 ns)
	'select' operation ('select_ln388_21', biconv.cc:113) [1668]  (0.548 ns)
	'select' operation ('select_ln340_513', biconv.cc:113) [1669]  (0.548 ns)

 <State 19>: 3.18ns
The critical path consists of the following:
	'call' operation ('norm_V_0_28', biconv.cc:112) to 'batch_norm' [1984]  (1.1 ns)
	'add' operation ('add_ln703_225', biconv.cc:113) [1989]  (0.989 ns)
	'select' operation ('select_ln388_28', biconv.cc:113) [1997]  (0.548 ns)
	'select' operation ('select_ln340_520', biconv.cc:113) [1998]  (0.548 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln113', biconv.cc:113) of variable 'select_ln340_520', biconv.cc:113 on array 'top_28_V' [1999]  (1.35 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
