Running: /home/tyler/xilinx/ISE_14.7/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_if_tb_isim_beh.exe" -prj "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_if_tb_beh.prj" "work.rs232_if_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/sync.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/posedge_detector.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_ser.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_des.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/khex2bin.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/kcpsm3.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/ipcore_dir/fifo_16_8_dis.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/ipcore_dir/fifo_16_32_dis.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_if.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_if_tb.v" into library work
Analyzing Verilog file "/home/tyler/xilinx/ISE_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1330 - "fncs.h" Line 2: Function clogb2 has no return value assignment
Completed static elaboration
Fuse Memory Usage: 99856 KB
Fuse CPU Usage: 1380 ms
Compiling module sync_default
Compiling module posedge_detector
Compiling module rs232_des(P_CLK_FREQ_HZ=10000000...
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module fifo_16_8_dis
Compiling module rs232_ser(P_CLK_FREQ_HZ=10000000...
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module fifo_16_32_dis
Compiling module LUT1(INIT=2'b01)
Compiling module FDR
Compiling module FDS
Compiling module LUT4(INIT=16'b010000000)
Compiling module FD
Compiling module FDE
Compiling module LUT3(INIT=8'b0100)
Compiling module FDRE
Compiling module LUT2(INIT=4'b1101)
Compiling module MUXCY
Compiling module XORCY
Compiling module INV
Compiling module FDRSE
Compiling module RAM16X1D(INIT=16'b0)
Compiling module RAM64X1S(INIT=64'b0)
Compiling module MUXF5
Compiling module RAM32X1S(INIT=32'b0)
Compiling module kcpsm3
Compiling module RAMB16_S18(INIT_00=256'b11110000...
Compiling module khex2bin
Compiling module rs232_if
Compiling module rs232_if_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 67 Verilog Units
Built simulation executable /home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_if_tb_isim_beh.exe
Fuse Memory Usage: 662124 KB
Fuse CPU Usage: 1530 ms
GCC CPU Usage: 100 ms
