{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550661453218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550661453218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 20 11:17:33 2019 " "Processing started: Wed Feb 20 11:17:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550661453218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550661453218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_4bit_cntr -c Lab3_4bit_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_4bit_cntr -c Lab3_4bit_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550661453218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550661454390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550661454390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_4bit_cntr.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3_4bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_4bit_cntr " "Found entity 1: Lab3_4bit_cntr" {  } { { "Lab3_4bit_cntr.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550661470529 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder4Bit " "Found entity 2: Adder4Bit" {  } { { "Lab3_4bit_cntr.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550661470529 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1Bit " "Found entity 3: Adder1Bit" {  } { { "Lab3_4bit_cntr.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550661470529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550661470529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout Lab3_4bit_cntr.v(37) " "Verilog HDL Implicit Net warning at Lab3_4bit_cntr.v(37): created implicit net for \"cout\"" {  } { { "Lab3_4bit_cntr.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550661470545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_4bit_cntr " "Elaborating entity \"Lab3_4bit_cntr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550661470607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:theAdder " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:theAdder\"" {  } { { "Lab3_4bit_cntr.v" "theAdder" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550661470607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit Adder4Bit:theAdder\|Adder1Bit:bit0 " "Elaborating entity \"Adder1Bit\" for hierarchy \"Adder4Bit:theAdder\|Adder1Bit:bit0\"" {  } { { "Lab3_4bit_cntr.v" "bit0" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550661470607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550661471763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550661473201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550661473201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550661473919 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550661473919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550661473919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550661473919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550661474060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 20 11:17:54 2019 " "Processing ended: Wed Feb 20 11:17:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550661474060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550661474060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550661474060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550661474060 ""}
