{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527800133113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527800133114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 02:25:28 2018 " "Processing started: Fri Jun 01 02:25:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527800133114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527800133114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_2 -c top_level_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_2 -c top_level_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527800133114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1527800133531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_router.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_router " "Found entity 1: memory_router" {  } { { "memory_router.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_way_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file four_way_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_way_mux " "Found entity 1: four_way_mux" {  } { { "four_way_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/four_way_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_10MHz _10mhz clock_control.v(17) " "Verilog HDL Declaration information at clock_control.v(17): object \"_10MHz\" differs only in case from object \"_10mhz\" in the same scope" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527800150173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_25MHz _25mhz clock_control.v(17) " "Verilog HDL Declaration information at clock_control.v(17): object \"_25MHz\" differs only in case from object \"_25mhz\" in the same scope" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527800150173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_control.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_control " "Found entity 1: clock_control" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_wen_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file d_wen_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Wen_mux " "Found entity 1: D_Wen_mux" {  } { { "D_Wen_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/D_Wen_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_out_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_out_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram_out_mux " "Found entity 1: dram_out_mux" {  } { { "dram_out_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_out_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_address_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file d_address_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Address_mux " "Found entity 1: D_Address_mux" {  } { { "D_Address_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/D_Address_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_wen_sel_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_wen_sel_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram_wen_sel_decoder " "Found entity 1: dram_wen_sel_decoder" {  } { { "dram_wen_sel_decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_wen_sel_decoder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_define.v 0 0 " "Found 0 design units, including 0 entities, in source file opcode_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_modifier.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_modifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_modifier " "Found entity 1: Tx_modifier" {  } { { "Tx_modifier.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Tx_modifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_module " "Found entity 1: top_level_module" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Found entity 1: splitter" {  } { { "splitter.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_decoder " "Found entity 1: RST_decoder" {  } { { "RST_decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/RST_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_PC " "Found entity 1: reg_PC" {  } { { "reg_PC.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_k.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_K " "Found entity 1: reg_K" {  } { { "reg_K.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_g.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_G " "Found entity 1: reg_G" {  } { { "reg_G.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_G.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_data.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_DATA " "Found entity 1: reg_DATA" {  } { { "reg_DATA.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_awg_awt.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_awg_awt.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_AWG_AWT " "Found entity 1: reg_AWG_AWT" {  } { { "reg_AWG_AWT.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_AWG_AWT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150211 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref reg_ARG_ART.v(9) " "Verilog HDL Declaration warning at reg_ARG_ART.v(9): \"ref\" is SystemVerilog-2005 keyword" {  } { { "reg_ARG_ART.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_ARG_ART.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1527800150213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_arg_art.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_arg_art.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ARG_ART " "Found entity 1: reg_ARG_ART" {  } { { "reg_ARG_ART.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_ARG_ART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr.v 1 1 " "Found 1 design units, including 1 entities, in source file opr.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR " "Found entity 1: OPR" {  } { { "OPR.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/OPR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jmp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file jmp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 JMP_mux " "Found entity 1: JMP_mux" {  } { { "JMP_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/JMP_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 iram " "Found entity 1: iram" {  } { { "iram.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/iram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_address_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file i_address_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_Address_mux " "Found entity 1: I_Address_mux" {  } { { "I_Address_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/I_Address_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram_512 " "Found entity 1: dram_512" {  } { { "dram_512.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_writer " "Found entity 1: Data_writer" {  } { { "Data_writer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_retriever.v 1 1 " "Found 1 design units, including 1 entities, in source file data_retriever.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_retriever " "Found entity 1: Data_retriever" {  } { { "Data_retriever.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_retriever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bi2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bi2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi2bcd " "Found entity 1: bi2bcd" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/bi2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "awm_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file awm_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AWM_mux " "Found entity 1: AWM_mux" {  } { { "AWM_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/AWM_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adr_maker.v 1 1 " "Found 1 design units, including 1 entities, in source file adr_maker.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADR_maker " "Found entity 1: ADR_maker" {  } { { "ADR_maker.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ADR_maker.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aci_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file aci_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACI_decoder " "Found entity 1: ACI_decoder" {  } { { "ACI_decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ACI_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_25mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25mhz " "Found entity 1: pll_25mhz" {  } { { "pll_25mhz.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll_25mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_dec_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_dec_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_DEC_RST " "Found entity 1: INC_DEC_RST" {  } { { "INC_DEC_RST.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/INC_DEC_RST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prm.v 1 1 " "Found 1 design units, including 1 entities, in source file prm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRM " "Found entity 1: PRM" {  } { { "PRM.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/PRM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automatic_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file automatic_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Automatic_controller " "Found entity 1: Automatic_controller" {  } { { "Automatic_controller.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Automatic_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800150271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800150271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_1Hz clock_control.v(28) " "Verilog HDL Implicit Net warning at clock_control.v(28): created implicit net for \"_1Hz\"" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800150271 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "splitter splitter.v(8) " "Verilog HDL Parameter Declaration warning at splitter.v(8): Parameter Declaration in module \"splitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "splitter.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/splitter.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1527800150271 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "splitter splitter.v(9) " "Verilog HDL Parameter Declaration warning at splitter.v(9): Parameter Declaration in module \"splitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "splitter.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/splitter.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1527800150271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_module " "Elaborating entity \"top_level_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527800151430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top_level_module.v(277) " "Verilog HDL assignment warning at top_level_module.v(277): truncated value with size 32 to match size of target (2)" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800151506 "|top_level_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:mode_out " "Elaborating entity \"decoder\" for hierarchy \"decoder:mode_out\"" {  } { { "top_level_module.v" "mode_out" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800151790 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(9) " "Verilog HDL Case Statement warning at decoder.v(9): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout decoder.v(8) " "Verilog HDL Always Construct warning at decoder.v(8): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] decoder.v(8) " "Inferred latch for \"dout\[0\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] decoder.v(8) " "Inferred latch for \"dout\[1\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] decoder.v(8) " "Inferred latch for \"dout\[2\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] decoder.v(8) " "Inferred latch for \"dout\[3\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] decoder.v(8) " "Inferred latch for \"dout\[4\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] decoder.v(8) " "Inferred latch for \"dout\[5\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] decoder.v(8) " "Inferred latch for \"dout\[6\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527800151855 "|top_level_module|decoder:mode_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:Processor " "Elaborating entity \"processor\" for hierarchy \"processor:Processor\"" {  } { { "top_level_module.v" "Processor" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800151859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine processor:Processor\|state_machine:SM " "Elaborating entity \"state_machine\" for hierarchy \"processor:Processor\|state_machine:SM\"" {  } { { "processor.v" "SM" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800151878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRM processor:Processor\|PRM:prm_router " "Elaborating entity \"PRM\" for hierarchy \"processor:Processor\|PRM:prm_router\"" {  } { { "processor.v" "prm_router" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800151912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACI_decoder processor:Processor\|ACI_decoder:ACI " "Elaborating entity \"ACI_decoder\" for hierarchy \"processor:Processor\|ACI_decoder:ACI\"" {  } { { "processor.v" "ACI" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800151938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AWM_mux processor:Processor\|AWM_mux:AWM_mux " "Elaborating entity \"AWM_mux\" for hierarchy \"processor:Processor\|AWM_mux:AWM_mux\"" {  } { { "processor.v" "AWM_mux" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800151956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "AWM_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/AWM_mux.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "AWM_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/AWM_mux.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800152204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152227 ""}  } { { "AWM_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/AWM_mux.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800152227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mrc " "Found entity 1: mux_mrc" {  } { { "db/mux_mrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_mrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800152526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800152526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mrc processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component\|mux_mrc:auto_generated " "Elaborating entity \"mux_mrc\" for hierarchy \"processor:Processor\|AWM_mux:AWM_mux\|lpm_mux:LPM_MUX_component\|mux_mrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC_DEC_RST processor:Processor\|INC_DEC_RST:INC " "Elaborating entity \"INC_DEC_RST\" for hierarchy \"processor:Processor\|INC_DEC_RST:INC\"" {  } { { "processor.v" "INC" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:Processor\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"processor:Processor\|ALU:ALU\"" {  } { { "processor.v" "ALU" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (12)" {  } { { "ALU.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800152850 "|top_level_module|processor:Processor|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ALU.v(26) " "Verilog HDL assignment warning at ALU.v(26): truncated value with size 32 to match size of target (12)" {  } { { "ALU.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800152850 "|top_level_module|processor:Processor|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADR_maker processor:Processor\|ADR_maker:ADR " "Elaborating entity \"ADR_maker\" for hierarchy \"processor:Processor\|ADR_maker:ADR\"" {  } { { "processor.v" "ADR" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 ADR_maker.v(28) " "Verilog HDL assignment warning at ADR_maker.v(28): truncated value with size 32 to match size of target (18)" {  } { { "ADR_maker.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ADR_maker.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800152879 "|top_level_module|processor:Processor|ADR_maker:ADR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 ADR_maker.v(29) " "Verilog HDL assignment warning at ADR_maker.v(29): truncated value with size 32 to match size of target (18)" {  } { { "ADR_maker.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ADR_maker.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800152879 "|top_level_module|processor:Processor|ADR_maker:ADR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JMP_mux processor:Processor\|JMP_mux:JMP " "Elaborating entity \"JMP_mux\" for hierarchy \"processor:Processor\|JMP_mux:JMP\"" {  } { { "processor.v" "JMP" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPR processor:Processor\|OPR:OPR " "Elaborating entity \"OPR\" for hierarchy \"processor:Processor\|OPR:OPR\"" {  } { { "processor.v" "OPR" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_PC processor:Processor\|reg_PC:PC " "Elaborating entity \"reg_PC\" for hierarchy \"processor:Processor\|reg_PC:PC\"" {  } { { "processor.v" "PC" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reg_PC.v(11) " "Verilog HDL assignment warning at reg_PC.v(11): truncated value with size 32 to match size of target (8)" {  } { { "reg_PC.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_PC.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800152946 "|top_level_module|processor:Processor|reg_PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_DATA processor:Processor\|reg_DATA:MIDR " "Elaborating entity \"reg_DATA\" for hierarchy \"processor:Processor\|reg_DATA:MIDR\"" {  } { { "processor.v" "MIDR" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ARG_ART processor:Processor\|reg_ARG_ART:ART " "Elaborating entity \"reg_ARG_ART\" for hierarchy \"processor:Processor\|reg_ARG_ART:ART\"" {  } { { "processor.v" "ART" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800152972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reg_ARG_ART.v(13) " "Verilog HDL assignment warning at reg_ARG_ART.v(13): truncated value with size 32 to match size of target (9)" {  } { { "reg_ARG_ART.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_ARG_ART.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153001 "|top_level_module|processor:Processor|reg_ARG_ART:ART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reg_ARG_ART.v(14) " "Verilog HDL assignment warning at reg_ARG_ART.v(14): truncated value with size 32 to match size of target (9)" {  } { { "reg_ARG_ART.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_ARG_ART.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153001 "|top_level_module|processor:Processor|reg_ARG_ART:ART"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ref reg_ARG_ART.v(22) " "Verilog HDL Always Construct warning at reg_ARG_ART.v(22): variable \"ref\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "reg_ARG_ART.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_ARG_ART.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527800153001 "|top_level_module|processor:Processor|reg_ARG_ART:ART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_AWG_AWT processor:Processor\|reg_AWG_AWT:AWT " "Elaborating entity \"reg_AWG_AWT\" for hierarchy \"processor:Processor\|reg_AWG_AWT:AWT\"" {  } { { "processor.v" "AWT" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reg_AWG_AWT.v(10) " "Verilog HDL assignment warning at reg_AWG_AWT.v(10): truncated value with size 32 to match size of target (9)" {  } { { "reg_AWG_AWT.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_AWG_AWT.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153020 "|top_level_module|processor:Processor|reg_AWG_AWT:AWT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reg_AWG_AWT.v(11) " "Verilog HDL assignment warning at reg_AWG_AWT.v(11): truncated value with size 32 to match size of target (9)" {  } { { "reg_AWG_AWT.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_AWG_AWT.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153020 "|top_level_module|processor:Processor|reg_AWG_AWT:AWT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_K processor:Processor\|reg_K:K0 " "Elaborating entity \"reg_K\" for hierarchy \"processor:Processor\|reg_K:K0\"" {  } { { "processor.v" "K0" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reg_K.v(34) " "Verilog HDL assignment warning at reg_K.v(34): truncated value with size 32 to match size of target (8)" {  } { { "reg_K.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_K.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153042 "|top_level_module|processor:Processor|reg_K:K0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reg_K.v(35) " "Verilog HDL assignment warning at reg_K.v(35): truncated value with size 32 to match size of target (8)" {  } { { "reg_K.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/reg_K.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153042 "|top_level_module|processor:Processor|reg_K:K0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_G processor:Processor\|reg_G:G " "Elaborating entity \"reg_G\" for hierarchy \"processor:Processor\|reg_G:G\"" {  } { { "processor.v" "G" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_writer Data_writer:writer " "Elaborating entity \"Data_writer\" for hierarchy \"Data_writer:writer\"" {  } { { "top_level_module.v" "writer" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag Data_writer.v(12) " "Verilog HDL or VHDL warning at Data_writer.v(12): object \"flag\" assigned a value but never read" {  } { { "Data_writer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_writer.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527800153086 "|top_level_module|Data_writer:writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Data_writer.v(36) " "Verilog HDL assignment warning at Data_writer.v(36): truncated value with size 32 to match size of target (18)" {  } { { "Data_writer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_writer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153086 "|top_level_module|Data_writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:reciever " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:reciever\"" {  } { { "top_level_module.v" "reciever" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(72) " "Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_rx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153108 "|top_level_module|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(83) " "Verilog HDL assignment warning at uart_rx.v(83): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_rx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153108 "|top_level_module|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(94) " "Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153108 "|top_level_module|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(112) " "Verilog HDL assignment warning at uart_rx.v(112): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_rx.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153108 "|top_level_module|uart_rx:reciever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi2bcd bi2bcd:bcd " "Elaborating entity \"bi2bcd\" for hierarchy \"bi2bcd:bcd\"" {  } { { "top_level_module.v" "bcd" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bi2bcd.v(20) " "Verilog HDL assignment warning at bi2bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/bi2bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800153130 "|top_level_module|bi2bcd:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_512 dram_512:data_ram " "Elaborating entity \"dram_512\" for hierarchy \"dram_512:data_ram\"" {  } { { "top_level_module.v" "data_ram" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram_512:data_ram\|dram:d1 " "Elaborating entity \"dram\" for hierarchy \"dram_512:data_ram\|dram:d1\"" {  } { { "dram_512.v" "d1" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_512.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "altsyncram_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800153859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800153879 ""}  } { { "dram.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800153879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djf1 " "Found entity 1: altsyncram_djf1" {  } { { "db/altsyncram_djf1.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_djf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800154033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800154033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djf1 dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated " "Elaborating entity \"altsyncram_djf1\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800154255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800154255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_djf1.tdf" "decode3" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_djf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800154382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800154382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_djf1.tdf" "rden_decode" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_djf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800154521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800154521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_djf1.tdf" "mux2" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_djf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_out_mux dram_512:data_ram\|dram_out_mux:dram_out_mux " "Elaborating entity \"dram_out_mux\" for hierarchy \"dram_512:data_ram\|dram_out_mux:dram_out_mux\"" {  } { { "dram_512.v" "dram_out_mux" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_512.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "dram_out_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_out_mux.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "dram_out_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_out_mux.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800154776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154778 ""}  } { { "dram_out_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_out_mux.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800154778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800154832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800154832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_wen_sel_decoder dram_512:data_ram\|dram_wen_sel_decoder:dwsd " "Elaborating entity \"dram_wen_sel_decoder\" for hierarchy \"dram_512:data_ram\|dram_wen_sel_decoder:dwsd\"" {  } { { "dram_512.v" "dwsd" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_512.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component\"" {  } { { "dram_wen_sel_decoder.v" "LPM_DECODE_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_wen_sel_decoder.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component\"" {  } { { "dram_wen_sel_decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_wen_sel_decoder.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800154915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154915 ""}  } { { "dram_wen_sel_decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/dram_wen_sel_decoder.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800154915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gvf " "Found entity 1: decode_gvf" {  } { { "db/decode_gvf.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/decode_gvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800154966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800154966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gvf dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component\|decode_gvf:auto_generated " "Elaborating entity \"decode_gvf\" for hierarchy \"dram_512:data_ram\|dram_wen_sel_decoder:dwsd\|lpm_decode:LPM_DECODE_component\|decode_gvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram iram:IRAM " "Elaborating entity \"iram\" for hierarchy \"iram:IRAM\"" {  } { { "top_level_module.v" "IRAM" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800154991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iram:IRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iram:IRAM\|altsyncram:altsyncram_component\"" {  } { { "iram.v" "altsyncram_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/iram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram:IRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iram:IRAM\|altsyncram:altsyncram_component\"" {  } { { "iram.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/iram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800155048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram:IRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"iram:IRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155050 ""}  } { { "iram.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/iram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800155050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ief1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ief1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ief1 " "Found entity 1: altsyncram_ief1" {  } { { "db/altsyncram_ief1.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_ief1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800155101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800155101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ief1 iram:IRAM\|altsyncram:altsyncram_component\|altsyncram_ief1:auto_generated " "Elaborating entity \"altsyncram_ief1\" for hierarchy \"iram:IRAM\|altsyncram:altsyncram_component\|altsyncram_ief1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_retriever Data_retriever:retriever " "Elaborating entity \"Data_retriever\" for hierarchy \"Data_retriever:retriever\"" {  } { { "top_level_module.v" "retriever" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Data_retriever.v(12) " "Verilog HDL or VHDL warning at Data_retriever.v(12): object \"a\" assigned a value but never read" {  } { { "Data_retriever.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_retriever.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527800155143 "|top_level_module|Data_retriever:retriever"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b Data_retriever.v(13) " "Verilog HDL or VHDL warning at Data_retriever.v(13): object \"b\" assigned a value but never read" {  } { { "Data_retriever.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_retriever.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527800155144 "|top_level_module|Data_retriever:retriever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Data_retriever.v(52) " "Verilog HDL assignment warning at Data_retriever.v(52): truncated value with size 32 to match size of target (18)" {  } { { "Data_retriever.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_retriever.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800155144 "|top_level_module|Data_retriever:retriever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_modifier Data_retriever:retriever\|Tx_modifier:Tx_modifier " "Elaborating entity \"Tx_modifier\" for hierarchy \"Data_retriever:retriever\|Tx_modifier:Tx_modifier\"" {  } { { "Data_retriever.v" "Tx_modifier" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_retriever.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155145 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "end_address Tx_modifier.v(38) " "Verilog HDL Always Construct warning at Tx_modifier.v(38): variable \"end_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Tx_modifier.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Tx_modifier.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527800155168 "|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier"}
{ "Warning" "WSGN_SEARCH_FILE" "two_way_mux.v 1 1 " "Using design file two_way_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_way_mux " "Found entity 1: two_way_mux" {  } { { "two_way_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/two_way_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800155180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527800155180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_way_mux Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen " "Elaborating entity \"two_way_mux\" for hierarchy \"Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\"" {  } { { "Tx_modifier.v" "for_wen" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Tx_modifier.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component\"" {  } { { "two_way_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/two_way_mux.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component\"" {  } { { "two_way_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/two_way_mux.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800155216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155217 ""}  } { { "two_way_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/two_way_mux.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800155217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800155279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800155279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"Data_retriever:retriever\|Tx_modifier:Tx_modifier\|two_way_mux:for_wen\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmitter\"" {  } { { "top_level_module.v" "transmitter" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(62) " "Verilog HDL assignment warning at uart_tx.v(62): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_tx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800155334 "|top_level_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(80) " "Verilog HDL assignment warning at uart_tx.v(80): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_tx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800155334 "|top_level_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(90) " "Verilog HDL assignment warning at uart_tx.v(90): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_tx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800155334 "|top_level_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(110) " "Verilog HDL assignment warning at uart_tx.v(110): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/uart_tx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800155334 "|top_level_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_router memory_router:EXSM " "Elaborating entity \"memory_router\" for hierarchy \"memory_router:EXSM\"" {  } { { "top_level_module.v" "EXSM" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Wen_mux memory_router:EXSM\|D_Wen_mux:D_Wen_mux " "Elaborating entity \"D_Wen_mux\" for hierarchy \"memory_router:EXSM\|D_Wen_mux:D_Wen_mux\"" {  } { { "memory_router.v" "D_Wen_mux" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "D_Wen_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/D_Wen_mux.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "D_Wen_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/D_Wen_mux.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800155433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155434 ""}  } { { "D_Wen_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/D_Wen_mux.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800155434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800155489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800155489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"memory_router:EXSM\|D_Wen_mux:D_Wen_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Address_mux memory_router:EXSM\|D_Address_mux:D_Address_mux " "Elaborating entity \"D_Address_mux\" for hierarchy \"memory_router:EXSM\|D_Address_mux:D_Address_mux\"" {  } { { "memory_router.v" "D_Address_mux" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "d_address_mux.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/d_address_mux.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "d_address_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/d_address_mux.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800155540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155540 ""}  } { { "d_address_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/d_address_mux.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800155540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2tc " "Found entity 1: mux_2tc" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800155586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800155586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2tc memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated " "Elaborating entity \"mux_2tc\" for hierarchy \"memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_Address_mux memory_router:EXSM\|I_Address_mux:I_Address_mux " "Elaborating entity \"I_Address_mux\" for hierarchy \"memory_router:EXSM\|I_Address_mux:I_Address_mux\"" {  } { { "memory_router.v" "I_Address_mux" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "din_mux.v 1 1 " "Using design file din_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 din_mux " "Found entity 1: din_mux" {  } { { "din_mux.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/din_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800155643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527800155643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "din_mux memory_router:EXSM\|din_mux:din_mux " "Elaborating entity \"din_mux\" for hierarchy \"memory_router:EXSM\|din_mux:din_mux\"" {  } { { "memory_router.v" "din_mux" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter memory_router:EXSM\|splitter:wen_split " "Elaborating entity \"splitter\" for hierarchy \"memory_router:EXSM\|splitter:wen_split\"" {  } { { "memory_router.v" "wen_split" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter memory_router:EXSM\|splitter:din_split " "Elaborating entity \"splitter\" for hierarchy \"memory_router:EXSM\|splitter:din_split\"" {  } { { "memory_router.v" "din_split" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter memory_router:EXSM\|splitter:address_split " "Elaborating entity \"splitter\" for hierarchy \"memory_router:EXSM\|splitter:address_split\"" {  } { { "memory_router.v" "address_split" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Automatic_controller Automatic_controller:Auto " "Elaborating entity \"Automatic_controller\" for hierarchy \"Automatic_controller:Auto\"" {  } { { "top_level_module.v" "Auto" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_control clock_control:clk_cntrl " "Elaborating entity \"clock_control\" for hierarchy \"clock_control:clk_cntrl\"" {  } { { "top_level_module.v" "clk_cntrl" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155770 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode clock_control.v(55) " "Verilog HDL Always Construct warning at clock_control.v(55): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527800155793 "|top_level_module|clock_control:clk_cntrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel clock_control.v(57) " "Verilog HDL Always Construct warning at clock_control.v(57): variable \"sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_control.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527800155793 "|top_level_module|clock_control:clk_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_way_mux clock_control:clk_cntrl\|four_way_mux:four_way_mux " "Elaborating entity \"four_way_mux\" for hierarchy \"clock_control:clk_cntrl\|four_way_mux:four_way_mux\"" {  } { { "clock_control.v" "four_way_mux" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_control:clk_cntrl\|clock_divider:_10MHz_to_1Hz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_control:clk_cntrl\|clock_divider:_10MHz_to_1Hz\"" {  } { { "clock_control.v" "_10MHz_to_1Hz" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(22) " "Verilog HDL assignment warning at clock_divider.v(22): truncated value with size 32 to match size of target (23)" {  } { { "clock_divider.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_divider.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800155839 "|top_level_module|clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clock_control:clk_cntrl\|pll:_50MHz_to_10MHz " "Elaborating entity \"pll\" for hierarchy \"clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\"" {  } { { "clock_control.v" "_50MHz_to_10MHz" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800155840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800156157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component " "Instantiated megafunction \"clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156162 ""}  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800156162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800156298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800156298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25mhz clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz " "Elaborating entity \"pll_25mhz\" for hierarchy \"clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\"" {  } { { "clock_control.v" "_50MHz_to_25MHz" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\"" {  } { { "pll_25mhz.v" "altpll_component" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll_25mhz.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\"" {  } { { "pll_25mhz.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll_25mhz.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800156442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component " "Instantiated megafunction \"clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_25mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_25mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156448 ""}  } { { "pll_25mhz.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/pll_25mhz.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800156448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_25mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_25mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25mhz_altpll " "Found entity 1: pll_25mhz_altpll" {  } { { "db/pll_25mhz_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_25mhz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800156509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800156509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25mhz_altpll clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated " "Elaborating entity \"pll_25mhz_altpll\" for hierarchy \"clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:idler " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:idler\"" {  } { { "top_level_module.v" "idler" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800156539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debouncer.v(12) " "Verilog HDL assignment warning at debouncer.v(12): truncated value with size 32 to match size of target (4)" {  } { { "debouncer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/debouncer.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527800156553 "|top_level_module|debouncer:mode_button"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[0\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[2\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[3\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[4\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[5\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[6\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[0\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[2\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[3\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[4\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[5\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[6\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[0\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[3\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[4\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[5\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[0\] " "LATCH primitive \"decoder:mode_out\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[2\] " "LATCH primitive \"decoder:mode_out\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[3\] " "LATCH primitive \"decoder:mode_out\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[4\] " "LATCH primitive \"decoder:mode_out\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[5\] " "LATCH primitive \"decoder:mode_out\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[6\] " "LATCH primitive \"decoder:mode_out\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[0\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[3\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[4\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d_or_i_disp\|dout\[5\] " "LATCH primitive \"decoder:d_or_i_disp\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800159648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[0\] " "LATCH primitive \"decoder:mode_out\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[2\] " "LATCH primitive \"decoder:mode_out\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[3\] " "LATCH primitive \"decoder:mode_out\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[4\] " "LATCH primitive \"decoder:mode_out\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[5\] " "LATCH primitive \"decoder:mode_out\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:mode_out\|dout\[6\] " "LATCH primitive \"decoder:mode_out\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[0\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[2\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[3\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[4\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[5\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:clk_mode_disp\|dout\[6\] " "LATCH primitive \"decoder:clk_mode_disp\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[0\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[2\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[3\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[4\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[5\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[6\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800161900 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_control:clk_cntrl\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer clock_control:clk_cntrl\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_arc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_arc.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1527800162348 "|top_level_module|clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1527800162348 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processor:Processor\|ALU:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processor:Processor\|ALU:ALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800162585 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processor:Processor\|ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processor:Processor\|ALU:ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800162585 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527800162585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:Processor\|ALU:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"processor:Processor\|ALU:ALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800162729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:Processor\|ALU:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"processor:Processor\|ALU:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800162729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800162729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800162729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800162729 ""}  } { { "ALU.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800162729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800162841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800162841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800162957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800162957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800163058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800163058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800163173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800163173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800163251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800163251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:Processor\|ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processor:Processor\|ALU:ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800163451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:Processor\|ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"processor:Processor\|ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527800163452 ""}  } { { "ALU.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527800163452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mult_gbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527800163508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527800163508 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1527800164279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d1\|dout\[0\] " "Latch bi2bcd:SM_st\|decoder:d1\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164385 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d1\|dout\[1\] " "Latch bi2bcd:SM_st\|decoder:d1\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164386 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d1\|dout\[2\] " "Latch bi2bcd:SM_st\|decoder:d1\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164386 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d1\|dout\[3\] " "Latch bi2bcd:SM_st\|decoder:d1\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164386 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d1\|dout\[4\] " "Latch bi2bcd:SM_st\|decoder:d1\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164386 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d1\|dout\[5\] " "Latch bi2bcd:SM_st\|decoder:d1\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164386 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d1\|dout\[6\] " "Latch bi2bcd:SM_st\|decoder:d1\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164387 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d0\|dout\[0\] " "Latch bi2bcd:SM_st\|decoder:d0\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[1\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164387 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d0\|dout\[1\] " "Latch bi2bcd:SM_st\|decoder:d0\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[2\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164387 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d0\|dout\[2\] " "Latch bi2bcd:SM_st\|decoder:d0\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[1\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164387 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d0\|dout\[3\] " "Latch bi2bcd:SM_st\|decoder:d0\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[1\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164387 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d0\|dout\[4\] " "Latch bi2bcd:SM_st\|decoder:d0\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[1\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164387 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d0\|dout\[5\] " "Latch bi2bcd:SM_st\|decoder:d0\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[1\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164388 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:SM_st\|decoder:d0\|dout\[6\] " "Latch bi2bcd:SM_st\|decoder:d0\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:Processor\|state_machine:SM\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:Processor\|state_machine:SM\|STATE\[1\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164388 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[0\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164388 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[1\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164388 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[2\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164388 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[3\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164389 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[4\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164389 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[5\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164389 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[6\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|dram_out_mux:dram_out_mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164389 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[0\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\] " "Ports D and ENA on the latch are fed by the same signal memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\]" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164389 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[1\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\] " "Ports D and ENA on the latch are fed by the same signal memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\]" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164390 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[2\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\] " "Ports D and ENA on the latch are fed by the same signal memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\]" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164390 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[3\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\] " "Ports D and ENA on the latch are fed by the same signal memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\]" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164390 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[4\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\] " "Ports D and ENA on the latch are fed by the same signal memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\]" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164390 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[5\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\] " "Ports D and ENA on the latch are fed by the same signal memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\]" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164390 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[6\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\] " "Ports D and ENA on the latch are fed by the same signal memory_router:EXSM\|D_Address_mux:D_Address_mux\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\|result_node\[16\]" {  } { { "db/mux_2tc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527800164391 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527800164391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:SM_st\|decoder:d1\|dout\[0\] " "LATCH primitive \"bi2bcd:SM_st\|decoder:d1\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800165680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:SM_st\|decoder:d1\|dout\[1\] " "LATCH primitive \"bi2bcd:SM_st\|decoder:d1\|dout\[1\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800165681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:SM_st\|decoder:d1\|dout\[2\] " "LATCH primitive \"bi2bcd:SM_st\|decoder:d1\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800165681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:SM_st\|decoder:d1\|dout\[3\] " "LATCH primitive \"bi2bcd:SM_st\|decoder:d1\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800165681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:SM_st\|decoder:d1\|dout\[4\] " "LATCH primitive \"bi2bcd:SM_st\|decoder:d1\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800165681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:SM_st\|decoder:d1\|dout\[5\] " "LATCH primitive \"bi2bcd:SM_st\|decoder:d1\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800165681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:SM_st\|decoder:d1\|dout\[6\] " "LATCH primitive \"bi2bcd:SM_st\|decoder:d1\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800165681 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527800166138 "|top_level_module|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527800166138 "|top_level_module|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527800166138 "|top_level_module|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] VCC " "Pin \"hex6\[6\]\" is stuck at VCC" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527800166138 "|top_level_module|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527800166138 "|top_level_module|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527800166138 "|top_level_module|hex2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527800166138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1527800167434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[0\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800168924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[1\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[1\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800168925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[2\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800168925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[3\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800168925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[4\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800168925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[5\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800168925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[6\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1527800168925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527800171438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_2.map.smsg " "Generated suppressed messages file D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527800172092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527800172942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527800172942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1975 " "Implemented 1975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527800174278 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527800174278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1607 " "Implemented 1607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527800174278 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1527800174278 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1527800174278 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1527800174278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527800174278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527800174385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 02:26:14 2018 " "Processing ended: Fri Jun 01 02:26:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527800174385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527800174385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527800174385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527800174385 ""}
