{
    "filename": "theories/Numbers/Natural/Abstract/NBits.v",
    "coq_project": "coq",
    "vernac_cmds": [
        [
            "Require Import Bool NAxioms NSub NPow NDiv NParity NLog.",
            "VernacRequire",
            "afb18866d8a8133b130a07053613ef2b50421910"
        ],
        [
            "Module Type NBitsProp (Import A : NAxiomsSig') (Import B : NSubProp A) (Import C : NParityProp A B) (Import D : NPowProp A B C) (Import E : NDivProp A B) (Import F : NLog2Prop A B C D).",
            "VernacDeclareModuleType",
            "09379516878b2d1d19ad684ca8cd88fe75fba44c"
        ],
        [
            "Include BoolEqualityFacts A.",
            "VernacInclude",
            "7ed68650b12c85441d04083d31a32305de78a1ed"
        ],
        [
            "Ltac order_nz := try apply pow_nonzero; order'.",
            "VernacExtend",
            "a09ef6f538b81706edccbd414c949924827c8d7b"
        ],
        [
            "Hint Rewrite div_0_l mod_0_l div_1_r mod_1_r : nz.",
            "VernacExtend",
            "aa8880124bdc3c2e2d272315fc9876e514f484bb"
        ],
        [
            "Lemma pow_sub_r : forall a b c, a~=0 -> c<=b -> a^(b-c) == a^b / a^c.",
            "VernacStartTheoremProof",
            "22530a3ab381fb3f2fb3b876fe200b536c963522"
        ],
        [
            "intros a b c Ha H.",
            "VernacExtend",
            "3081d768bf91ea22a71d46df5575247b8e8f59a3"
        ],
        [
            "apply div_unique with 0.",
            "VernacExtend",
            "744515c6bfc79b1b0d10f3ff650864e12dd20169"
        ],
        [
            "generalize (pow_nonzero a c Ha) (le_0_l (a^c)); order'.",
            "VernacExtend",
            "36c33bf099c75c5a3fb495597d6b9f2dde8714e0"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "now rewrite <- pow_add_r, add_comm, sub_add.",
            "VernacExtend",
            "940968cd264917458e11eb747d14fcfdc1404406"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow_div_l : forall a b c, b~=0 -> a mod b == 0 -> (a/b)^c == a^c / b^c.",
            "VernacStartTheoremProof",
            "73c17d1923c8cfaa43764e4ec8b64ad8c4ca84f8"
        ],
        [
            "intros a b c Hb H.",
            "VernacExtend",
            "cf414a52b4f44784a44f39f5993a0460ea393701"
        ],
        [
            "apply div_unique with 0.",
            "VernacExtend",
            "744515c6bfc79b1b0d10f3ff650864e12dd20169"
        ],
        [
            "generalize (pow_nonzero b c Hb) (le_0_l (b^c)); order'.",
            "VernacExtend",
            "3e48433e6c572753868b53db785b0eb5ca66d44e"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "rewrite <- pow_mul_l.",
            "VernacExtend",
            "258b834eb099b39f8c83e835b272015ab59750ce"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "now apply div_exact.",
            "VernacExtend",
            "50bb82c94170cf8241fd33f091c49deb2c34a582"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition b2n (b:bool) := if b then 1 else 0.",
            "VernacDefinition",
            "6e5a6af62aa1b1db806a77dcac04bae0e5535142"
        ],
        [
            "Local Coercion b2n : bool >-> t.",
            "VernacCoercion",
            "c761a4300be3f17b57ab08b1666049d34ecb83d8"
        ],
        [
            "Instance b2n_proper : Proper (Logic.eq ==> eq) b2n.",
            "VernacInstance",
            "df5829d6416ad45fb4239f4b927955bf34d13ce6"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma exists_div2 a : exists a' (b:bool), a == 2*a' + b.",
            "VernacStartTheoremProof",
            "d893467a7e1cc33af59fb0481a210c0bcfe37f16"
        ],
        [
            "elim (Even_or_Odd a); [intros (a',H)| intros (a',H)].",
            "VernacExtend",
            "331da00f98e6e5632cf169d372b4091e4542f363"
        ],
        [
            "exists a'.",
            "VernacExtend",
            "c538f1e84054c7af2082d20e9d440f432df7145c"
        ],
        [
            "exists false.",
            "VernacExtend",
            "efaf31ccfff4e7a1a53eebfda466496ad9cae6be"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "exists a'.",
            "VernacExtend",
            "c538f1e84054c7af2082d20e9d440f432df7145c"
        ],
        [
            "exists true.",
            "VernacExtend",
            "f1afb887f52dc5f2c33bbe529599a5806ba44286"
        ],
        [
            "now simpl.",
            "VernacExtend",
            "7cf8ae1595f521e6705ea84c45dd2f1b53854af2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_0_r a (b:bool) : testbit (2*a+b) 0 = b.",
            "VernacStartTheoremProof",
            "1295b157be79b2c71331970172fcb2e37e202956"
        ],
        [
            "destruct b; simpl; rewrite ?add_0_r.",
            "VernacExtend",
            "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
        ],
        [
            "apply testbit_odd_0.",
            "VernacExtend",
            "b457a823e194b0c4c8a77ed29f29facd99c3f844"
        ],
        [
            "apply testbit_even_0.",
            "VernacExtend",
            "29a3617d4c05cb94e7235571ff8def3427437eb4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_succ_r a (b:bool) n : testbit (2*a+b) (succ n) = testbit a n.",
            "VernacStartTheoremProof",
            "996b7223cca22428e41d8b01db190988ef375e29"
        ],
        [
            "destruct b; simpl; rewrite ?add_0_r.",
            "VernacExtend",
            "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
        ],
        [
            "apply testbit_odd_succ, le_0_l.",
            "VernacExtend",
            "364968f98f176579f52338346af05d64863c66e8"
        ],
        [
            "apply testbit_even_succ, le_0_l.",
            "VernacExtend",
            "8aafb83840f8cf04393244bad859d4fd95d41638"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_spec' a n : a.[n] == (a / 2^n) mod 2.",
            "VernacStartTheoremProof",
            "e5d34b220b123fc4d07139726e66e2e6650cf578"
        ],
        [
            "revert a.",
            "VernacExtend",
            "fca7ebc0dc4b29d6f26200e75bd08d5f5c664dc2"
        ],
        [
            "induct n.",
            "VernacExtend",
            "65da2a07da20377fedd046879f630e8441375e8e"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "destruct (exists_div2 a) as (a' & b & H).",
            "VernacExtend",
            "3ffceeac1dae7b041cf748e74a452f42387baa3a"
        ],
        [
            "rewrite H at 1.",
            "VernacExtend",
            "fba7c31073b9d2b921baaf67e7a539a623b29af3"
        ],
        [
            "rewrite testbit_0_r.",
            "VernacExtend",
            "acfa713f3dc7cc79220c87494cdcd02eff7c0829"
        ],
        [
            "apply mod_unique with a'; trivial.",
            "VernacExtend",
            "0d79e4d26074763e609d385be895f1ad5a21f151"
        ],
        [
            "destruct b; order'.",
            "VernacExtend",
            "9e7bb792b7c33445e50c67f623ba8875206e4917"
        ],
        [
            "intros n IH a.",
            "VernacExtend",
            "43188c06c1bfc544ddfff3e4193eab7f3be87b40"
        ],
        [
            "destruct (exists_div2 a) as (a' & b & H).",
            "VernacExtend",
            "3ffceeac1dae7b041cf748e74a452f42387baa3a"
        ],
        [
            "rewrite H at 1.",
            "VernacExtend",
            "fba7c31073b9d2b921baaf67e7a539a623b29af3"
        ],
        [
            "rewrite testbit_succ_r, IH.",
            "VernacExtend",
            "31cf8b9a04a735d5ee397bc346a5106e5a773ffc"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite pow_succ_r', <- div_div by order_nz.",
            "VernacExtend",
            "f38ea61db5fd919c56b58e4b2d3626825010d9b5"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "apply div_unique with b; trivial.",
            "VernacExtend",
            "c0dc24ac1ceaca2d4eaa63f00fbf73b27d8316f1"
        ],
        [
            "destruct b; order'.",
            "VernacExtend",
            "9e7bb792b7c33445e50c67f623ba8875206e4917"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_spec a n : exists l h, 0<=l<2^n /\\ a == l + (a.[n] + 2*h)*2^n.",
            "VernacStartTheoremProof",
            "80c6f8b4fcb2ebb302f6268db12a0cd174006867"
        ],
        [
            "exists (a mod 2^n).",
            "VernacExtend",
            "b62ea81c772e15f3026ab63e56b2b33ba629190f"
        ],
        [
            "exists (a / 2^n / 2).",
            "VernacExtend",
            "edf22c1e8d00665c869fdb2c50bd45132bccc7c4"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "split; [apply le_0_l | apply mod_upper_bound; order_nz].",
            "VernacExtend",
            "35a3644879441ce373ad9a1cfa201a6410b6a9db"
        ],
        [
            "rewrite add_comm, mul_comm, (add_comm a.[n]).",
            "VernacExtend",
            "23b41e60e116c2c01ca81c1887ccca72e579ccd9"
        ],
        [
            "rewrite (div_mod a (2^n)) at 1 by order_nz.",
            "VernacExtend",
            "6edc56ddc060060d690e37aa1d7f5c42d56a06af"
        ],
        [
            "do 2 f_equiv.",
            "VernacExtend",
            "6cc189071c351e5241269ac84e047dd809b8a66a"
        ],
        [
            "rewrite testbit_spec'.",
            "VernacExtend",
            "43cf1445fcad4bbb24248d14daad54c0b7e4b45b"
        ],
        [
            "apply div_mod.",
            "VernacExtend",
            "0e64ddcdd2364393478c919c145dccf26471ce87"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_true : forall a n, a.[n] = true <-> (a / 2^n) mod 2 == 1.",
            "VernacStartTheoremProof",
            "e15a485852170be9d107cfbcf0293c67fc9ac2bb"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "rewrite <- testbit_spec'; destruct a.[n]; split; simpl; now try order'.",
            "VernacExtend",
            "7f51e96fd4c769b0b57326dc671b94ed641c75e4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_false : forall a n, a.[n] = false <-> (a / 2^n) mod 2 == 0.",
            "VernacStartTheoremProof",
            "314210c120dbc487da52588d856d1f994ffe2dbe"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "rewrite <- testbit_spec'; destruct a.[n]; split; simpl; now try order'.",
            "VernacExtend",
            "7f51e96fd4c769b0b57326dc671b94ed641c75e4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_eqb : forall a n, a.[n] = eqb ((a / 2^n) mod 2) 1.",
            "VernacStartTheoremProof",
            "890a9f7e40b90984d7302072d5b380083530333e"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "apply eq_true_iff_eq.",
            "VernacExtend",
            "07a4346802ec5a58927985ce984a62185d994d5f"
        ],
        [
            "now rewrite testbit_true, eqb_eq.",
            "VernacExtend",
            "ed0fddf62cbb221a15013a8fd942ca769183d571"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma b2n_inj : forall (a0 b0:bool), a0 == b0 -> a0 = b0.",
            "VernacStartTheoremProof",
            "a98950fa7085f04c313b2c6b48fde966b1b33628"
        ],
        [
            "intros [|] [|]; simpl; trivial; order'.",
            "VernacExtend",
            "ef1d375e294980cb2bbdbffc9fd452d7630c7d47"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_b2n_double_div2 : forall (a0:bool) a, (a0+2*a)/2 == a.",
            "VernacStartTheoremProof",
            "25543ebc8dd03f16d5ffabfcc8ac7e4eb0a5d253"
        ],
        [
            "intros a0 a.",
            "VernacExtend",
            "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
        ],
        [
            "rewrite mul_comm, div_add by order'.",
            "VernacExtend",
            "cb207b22088942f49f409f48ab0b270ab98bb87e"
        ],
        [
            "now rewrite div_small, add_0_l by (destruct a0; order').",
            "VernacExtend",
            "7162b784fa1551992e56fa91926c28e51361a735"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_b2n_double_bit0 : forall (a0:bool) a, (a0+2*a).[0] = a0.",
            "VernacStartTheoremProof",
            "24cf228dae400ed6331dcc6daf649eb1afa452e4"
        ],
        [
            "intros a0 a.",
            "VernacExtend",
            "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
        ],
        [
            "apply b2n_inj.",
            "VernacExtend",
            "6ac96694e5747c0f2d7f8c5bdc9240349d2e4b04"
        ],
        [
            "rewrite testbit_spec'.",
            "VernacExtend",
            "43cf1445fcad4bbb24248d14daad54c0b7e4b45b"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "rewrite mul_comm, mod_add by order'.",
            "VernacExtend",
            "cbb5a88bce6abe3a42d7b8d97664e20395a5e9d2"
        ],
        [
            "now rewrite mod_small by (destruct a0; order').",
            "VernacExtend",
            "d10a844d890c037a4425fbd069792bc0a6ae7df7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma b2n_div2 : forall (a0:bool), a0/2 == 0.",
            "VernacStartTheoremProof",
            "809e27e80e2589fda6957ca7566772ffeadece8e"
        ],
        [
            "intros a0.",
            "VernacExtend",
            "038b55d24b1748caf7a23cb07a7b76ab3164a368"
        ],
        [
            "rewrite <- (add_b2n_double_div2 a0 0).",
            "VernacExtend",
            "e50d3c1efc589e42aed8a35fe22e972379db808b"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma b2n_bit0 : forall (a0:bool), a0.[0] = a0.",
            "VernacStartTheoremProof",
            "331f249a403fcda06d5fcf6d521ed6090de5d4a4"
        ],
        [
            "intros a0.",
            "VernacExtend",
            "038b55d24b1748caf7a23cb07a7b76ab3164a368"
        ],
        [
            "rewrite <- (add_b2n_double_bit0 a0 0) at 2.",
            "VernacExtend",
            "48ccfc5dc842b9efa564570d552c211788e1c663"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_unique : forall a n (a0:bool) l h, l<2^n -> a == l + (a0 + 2*h)*2^n -> a.[n] = a0.",
            "VernacStartTheoremProof",
            "331d010a6b08481072f52107d333615bdef84ecf"
        ],
        [
            "intros a n a0 l h Hl EQ.",
            "VernacExtend",
            "daef9048757f7874c697c4781d7ab0121706c18d"
        ],
        [
            "apply b2n_inj.",
            "VernacExtend",
            "6ac96694e5747c0f2d7f8c5bdc9240349d2e4b04"
        ],
        [
            "rewrite testbit_spec' by trivial.",
            "VernacExtend",
            "69b10fb63a818dd95396c5fd8026b0f50fa239fb"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply mod_unique with h.",
            "VernacExtend",
            "b2d32b1dc882dd7a363e5f43eeafecce8aeadc54"
        ],
        [
            "destruct a0; simpl; order'.",
            "VernacExtend",
            "625aa22e36a9b788dc945b1f625eab3aceb6961d"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with l; trivial.",
            "VernacExtend",
            "f2524fc7f3e4d440868ac4c8dce0470abf349df0"
        ],
        [
            "now rewrite add_comm, (add_comm _ a0), mul_comm.",
            "VernacExtend",
            "87e9f3d159584f459412b9a3f2fa255d5a7b4977"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_0 : forall n, 0.[n] = false.",
            "VernacStartTheoremProof",
            "138b455dfb26895d7007e11aeac677028ae67c6f"
        ],
        [
            "intros n.",
            "VernacExtend",
            "9410cc86153539309ee696ae5785ea70534ece11"
        ],
        [
            "apply testbit_false.",
            "VernacExtend",
            "46322086a55a6cbf6c5733d1c563946fea5c71f3"
        ],
        [
            "nzsimpl; order_nz.",
            "VernacExtend",
            "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit0_odd : forall a, a.[0] = odd a.",
            "VernacStartTheoremProof",
            "d59db084f8abc7c412f59f851ec8ce937cc43556"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "destruct (exists_div2 a) as (a' & b & EQ).",
            "VernacExtend",
            "77cfb60cfafc68833c271dcb0ca279aa9f6b8441"
        ],
        [
            "rewrite EQ, testbit_0_r, add_comm, odd_add_mul_2.",
            "VernacExtend",
            "3035b33054fbcdd0e38455c6d9a1e0cf2c3dddbb"
        ],
        [
            "destruct b; simpl; apply odd_1 || apply odd_0.",
            "VernacExtend",
            "829c741473439cafa3a0e1bcd914bf39b762c193"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit0_eqb : forall a, a.[0] = eqb (a mod 2) 1.",
            "VernacStartTheoremProof",
            "79ba9653e078a767f26d92d2fab4b6e34944fd61"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "rewrite testbit_eqb.",
            "VernacExtend",
            "f408bc64b383e7ba52ef826654afd36ba8decf7c"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit0_mod : forall a, a.[0] == a mod 2.",
            "VernacStartTheoremProof",
            "8815299c5e67643f02481e2a47d203d411f62845"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "rewrite testbit_spec'.",
            "VernacExtend",
            "43cf1445fcad4bbb24248d14daad54c0b7e4b45b"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_odd : forall a n, a.[n] = odd (a>>n).",
            "VernacStartTheoremProof",
            "2a859d2bfff345e881a3ca0687702034044b02ce"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- bit0_odd, shiftr_spec, add_0_l.",
            "VernacExtend",
            "6e332245d61a79942cda0b9838d47f4ea5d2a39a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit_log2 : forall a, a~=0 -> a.[log2 a] = true.",
            "VernacStartTheoremProof",
            "7a3ba421557af8bbad9aa0574c2031ec14453de6"
        ],
        [
            "intros a Ha.",
            "VernacExtend",
            "bcb73a6afb630f3e914eaa67203422484c5e2439"
        ],
        [
            "assert (Ha' : 0 < a) by (generalize (le_0_l a); order).",
            "VernacExtend",
            "0451f0669a9f53a10a2e8952a1ead1bd7af83f14"
        ],
        [
            "destruct (log2_spec_alt a Ha') as (r & EQ & (_,Hr)).",
            "VernacExtend",
            "1bf89176a8a3ad13a56f07c961794ce0ad51f55b"
        ],
        [
            "rewrite EQ at 1.",
            "VernacExtend",
            "d30c0f183bed28dfff6beec035dd298ab5bfaad3"
        ],
        [
            "rewrite testbit_true, add_comm.",
            "VernacExtend",
            "a4cf57019d6dccb6e1e161216dd09708fb44e5c7"
        ],
        [
            "rewrite <- (mul_1_l (2^log2 a)) at 1.",
            "VernacExtend",
            "467835056ff38dbe626c364e482c69a9fb7ae233"
        ],
        [
            "rewrite div_add by order_nz.",
            "VernacExtend",
            "97863c04d553ff210e249b62a60b1fd0bb42bba3"
        ],
        [
            "rewrite div_small by trivial.",
            "VernacExtend",
            "81e4199a164cf29774e60df38add78970698a978"
        ],
        [
            "rewrite add_0_l.",
            "VernacExtend",
            "836ac547f523536d69bdb0d75ffb32d7b109408e"
        ],
        [
            "apply mod_small.",
            "VernacExtend",
            "02af0164545849947b8ea29beaae85f0d39f1223"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_above_log2 : forall a n, log2 a < n -> a.[n] = false.",
            "VernacStartTheoremProof",
            "ea496decba2b18a5701dcb141700ddb5ec9561cd"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "rewrite testbit_false.",
            "VernacExtend",
            "a30a03b30d1e588e122e8e06af59e5941b2f7bc7"
        ],
        [
            "rewrite div_small.",
            "VernacExtend",
            "4aea3762aa16c9141ecdf7709a6326f80b051149"
        ],
        [
            "nzsimpl; order'.",
            "VernacExtend",
            "c898ff7c015a094d95286a92025f976cc20e6470"
        ],
        [
            "apply log2_lt_cancel.",
            "VernacExtend",
            "a275bd72837177b261847061972d00231f9411bc"
        ],
        [
            "rewrite log2_pow2; trivial using le_0_l.",
            "VernacExtend",
            "0c8f7fe391c4feca7310bf8e9ad660fa24d13c9e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_bits : forall a n, (a/2).[n] = a.[S n].",
            "VernacStartTheoremProof",
            "8a179c18f2fcf6422b34e724c0353a90ebbe3467"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply eq_true_iff_eq.",
            "VernacExtend",
            "07a4346802ec5a58927985ce984a62185d994d5f"
        ],
        [
            "rewrite 2 testbit_true.",
            "VernacExtend",
            "94aed75f7f85d2ca478e66a18c224e38e747b415"
        ],
        [
            "rewrite pow_succ_r by apply le_0_l.",
            "VernacExtend",
            "7824a22f692064a1b6d64b90d43cb4b1fc658f62"
        ],
        [
            "now rewrite div_div by order_nz.",
            "VernacExtend",
            "1f1100d02889f7096056170e3423b8d6dd3810a8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div_pow2_bits : forall a n m, (a/2^n).[m] = a.[m+n].",
            "VernacStartTheoremProof",
            "c6f30747d9b9b1495f835c071e73f4e8efdee732"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "revert a.",
            "VernacExtend",
            "fca7ebc0dc4b29d6f26200e75bd08d5f5c664dc2"
        ],
        [
            "induct n.",
            "VernacExtend",
            "65da2a07da20377fedd046879f630e8441375e8e"
        ],
        [
            "intros a m.",
            "VernacExtend",
            "a915e8f2158f51655ad51e598059e02d2cf21c81"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "intros n IH a m.",
            "VernacExtend",
            "f22a8c295d2553b3bf06dd7e95f135f7b2b7374c"
        ],
        [
            "nzsimpl; try apply le_0_l.",
            "VernacExtend",
            "55aa908156cda3caa05a035cf29b21db4c54cd00"
        ],
        [
            "rewrite <- div_div by order_nz.",
            "VernacExtend",
            "b86428c7bcb082039d4a924b8b4ebc5658c51901"
        ],
        [
            "now rewrite IH, div2_bits.",
            "VernacExtend",
            "c07cb4b530793274c62a8b1765092c13acebbe7f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma double_bits_succ : forall a n, (2*a).[S n] = a.[n].",
            "VernacStartTheoremProof",
            "ec2c460ff9addd5ae638f8a1ec24143f659cf680"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- div2_bits.",
            "VernacExtend",
            "e0566b41458da3140c67a6ab6031f216580c4ec8"
        ],
        [
            "now rewrite mul_comm, div_mul by order'.",
            "VernacExtend",
            "82253c3d1f58297e3118507b3887ab2397e32263"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mul_pow2_bits_add : forall a n m, (a*2^n).[m+n] = a.[m].",
            "VernacStartTheoremProof",
            "7100884ab88f8e92d9c3cfb59726e3729f98b98f"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- div_pow2_bits.",
            "VernacExtend",
            "5797418b150fe8b09a6b9adb8a81f47f7ae59410"
        ],
        [
            "now rewrite div_mul by order_nz.",
            "VernacExtend",
            "69fefdde2a94717cedc7904d70000dd4101503cb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mul_pow2_bits_high : forall a n m, n<=m -> (a*2^n).[m] = a.[m-n].",
            "VernacStartTheoremProof",
            "37c63b33137b98b2b04874861697ce3f40712aed"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- (sub_add n m) at 1 by order'.",
            "VernacExtend",
            "8d74341ac67e8165b3969ba5f87ae1bf78789c99"
        ],
        [
            "now rewrite mul_pow2_bits_add.",
            "VernacExtend",
            "f4a926977ae49ed3214d04f21b3c021159138155"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mul_pow2_bits_low : forall a n m, m<n -> (a*2^n).[m] = false.",
            "VernacStartTheoremProof",
            "cb26404c527d6b92ad1c7e18c2dac4506fd90695"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply testbit_false.",
            "VernacExtend",
            "46322086a55a6cbf6c5733d1c563946fea5c71f3"
        ],
        [
            "rewrite <- (sub_add m n) by order'.",
            "VernacExtend",
            "055de046d285c01edfff26d8dd7820574bcb2e58"
        ],
        [
            "rewrite pow_add_r, mul_assoc.",
            "VernacExtend",
            "8de14d5d5e96539b7b7b8618c8bd19ef6755f242"
        ],
        [
            "rewrite div_mul by order_nz.",
            "VernacExtend",
            "97b8e6db22a768af5f26c1f0c994159efb51d0c8"
        ],
        [
            "rewrite <- (succ_pred (n-m)).",
            "VernacExtend",
            "68ab58315f869ac7cf8be573c3ff79d32bf5fddc"
        ],
        [
            "rewrite pow_succ_r.",
            "VernacExtend",
            "08027ee0819435d6bca65fc861fe07532a238a46"
        ],
        [
            "now rewrite (mul_comm 2), mul_assoc, mod_mul by order'.",
            "VernacExtend",
            "9150331976b9d39b26e8bdc39b84e4f0d467f733"
        ],
        [
            "apply lt_le_pred.",
            "VernacExtend",
            "7a7cbb29b375cf01d3cc6e4bf636c831d2440444"
        ],
        [
            "apply sub_gt in H.",
            "VernacExtend",
            "cb1206d0e4c665e2674ec75c5364b038681756c5"
        ],
        [
            "generalize (le_0_l (n-m)); order.",
            "VernacExtend",
            "75de6e5033c6589ee0ecc83cbcc1c1819bea6df8"
        ],
        [
            "now apply sub_gt.",
            "VernacExtend",
            "598362be01f260464172417566aa04fe25097c34"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mod_pow2_bits_high : forall a n m, n<=m -> (a mod 2^n).[m] = false.",
            "VernacStartTheoremProof",
            "b5a532b19c6dfacd0f1cc90ba924b734626d1172"
        ],
        [
            "intros a n m H.",
            "VernacExtend",
            "04efc8309184913d127bb88fa92a6c66a836a812"
        ],
        [
            "destruct (eq_0_gt_0_cases (a mod 2^n)) as [EQ|LT].",
            "VernacExtend",
            "2876f5be170c2caa19e44b29a40680c7f21e260b"
        ],
        [
            "now rewrite EQ, bits_0.",
            "VernacExtend",
            "db0972cfa1200d5910a533c1d5a7f1c3a8ce8dd3"
        ],
        [
            "apply bits_above_log2.",
            "VernacExtend",
            "b3d40490bc4ef94e0c0edff53a790ba9f7cc5187"
        ],
        [
            "apply lt_le_trans with n; trivial.",
            "VernacExtend",
            "69cc807c71eb03a6d48e4a984cd8ff6789914b26"
        ],
        [
            "apply log2_lt_pow2; trivial.",
            "VernacExtend",
            "4bad2dbe19b88dce11f2b9add565b1203d501175"
        ],
        [
            "apply mod_upper_bound; order_nz.",
            "VernacExtend",
            "f50323defb858f68e22d530849e3dc6d53cc7099"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mod_pow2_bits_low : forall a n m, m<n -> (a mod 2^n).[m] = a.[m].",
            "VernacStartTheoremProof",
            "c4440616bf9063b9f43b13f9d0256b3ce075d5d1"
        ],
        [
            "intros a n m H.",
            "VernacExtend",
            "04efc8309184913d127bb88fa92a6c66a836a812"
        ],
        [
            "rewrite testbit_eqb.",
            "VernacExtend",
            "f408bc64b383e7ba52ef826654afd36ba8decf7c"
        ],
        [
            "rewrite <- (mod_add _ (2^(P (n-m))*(a/2^n))) by order'.",
            "VernacExtend",
            "0660bc0f2012d63e42495409a34e5ea02df6d6b3"
        ],
        [
            "rewrite <- div_add by order_nz.",
            "VernacExtend",
            "9da16df12d168e43c867b203a059c0e4a6041458"
        ],
        [
            "rewrite (mul_comm _ 2), mul_assoc, <- pow_succ_r', succ_pred by now apply sub_gt.",
            "VernacExtend",
            "6323957d4c178c24da630cc9eb0f1a2c5e193870"
        ],
        [
            "rewrite mul_comm, mul_assoc, <- pow_add_r, (add_comm m), sub_add by order.",
            "VernacExtend",
            "0729d3d14852345995ef44ba32a66adc78ce4b18"
        ],
        [
            "rewrite add_comm, <- div_mod by order_nz.",
            "VernacExtend",
            "12bf97add93a5c34b0c98f21c2403c90c0d87f4e"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply testbit_eqb.",
            "VernacExtend",
            "33ad80c45f6c14011c477469338f618185c4e571"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition eqf (f g:t -> bool) := forall n:t, f n = g n.",
            "VernacDefinition",
            "ea976256f197d7562e75ee69f25cd1e1f831cb66"
        ],
        [
            "Instance eqf_equiv : Equivalence eqf.",
            "VernacInstance",
            "6f52f3837d287d39c6ec564568d11715c7d35b31"
        ],
        [
            "split; congruence.",
            "VernacExtend",
            "7f007b5ce3732856c1deed66b0edcc61cdb7f2d5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Local Infix \"===\" := eqf (at level 70, no associativity).",
            "VernacInfix",
            "2a8ed74691003cf2911f66565b324f3a76b01045"
        ],
        [
            "Instance testbit_eqf : Proper (eq==>eqf) testbit.",
            "VernacInstance",
            "0614453173d9ea34229c1384b05bf3f4bd54abd8"
        ],
        [
            "intros a a' Ha n.",
            "VernacExtend",
            "e5cc52071a5b19e7727bc8c2782d7fb20d3f568d"
        ],
        [
            "now rewrite Ha.",
            "VernacExtend",
            "844c588025713fc78566a85b16f10af11d701549"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj_0 : forall a, (forall n, a.[n] = false) -> a == 0.",
            "VernacStartTheoremProof",
            "54c533b16939a63da211b96d8c709e8413b2dd84"
        ],
        [
            "intros a H.",
            "VernacExtend",
            "05f717e61df7036f33bd440c2184c00a6aaab4f4"
        ],
        [
            "destruct (eq_decidable a 0) as [EQ|NEQ]; trivial.",
            "VernacExtend",
            "1514cd74f495a641a457f0e30d4efb6abcd5087a"
        ],
        [
            "apply bit_log2 in NEQ.",
            "VernacExtend",
            "c398e888fe0e52f0ad9856d620adf3ce88b2ec01"
        ],
        [
            "now rewrite H in NEQ.",
            "VernacExtend",
            "1492d2566f09f3a41e7efcc2974fce9304c425de"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj : forall a b, testbit a === testbit b -> a == b.",
            "VernacStartTheoremProof",
            "ac5ba62dbd4a1c4cacfb0a6401c312183ef96f4c"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "pattern a.",
            "VernacExtend",
            "c82a474d8915fb54b1373c57928ad08d4b4cd7dc"
        ],
        [
            "apply strong_right_induction with 0;[solve_proper|clear a|apply le_0_l].",
            "VernacExtend",
            "8e7877b45f0b4d66ea9dee2a05f9aae424c509c1"
        ],
        [
            "intros a _ IH b H.",
            "VernacExtend",
            "9a4060957e3895d4f0973c25a649b972da1d8fac"
        ],
        [
            "destruct (eq_0_gt_0_cases a) as [EQ|LT].",
            "VernacExtend",
            "5ab19455897914df4e1ea5be9912c7b5b152a2e7"
        ],
        [
            "rewrite EQ in H |- *.",
            "VernacExtend",
            "90649c800b4cc57878d8481f440b6f32c6cb99f9"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply bits_inj_0.",
            "VernacExtend",
            "698e9c30413ded30d29ae511a90beb364fc87166"
        ],
        [
            "intros n.",
            "VernacExtend",
            "9410cc86153539309ee696ae5785ea70534ece11"
        ],
        [
            "now rewrite <- H, bits_0.",
            "VernacExtend",
            "30bbfb454efc5dd73689ee90df67e176717bbb01"
        ],
        [
            "rewrite (div_mod a 2), (div_mod b 2) by order'.",
            "VernacExtend",
            "c18cf9a7177f951daf1d5d000145b602126fdb0f"
        ],
        [
            "f_equiv; [ | now rewrite <- 2 bit0_mod, H].",
            "VernacExtend",
            "56581e958ae5b79aa75cdbbd6723941cc6f392d0"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "apply IH; trivial using le_0_l.",
            "VernacExtend",
            "a78c26326f921e4be067fb89dc4627d8581a0431"
        ],
        [
            "apply div_lt; order'.",
            "VernacExtend",
            "8a1a8d6bfe64d280dac77737d6fe9d97320bc215"
        ],
        [
            "intro n.",
            "VernacExtend",
            "7b184e6f13215b0f6a04b4277e277a724a645d52"
        ],
        [
            "rewrite 2 div2_bits.",
            "VernacExtend",
            "c3f22b3ae28aa774644f86303a7cf72d80f0dca7"
        ],
        [
            "apply H.",
            "VernacExtend",
            "4b47b71ad0f800d57cbdc591d68949e07decb540"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj_iff : forall a b, testbit a === testbit b <-> a == b.",
            "VernacStartTheoremProof",
            "02f475e4c1912188fc09277428b713cde23d56d7"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply bits_inj.",
            "VernacExtend",
            "d48edb22b9cf42d30b071f3a58d80556f76d3bd7"
        ],
        [
            "intros EQ; now rewrite EQ.",
            "VernacExtend",
            "b879db170a2eb465044d210465210a040d5c06e5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Rewrite lxor_spec lor_spec land_spec ldiff_spec bits_0 : bitwise.",
            "VernacExtend",
            "23ad6d3e68034147cccfc95dead32161c8e6840c"
        ],
        [
            "Ltac bitwise := apply bits_inj; intros ?m; autorewrite with bitwise.",
            "VernacExtend",
            "122cf04cda6a826f63b36635d9823f4baf862a05"
        ],
        [
            "Lemma are_bits : forall (f:t->bool), Proper (eq==>Logic.eq) f -> ((exists n, f === testbit n) <-> (exists k, forall m, k<=m -> f m = false)).",
            "VernacStartTheoremProof",
            "390ca3dbcb2e4162cfa0bcd143b3a1c4f6df3b47"
        ],
        [
            "intros f Hf.",
            "VernacExtend",
            "c19df1812f5aac92c483b278685c4b2ecd58345f"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros (a,H).",
            "VernacExtend",
            "fda74e9a7d0bed64ac96b67ee15bda0be3e84d36"
        ],
        [
            "exists (S (log2 a)).",
            "VernacExtend",
            "07ac1b1168e90e788cc42770724fe6119b47115a"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "apply le_succ_l in Hm.",
            "VernacExtend",
            "f6731fa19e10084fe5d190c248f197d39a8d3d74"
        ],
        [
            "rewrite H, bits_above_log2; trivial using lt_succ_diag_r.",
            "VernacExtend",
            "8340a0a9fa52c403804809669740a6965bcaaace"
        ],
        [
            "intros (k,Hk).",
            "VernacExtend",
            "11aa19e0c0fd2113e30c87156f2515d513177b51"
        ],
        [
            "revert f Hf Hk.",
            "VernacExtend",
            "4f6c7653da9ff1b1faca5b4794adf4421a24b442"
        ],
        [
            "induct k.",
            "VernacExtend",
            "d96d29d2b69a750e17e0d2d389177a59fd92c72d"
        ],
        [
            "intros f Hf H0.",
            "VernacExtend",
            "2d48db250c44e316b0ee62afe5de9c5b24c91b9d"
        ],
        [
            "exists 0.",
            "VernacExtend",
            "b12b8acd7a1526ef0683513a127984e4864502d9"
        ],
        [
            "intros m.",
            "VernacExtend",
            "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
        ],
        [
            "rewrite bits_0, H0; trivial.",
            "VernacExtend",
            "d20e36c1955d215ca5c532a576486f0c23dc25c5"
        ],
        [
            "apply le_0_l.",
            "VernacExtend",
            "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
        ],
        [
            "intros k IH f Hf Hk.",
            "VernacExtend",
            "e034ae86ded9131bcb649a4e734d8d23bb39d95b"
        ],
        [
            "destruct (IH (fun m => f (S m))) as (n, Hn).",
            "VernacExtend",
            "2ba1aa9cd678a9e8db230fa4f36d7ae3424852af"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "apply Hk.",
            "VernacExtend",
            "f03ccac3a977e415801a182d83ad50611eb23292"
        ],
        [
            "now rewrite <- succ_le_mono.",
            "VernacExtend",
            "d58a04a6d5341f9c2745e891e22f449840ad5236"
        ],
        [
            "exists (f 0 + 2*n).",
            "VernacExtend",
            "501b07901d7ae7bf1f00d5d017eabe4a915cfee5"
        ],
        [
            "intros m.",
            "VernacExtend",
            "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
        ],
        [
            "destruct (zero_or_succ m) as [Hm|(m', Hm)]; rewrite Hm.",
            "VernacExtend",
            "a6deff119587679b888fce80635aea69a8efbe1d"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply add_b2n_double_bit0.",
            "VernacExtend",
            "00cb619d6fc0df7056bc81831f5db71dd5d7ace5"
        ],
        [
            "rewrite Hn, <- div2_bits.",
            "VernacExtend",
            "ae8ae0dc929036641de5a366eb4d6be7b4736a02"
        ],
        [
            "rewrite mul_comm, div_add, b2n_div2, add_0_l; trivial.",
            "VernacExtend",
            "dfc3932b0758859bba3f4433563954c7e5bc3980"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_spec' : forall a n m, (a >> n).[m] = a.[m+n].",
            "VernacStartTheoremProof",
            "0ed3623e1463fbbb445d9a5bfe4cb58e6f75684c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply shiftr_spec.",
            "VernacExtend",
            "0b5c7a9df09fb301f850e72d6688c6b715c774fa"
        ],
        [
            "apply le_0_l.",
            "VernacExtend",
            "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_spec_high' : forall a n m, n<=m -> (a << n).[m] = a.[m-n].",
            "VernacStartTheoremProof",
            "8fefd11e1296682fa0a71474e46c823ccc3972f7"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply shiftl_spec_high; trivial.",
            "VernacExtend",
            "702bdb8ade38f5125bf6a8d63d0dfbc604c0d650"
        ],
        [
            "apply le_0_l.",
            "VernacExtend",
            "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_div_pow2 : forall a n, a >> n == a / 2^n.",
            "VernacStartTheoremProof",
            "981d00cf355188a37d43e6d921d7412e55fd7a6c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "rewrite shiftr_spec'.",
            "VernacExtend",
            "782b4d8ceb0946b1611a5d774c63349a07fe996f"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_pow2_bits.",
            "VernacExtend",
            "6f3f39bf99fd1f904fb585b39d54561fb69863fc"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_mul_pow2 : forall a n, a << n == a * 2^n.",
            "VernacStartTheoremProof",
            "11b5391f7245c162846211a2e786da3b9e40adaa"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m) as [H|H].",
            "VernacExtend",
            "eadf3096e068752c340f0a2b7addf9d6a227ce7f"
        ],
        [
            "now rewrite shiftl_spec_high', mul_pow2_bits_high.",
            "VernacExtend",
            "5132a6290acaeca03a3932ece577c85cfde2e128"
        ],
        [
            "now rewrite shiftl_spec_low, mul_pow2_bits_low.",
            "VernacExtend",
            "0ac7c55795f35fb2b2c99d518b6a68c6959a45d8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_spec_alt : forall a n m, (a << n).[m+n] = a.[m].",
            "VernacStartTheoremProof",
            "2c6547348b8ecfa493d83848a360d8225611a19a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite shiftl_mul_pow2, mul_pow2_bits_add.",
            "VernacExtend",
            "6393a9a409ba4e70b9b3dc9e9c95104d970f5148"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance shiftr_wd : Proper (eq==>eq==>eq) shiftr.",
            "VernacInstance",
            "daed10c69d425b29ec4d5d5d2ccac42cbb3d92a0"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "now rewrite 2 shiftr_div_pow2, Ha, Hb.",
            "VernacExtend",
            "10bc7fa42f5d068fd0573068b439b1e5f6fa34d7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance shiftl_wd : Proper (eq==>eq==>eq) shiftl.",
            "VernacInstance",
            "666108550ed99b20d328976728470202c48ace2e"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "now rewrite 2 shiftl_mul_pow2, Ha, Hb.",
            "VernacExtend",
            "4a6a25edb245a76c4b08b63524365a750b4f7ec7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_shiftl : forall a n m, (a << n) << m == a << (n+m).",
            "VernacStartTheoremProof",
            "81ff894a961d151656dc92d7e9f1b284fb74de08"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite !shiftl_mul_pow2, pow_add_r, mul_assoc.",
            "VernacExtend",
            "151a9a8d95bea402fa45deedc2a85fb7f6dca446"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_shiftr : forall a n m, (a >> n) >> m == a >> (n+m).",
            "VernacStartTheoremProof",
            "e1527120abf5fd3006bbc9dea836dc9815abc7c9"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite !shiftr_div_pow2, pow_add_r, div_div by order_nz.",
            "VernacExtend",
            "a80b1c0fd93ae16d2147974eb40e2376f7d9b706"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_shiftl_l : forall a n m, m<=n -> (a << n) >> m == a << (n-m).",
            "VernacStartTheoremProof",
            "65a528f914f3cda8f5b768aca6d981e1bc19c839"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite shiftr_div_pow2, !shiftl_mul_pow2.",
            "VernacExtend",
            "ebb8a888784c79f7685df4d4eb23dbc5c0818a2a"
        ],
        [
            "rewrite <- (sub_add m n) at 1 by trivial.",
            "VernacExtend",
            "5454a5724b2ab1ab43520d5145f6dbc5350fb26e"
        ],
        [
            "now rewrite pow_add_r, mul_assoc, div_mul by order_nz.",
            "VernacExtend",
            "2aa886a4737f0b69bb436309656a00479067e9ad"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_shiftl_r : forall a n m, n<=m -> (a << n) >> m == a >> (m-n).",
            "VernacStartTheoremProof",
            "8028740385704b418198363bbf79f1cb04b5da48"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite !shiftr_div_pow2, shiftl_mul_pow2.",
            "VernacExtend",
            "22e02e4be65d21c34814f9bd36e52761fe142903"
        ],
        [
            "rewrite <- (sub_add n m) at 1 by trivial.",
            "VernacExtend",
            "a4b238422576a8dac81e814ca54f7252234ce2ad"
        ],
        [
            "rewrite pow_add_r, (mul_comm (2^(m-n))).",
            "VernacExtend",
            "bdabb57eb1a25945dd0de4aa4f521bfbb2691029"
        ],
        [
            "now rewrite <- div_div, div_mul by order_nz.",
            "VernacExtend",
            "54df82e6b21c5d18851aa9f055a26a73d54f18a8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_1_l : forall n, 1 << n == 2^n.",
            "VernacStartTheoremProof",
            "cbd8516c2a5be924dd29498cfff060373a6ecc9f"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite shiftl_mul_pow2, mul_1_l.",
            "VernacExtend",
            "7969b66feb91ee24a708d76599ee5e4e94e7d322"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_0_r : forall a, a << 0 == a.",
            "VernacStartTheoremProof",
            "f55d3a166eddc58e4c2f07a9d5f1de9cece36f4e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite shiftl_mul_pow2.",
            "VernacExtend",
            "d77d04d6e8768dc48a1bd063c99628f2a7a2d792"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_0_r : forall a, a >> 0 == a.",
            "VernacStartTheoremProof",
            "3328e53cc3594613a56b53f5b4cd3fc1c8b95b9c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite shiftr_div_pow2.",
            "VernacExtend",
            "45426fcf1a2252a21f1f31b856c3508854c83fea"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_0_l : forall n, 0 << n == 0.",
            "VernacStartTheoremProof",
            "68c7c876b1cb8f8ac6fc5ded79aea4d154b8d6cd"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite shiftl_mul_pow2.",
            "VernacExtend",
            "d77d04d6e8768dc48a1bd063c99628f2a7a2d792"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_0_l : forall n, 0 >> n == 0.",
            "VernacStartTheoremProof",
            "a23b1d11781b13d9d2c0930f208e6dcc8cd51949"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite shiftr_div_pow2.",
            "VernacExtend",
            "45426fcf1a2252a21f1f31b856c3508854c83fea"
        ],
        [
            "nzsimpl; order_nz.",
            "VernacExtend",
            "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_eq_0_iff : forall a n, a << n == 0 <-> a == 0.",
            "VernacStartTheoremProof",
            "9b1b44fbd31eb84ed0239f19dcf89ef5d1e78b59"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "rewrite shiftl_mul_pow2.",
            "VernacExtend",
            "d77d04d6e8768dc48a1bd063c99628f2a7a2d792"
        ],
        [
            "rewrite eq_mul_0.",
            "VernacExtend",
            "e8caa24749df2429a6c6aef6b90ff64ee85d6723"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros [H | H]; trivial.",
            "VernacExtend",
            "1e293793adf40f68513705352cbcab8ac09b7348"
        ],
        [
            "contradict H; order_nz.",
            "VernacExtend",
            "7daf0ce36607ad0a6a83e58af7f96497eadc5189"
        ],
        [
            "intros H.",
            "VernacExtend",
            "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_eq_0_iff : forall a n, a >> n == 0 <-> a==0 \\/ (0<a /\\ log2 a < n).",
            "VernacStartTheoremProof",
            "a8ea1fbf9b761eb78fab45ebc2c7996116e7e8cf"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "rewrite shiftr_div_pow2, div_small_iff by order_nz.",
            "VernacExtend",
            "ae339ab5db7b68b75da1067f03f6888cb4df9dda"
        ],
        [
            "destruct (eq_0_gt_0_cases a) as [EQ|LT].",
            "VernacExtend",
            "5ab19455897914df4e1ea5be9912c7b5b152a2e7"
        ],
        [
            "rewrite EQ.",
            "VernacExtend",
            "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "intros _.",
            "VernacExtend",
            "eb0e518a4896777a9a76b3ab973eaf7b4f1b52db"
        ],
        [
            "assert (H : 2~=0) by order'.",
            "VernacExtend",
            "60c0128f64ccebf9a5e77ff4affadf117d637dee"
        ],
        [
            "generalize (pow_nonzero 2 n H) (le_0_l (2^n)); order.",
            "VernacExtend",
            "d68cf36dbe18d18319caae69368eb77ae099c638"
        ],
        [
            "rewrite log2_lt_pow2; trivial.",
            "VernacExtend",
            "0de7ecb15fb3727aee83742aa221f0593085424c"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "right; split; trivial.",
            "VernacExtend",
            "81fd91d2a0fb2342f8b179c994bf8e8d4e32e358"
        ],
        [
            "intros [H|[_ H]]; now order.",
            "VernacExtend",
            "bf653ec9d401f82e8b04e7ca48de04b1946fb8d3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_eq_0 : forall a n, log2 a < n -> a >> n == 0.",
            "VernacStartTheoremProof",
            "4b3321fd8d87ae34e57ad2ff555eaa029a4ad57a"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "rewrite shiftr_eq_0_iff.",
            "VernacExtend",
            "3754218fb053cd53dcd9ae5b7c5e2f143573a741"
        ],
        [
            "destruct (eq_0_gt_0_cases a) as [EQ|LT].",
            "VernacExtend",
            "5ab19455897914df4e1ea5be9912c7b5b152a2e7"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "right; now split.",
            "VernacExtend",
            "6e435421903079dea4db6d18e2b2e37bc6eea483"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_div : forall a, div2 a == a/2.",
            "VernacStartTheoremProof",
            "a60f794416002ebb81b64345d464347b83e3889e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite div2_spec, shiftr_div_pow2.",
            "VernacExtend",
            "15ab3e22246eaf4ab56d568cf6dbe06217507ba1"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance div2_wd : Proper (eq==>eq) div2.",
            "VernacInstance",
            "daa964b65aa2b1162d257083da1efec29cec9dea"
        ],
        [
            "intros a a' Ha.",
            "VernacExtend",
            "0073d69269c2c72c3be40ae73fc28ccc34485a9e"
        ],
        [
            "now rewrite 2 div2_div, Ha.",
            "VernacExtend",
            "56a5c467fc63c03105db1c10d95bb2c885118068"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_odd : forall a, a == 2*(div2 a) + odd a.",
            "VernacStartTheoremProof",
            "f4c6466b717d24f88b9297e90790c62f0df25033"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "rewrite div2_div, <- bit0_odd, bit0_mod.",
            "VernacExtend",
            "507ab6634e2371514aaa8628c0995fd328eced22"
        ],
        [
            "apply div_mod.",
            "VernacExtend",
            "0e64ddcdd2364393478c919c145dccf26471ce87"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance lxor_wd : Proper (eq ==> eq ==> eq) lxor.",
            "VernacInstance",
            "6ec34aa1080f90738db86c02d0149332a0f76ba2"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance land_wd : Proper (eq ==> eq ==> eq) land.",
            "VernacInstance",
            "2fb61d7ece51024322a07cd86497004190c0e675"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance lor_wd : Proper (eq ==> eq ==> eq) lor.",
            "VernacInstance",
            "a5f54e71e3e415e09ed2486b39d31d195cb11f84"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance ldiff_wd : Proper (eq ==> eq ==> eq) ldiff.",
            "VernacInstance",
            "628581f24ccb4442ad139986ce605f52dffaf723"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_eq : forall a a', lxor a a' == 0 -> a == a'.",
            "VernacStartTheoremProof",
            "ec289fcf07846b88023a222d959036784be5926b"
        ],
        [
            "intros a a' H.",
            "VernacExtend",
            "d27c36a493459a47fa3b5d3f92b7fcb844662b63"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_eq.",
            "VernacExtend",
            "f8a5e0c6594cd59051d835353117a9127f9086b6"
        ],
        [
            "now rewrite <- lxor_spec, H, bits_0.",
            "VernacExtend",
            "c5a99c8b28b89a5ad08d035fc5e47c9682fc1776"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_nilpotent : forall a, lxor a a == 0.",
            "VernacStartTheoremProof",
            "634ba614f4f07cc66be87617a97039c6619c9d8a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_nilpotent.",
            "VernacExtend",
            "afcbb842254c1e94f74a0666f72095145ab8d689"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_eq_0_iff : forall a a', lxor a a' == 0 <-> a == a'.",
            "VernacStartTheoremProof",
            "646d544b08baef7e4c5b5ac6ba3a29d96a4c4b5d"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply lxor_eq.",
            "VernacExtend",
            "5f199965f78d158d11f5d44905efda6b28da84b7"
        ],
        [
            "intros EQ; rewrite EQ; apply lxor_nilpotent.",
            "VernacExtend",
            "90e7e7a2bde7819f34a5c880b98ef1a68a9b0a3c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_0_l : forall a, lxor 0 a == a.",
            "VernacStartTheoremProof",
            "308b5871b8c86d09069041a82af04b6d4be354b9"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_false_l.",
            "VernacExtend",
            "db3d760526a6679020ab879e6f8755f39b05e7c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_0_r : forall a, lxor a 0 == a.",
            "VernacStartTheoremProof",
            "8d087ab7ab1297e652f81ca8bba76ab5bf004f0b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_false_r.",
            "VernacExtend",
            "e0026587e6aeb55e18e0705b1438cd6ea17a015d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_comm : forall a b, lxor a b == lxor b a.",
            "VernacStartTheoremProof",
            "1eaecfb9560d825ad5fbe309eb9e0756fdb2e1d7"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_comm.",
            "VernacExtend",
            "95a70ded1b93af11da2e8cf472e0b53a66157824"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_assoc : forall a b c, lxor (lxor a b) c == lxor a (lxor b c).",
            "VernacStartTheoremProof",
            "17e5e1c6926136df4477eff4d904da07910d19f5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_assoc.",
            "VernacExtend",
            "396f293dffb44558a83e77d5d63dca4c07382ed4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_0_l : forall a, lor 0 a == a.",
            "VernacStartTheoremProof",
            "c7c251233d821d5c0fdaae615488c47fbdf7b6c7"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_0_r : forall a, lor a 0 == a.",
            "VernacStartTheoremProof",
            "433a4de2e09b829259c247d97dd49cee806e44d1"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_false_r.",
            "VernacExtend",
            "c0fa87fb1baa1cbcd361805f26554fb59f562524"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_comm : forall a b, lor a b == lor b a.",
            "VernacStartTheoremProof",
            "c37443727212518a7923b09e8c3cd2037dcb36de"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_comm.",
            "VernacExtend",
            "5deb2435431e6d443787ae8d12f6c568a131f33f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_assoc : forall a b c, lor a (lor b c) == lor (lor a b) c.",
            "VernacStartTheoremProof",
            "dd3ea5213242ff33d79af46282c2a5e975f5b17b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_assoc.",
            "VernacExtend",
            "a463d957e0e02b3c87fb284bae02f84755a9e78d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_diag : forall a, lor a a == a.",
            "VernacStartTheoremProof",
            "a0effb22fd5ac51b8ef9799e1751c0f0101a6706"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_diag.",
            "VernacExtend",
            "f2a5ffd38fc3508bad37e719a59b08df54e24a40"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_eq_0_l : forall a b, lor a b == 0 -> a == 0.",
            "VernacStartTheoremProof",
            "b44b6ab163e75382d5df8f3dad2b7349213a2dcc"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply (orb_false_iff a.[m] b.[m]).",
            "VernacExtend",
            "cf1f2d5653fe22b418d4110bd290eb30aa26f557"
        ],
        [
            "now rewrite <- lor_spec, H, bits_0.",
            "VernacExtend",
            "34c1fe87fbb3adf6da8eada258e728551f0f5828"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_eq_0_iff : forall a b, lor a b == 0 <-> a == 0 /\\ b == 0.",
            "VernacStartTheoremProof",
            "22bed34edf2bad79fd53e8c55ae1ddd3c1d7b5ec"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "now apply lor_eq_0_l in H.",
            "VernacExtend",
            "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
        ],
        [
            "rewrite lor_comm in H.",
            "VernacExtend",
            "63efb624bba8475cbe5b495dd2846f790dbf1ee6"
        ],
        [
            "now apply lor_eq_0_l in H.",
            "VernacExtend",
            "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
        ],
        [
            "intros (EQ,EQ').",
            "VernacExtend",
            "c46a382741eee30495628e55ebf4235eed7b45fa"
        ],
        [
            "now rewrite EQ, lor_0_l.",
            "VernacExtend",
            "6ab8dcf2e503375e4c92f76e09ac7ba88d0250a4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_0_l : forall a, land 0 a == 0.",
            "VernacStartTheoremProof",
            "2ed32aa8a0ed7207b3d7a04845e15ec1deefdb05"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_0_r : forall a, land a 0 == 0.",
            "VernacStartTheoremProof",
            "757879b7e39b3db582fb98e0fc6deeeef403c3b1"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_false_r.",
            "VernacExtend",
            "96acabd8a60f7c2e82c0ec27c34e893436485a16"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_comm : forall a b, land a b == land b a.",
            "VernacStartTheoremProof",
            "86753cb6f07c75a2a9b6907739fe6dae65d743e0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_comm.",
            "VernacExtend",
            "88ace9c7c8ff2cac88d17d49e16803c27a0dd4cb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_assoc : forall a b c, land a (land b c) == land (land a b) c.",
            "VernacStartTheoremProof",
            "f40b7492c0b7d4c1a52046f69b47cdc074d903aa"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_assoc.",
            "VernacExtend",
            "09f63485e93daad4bdfe99b8f33da0af34797189"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_diag : forall a, land a a == a.",
            "VernacStartTheoremProof",
            "75721856ee64db7e881cdf02b94b7896a6d4c552"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_diag.",
            "VernacExtend",
            "6c430ffc29f744bfc767d2fbba2bc3d8ef6e9d24"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_0_l : forall a, ldiff 0 a == 0.",
            "VernacStartTheoremProof",
            "233c98a914155f9a3e17763d044bb04a6faf0e07"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_0_r : forall a, ldiff a 0 == a.",
            "VernacStartTheoremProof",
            "c4af93494f93aea43e3097d4fc0cff472691c449"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite andb_true_r.",
            "VernacExtend",
            "1df3206b09308226b9d7da0f5447fdf0c047edc8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_diag : forall a, ldiff a a == 0.",
            "VernacStartTheoremProof",
            "962414bbf8ab2e203af91f72b71337497c15ab3d"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_negb_r.",
            "VernacExtend",
            "e7932e8c665f0635946d0ad9e61d348bbfeafa6c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_land_distr_l : forall a b c, lor (land a b) c == land (lor a c) (lor b c).",
            "VernacStartTheoremProof",
            "3a60c0b14dc181d39f49c86d49008d88ee870ac5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_andb_distrib_l.",
            "VernacExtend",
            "cf49ff6d914ae9a40f1649addd7a6da258ef8ac9"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_land_distr_r : forall a b c, lor a (land b c) == land (lor a b) (lor a c).",
            "VernacStartTheoremProof",
            "e575154c545bb88ef38f6852b7b90656a91d7964"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_andb_distrib_r.",
            "VernacExtend",
            "554626220a4054fe0ba3760e07a4b08c81e52e90"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_lor_distr_l : forall a b c, land (lor a b) c == lor (land a c) (land b c).",
            "VernacStartTheoremProof",
            "083ef0be0a4106f992e385e2b1a20878e6d9698a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_orb_distrib_l.",
            "VernacExtend",
            "984135ecf5d288f1f7b160a7ae45f7b1474de88d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_lor_distr_r : forall a b c, land a (lor b c) == lor (land a b) (land a c).",
            "VernacStartTheoremProof",
            "9974118d006052975d41f5aaa14f079136ac00c9"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_orb_distrib_r.",
            "VernacExtend",
            "151901f932b36c65be600b9c3e3abc51a23b15ba"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ldiff_l : forall a b c, ldiff (ldiff a b) c == ldiff a (lor b c).",
            "VernacStartTheoremProof",
            "1892d45c4e573ea64b9963c2618cbd045f165a2f"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite negb_orb, andb_assoc.",
            "VernacExtend",
            "4991eed7649475ff094db3d6ce7ed48148ca6a9e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_ldiff_and : forall a b, lor (ldiff a b) (land a b) == a.",
            "VernacStartTheoremProof",
            "9ea4ab44eab3ab81f302eba76faa795788c636e6"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite <- andb_orb_distrib_r, orb_comm, orb_negb_r, andb_true_r.",
            "VernacExtend",
            "e25085519bacffb0ab4a07464265f8de842cee84"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_ldiff : forall a b, land (ldiff a b) b == 0.",
            "VernacStartTheoremProof",
            "a8ec6259f5710192983d875b35ff89cd9b3a6444"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite <-andb_assoc, (andb_comm (negb _)), andb_negb_r, andb_false_r.",
            "VernacExtend",
            "df41de5dbecfb287d71ebc624ee3c5757f2353de"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition setbit a n := lor a (1<<n).",
            "VernacDefinition",
            "a67f3e8ce1cd9ce92f0bde2c4e112e52f620ce82"
        ],
        [
            "Definition clearbit a n := ldiff a (1<<n).",
            "VernacDefinition",
            "19f2fb2828a6b11dc485492eb90dab2125d6ec2d"
        ],
        [
            "Lemma setbit_spec' : forall a n, setbit a n == lor a (2^n).",
            "VernacStartTheoremProof",
            "242d0932bd6dc7b7bba489ebef10d29e5e18dc5a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold setbit.",
            "VernacExtend",
            "8afb513e6c333a7cb984cba25a29568dad30e2a4"
        ],
        [
            "now rewrite shiftl_1_l.",
            "VernacExtend",
            "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_spec' : forall a n, clearbit a n == ldiff a (2^n).",
            "VernacStartTheoremProof",
            "23de707c37b55eab89f5caa50d2d4187051eaf8e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold clearbit.",
            "VernacExtend",
            "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
        ],
        [
            "now rewrite shiftl_1_l.",
            "VernacExtend",
            "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance setbit_wd : Proper (eq==>eq==>eq) setbit.",
            "VernacInstance",
            "070e006fdc3f7fbd6eebedf43cef26a7ed806abf"
        ],
        [
            "unfold setbit.",
            "VernacExtend",
            "8afb513e6c333a7cb984cba25a29568dad30e2a4"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance clearbit_wd : Proper (eq==>eq==>eq) clearbit.",
            "VernacInstance",
            "9710d47676aa424543c99122b48df56f43535376"
        ],
        [
            "unfold clearbit.",
            "VernacExtend",
            "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow2_bits_true : forall n, (2^n).[n] = true.",
            "VernacStartTheoremProof",
            "b3bc21ec9ebdb1de995e28db44362ca803e94d15"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- (mul_1_l (2^n)).",
            "VernacExtend",
            "ce0f0e3269fd8657f11779882aca2cf4bd93304a"
        ],
        [
            "rewrite <- (add_0_l n) at 2.",
            "VernacExtend",
            "025554f172eeed70ef2ad97fe35a1a8fb91998ad"
        ],
        [
            "now rewrite mul_pow2_bits_add, bit0_odd, odd_1.",
            "VernacExtend",
            "b49e1133b78ebf7782f6f2a98b90d1eee92988b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow2_bits_false : forall n m, n~=m -> (2^n).[m] = false.",
            "VernacStartTheoremProof",
            "8e7d518a12a7ad5caafbb70b5f0086f22a65a0b0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- (mul_1_l (2^n)).",
            "VernacExtend",
            "ce0f0e3269fd8657f11779882aca2cf4bd93304a"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite mul_pow2_bits_high; trivial.",
            "VernacExtend",
            "1dced6d5bd12c3da5314b3b2fd6b938ece530e32"
        ],
        [
            "rewrite <- (succ_pred (m-n)) by (apply sub_gt; order).",
            "VernacExtend",
            "f449b0bd325000766aa5a0ed30e4561bc1d8d17e"
        ],
        [
            "now rewrite <- div2_bits, div_small, bits_0 by order'.",
            "VernacExtend",
            "bdd32278443854d9ad882131bd182b6b2c30e714"
        ],
        [
            "rewrite mul_pow2_bits_low; trivial.",
            "VernacExtend",
            "bfea569d48feb3082cd639b73725e38c53910209"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow2_bits_eqb : forall n m, (2^n).[m] = eqb n m.",
            "VernacStartTheoremProof",
            "ae1ad8edde0db180391b1b336ae586c7d83507ca"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply eq_true_iff_eq.",
            "VernacExtend",
            "07a4346802ec5a58927985ce984a62185d994d5f"
        ],
        [
            "rewrite eqb_eq.",
            "VernacExtend",
            "0299264fbd79829700b33816d764c8f3ad6c6ad9"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "destruct (eq_decidable n m) as [H|H].",
            "VernacExtend",
            "eba581927363a73c18274c425f85f46a4fc7b2b6"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "now rewrite (pow2_bits_false _ _ H).",
            "VernacExtend",
            "14fdef97410a0e01ec2a01846e96105d04627016"
        ],
        [
            "intros EQ.",
            "VernacExtend",
            "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
        ],
        [
            "rewrite EQ.",
            "VernacExtend",
            "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
        ],
        [
            "apply pow2_bits_true.",
            "VernacExtend",
            "91cd470f0a7dfb395b142c529040ae0248a3dd99"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_eqb : forall a n m, (setbit a n).[m] = eqb n m || a.[m].",
            "VernacStartTheoremProof",
            "f2905375eedbac436b809bc19d4a214d5817f94a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite setbit_spec', lor_spec, pow2_bits_eqb, orb_comm.",
            "VernacExtend",
            "dbae6be051533a9ac300488ff26a132c186f54b9"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_iff : forall a n m, (setbit a n).[m] = true <-> n==m \\/ a.[m] = true.",
            "VernacStartTheoremProof",
            "f42eced47029b7c584eac4632d42b5e897cadd6c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite setbit_eqb, orb_true_iff, eqb_eq.",
            "VernacExtend",
            "5189e4cb5132d2a102989f89b1c4c54e2c36d521"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_eq : forall a n, (setbit a n).[n] = true.",
            "VernacStartTheoremProof",
            "3798c02a9d5a2ac5eafa336595949a12cd1eebae"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply setbit_iff.",
            "VernacExtend",
            "98080dc83293b0b34d95c7df3939ba6c51e3e367"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_neq : forall a n m, n~=m -> (setbit a n).[m] = a.[m].",
            "VernacStartTheoremProof",
            "c42b38854e8fe98b678d21b2f7c5673f691f5630"
        ],
        [
            "intros a n m H.",
            "VernacExtend",
            "04efc8309184913d127bb88fa92a6c66a836a812"
        ],
        [
            "rewrite setbit_eqb.",
            "VernacExtend",
            "0973f3a7a03ebe5add8f53a17e07287782f6fbd0"
        ],
        [
            "rewrite <- eqb_eq in H.",
            "VernacExtend",
            "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
        ],
        [
            "apply not_true_is_false in H.",
            "VernacExtend",
            "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
        ],
        [
            "now rewrite H.",
            "VernacExtend",
            "4b48f672d72bdaa3470accf224603b6461e14cf4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_eqb : forall a n m, (clearbit a n).[m] = a.[m] && negb (eqb n m).",
            "VernacStartTheoremProof",
            "d00151a84eb52a03a198e7956329b4552f8ffd3b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite clearbit_spec', ldiff_spec, pow2_bits_eqb.",
            "VernacExtend",
            "706f4678b0fb4885a5a8fd3096b7a2481c34613f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_iff : forall a n m, (clearbit a n).[m] = true <-> a.[m] = true /\\ n~=m.",
            "VernacStartTheoremProof",
            "05f534c64dc884eb20f59d084b54fc2e8cd456df"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite clearbit_eqb, andb_true_iff, <- eqb_eq.",
            "VernacExtend",
            "2fcb4b14d0278b0066d97a6cd3ee82a10235e5fe"
        ],
        [
            "now rewrite negb_true_iff, not_true_iff_false.",
            "VernacExtend",
            "dc0a4030651579f730887598af4d1a827cee0aa7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_eq : forall a n, (clearbit a n).[n] = false.",
            "VernacStartTheoremProof",
            "6aad93e8f40b385f3106d180b5d1e3b34c6cd766"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite clearbit_eqb, (proj2 (eqb_eq _ _) (eq_refl n)).",
            "VernacExtend",
            "6f3e4bde397986a4b67b0ce4ae6e7ecac2f54967"
        ],
        [
            "apply andb_false_r.",
            "VernacExtend",
            "96acabd8a60f7c2e82c0ec27c34e893436485a16"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_neq : forall a n m, n~=m -> (clearbit a n).[m] = a.[m].",
            "VernacStartTheoremProof",
            "ee53fcf6f977ae2ee7f5bea1d30a979042448ff2"
        ],
        [
            "intros a n m H.",
            "VernacExtend",
            "04efc8309184913d127bb88fa92a6c66a836a812"
        ],
        [
            "rewrite clearbit_eqb.",
            "VernacExtend",
            "28bc05335f6f2e3ceced99968d5eea1d09be517c"
        ],
        [
            "rewrite <- eqb_eq in H.",
            "VernacExtend",
            "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
        ],
        [
            "apply not_true_is_false in H.",
            "VernacExtend",
            "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
        ],
        [
            "rewrite H.",
            "VernacExtend",
            "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
        ],
        [
            "apply andb_true_r.",
            "VernacExtend",
            "4a85912afed262a7bde708d33768e2926365f6d5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_lxor : forall a b n, (lxor a b) << n == lxor (a << n) (b << n).",
            "VernacStartTheoremProof",
            "9e52178d3e0d1f7c3b21bf10f500b6bc6a368809"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now rewrite !shiftl_spec_high', lxor_spec.",
            "VernacExtend",
            "7dcf64bd1ee7f1b6635b6cd6cc5099d116088933"
        ],
        [
            "now rewrite !shiftl_spec_low.",
            "VernacExtend",
            "e8c3f379e0a9729040b717684659621bd5902ac4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_lxor : forall a b n, (lxor a b) >> n == lxor (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "ca4bbfc3a8502dfc90e4a911d48feb4984e99518"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec', lxor_spec.",
            "VernacExtend",
            "53f334f37c516b475038e4ac3c3e322dd4eb2cec"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_land : forall a b n, (land a b) << n == land (a << n) (b << n).",
            "VernacStartTheoremProof",
            "6e36d6e3811cf972a87644981f1049d2fafc51f5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now rewrite !shiftl_spec_high', land_spec.",
            "VernacExtend",
            "8e7d5d73ede762ebd1f072e1fe500a071b44ad7d"
        ],
        [
            "now rewrite !shiftl_spec_low.",
            "VernacExtend",
            "e8c3f379e0a9729040b717684659621bd5902ac4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_land : forall a b n, (land a b) >> n == land (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "7e6c154327e444819ace110f7d2d0afc58916993"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec', land_spec.",
            "VernacExtend",
            "336fe130b2f5720ad46fd28d1a7f5621ba5789dd"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_lor : forall a b n, (lor a b) << n == lor (a << n) (b << n).",
            "VernacStartTheoremProof",
            "9ed62b695b84cda0599bdb37af7357a3faaf44af"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now rewrite !shiftl_spec_high', lor_spec.",
            "VernacExtend",
            "0b5d83100decadec5f180ac2040b1c51c3260516"
        ],
        [
            "now rewrite !shiftl_spec_low.",
            "VernacExtend",
            "e8c3f379e0a9729040b717684659621bd5902ac4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_lor : forall a b n, (lor a b) >> n == lor (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "3f8707b21878b64791a851e0b836c2291d171260"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec', lor_spec.",
            "VernacExtend",
            "ce09a09948e5dfe910a24351b2e609bfd35abaa6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_ldiff : forall a b n, (ldiff a b) << n == ldiff (a << n) (b << n).",
            "VernacStartTheoremProof",
            "0fea390bf5584e59b8ef921987721d0191cd7c06"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now rewrite !shiftl_spec_high', ldiff_spec.",
            "VernacExtend",
            "23710e16ad0c0dedc203e7c4287ca0b641d28936"
        ],
        [
            "now rewrite !shiftl_spec_low.",
            "VernacExtend",
            "e8c3f379e0a9729040b717684659621bd5902ac4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_ldiff : forall a b n, (ldiff a b) >> n == ldiff (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "5665ce049d5b74f3919db45112a2c8e3f3b6df91"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec', ldiff_spec.",
            "VernacExtend",
            "af1caece3725ce715052811cae9c727ae906a47f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition ones n := P (1 << n).",
            "VernacDefinition",
            "563199686475a6c9a07a11fccc5dcb1be3b9f8cd"
        ],
        [
            "Definition lnot a n := lxor a (ones n).",
            "VernacDefinition",
            "82cea1acad333575ee4eb18ad42de96fad5cbba5"
        ],
        [
            "Instance ones_wd : Proper (eq==>eq) ones.",
            "VernacInstance",
            "8d52b9be3bec1cde7017d1866d0e6ac9b7e04287"
        ],
        [
            "unfold ones.",
            "VernacExtend",
            "9d4e4a10751eb4f782be83401aaa332fad2a6ccd"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance lnot_wd : Proper (eq==>eq==>eq) lnot.",
            "VernacInstance",
            "854e0f09153bd18a18066f0efdcb3932a1979fa0"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_equiv : forall n, ones n == P (2^n).",
            "VernacStartTheoremProof",
            "ff9c4d897ee1e85172bbc74b2460bbe4c2642d64"
        ],
        [
            "intros; unfold ones; now rewrite shiftl_1_l.",
            "VernacExtend",
            "0422a806e1aaaddad3ec530f1a05a42f95ae9a09"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_add : forall n m, ones (m+n) == 2^m * ones n + ones m.",
            "VernacStartTheoremProof",
            "62596217528042ee3f7f7a83ce1a85de36ca3e6c"
        ],
        [
            "intros n m.",
            "VernacExtend",
            "b32939a1d90184ef888d5e875ed5067404699c61"
        ],
        [
            "rewrite !ones_equiv.",
            "VernacExtend",
            "20e98b23ddc82f55fd2bb71e1b6f3abd477cb542"
        ],
        [
            "rewrite <- !sub_1_r, mul_sub_distr_l, mul_1_r, <- pow_add_r.",
            "VernacExtend",
            "a8ee3e4a22cd1144f68e65092a52ba75ca1b9e62"
        ],
        [
            "rewrite add_sub_assoc, sub_add.",
            "VernacExtend",
            "d8e0d306cd7c6b3d96eed60acb18ee40fe6fbe71"
        ],
        [
            "reflexivity.",
            "VernacExtend",
            "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
        ],
        [
            "apply pow_le_mono_r.",
            "VernacExtend",
            "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "rewrite <- (add_0_r m) at 1.",
            "VernacExtend",
            "8627f908881fb389d730c0bce25e8f74948b5e8b"
        ],
        [
            "apply add_le_mono_l, le_0_l.",
            "VernacExtend",
            "ce471892e7b2f811ec7d67679207228847c5721c"
        ],
        [
            "rewrite <- (pow_0_r 2).",
            "VernacExtend",
            "09158ff9cda43079fcf4a1115ecc90425e67482a"
        ],
        [
            "apply pow_le_mono_r.",
            "VernacExtend",
            "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "apply le_0_l.",
            "VernacExtend",
            "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_div_pow2 : forall n m, m<=n -> ones n / 2^m == ones (n-m).",
            "VernacStartTheoremProof",
            "1d7b5ec6a247e7196aaf156c5632525c8c7c103b"
        ],
        [
            "intros n m H.",
            "VernacExtend",
            "8f706f0ba9eb308f7dcaa2ee371cdcedf959ded8"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with (ones m).",
            "VernacExtend",
            "ac988564d6cddc448fe780052c4598b07c16a7e2"
        ],
        [
            "rewrite ones_equiv.",
            "VernacExtend",
            "904b646718f9d2a758f8163f63d03ff9b2af6764"
        ],
        [
            "apply le_succ_l.",
            "VernacExtend",
            "0d9da945bcbd6148598e6f4ad7dd587a3c1cf95d"
        ],
        [
            "rewrite succ_pred; order_nz.",
            "VernacExtend",
            "b7cc29c85cc9b92c32336e4b6de36e385b4428c1"
        ],
        [
            "rewrite <- (sub_add m n H) at 1.",
            "VernacExtend",
            "032259d29550f675afe0ecf8ed3cf2c2cc5ba97d"
        ],
        [
            "rewrite (add_comm _ m).",
            "VernacExtend",
            "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
        ],
        [
            "apply ones_add.",
            "VernacExtend",
            "45e0c5ed7a9e1a7cd1136c25849148b008ac992f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_mod_pow2 : forall n m, m<=n -> (ones n) mod (2^m) == ones m.",
            "VernacStartTheoremProof",
            "c8f4e3867bf6dcfa67e3de6acaec65bfef3f97e6"
        ],
        [
            "intros n m H.",
            "VernacExtend",
            "8f706f0ba9eb308f7dcaa2ee371cdcedf959ded8"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply mod_unique with (ones (n-m)).",
            "VernacExtend",
            "486d5beb46da5ea6cabc7f4b820e4e8533c56567"
        ],
        [
            "rewrite ones_equiv.",
            "VernacExtend",
            "904b646718f9d2a758f8163f63d03ff9b2af6764"
        ],
        [
            "apply le_succ_l.",
            "VernacExtend",
            "0d9da945bcbd6148598e6f4ad7dd587a3c1cf95d"
        ],
        [
            "rewrite succ_pred; order_nz.",
            "VernacExtend",
            "b7cc29c85cc9b92c32336e4b6de36e385b4428c1"
        ],
        [
            "rewrite <- (sub_add m n H) at 1.",
            "VernacExtend",
            "032259d29550f675afe0ecf8ed3cf2c2cc5ba97d"
        ],
        [
            "rewrite (add_comm _ m).",
            "VernacExtend",
            "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
        ],
        [
            "apply ones_add.",
            "VernacExtend",
            "45e0c5ed7a9e1a7cd1136c25849148b008ac992f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_spec_low : forall n m, m<n -> (ones n).[m] = true.",
            "VernacStartTheoremProof",
            "1e26cb89cb2cdf624f2a20b92c502156c68fdf09"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply testbit_true.",
            "VernacExtend",
            "d87cd71c4267f8a8da975cc571e62f3a4c2cc0ed"
        ],
        [
            "rewrite ones_div_pow2 by order.",
            "VernacExtend",
            "aed30ee776927544f3b60d258f5ff236e0f33ada"
        ],
        [
            "rewrite <- (pow_1_r 2).",
            "VernacExtend",
            "a40cd2d684a0dd957030553775b9648d180ee93a"
        ],
        [
            "rewrite ones_mod_pow2.",
            "VernacExtend",
            "08b4d21afade9516b17df6e8cf7fdb532013276d"
        ],
        [
            "rewrite ones_equiv.",
            "VernacExtend",
            "904b646718f9d2a758f8163f63d03ff9b2af6764"
        ],
        [
            "now nzsimpl'.",
            "VernacExtend",
            "7c9a3b39ed2b376414aa623dd77af64f7690380f"
        ],
        [
            "apply le_add_le_sub_r.",
            "VernacExtend",
            "d6f179ad4c91c5ec9f041fe5a57cf60c7ac046cd"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "now apply le_succ_l.",
            "VernacExtend",
            "244c34558e9f448524071f26943611ce00fb4ec6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_spec_high : forall n m, n<=m -> (ones n).[m] = false.",
            "VernacStartTheoremProof",
            "ec6960eca3dbca6432f750c481387e93144672a7"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "destruct (eq_0_gt_0_cases n) as [EQ|LT]; rewrite ones_equiv.",
            "VernacExtend",
            "e0e09d8f19c7e49bb8c430b2dfb253a30c93266b"
        ],
        [
            "now rewrite EQ, pow_0_r, one_succ, pred_succ, bits_0.",
            "VernacExtend",
            "1b2af8f782b1356f43f0fca4f745d64de3675b83"
        ],
        [
            "apply bits_above_log2.",
            "VernacExtend",
            "b3d40490bc4ef94e0c0edff53a790ba9f7cc5187"
        ],
        [
            "rewrite log2_pred_pow2; trivial.",
            "VernacExtend",
            "ef2971256e199b8ab5dd2cb30178fc795bf3f93e"
        ],
        [
            "rewrite <-le_succ_l, succ_pred; order.",
            "VernacExtend",
            "bbcfb544ead16a78fad8af94f946bfd1b63da6ab"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_spec_iff : forall n m, (ones n).[m] = true <-> m<n.",
            "VernacStartTheoremProof",
            "c8812c33264b96506bdeb5c4d276e96efa66d939"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros H.",
            "VernacExtend",
            "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
        ],
        [
            "apply lt_nge.",
            "VernacExtend",
            "f6e8380c2e724f808a634a456c2e22a5c26fe738"
        ],
        [
            "intro H'.",
            "VernacExtend",
            "3160ba192fa58e5db60b3e67645ce925759bb788"
        ],
        [
            "apply ones_spec_high in H'.",
            "VernacExtend",
            "cd7abd8996bd9098b4f24987e90fd7e4fd6ecb00"
        ],
        [
            "rewrite H in H'; discriminate.",
            "VernacExtend",
            "f9c4cf11e7752d5ed5008617e1dbfd696bb71929"
        ],
        [
            "apply ones_spec_low.",
            "VernacExtend",
            "123f1c9646ce2481a9369ed71fda9fa16928e2a7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_spec_low : forall a n m, m<n -> (lnot a n).[m] = negb a.[m].",
            "VernacStartTheoremProof",
            "f06864f70f84829bb1f101e65f1cec3e838eff2f"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "now rewrite lxor_spec, ones_spec_low.",
            "VernacExtend",
            "b0fec5399806b0e5d4ca01c2a216c9b7eea00f9c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_spec_high : forall a n m, n<=m -> (lnot a n).[m] = a.[m].",
            "VernacStartTheoremProof",
            "839ef1866b7d82cc2000105b8dd653db63866b16"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "now rewrite lxor_spec, ones_spec_high, xorb_false_r.",
            "VernacExtend",
            "e02c3823e67c220eb647dccc036eeb502bdfee0e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_involutive : forall a n, lnot (lnot a n) n == a.",
            "VernacStartTheoremProof",
            "878079c927c290e118208e84fcb4f1e7c05fc0fb"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now rewrite 2 lnot_spec_high.",
            "VernacExtend",
            "dbeb24e9a06e1c4f2104d861a0f24b38fab1bbcd"
        ],
        [
            "now rewrite 2 lnot_spec_low, negb_involutive.",
            "VernacExtend",
            "d3623a5560af8f438646dc0b9442609bd0ccec25"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_0_l : forall n, lnot 0 n == ones n.",
            "VernacStartTheoremProof",
            "d17fdf6ce67cf50dc00b29ce393ceeceeb80e48e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "apply lxor_0_l.",
            "VernacExtend",
            "92d89ab8941a19aa89f31a8797d985bd3ec0e52f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_ones : forall n, lnot (ones n) n == 0.",
            "VernacStartTheoremProof",
            "4621611c49329d3228f1da0c4e1a02208ca3bb93"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "apply lxor_nilpotent.",
            "VernacExtend",
            "159fd4f3a035eab4310a435e65d8bd5e854c8a32"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_ones_low : forall a n, log2 a < n -> lor a (ones n) == ones n.",
            "VernacStartTheoremProof",
            "c5aaef5ca1462b60010d514bb2f2514a2ad9298c"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, bits_above_log2; trivial.",
            "VernacExtend",
            "568ec2f5d7eeab1e19c022a4b32094082373dc03"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now rewrite ones_spec_low, orb_true_r.",
            "VernacExtend",
            "22317e3591246cf57b3b1a7080bc90a5424a5055"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_ones : forall a n, land a (ones n) == a mod 2^n.",
            "VernacStartTheoremProof",
            "595a0bfc0feafc508cdf4ecf4b4a0b8cd92f6c18"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now rewrite ones_spec_high, mod_pow2_bits_high, andb_false_r.",
            "VernacExtend",
            "350df7ce8fa6cd6bb781644e0e2fd19bb0060835"
        ],
        [
            "now rewrite ones_spec_low, mod_pow2_bits_low, andb_true_r.",
            "VernacExtend",
            "c475d32366ac2be038795f02e074d450c255a7ca"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_ones_low : forall a n, log2 a < n -> land a (ones n) == a.",
            "VernacStartTheoremProof",
            "a80983448a1f4ba596f20488e33118d961506858"
        ],
        [
            "intros; rewrite land_ones.",
            "VernacExtend",
            "a733b0fc1b39908133f8c6f67ee7de6dda348788"
        ],
        [
            "apply mod_small.",
            "VernacExtend",
            "02af0164545849947b8ea29beaae85f0d39f1223"
        ],
        [
            "apply log2_lt_cancel.",
            "VernacExtend",
            "a275bd72837177b261847061972d00231f9411bc"
        ],
        [
            "rewrite log2_pow2; trivial using le_0_l.",
            "VernacExtend",
            "0c8f7fe391c4feca7310bf8e9ad660fa24d13c9e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ones_r : forall a n, ldiff a (ones n) == (a >> n) << n.",
            "VernacStartTheoremProof",
            "0c0c4767673f31839a08138ad31d3f9b1247bf8e"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, shiftl_spec_high', shiftr_spec'; trivial.",
            "VernacExtend",
            "9c4201e91f9324a32366750630139cdd83b72813"
        ],
        [
            "rewrite sub_add; trivial.",
            "VernacExtend",
            "7df7f8caf8dcd3aec81ce09b9d966f9f2dc8f9ac"
        ],
        [
            "apply andb_true_r.",
            "VernacExtend",
            "4a85912afed262a7bde708d33768e2926365f6d5"
        ],
        [
            "now rewrite ones_spec_low, shiftl_spec_low, andb_false_r.",
            "VernacExtend",
            "6a9701af0ab471632dbdce97b92f8f56da9affb3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ones_r_low : forall a n, log2 a < n -> ldiff a (ones n) == 0.",
            "VernacStartTheoremProof",
            "2fa7ac25a02fcc8259424257c1b00a72022a19e1"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, bits_above_log2; trivial.",
            "VernacExtend",
            "568ec2f5d7eeab1e19c022a4b32094082373dc03"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now rewrite ones_spec_low, andb_false_r.",
            "VernacExtend",
            "e1df3b061d84196373cba2e831f99c1536c34e8d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ones_l_low : forall a n, log2 a < n -> ldiff (ones n) a == lnot a n.",
            "VernacStartTheoremProof",
            "ed5dedec60fa4aaaf720116ed88db3fe5dad3af3"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, lnot_spec_high, bits_above_log2; trivial.",
            "VernacExtend",
            "99456d990b39c20881a1bb6996dc55c6d0961eaa"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now rewrite ones_spec_low, lnot_spec_low.",
            "VernacExtend",
            "c3c1c71345f95f8a37d9aace9baa5c89fc103604"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_lnot_diag : forall a n, lor a (lnot a n) == lor a (ones n).",
            "VernacStartTheoremProof",
            "8c8539a9605d68f5b91b1bac3634854639f9c905"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite lnot_spec_high, ones_spec_high; trivial.",
            "VernacExtend",
            "9533bb1b22b3042d078c905d6d48ff0b0a7b7fbe"
        ],
        [
            "now destruct a.[m].",
            "VernacExtend",
            "56ce3aa70ec051be4367a625dc8bb70c163d6462"
        ],
        [
            "rewrite lnot_spec_low, ones_spec_low; trivial.",
            "VernacExtend",
            "ff6c6ee1e5750b45706cd4f5e1b413e5cc1651b0"
        ],
        [
            "now destruct a.[m].",
            "VernacExtend",
            "56ce3aa70ec051be4367a625dc8bb70c163d6462"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_lnot_diag_low : forall a n, log2 a < n -> lor a (lnot a n) == ones n.",
            "VernacStartTheoremProof",
            "608c706ece911782042d6043b32b2909eba75b4f"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "now rewrite lor_lnot_diag, lor_ones_low.",
            "VernacExtend",
            "f7007440c8e803a180d2b1632722a7fed1aef76d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_lnot_diag : forall a n, land a (lnot a n) == ldiff a (ones n).",
            "VernacStartTheoremProof",
            "ad872087e9a76d18258f423a33deb22929900114"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite lnot_spec_high, ones_spec_high; trivial.",
            "VernacExtend",
            "9533bb1b22b3042d078c905d6d48ff0b0a7b7fbe"
        ],
        [
            "now destruct a.[m].",
            "VernacExtend",
            "56ce3aa70ec051be4367a625dc8bb70c163d6462"
        ],
        [
            "rewrite lnot_spec_low, ones_spec_low; trivial.",
            "VernacExtend",
            "ff6c6ee1e5750b45706cd4f5e1b413e5cc1651b0"
        ],
        [
            "now destruct a.[m].",
            "VernacExtend",
            "56ce3aa70ec051be4367a625dc8bb70c163d6462"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_lnot_diag_low : forall a n, log2 a < n -> land a (lnot a n) == 0.",
            "VernacStartTheoremProof",
            "bff3714f3d214e151b6771dd6e287e6d42b9a9ac"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite land_lnot_diag, ldiff_ones_r_low.",
            "VernacExtend",
            "c975c9be355779786253fa41983f0ef1121b7ae5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_lor_low : forall a b n, log2 a < n -> log2 b < n -> lnot (lor a b) n == land (lnot a n) (lnot b n).",
            "VernacStartTheoremProof",
            "c730c5796338812ce19896341500a97d65365074"
        ],
        [
            "intros a b n Ha Hb.",
            "VernacExtend",
            "bfcf7d81aa7688974eb7e808a2e46a38e594b8e1"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite !lnot_spec_high, lor_spec, !bits_above_log2; trivial.",
            "VernacExtend",
            "ff9e85e661ae0d3632664d8361f85f42b769d159"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now rewrite !lnot_spec_low, lor_spec, negb_orb.",
            "VernacExtend",
            "53252e8aed6e8be6caeecb76414f4e38be746b1a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_land_low : forall a b n, log2 a < n -> log2 b < n -> lnot (land a b) n == lor (lnot a n) (lnot b n).",
            "VernacStartTheoremProof",
            "b17151c1d5faa02a20a8b2f78dd651bf9601db0a"
        ],
        [
            "intros a b n Ha Hb.",
            "VernacExtend",
            "bfcf7d81aa7688974eb7e808a2e46a38e594b8e1"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite !lnot_spec_high, land_spec, !bits_above_log2; trivial.",
            "VernacExtend",
            "16d85b9082d6c3ddb31e11891ed2823de1421abb"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now rewrite !lnot_spec_low, land_spec, negb_andb.",
            "VernacExtend",
            "058a285344b81a756185868b2eaeabed8727b869"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_land_low : forall a b n, log2 a < n -> ldiff a b == land a (lnot b n).",
            "VernacStartTheoremProof",
            "9876eb914ea72b7c1d51abc39b980045a989aac1"
        ],
        [
            "intros a b n Ha.",
            "VernacExtend",
            "51f9d9b49165c25dcaab25606a3c7f759bcfd242"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite (bits_above_log2 a m).",
            "VernacExtend",
            "18a56da45340540a08dd6a937f06f25cec326877"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "rewrite !lnot_spec_low; trivial.",
            "VernacExtend",
            "d57017477281d96c60266adfb1b843cbc5323a7a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_ldiff_low : forall a b n, log2 a < n -> log2 b < n -> lnot (ldiff a b) n == lor (lnot a n) b.",
            "VernacStartTheoremProof",
            "ed70fdca2d0df7126297fd443510a1b776f3b698"
        ],
        [
            "intros a b n Ha Hb.",
            "VernacExtend",
            "bfcf7d81aa7688974eb7e808a2e46a38e594b8e1"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite !lnot_spec_high, ldiff_spec, !bits_above_log2; trivial.",
            "VernacExtend",
            "4273aa31a63c6546433814381e9401a071dab4bd"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "now rewrite !lnot_spec_low, ldiff_spec, negb_andb, negb_involutive.",
            "VernacExtend",
            "499008c43e030ba62ddc9d57412784f587a342a3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_lnot_lnot : forall a b n, lxor (lnot a n) (lnot b n) == lxor a b.",
            "VernacStartTheoremProof",
            "dcc47a5cd5c0dd485e491f6ffd6c605cb61de915"
        ],
        [
            "intros a b n.",
            "VernacExtend",
            "5e31f7b7020b0ea280ae113065f75167acdb803c"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite !lnot_spec_high; trivial.",
            "VernacExtend",
            "71ea945ffb8741c2ceb18e633ae37ecb146a5d59"
        ],
        [
            "rewrite !lnot_spec_low, xorb_negb_negb; trivial.",
            "VernacExtend",
            "748cae7b1bc4fc3f83648177607d1e48f5d664ae"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_lxor_l : forall a b n, lnot (lxor a b) n == lxor (lnot a n) b.",
            "VernacStartTheoremProof",
            "93230d45328915f31f7ff78fdebaebab4c75a2d3"
        ],
        [
            "intros a b n.",
            "VernacExtend",
            "5e31f7b7020b0ea280ae113065f75167acdb803c"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite !lnot_spec_high, lxor_spec; trivial.",
            "VernacExtend",
            "4172b80546d8813071890fdd82d99b6aaf39c154"
        ],
        [
            "rewrite !lnot_spec_low, lxor_spec, negb_xorb_l; trivial.",
            "VernacExtend",
            "6e0a3d714009c2ce5feb7c69572dadd01b0a879f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_lxor_r : forall a b n, lnot (lxor a b) n == lxor a (lnot b n).",
            "VernacStartTheoremProof",
            "e2fa04c75a0ad4daa5a919056bbfa20a12db94bf"
        ],
        [
            "intros a b n.",
            "VernacExtend",
            "5e31f7b7020b0ea280ae113065f75167acdb803c"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite !lnot_spec_high, lxor_spec; trivial.",
            "VernacExtend",
            "4172b80546d8813071890fdd82d99b6aaf39c154"
        ],
        [
            "rewrite !lnot_spec_low, lxor_spec, negb_xorb_r; trivial.",
            "VernacExtend",
            "8dfb73ba82378c178ae66dc7f2a27fc740b89ccf"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_lor : forall a b, land a b == 0 -> lxor a b == lor a b.",
            "VernacStartTheoremProof",
            "19ec4f2a91baba177c5904db30d2c1ef7b9a0f3c"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "assert (a.[m] && b.[m] = false) by now rewrite <- land_spec, H, bits_0.",
            "VernacExtend",
            "419389c75b93a9dad62624d1cce1e7ca6d81ed9b"
        ],
        [
            "now destruct a.[m], b.[m].",
            "VernacExtend",
            "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_bits_unique : forall a n, a.[n] = true -> (forall m, n<m -> a.[m] = false) -> log2 a == n.",
            "VernacStartTheoremProof",
            "c16942f3f00c7669cdf0bc6ad101509ea6baf5bd"
        ],
        [
            "intros a n H H'.",
            "VernacExtend",
            "b3e664d686405bd02d05c99639bd6cdc75400e65"
        ],
        [
            "destruct (eq_0_gt_0_cases a) as [Ha|Ha].",
            "VernacExtend",
            "97c13d736ac3e9a28877084e991bcf405e839b10"
        ],
        [
            "now rewrite Ha, bits_0 in H.",
            "VernacExtend",
            "d4e5dad1d248cb776076548d08f2ff4294909fc2"
        ],
        [
            "apply le_antisymm; apply le_ngt; intros LT.",
            "VernacExtend",
            "83453e5e165aef5a92635dfe4294b24ea023d555"
        ],
        [
            "specialize (H' _ LT).",
            "VernacExtend",
            "6dfc6b573593c7de2afcbb71d3c85e2e0883f899"
        ],
        [
            "now rewrite bit_log2 in H' by order.",
            "VernacExtend",
            "170b60872e25586c87296edea5aecb15e5aaf71a"
        ],
        [
            "now rewrite bits_above_log2 in H by order.",
            "VernacExtend",
            "e6e0a5f1a70ffa0ab5f94df073e70604cead8973"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_shiftr : forall a n, log2 (a >> n) == log2 a - n.",
            "VernacStartTheoremProof",
            "46fbe5f45e623b990b2ad76851f0083925e9794a"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "destruct (eq_0_gt_0_cases a) as [Ha|Ha].",
            "VernacExtend",
            "97c13d736ac3e9a28877084e991bcf405e839b10"
        ],
        [
            "now rewrite Ha, shiftr_0_l, log2_nonpos, sub_0_l by order.",
            "VernacExtend",
            "7ec4d672cb8c66d40049050bf27cfc1810047af5"
        ],
        [
            "destruct (lt_ge_cases (log2 a) n).",
            "VernacExtend",
            "17ea8708c078789022ddecb2544d3b4e319ea7ff"
        ],
        [
            "rewrite shiftr_eq_0, log2_nonpos by order.",
            "VernacExtend",
            "65ecf8822e65193786d9ffd359d407ebfc081407"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "rewrite sub_0_le; order.",
            "VernacExtend",
            "2fedac1a4e279216ff275c8a284d1a3f1e04f773"
        ],
        [
            "apply log2_bits_unique.",
            "VernacExtend",
            "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
        ],
        [
            "now rewrite shiftr_spec', sub_add, bit_log2 by order.",
            "VernacExtend",
            "5da316980795af6a5da27973f639694ed6416901"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "rewrite shiftr_spec'; trivial.",
            "VernacExtend",
            "68a42a6f564786f47f8014b69295af99bd176a56"
        ],
        [
            "apply bits_above_log2; try order.",
            "VernacExtend",
            "a716c581775e601af355c50b441cd9563b651a59"
        ],
        [
            "now apply lt_sub_lt_add_r.",
            "VernacExtend",
            "8464a021270f4e632ffeffa5d445f4c1091194a7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_shiftl : forall a n, a~=0 -> log2 (a << n) == log2 a + n.",
            "VernacStartTheoremProof",
            "3c5edeb4ccc8378746c55d0089d4dfadc44a5014"
        ],
        [
            "intros a n Ha.",
            "VernacExtend",
            "d6ba77e1f95ba08a919fa5f24a079ddce9e4e348"
        ],
        [
            "rewrite shiftl_mul_pow2, add_comm by trivial.",
            "VernacExtend",
            "1851e9741c49cd1ad8cbb73d17966367abf74b8a"
        ],
        [
            "apply log2_mul_pow2.",
            "VernacExtend",
            "12615a0d4888bab154a69241b342b8fde12f6924"
        ],
        [
            "generalize (le_0_l a); order.",
            "VernacExtend",
            "8fbf902159f90db3a2db7de8d6d918618f824232"
        ],
        [
            "apply le_0_l.",
            "VernacExtend",
            "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_lor : forall a b, log2 (lor a b) == max (log2 a) (log2 b).",
            "VernacStartTheoremProof",
            "91cac52ccadf28d01122b29c0356cd4b3dc1fe17"
        ],
        [
            "assert (AUX : forall a b, a<=b -> log2 (lor a b) == log2 b).",
            "VernacExtend",
            "d7ad6d723f908ff43de13723013496e5e4b790e8"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "destruct (eq_0_gt_0_cases a) as [Ha|Ha].",
            "VernacExtend",
            "97c13d736ac3e9a28877084e991bcf405e839b10"
        ],
        [
            "now rewrite Ha, lor_0_l.",
            "VernacExtend",
            "0ec00f4bedc81aecdf7e78b88c3d114926163f8f"
        ],
        [
            "apply log2_bits_unique.",
            "VernacExtend",
            "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
        ],
        [
            "now rewrite lor_spec, bit_log2, orb_true_r by order.",
            "VernacExtend",
            "95b3c0b0f3b62a4d54b2500fd98d22db1c334f29"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "assert (H' := log2_le_mono _ _ H).",
            "VernacExtend",
            "4d4e4026aef18ea0b2ddf98c22b386acb82fe3de"
        ],
        [
            "now rewrite lor_spec, 2 bits_above_log2 by order.",
            "VernacExtend",
            "e0ebfe7a991eb4bd07f22c7a7813bfc6f61533bc"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "destruct (le_ge_cases a b) as [H|H].",
            "VernacExtend",
            "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
        ],
        [
            "rewrite max_r by now apply log2_le_mono.",
            "VernacExtend",
            "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "rewrite max_l by now apply log2_le_mono.",
            "VernacExtend",
            "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
        ],
        [
            "rewrite lor_comm.",
            "VernacExtend",
            "4c2f461feb6c513d472a6d4b13cf48331d73e883"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_land : forall a b, log2 (land a b) <= min (log2 a) (log2 b).",
            "VernacStartTheoremProof",
            "0633160ee7c7fb6b663e494aaf0f9fe052e19570"
        ],
        [
            "assert (AUX : forall a b, a<=b -> log2 (land a b) <= log2 a).",
            "VernacExtend",
            "d3727f960c55f634f4f3709e63f22b87da447bb3"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "apply le_ngt.",
            "VernacExtend",
            "b888642724b5334a161c342c1f1704e27e04178b"
        ],
        [
            "intros H'.",
            "VernacExtend",
            "d7903418c9c01fda86d2cc847b39424719d50154"
        ],
        [
            "destruct (eq_decidable (land a b) 0) as [EQ|NEQ].",
            "VernacExtend",
            "e941e3aac966f4d549147dea38c511eddfa32611"
        ],
        [
            "rewrite EQ in H'.",
            "VernacExtend",
            "9c71860b2a33dcbc9822344a1bfcd622550eb02f"
        ],
        [
            "apply log2_lt_cancel in H'.",
            "VernacExtend",
            "ce5ea61f674cb01cc404902763b4b5cff2d349f8"
        ],
        [
            "generalize (le_0_l a); order.",
            "VernacExtend",
            "8fbf902159f90db3a2db7de8d6d918618f824232"
        ],
        [
            "generalize (bit_log2 (land a b) NEQ).",
            "VernacExtend",
            "ed330d2ba7c267ae587c6eac1f7dc0ddda651709"
        ],
        [
            "now rewrite land_spec, bits_above_log2.",
            "VernacExtend",
            "2c3a3ddd1aee9793db927bf21b30fa9a27d96375"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "destruct (le_ge_cases a b) as [H|H].",
            "VernacExtend",
            "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
        ],
        [
            "rewrite min_l by now apply log2_le_mono.",
            "VernacExtend",
            "5cdf5f4f3bd226f0ab7df767f85889200494d5cf"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "rewrite min_r by now apply log2_le_mono.",
            "VernacExtend",
            "327ca3e464ea0823bd04bb549e286768acbff66d"
        ],
        [
            "rewrite land_comm.",
            "VernacExtend",
            "f732c31190809e3ea2440954f59f54f341d97e6c"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_lxor : forall a b, log2 (lxor a b) <= max (log2 a) (log2 b).",
            "VernacStartTheoremProof",
            "69d6458987cf2b7c879b630d1b5ae3f729652374"
        ],
        [
            "assert (AUX : forall a b, a<=b -> log2 (lxor a b) <= log2 b).",
            "VernacExtend",
            "eb53cc686948fd1b9c28dad4e235645959fc2b49"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "apply le_ngt.",
            "VernacExtend",
            "b888642724b5334a161c342c1f1704e27e04178b"
        ],
        [
            "intros H'.",
            "VernacExtend",
            "d7903418c9c01fda86d2cc847b39424719d50154"
        ],
        [
            "destruct (eq_decidable (lxor a b) 0) as [EQ|NEQ].",
            "VernacExtend",
            "f62765e39526fb9a3b249aa121fee8ae4830bd95"
        ],
        [
            "rewrite EQ in H'.",
            "VernacExtend",
            "9c71860b2a33dcbc9822344a1bfcd622550eb02f"
        ],
        [
            "apply log2_lt_cancel in H'.",
            "VernacExtend",
            "ce5ea61f674cb01cc404902763b4b5cff2d349f8"
        ],
        [
            "generalize (le_0_l a); order.",
            "VernacExtend",
            "8fbf902159f90db3a2db7de8d6d918618f824232"
        ],
        [
            "generalize (bit_log2 (lxor a b) NEQ).",
            "VernacExtend",
            "7a6481f53c4991ee3835539614fe3d6d86c12523"
        ],
        [
            "rewrite lxor_spec, 2 bits_above_log2; try order.",
            "VernacExtend",
            "116a488234e374d361e46a46d2b9f92f0fe04124"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "apply le_lt_trans with (log2 b); trivial.",
            "VernacExtend",
            "ac3d9de61463e95b6077b672c8e98bd9f80b82c1"
        ],
        [
            "now apply log2_le_mono.",
            "VernacExtend",
            "4b96f1974b296b0ba538c64667593a2e64e1940b"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "destruct (le_ge_cases a b) as [H|H].",
            "VernacExtend",
            "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
        ],
        [
            "rewrite max_r by now apply log2_le_mono.",
            "VernacExtend",
            "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "rewrite max_l by now apply log2_le_mono.",
            "VernacExtend",
            "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
        ],
        [
            "rewrite lxor_comm.",
            "VernacExtend",
            "7f47314bff513a0781807ef1fc825c31ad63f300"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Local Notation xor3 a b c := (xorb (xorb a b) c).",
            "VernacSyntacticDefinition",
            "a4e1c4b34b1442635b9bf06cd6342aa26bd97d34"
        ],
        [
            "Local Notation lxor3 a b c := (lxor (lxor a b) c).",
            "VernacSyntacticDefinition",
            "f2b05f2bf82a7e40628ed86d90200d79f7455b45"
        ],
        [
            "Local Notation nextcarry a b c := ((a&&b) || (c && (a||b))).",
            "VernacSyntacticDefinition",
            "e3e50ea823a2f08497e6b4801d697b8b8768b1c9"
        ],
        [
            "Local Notation lnextcarry a b c := (lor (land a b) (land c (lor a b))).",
            "VernacSyntacticDefinition",
            "2d63ef8b7b64636508cdf27e8927557f8f8174bf"
        ],
        [
            "Lemma add_bit0 : forall a b, (a+b).[0] = xorb a.[0] b.[0].",
            "VernacStartTheoremProof",
            "5c11e6739bb28d382fe034dfbee37097b7010a8b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite !bit0_odd, odd_add.",
            "VernacExtend",
            "d1e775aa95c86803458a3cc2bb323bd86610e635"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add3_bit0 : forall a b c, (a+b+c).[0] = xor3 a.[0] b.[0] c.[0].",
            "VernacStartTheoremProof",
            "9239b0f1d98595468c1281da94a2bb17b7af2a1a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite !add_bit0.",
            "VernacExtend",
            "1ba5ed33ff16a472a1be759076d02801174d1fe5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add3_bits_div2 : forall (a0 b0 c0 : bool), (a0 + b0 + c0)/2 == nextcarry a0 b0 c0.",
            "VernacStartTheoremProof",
            "b23813220da19739df2210d1582d6a9b6796c569"
        ],
        [
            "assert (H : 1+1 == 2) by now nzsimpl'.",
            "VernacExtend",
            "00e34f7f5316478c971c28d6bb0d3ea571bc57f5"
        ],
        [
            "intros [|] [|] [|]; simpl; rewrite ?add_0_l, ?add_0_r, ?H; (apply div_same; order') || (apply div_small; order') || idtac.",
            "VernacExtend",
            "77ead1345fe876325bfccd91ca343ec7fb5736b4"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with 1.",
            "VernacExtend",
            "fa7cbe03080cad8e8d2490444d92ad533191da52"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now nzsimpl'.",
            "VernacExtend",
            "7c9a3b39ed2b376414aa623dd77af64f7690380f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_carry_div2 : forall a b (c0:bool), (a + b + c0)/2 == a/2 + b/2 + nextcarry a.[0] b.[0] c0.",
            "VernacStartTheoremProof",
            "8d61ea6d27665152437b3fcf0b208c738e736101"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- add3_bits_div2.",
            "VernacExtend",
            "4e66cbc35f7e6ef7d05ab6561ac03e74c44c3bf6"
        ],
        [
            "rewrite (add_comm ((a/2)+_)).",
            "VernacExtend",
            "11ab02ebe67129672f132b607d78f49904536e1a"
        ],
        [
            "rewrite <- div_add by order'.",
            "VernacExtend",
            "2d069085cfa645060d4267fe32d1248767167c1e"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite <- !div2_div, mul_comm, mul_add_distr_l.",
            "VernacExtend",
            "7947ba224a9e02d5497643ab7492b30df3140c52"
        ],
        [
            "rewrite (div2_odd a), <- bit0_odd at 1.",
            "VernacExtend",
            "32a47d105fc5ed8ed19ac651e4afc17ac8953308"
        ],
        [
            "fold (b2n a.[0]).",
            "VernacExtend",
            "aa0cf272e447d51f611b991e30113a47dad51370"
        ],
        [
            "rewrite (div2_odd b), <- bit0_odd at 1.",
            "VernacExtend",
            "0032bf843788deea3d8b2f9a351f7b7694a7a577"
        ],
        [
            "fold (b2n b.[0]).",
            "VernacExtend",
            "637be326d7835d118431c98006b14d5ebeaaf847"
        ],
        [
            "rewrite add_shuffle1.",
            "VernacExtend",
            "c8390847bd7b378d69f69704430aa5b2052b2926"
        ],
        [
            "rewrite <-(add_assoc _ _ c0).",
            "VernacExtend",
            "e7c60e7421d4307a3bca3089481a7c69fcae6e72"
        ],
        [
            "apply add_comm.",
            "VernacExtend",
            "432c5d4cf69fbe3dde2979438ab90d88539f0993"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_carry_bits : forall a b (c0:bool), exists c, a+b+c0 == lxor3 a b c /\\ c/2 == lnextcarry a b c /\\ c.[0] = c0.",
            "VernacStartTheoremProof",
            "b22fe581ab6d62f7cbe433a9ee909e5f4d6e7bf8"
        ],
        [
            "intros a b c0.",
            "VernacExtend",
            "407b376272a2dbd6b9fa1a1165d568cefd85f086"
        ],
        [
            "set (n:=max a b).",
            "VernacExtend",
            "57e0779d846b72bce8aa45ccd79afbe850048470"
        ],
        [
            "assert (Ha : a<2^n).",
            "VernacExtend",
            "92dcd9f0cd7ec36e4567cae7446dba04d3f0260f"
        ],
        [
            "apply lt_le_trans with (2^a).",
            "VernacExtend",
            "9004ba9525a0f400ba3e4a6ce529193255aa8c77"
        ],
        [
            "apply pow_gt_lin_r, lt_1_2.",
            "VernacExtend",
            "a3e54d27ea23161b3cb777384b7cb0e88d0afa08"
        ],
        [
            "apply pow_le_mono_r.",
            "VernacExtend",
            "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "unfold n.",
            "VernacExtend",
            "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
        ],
        [
            "destruct (le_ge_cases a b); [rewrite max_r|rewrite max_l]; order'.",
            "VernacExtend",
            "60a2664c6b6dae4660a8f065157365cd2b1e277a"
        ],
        [
            "assert (Hb : b<2^n).",
            "VernacExtend",
            "c38e0c5dafc2d117833be86c3fbe309335a7165a"
        ],
        [
            "apply lt_le_trans with (2^b).",
            "VernacExtend",
            "5762c4f00327168096217713bcf42b2376b94afd"
        ],
        [
            "apply pow_gt_lin_r, lt_1_2.",
            "VernacExtend",
            "a3e54d27ea23161b3cb777384b7cb0e88d0afa08"
        ],
        [
            "apply pow_le_mono_r.",
            "VernacExtend",
            "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "unfold n.",
            "VernacExtend",
            "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
        ],
        [
            "destruct (le_ge_cases a b); [rewrite max_r|rewrite max_l]; order'.",
            "VernacExtend",
            "60a2664c6b6dae4660a8f065157365cd2b1e277a"
        ],
        [
            "clearbody n.",
            "VernacExtend",
            "386111d262ff0d2e91a94960061b347e173ed743"
        ],
        [
            "revert a b c0 Ha Hb.",
            "VernacExtend",
            "35f5020ca4431b034ef504dae376fc6eac9dd296"
        ],
        [
            "induct n.",
            "VernacExtend",
            "65da2a07da20377fedd046879f630e8441375e8e"
        ],
        [
            "intros a b c0.",
            "VernacExtend",
            "407b376272a2dbd6b9fa1a1165d568cefd85f086"
        ],
        [
            "rewrite !pow_0_r, !one_succ, !lt_succ_r.",
            "VernacExtend",
            "14152416fa0052f95f9610b24d27e79cd8106ad0"
        ],
        [
            "intros Ha Hb.",
            "VernacExtend",
            "0c4ce3bbd15ba18416ad16c4ce047ec9c705752c"
        ],
        [
            "exists c0.",
            "VernacExtend",
            "bfb656b98625019ff0f93ca16b02871e551a2f2f"
        ],
        [
            "setoid_replace a with 0 by (generalize (le_0_l a); order').",
            "VernacExtend",
            "a1c8b4590386dd83b4caf846a08138d295f3addd"
        ],
        [
            "setoid_replace b with 0 by (generalize (le_0_l b); order').",
            "VernacExtend",
            "0b4348efb3842b378917a933cc21c2feee084fa8"
        ],
        [
            "rewrite !add_0_l, !lxor_0_l, !lor_0_r, !land_0_r, !lor_0_r.",
            "VernacExtend",
            "8031e13fde9da3bf7d9a48fff3e60004467ee645"
        ],
        [
            "rewrite b2n_div2, b2n_bit0; now repeat split.",
            "VernacExtend",
            "6b9cfbdc8d888aba595b8a911897d14de61040bb"
        ],
        [
            "intros n IH a b c0 Ha Hb.",
            "VernacExtend",
            "dd091bb57ba184df1be44584880dd5e49ff359a2"
        ],
        [
            "set (c1:=nextcarry a.[0] b.[0] c0).",
            "VernacExtend",
            "3780c57e2ea6ff6c1e24b0c77076e0bf5be8058d"
        ],
        [
            "destruct (IH (a/2) (b/2) c1) as (c & IH1 & IH2 & Hc); clear IH.",
            "VernacExtend",
            "cd2ad205be6ebd0ef7406312f4bb759460de2262"
        ],
        [
            "apply div_lt_upper_bound; trivial.",
            "VernacExtend",
            "332bf023e4c7fb834d3173111501a6ddac71f845"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite <- pow_succ_r'.",
            "VernacExtend",
            "dad826843f5998e8848ad93ae0de14439b298c15"
        ],
        [
            "apply div_lt_upper_bound; trivial.",
            "VernacExtend",
            "332bf023e4c7fb834d3173111501a6ddac71f845"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite <- pow_succ_r'.",
            "VernacExtend",
            "dad826843f5998e8848ad93ae0de14439b298c15"
        ],
        [
            "exists (c0 + 2*c).",
            "VernacExtend",
            "d1d82016be5e55061823ec17268c3169dbcad62e"
        ],
        [
            "repeat split.",
            "VernacExtend",
            "7968f2448e3e51b1de42f5c433248f4a827b4da2"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (zero_or_succ m) as [EQ|[m' EQ]]; rewrite EQ; clear EQ.",
            "VernacExtend",
            "c30510047073105a32d1b8f7abda76392bedb946"
        ],
        [
            "now rewrite add_b2n_double_bit0, add3_bit0, b2n_bit0.",
            "VernacExtend",
            "398398a130b9fac43113c18dfb72f63f9486d974"
        ],
        [
            "rewrite <- !div2_bits, <- 2 lxor_spec.",
            "VernacExtend",
            "881f77aa4776aabf8626c4bff1075fce825a6504"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite add_b2n_double_div2, <- IH1.",
            "VernacExtend",
            "5af91c26316046b2349c58bccc2dabbb36e65dd4"
        ],
        [
            "apply add_carry_div2.",
            "VernacExtend",
            "5076c29456b4922eb480da99250f4fe823396a41"
        ],
        [
            "rewrite add_b2n_double_div2.",
            "VernacExtend",
            "c9cc1cf50ea5bd7d48006132891960ea2825b0e7"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (zero_or_succ m) as [EQ|[m' EQ]]; rewrite EQ; clear EQ.",
            "VernacExtend",
            "c30510047073105a32d1b8f7abda76392bedb946"
        ],
        [
            "now rewrite add_b2n_double_bit0.",
            "VernacExtend",
            "06b26316380941c9f36353039e82cc1b9756f08b"
        ],
        [
            "rewrite <- !div2_bits, IH2.",
            "VernacExtend",
            "d0c60352785a805d3e67d95157415c5eac33fb81"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "now rewrite add_b2n_double_div2.",
            "VernacExtend",
            "1e0c81740442dae4a465123fe48aad8f88151744"
        ],
        [
            "apply add_b2n_double_bit0.",
            "VernacExtend",
            "00cb619d6fc0df7056bc81831f5db71dd5d7ace5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_bit1 : forall a b, (a+b).[1] = xor3 a.[1] b.[1] (a.[0] && b.[0]).",
            "VernacStartTheoremProof",
            "d2cd605c5b2c2752fbd46141402b6d09d18242a9"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
            "VernacExtend",
            "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
        ],
        [
            "simpl in EQ1; rewrite add_0_r in EQ1.",
            "VernacExtend",
            "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
        ],
        [
            "rewrite EQ1.",
            "VernacExtend",
            "82ce3af647ca06e0a77b88ceef0093caf16824f6"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "f_equal.",
            "VernacExtend",
            "dfce814d1efcef60f8330516ad88155a3a5ec317"
        ],
        [
            "rewrite one_succ, <- div2_bits, EQ2.",
            "VernacExtend",
            "a2e4eb8cc2442a4ed994352a26ffe9c296b23c40"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "rewrite Hc.",
            "VernacExtend",
            "fc5aedf7a3e2d990ae51448e074500a246f368e9"
        ],
        [
            "simpl.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "apply orb_false_r.",
            "VernacExtend",
            "c0fa87fb1baa1cbcd361805f26554fb59f562524"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma nocarry_equiv : forall a b c, c/2 == lnextcarry a b c -> c.[0] = false -> (c == 0 <-> land a b == 0).",
            "VernacStartTheoremProof",
            "81cdc6fe238fd8e8bb2ed08b295fa6aa06494561"
        ],
        [
            "intros a b c H H'.",
            "VernacExtend",
            "2ab3b5830653505220d4b4702e30e00048f726ed"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros EQ; rewrite EQ in *.",
            "VernacExtend",
            "30c2b48e39faae7dacee96152f8400b00817d58e"
        ],
        [
            "rewrite div_0_l in H by order'.",
            "VernacExtend",
            "1e3fdfec9ee96e0e3e352186e239ccbdc61144bb"
        ],
        [
            "symmetry in H.",
            "VernacExtend",
            "5ef7cf40d6f1a8a9f9fae5220b667eef42ea5534"
        ],
        [
            "now apply lor_eq_0_l in H.",
            "VernacExtend",
            "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
        ],
        [
            "intros EQ.",
            "VernacExtend",
            "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
        ],
        [
            "rewrite EQ, lor_0_l in H.",
            "VernacExtend",
            "9aa2f39b7d005733c3b2dab1b09dc10cbb2ed500"
        ],
        [
            "apply bits_inj_0.",
            "VernacExtend",
            "698e9c30413ded30d29ae511a90beb364fc87166"
        ],
        [
            "induct n.",
            "VernacExtend",
            "65da2a07da20377fedd046879f630e8441375e8e"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "intros n IH.",
            "VernacExtend",
            "29e262b3c640389d376f6327ae2c3d4078c1f25d"
        ],
        [
            "rewrite <- div2_bits, H.",
            "VernacExtend",
            "9354ae301d5cd0970af6343678cca353f5ccea42"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "now rewrite IH.",
            "VernacExtend",
            "81522b1f7744483b2809ae9ad2e40d948f1f0b36"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_nocarry_lxor : forall a b, land a b == 0 -> a+b == lxor a b.",
            "VernacStartTheoremProof",
            "164ec60b98882b3aad3cad94a39d4af15b23b0d0"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
            "VernacExtend",
            "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
        ],
        [
            "simpl in EQ1; rewrite add_0_r in EQ1.",
            "VernacExtend",
            "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
        ],
        [
            "rewrite EQ1.",
            "VernacExtend",
            "82ce3af647ca06e0a77b88ceef0093caf16824f6"
        ],
        [
            "apply (nocarry_equiv a b c) in H; trivial.",
            "VernacExtend",
            "0e8b53c8017c2a86bda203bd58e74f401d8813da"
        ],
        [
            "rewrite H.",
            "VernacExtend",
            "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
        ],
        [
            "now rewrite lxor_0_r.",
            "VernacExtend",
            "34dd7f7f2827831bdbc1ed243d4804719e3aa2e2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_le : forall a b, ldiff a b == 0 -> a <= b.",
            "VernacStartTheoremProof",
            "56bd9d93c30cac73cedf95ecb3b7fb2ea74a6ffa"
        ],
        [
            "cut (forall n a b, a < 2^n -> ldiff a b == 0 -> a <= b).",
            "VernacExtend",
            "e6a82a0ec29b0d562d23d44ff0d0e7476aeddaf6"
        ],
        [
            "intros H a b.",
            "VernacExtend",
            "6be060610017a04b61bd491d3e28a325dca1180f"
        ],
        [
            "apply (H a), pow_gt_lin_r; order'.",
            "VernacExtend",
            "7dcf6fc871a1e2fefddf6f5c443c5fb13b3a5998"
        ],
        [
            "induct n.",
            "VernacExtend",
            "65da2a07da20377fedd046879f630e8441375e8e"
        ],
        [
            "intros a b Ha _.",
            "VernacExtend",
            "651026c02a20baef8f4c4c7a101acbe3b6892dd8"
        ],
        [
            "rewrite pow_0_r, one_succ, lt_succ_r in Ha.",
            "VernacExtend",
            "58dddd09b1f4958f569327d0c59ae5653fe0640f"
        ],
        [
            "assert (Ha' : a == 0) by (generalize (le_0_l a); order').",
            "VernacExtend",
            "cb7dd611d83bab1cee14669dd5a886f15459b592"
        ],
        [
            "rewrite Ha'.",
            "VernacExtend",
            "36c861e6a4bc16e516e416a3fbf6f0a98e5251f8"
        ],
        [
            "apply le_0_l.",
            "VernacExtend",
            "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
        ],
        [
            "intros n IH a b Ha H.",
            "VernacExtend",
            "ca78737f29c5589ebeec989f9fb935571c81265d"
        ],
        [
            "assert (NEQ : 2 ~= 0) by order'.",
            "VernacExtend",
            "ea911a2597f99042c343feeff60582cc8d16268b"
        ],
        [
            "rewrite (div_mod a 2 NEQ), (div_mod b 2 NEQ).",
            "VernacExtend",
            "85db18babe080ccb4cbd923b9cd92c5cedda047e"
        ],
        [
            "apply add_le_mono.",
            "VernacExtend",
            "8e626a1b2961fac863622633a1c4d74b9f2577bf"
        ],
        [
            "apply mul_le_mono_l.",
            "VernacExtend",
            "8f1089037c6f9bde5336f866ab87af0f039dfcce"
        ],
        [
            "apply IH.",
            "VernacExtend",
            "88103d45393d3ee3ab547447d913543854db8cea"
        ],
        [
            "apply div_lt_upper_bound; trivial.",
            "VernacExtend",
            "332bf023e4c7fb834d3173111501a6ddac71f845"
        ],
        [
            "now rewrite <- pow_succ_r'.",
            "VernacExtend",
            "dad826843f5998e8848ad93ae0de14439b298c15"
        ],
        [
            "rewrite <- (pow_1_r 2), <- 2 shiftr_div_pow2.",
            "VernacExtend",
            "1e23cfeb577031aa60af8708d6050c8bb1437e84"
        ],
        [
            "now rewrite <- shiftr_ldiff, H, shiftr_div_pow2, pow_1_r, div_0_l.",
            "VernacExtend",
            "4990b1d045b76d29f2e3c4fcb48360ed7213503e"
        ],
        [
            "rewrite <- 2 bit0_mod.",
            "VernacExtend",
            "38531df94a140c4ebf3674cc69c34a4175307598"
        ],
        [
            "apply bits_inj_iff in H.",
            "VernacExtend",
            "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
        ],
        [
            "specialize (H 0).",
            "VernacExtend",
            "fe4ed323e7d8083878d72a7b6dca83d9d9a08c27"
        ],
        [
            "rewrite ldiff_spec, bits_0 in H.",
            "VernacExtend",
            "6ea6680db19c422f360ae5902cddcbc698ec228a"
        ],
        [
            "destruct a.[0], b.[0]; try discriminate; simpl; order'.",
            "VernacExtend",
            "3e17c5bf7e8c67bf4f6338b7c62c3b1270157606"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma sub_nocarry_ldiff : forall a b, ldiff b a == 0 -> a-b == ldiff a b.",
            "VernacStartTheoremProof",
            "7a5869b976be8769f03ca28c7a20a2f9c1208ec7"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "apply add_cancel_r with b.",
            "VernacExtend",
            "34be3ff97429694b40dca0e7baccf86f537070b0"
        ],
        [
            "rewrite sub_add.",
            "VernacExtend",
            "cc89d6d3d76f99fe134079c6846321fb3a3b4f6c"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "rewrite add_nocarry_lxor.",
            "VernacExtend",
            "8a45c489e01888030a6cb39878a0f7962c17b80b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply bits_inj_iff in H.",
            "VernacExtend",
            "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
        ],
        [
            "specialize (H m).",
            "VernacExtend",
            "78265905ec9cd978885b4d302be0e577da72df5e"
        ],
        [
            "rewrite ldiff_spec, bits_0 in H.",
            "VernacExtend",
            "6ea6680db19c422f360ae5902cddcbc698ec228a"
        ],
        [
            "now destruct a.[m], b.[m].",
            "VernacExtend",
            "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
        ],
        [
            "apply land_ldiff.",
            "VernacExtend",
            "18a05575bb27adc62e01a0df64629ad9656f0d77"
        ],
        [
            "now apply ldiff_le.",
            "VernacExtend",
            "b86052b430ca09552af5279396d1a6315167e374"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_lnot_diag_low : forall a n, log2 a < n -> a + lnot a n == ones n.",
            "VernacStartTheoremProof",
            "7912d791175c3a3a3d5d25ff8510fe7ccdbc7d5a"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "assert (H' := land_lnot_diag_low a n H).",
            "VernacExtend",
            "d3c0b254aab121dd6da05e9103762db2da5ff2c7"
        ],
        [
            "rewrite add_nocarry_lxor, lxor_lor by trivial.",
            "VernacExtend",
            "d4ad1fa0faa91383e3e9c7e1f37567d0618690be"
        ],
        [
            "now apply lor_lnot_diag_low.",
            "VernacExtend",
            "eeaaa2867eff7067cc4d98897214be6eb5a914f0"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_sub_low : forall a n, log2 a < n -> lnot a n == ones n - a.",
            "VernacStartTheoremProof",
            "e3f66a51151428ca8a301c10de2f4b58a0f97428"
        ],
        [
            "intros a n H.",
            "VernacExtend",
            "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
        ],
        [
            "now rewrite <- (add_lnot_diag_low a n H), add_comm, add_sub.",
            "VernacExtend",
            "89112a26d69e93d834537f3aa8bc7fb75ecf8477"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_nocarry_lt_pow2 : forall a b n, land a b == 0 -> a < 2^n -> b < 2^n -> a+b < 2^n.",
            "VernacStartTheoremProof",
            "48a9390c9807fbc5c8aa7069be42a4d1c427c4f2"
        ],
        [
            "intros a b n H Ha Hb.",
            "VernacExtend",
            "d50040e77487a2966970513cdc8f69d0cd933a24"
        ],
        [
            "rewrite add_nocarry_lxor by trivial.",
            "VernacExtend",
            "f9fbb636808e5cf563825ac7f3718496a344e2f0"
        ],
        [
            "apply div_small_iff.",
            "VernacExtend",
            "e545ed8990c020a434b9524e1a6c3e46a82c0f01"
        ],
        [
            "order_nz.",
            "VernacExtend",
            "3cd5a34476e3b2d2c94fd4baad2df04c2a405ca5"
        ],
        [
            "rewrite <- shiftr_div_pow2, shiftr_lxor, !shiftr_div_pow2.",
            "VernacExtend",
            "4e0754e66e3fd59a0aae5a83f46fdef8d8767a6d"
        ],
        [
            "rewrite 2 div_small by trivial.",
            "VernacExtend",
            "aea08539023df0d5940cac4d872b7c9da02c9e79"
        ],
        [
            "apply lxor_0_l.",
            "VernacExtend",
            "92d89ab8941a19aa89f31a8797d985bd3ec0e52f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_nocarry_mod_lt_pow2 : forall a b n, land a b == 0 -> a mod 2^n + b mod 2^n < 2^n.",
            "VernacStartTheoremProof",
            "31e887233427bd494ce465920f26606efaf4acb4"
        ],
        [
            "intros a b n H.",
            "VernacExtend",
            "12a02020aff8a5b9ac8c57d334096740d9e90907"
        ],
        [
            "apply add_nocarry_lt_pow2.",
            "VernacExtend",
            "d5450b7fc9e724c97d6ceb2df277e7b29337d1b6"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now rewrite mod_pow2_bits_high.",
            "VernacExtend",
            "fe2cec459603fe25987ac0125208b9ea66158ff1"
        ],
        [
            "now rewrite !mod_pow2_bits_low, <- land_spec, H, bits_0.",
            "VernacExtend",
            "c3066ab8909a805674c4a5c71820629dbcdc00c8"
        ],
        [
            "apply mod_upper_bound; order_nz.",
            "VernacExtend",
            "f50323defb858f68e22d530849e3dc6d53cc7099"
        ],
        [
            "apply mod_upper_bound; order_nz.",
            "VernacExtend",
            "f50323defb858f68e22d530849e3dc6d53cc7099"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End NBitsProp.",
            "VernacEndSegment",
            "a1e563b9e4dd55f451654f7b601c8be02adfdcb9"
        ]
    ],
    "proofs": [
        {
            "name": "pow_sub_r",
            "line_nb": 5,
            "steps": [
                {
                    "command": [
                        "intros a b c Ha H.",
                        "VernacExtend",
                        "3081d768bf91ea22a71d46df5575247b8e8f59a3"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with 0.",
                        "VernacExtend",
                        "744515c6bfc79b1b0d10f3ff650864e12dd20169"
                    ]
                },
                {
                    "command": [
                        "generalize (pow_nonzero a c Ha) (le_0_l (a^c)); order'.",
                        "VernacExtend",
                        "36c33bf099c75c5a3fb495597d6b9f2dde8714e0"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_add_r, add_comm, sub_add.",
                        "VernacExtend",
                        "940968cd264917458e11eb747d14fcfdc1404406"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow_div_l",
            "line_nb": 12,
            "steps": [
                {
                    "command": [
                        "intros a b c Hb H.",
                        "VernacExtend",
                        "cf414a52b4f44784a44f39f5993a0460ea393701"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with 0.",
                        "VernacExtend",
                        "744515c6bfc79b1b0d10f3ff650864e12dd20169"
                    ]
                },
                {
                    "command": [
                        "generalize (pow_nonzero b c Hb) (le_0_l (b^c)); order'.",
                        "VernacExtend",
                        "3e48433e6c572753868b53db785b0eb5ca66d44e"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "rewrite <- pow_mul_l.",
                        "VernacExtend",
                        "258b834eb099b39f8c83e835b272015ab59750ce"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "now apply div_exact.",
                        "VernacExtend",
                        "50bb82c94170cf8241fd33f091c49deb2c34a582"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "b2n_proper",
            "line_nb": 23,
            "steps": [
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "exists_div2",
            "line_nb": 26,
            "steps": [
                {
                    "command": [
                        "elim (Even_or_Odd a); [intros (a',H)| intros (a',H)].",
                        "VernacExtend",
                        "331da00f98e6e5632cf169d372b4091e4542f363"
                    ]
                },
                {
                    "command": [
                        "exists a'.",
                        "VernacExtend",
                        "c538f1e84054c7af2082d20e9d440f432df7145c"
                    ]
                },
                {
                    "command": [
                        "exists false.",
                        "VernacExtend",
                        "efaf31ccfff4e7a1a53eebfda466496ad9cae6be"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "exists a'.",
                        "VernacExtend",
                        "c538f1e84054c7af2082d20e9d440f432df7145c"
                    ]
                },
                {
                    "command": [
                        "exists true.",
                        "VernacExtend",
                        "f1afb887f52dc5f2c33bbe529599a5806ba44286"
                    ]
                },
                {
                    "command": [
                        "now simpl.",
                        "VernacExtend",
                        "7cf8ae1595f521e6705ea84c45dd2f1b53854af2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_0_r",
            "line_nb": 35,
            "steps": [
                {
                    "command": [
                        "destruct b; simpl; rewrite ?add_0_r.",
                        "VernacExtend",
                        "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
                    ]
                },
                {
                    "command": [
                        "apply testbit_odd_0.",
                        "VernacExtend",
                        "b457a823e194b0c4c8a77ed29f29facd99c3f844"
                    ]
                },
                {
                    "command": [
                        "apply testbit_even_0.",
                        "VernacExtend",
                        "29a3617d4c05cb94e7235571ff8def3427437eb4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_succ_r",
            "line_nb": 40,
            "steps": [
                {
                    "command": [
                        "destruct b; simpl; rewrite ?add_0_r.",
                        "VernacExtend",
                        "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
                    ]
                },
                {
                    "command": [
                        "apply testbit_odd_succ, le_0_l.",
                        "VernacExtend",
                        "364968f98f176579f52338346af05d64863c66e8"
                    ]
                },
                {
                    "command": [
                        "apply testbit_even_succ, le_0_l.",
                        "VernacExtend",
                        "8aafb83840f8cf04393244bad859d4fd95d41638"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_spec'",
            "line_nb": 45,
            "steps": [
                {
                    "command": [
                        "revert a.",
                        "VernacExtend",
                        "fca7ebc0dc4b29d6f26200e75bd08d5f5c664dc2"
                    ]
                },
                {
                    "command": [
                        "induct n.",
                        "VernacExtend",
                        "65da2a07da20377fedd046879f630e8441375e8e"
                    ]
                },
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "destruct (exists_div2 a) as (a' & b & H).",
                        "VernacExtend",
                        "3ffceeac1dae7b041cf748e74a452f42387baa3a"
                    ]
                },
                {
                    "command": [
                        "rewrite H at 1.",
                        "VernacExtend",
                        "fba7c31073b9d2b921baaf67e7a539a623b29af3"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_0_r.",
                        "VernacExtend",
                        "acfa713f3dc7cc79220c87494cdcd02eff7c0829"
                    ]
                },
                {
                    "command": [
                        "apply mod_unique with a'; trivial.",
                        "VernacExtend",
                        "0d79e4d26074763e609d385be895f1ad5a21f151"
                    ]
                },
                {
                    "command": [
                        "destruct b; order'.",
                        "VernacExtend",
                        "9e7bb792b7c33445e50c67f623ba8875206e4917"
                    ]
                },
                {
                    "command": [
                        "intros n IH a.",
                        "VernacExtend",
                        "43188c06c1bfc544ddfff3e4193eab7f3be87b40"
                    ]
                },
                {
                    "command": [
                        "destruct (exists_div2 a) as (a' & b & H).",
                        "VernacExtend",
                        "3ffceeac1dae7b041cf748e74a452f42387baa3a"
                    ]
                },
                {
                    "command": [
                        "rewrite H at 1.",
                        "VernacExtend",
                        "fba7c31073b9d2b921baaf67e7a539a623b29af3"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_succ_r, IH.",
                        "VernacExtend",
                        "31cf8b9a04a735d5ee397bc346a5106e5a773ffc"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_succ_r', <- div_div by order_nz.",
                        "VernacExtend",
                        "f38ea61db5fd919c56b58e4b2d3626825010d9b5"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with b; trivial.",
                        "VernacExtend",
                        "c0dc24ac1ceaca2d4eaa63f00fbf73b27d8316f1"
                    ]
                },
                {
                    "command": [
                        "destruct b; order'.",
                        "VernacExtend",
                        "9e7bb792b7c33445e50c67f623ba8875206e4917"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_spec",
            "line_nb": 65,
            "steps": [
                {
                    "command": [
                        "exists (a mod 2^n).",
                        "VernacExtend",
                        "b62ea81c772e15f3026ab63e56b2b33ba629190f"
                    ]
                },
                {
                    "command": [
                        "exists (a / 2^n / 2).",
                        "VernacExtend",
                        "edf22c1e8d00665c869fdb2c50bd45132bccc7c4"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "split; [apply le_0_l | apply mod_upper_bound; order_nz].",
                        "VernacExtend",
                        "35a3644879441ce373ad9a1cfa201a6410b6a9db"
                    ]
                },
                {
                    "command": [
                        "rewrite add_comm, mul_comm, (add_comm a.[n]).",
                        "VernacExtend",
                        "23b41e60e116c2c01ca81c1887ccca72e579ccd9"
                    ]
                },
                {
                    "command": [
                        "rewrite (div_mod a (2^n)) at 1 by order_nz.",
                        "VernacExtend",
                        "6edc56ddc060060d690e37aa1d7f5c42d56a06af"
                    ]
                },
                {
                    "command": [
                        "do 2 f_equiv.",
                        "VernacExtend",
                        "6cc189071c351e5241269ac84e047dd809b8a66a"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec'.",
                        "VernacExtend",
                        "43cf1445fcad4bbb24248d14daad54c0b7e4b45b"
                    ]
                },
                {
                    "command": [
                        "apply div_mod.",
                        "VernacExtend",
                        "0e64ddcdd2364393478c919c145dccf26471ce87"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_true",
            "line_nb": 77,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "rewrite <- testbit_spec'; destruct a.[n]; split; simpl; now try order'.",
                        "VernacExtend",
                        "7f51e96fd4c769b0b57326dc671b94ed641c75e4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_false",
            "line_nb": 81,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "rewrite <- testbit_spec'; destruct a.[n]; split; simpl; now try order'.",
                        "VernacExtend",
                        "7f51e96fd4c769b0b57326dc671b94ed641c75e4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_eqb",
            "line_nb": 85,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "apply eq_true_iff_eq.",
                        "VernacExtend",
                        "07a4346802ec5a58927985ce984a62185d994d5f"
                    ]
                },
                {
                    "command": [
                        "now rewrite testbit_true, eqb_eq.",
                        "VernacExtend",
                        "ed0fddf62cbb221a15013a8fd942ca769183d571"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "b2n_inj",
            "line_nb": 90,
            "steps": [
                {
                    "command": [
                        "intros [|] [|]; simpl; trivial; order'.",
                        "VernacExtend",
                        "ef1d375e294980cb2bbdbffc9fd452d7630c7d47"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_b2n_double_div2",
            "line_nb": 93,
            "steps": [
                {
                    "command": [
                        "intros a0 a.",
                        "VernacExtend",
                        "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, div_add by order'.",
                        "VernacExtend",
                        "cb207b22088942f49f409f48ab0b270ab98bb87e"
                    ]
                },
                {
                    "command": [
                        "now rewrite div_small, add_0_l by (destruct a0; order').",
                        "VernacExtend",
                        "7162b784fa1551992e56fa91926c28e51361a735"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_b2n_double_bit0",
            "line_nb": 98,
            "steps": [
                {
                    "command": [
                        "intros a0 a.",
                        "VernacExtend",
                        "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
                    ]
                },
                {
                    "command": [
                        "apply b2n_inj.",
                        "VernacExtend",
                        "6ac96694e5747c0f2d7f8c5bdc9240349d2e4b04"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec'.",
                        "VernacExtend",
                        "43cf1445fcad4bbb24248d14daad54c0b7e4b45b"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, mod_add by order'.",
                        "VernacExtend",
                        "cbb5a88bce6abe3a42d7b8d97664e20395a5e9d2"
                    ]
                },
                {
                    "command": [
                        "now rewrite mod_small by (destruct a0; order').",
                        "VernacExtend",
                        "d10a844d890c037a4425fbd069792bc0a6ae7df7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "b2n_div2",
            "line_nb": 106,
            "steps": [
                {
                    "command": [
                        "intros a0.",
                        "VernacExtend",
                        "038b55d24b1748caf7a23cb07a7b76ab3164a368"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_b2n_double_div2 a0 0).",
                        "VernacExtend",
                        "e50d3c1efc589e42aed8a35fe22e972379db808b"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "b2n_bit0",
            "line_nb": 111,
            "steps": [
                {
                    "command": [
                        "intros a0.",
                        "VernacExtend",
                        "038b55d24b1748caf7a23cb07a7b76ab3164a368"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_b2n_double_bit0 a0 0) at 2.",
                        "VernacExtend",
                        "48ccfc5dc842b9efa564570d552c211788e1c663"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_unique",
            "line_nb": 116,
            "steps": [
                {
                    "command": [
                        "intros a n a0 l h Hl EQ.",
                        "VernacExtend",
                        "daef9048757f7874c697c4781d7ab0121706c18d"
                    ]
                },
                {
                    "command": [
                        "apply b2n_inj.",
                        "VernacExtend",
                        "6ac96694e5747c0f2d7f8c5bdc9240349d2e4b04"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec' by trivial.",
                        "VernacExtend",
                        "69b10fb63a818dd95396c5fd8026b0f50fa239fb"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply mod_unique with h.",
                        "VernacExtend",
                        "b2d32b1dc882dd7a363e5f43eeafecce8aeadc54"
                    ]
                },
                {
                    "command": [
                        "destruct a0; simpl; order'.",
                        "VernacExtend",
                        "625aa22e36a9b788dc945b1f625eab3aceb6961d"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with l; trivial.",
                        "VernacExtend",
                        "f2524fc7f3e4d440868ac4c8dce0470abf349df0"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_comm, (add_comm _ a0), mul_comm.",
                        "VernacExtend",
                        "87e9f3d159584f459412b9a3f2fa255d5a7b4977"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_0",
            "line_nb": 127,
            "steps": [
                {
                    "command": [
                        "intros n.",
                        "VernacExtend",
                        "9410cc86153539309ee696ae5785ea70534ece11"
                    ]
                },
                {
                    "command": [
                        "apply testbit_false.",
                        "VernacExtend",
                        "46322086a55a6cbf6c5733d1c563946fea5c71f3"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; order_nz.",
                        "VernacExtend",
                        "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit0_odd",
            "line_nb": 132,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "destruct (exists_div2 a) as (a' & b & EQ).",
                        "VernacExtend",
                        "77cfb60cfafc68833c271dcb0ca279aa9f6b8441"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ, testbit_0_r, add_comm, odd_add_mul_2.",
                        "VernacExtend",
                        "3035b33054fbcdd0e38455c6d9a1e0cf2c3dddbb"
                    ]
                },
                {
                    "command": [
                        "destruct b; simpl; apply odd_1 || apply odd_0.",
                        "VernacExtend",
                        "829c741473439cafa3a0e1bcd914bf39b762c193"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit0_eqb",
            "line_nb": 139,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_eqb.",
                        "VernacExtend",
                        "f408bc64b383e7ba52ef826654afd36ba8decf7c"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit0_mod",
            "line_nb": 144,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec'.",
                        "VernacExtend",
                        "43cf1445fcad4bbb24248d14daad54c0b7e4b45b"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_odd",
            "line_nb": 149,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- bit0_odd, shiftr_spec, add_0_l.",
                        "VernacExtend",
                        "6e332245d61a79942cda0b9838d47f4ea5d2a39a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit_log2",
            "line_nb": 153,
            "steps": [
                {
                    "command": [
                        "intros a Ha.",
                        "VernacExtend",
                        "bcb73a6afb630f3e914eaa67203422484c5e2439"
                    ]
                },
                {
                    "command": [
                        "assert (Ha' : 0 < a) by (generalize (le_0_l a); order).",
                        "VernacExtend",
                        "0451f0669a9f53a10a2e8952a1ead1bd7af83f14"
                    ]
                },
                {
                    "command": [
                        "destruct (log2_spec_alt a Ha') as (r & EQ & (_,Hr)).",
                        "VernacExtend",
                        "1bf89176a8a3ad13a56f07c961794ce0ad51f55b"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ at 1.",
                        "VernacExtend",
                        "d30c0f183bed28dfff6beec035dd298ab5bfaad3"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_true, add_comm.",
                        "VernacExtend",
                        "a4cf57019d6dccb6e1e161216dd09708fb44e5c7"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^log2 a)) at 1.",
                        "VernacExtend",
                        "467835056ff38dbe626c364e482c69a9fb7ae233"
                    ]
                },
                {
                    "command": [
                        "rewrite div_add by order_nz.",
                        "VernacExtend",
                        "97863c04d553ff210e249b62a60b1fd0bb42bba3"
                    ]
                },
                {
                    "command": [
                        "rewrite div_small by trivial.",
                        "VernacExtend",
                        "81e4199a164cf29774e60df38add78970698a978"
                    ]
                },
                {
                    "command": [
                        "rewrite add_0_l.",
                        "VernacExtend",
                        "836ac547f523536d69bdb0d75ffb32d7b109408e"
                    ]
                },
                {
                    "command": [
                        "apply mod_small.",
                        "VernacExtend",
                        "02af0164545849947b8ea29beaae85f0d39f1223"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_above_log2",
            "line_nb": 166,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_false.",
                        "VernacExtend",
                        "a30a03b30d1e588e122e8e06af59e5941b2f7bc7"
                    ]
                },
                {
                    "command": [
                        "rewrite div_small.",
                        "VernacExtend",
                        "4aea3762aa16c9141ecdf7709a6326f80b051149"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; order'.",
                        "VernacExtend",
                        "c898ff7c015a094d95286a92025f976cc20e6470"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel.",
                        "VernacExtend",
                        "a275bd72837177b261847061972d00231f9411bc"
                    ]
                },
                {
                    "command": [
                        "rewrite log2_pow2; trivial using le_0_l.",
                        "VernacExtend",
                        "0c8f7fe391c4feca7310bf8e9ad660fa24d13c9e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_bits",
            "line_nb": 174,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply eq_true_iff_eq.",
                        "VernacExtend",
                        "07a4346802ec5a58927985ce984a62185d994d5f"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 testbit_true.",
                        "VernacExtend",
                        "94aed75f7f85d2ca478e66a18c224e38e747b415"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_succ_r by apply le_0_l.",
                        "VernacExtend",
                        "7824a22f692064a1b6d64b90d43cb4b1fc658f62"
                    ]
                },
                {
                    "command": [
                        "now rewrite div_div by order_nz.",
                        "VernacExtend",
                        "1f1100d02889f7096056170e3423b8d6dd3810a8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div_pow2_bits",
            "line_nb": 181,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "revert a.",
                        "VernacExtend",
                        "fca7ebc0dc4b29d6f26200e75bd08d5f5c664dc2"
                    ]
                },
                {
                    "command": [
                        "induct n.",
                        "VernacExtend",
                        "65da2a07da20377fedd046879f630e8441375e8e"
                    ]
                },
                {
                    "command": [
                        "intros a m.",
                        "VernacExtend",
                        "a915e8f2158f51655ad51e598059e02d2cf21c81"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "intros n IH a m.",
                        "VernacExtend",
                        "f22a8c295d2553b3bf06dd7e95f135f7b2b7374c"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; try apply le_0_l.",
                        "VernacExtend",
                        "55aa908156cda3caa05a035cf29b21db4c54cd00"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div_div by order_nz.",
                        "VernacExtend",
                        "b86428c7bcb082039d4a924b8b4ebc5658c51901"
                    ]
                },
                {
                    "command": [
                        "now rewrite IH, div2_bits.",
                        "VernacExtend",
                        "c07cb4b530793274c62a8b1765092c13acebbe7f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "double_bits_succ",
            "line_nb": 192,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div2_bits.",
                        "VernacExtend",
                        "e0566b41458da3140c67a6ab6031f216580c4ec8"
                    ]
                },
                {
                    "command": [
                        "now rewrite mul_comm, div_mul by order'.",
                        "VernacExtend",
                        "82253c3d1f58297e3118507b3887ab2397e32263"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mul_pow2_bits_add",
            "line_nb": 197,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div_pow2_bits.",
                        "VernacExtend",
                        "5797418b150fe8b09a6b9adb8a81f47f7ae59410"
                    ]
                },
                {
                    "command": [
                        "now rewrite div_mul by order_nz.",
                        "VernacExtend",
                        "69fefdde2a94717cedc7904d70000dd4101503cb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mul_pow2_bits_high",
            "line_nb": 202,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add n m) at 1 by order'.",
                        "VernacExtend",
                        "8d74341ac67e8165b3969ba5f87ae1bf78789c99"
                    ]
                },
                {
                    "command": [
                        "now rewrite mul_pow2_bits_add.",
                        "VernacExtend",
                        "f4a926977ae49ed3214d04f21b3c021159138155"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mul_pow2_bits_low",
            "line_nb": 207,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply testbit_false.",
                        "VernacExtend",
                        "46322086a55a6cbf6c5733d1c563946fea5c71f3"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add m n) by order'.",
                        "VernacExtend",
                        "055de046d285c01edfff26d8dd7820574bcb2e58"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_add_r, mul_assoc.",
                        "VernacExtend",
                        "8de14d5d5e96539b7b7b8618c8bd19ef6755f242"
                    ]
                },
                {
                    "command": [
                        "rewrite div_mul by order_nz.",
                        "VernacExtend",
                        "97b8e6db22a768af5f26c1f0c994159efb51d0c8"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred (n-m)).",
                        "VernacExtend",
                        "68ab58315f869ac7cf8be573c3ff79d32bf5fddc"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_succ_r.",
                        "VernacExtend",
                        "08027ee0819435d6bca65fc861fe07532a238a46"
                    ]
                },
                {
                    "command": [
                        "now rewrite (mul_comm 2), mul_assoc, mod_mul by order'.",
                        "VernacExtend",
                        "9150331976b9d39b26e8bdc39b84e4f0d467f733"
                    ]
                },
                {
                    "command": [
                        "apply lt_le_pred.",
                        "VernacExtend",
                        "7a7cbb29b375cf01d3cc6e4bf636c831d2440444"
                    ]
                },
                {
                    "command": [
                        "apply sub_gt in H.",
                        "VernacExtend",
                        "cb1206d0e4c665e2674ec75c5364b038681756c5"
                    ]
                },
                {
                    "command": [
                        "generalize (le_0_l (n-m)); order.",
                        "VernacExtend",
                        "75de6e5033c6589ee0ecc83cbcc1c1819bea6df8"
                    ]
                },
                {
                    "command": [
                        "now apply sub_gt.",
                        "VernacExtend",
                        "598362be01f260464172417566aa04fe25097c34"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mod_pow2_bits_high",
            "line_nb": 221,
            "steps": [
                {
                    "command": [
                        "intros a n m H.",
                        "VernacExtend",
                        "04efc8309184913d127bb88fa92a6c66a836a812"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases (a mod 2^n)) as [EQ|LT].",
                        "VernacExtend",
                        "2876f5be170c2caa19e44b29a40680c7f21e260b"
                    ]
                },
                {
                    "command": [
                        "now rewrite EQ, bits_0.",
                        "VernacExtend",
                        "db0972cfa1200d5910a533c1d5a7f1c3a8ce8dd3"
                    ]
                },
                {
                    "command": [
                        "apply bits_above_log2.",
                        "VernacExtend",
                        "b3d40490bc4ef94e0c0edff53a790ba9f7cc5187"
                    ]
                },
                {
                    "command": [
                        "apply lt_le_trans with n; trivial.",
                        "VernacExtend",
                        "69cc807c71eb03a6d48e4a984cd8ff6789914b26"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_pow2; trivial.",
                        "VernacExtend",
                        "4bad2dbe19b88dce11f2b9add565b1203d501175"
                    ]
                },
                {
                    "command": [
                        "apply mod_upper_bound; order_nz.",
                        "VernacExtend",
                        "f50323defb858f68e22d530849e3dc6d53cc7099"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mod_pow2_bits_low",
            "line_nb": 230,
            "steps": [
                {
                    "command": [
                        "intros a n m H.",
                        "VernacExtend",
                        "04efc8309184913d127bb88fa92a6c66a836a812"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_eqb.",
                        "VernacExtend",
                        "f408bc64b383e7ba52ef826654afd36ba8decf7c"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mod_add _ (2^(P (n-m))*(a/2^n))) by order'.",
                        "VernacExtend",
                        "0660bc0f2012d63e42495409a34e5ea02df6d6b3"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div_add by order_nz.",
                        "VernacExtend",
                        "9da16df12d168e43c867b203a059c0e4a6041458"
                    ]
                },
                {
                    "command": [
                        "rewrite (mul_comm _ 2), mul_assoc, <- pow_succ_r', succ_pred by now apply sub_gt.",
                        "VernacExtend",
                        "6323957d4c178c24da630cc9eb0f1a2c5e193870"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, mul_assoc, <- pow_add_r, (add_comm m), sub_add by order.",
                        "VernacExtend",
                        "0729d3d14852345995ef44ba32a66adc78ce4b18"
                    ]
                },
                {
                    "command": [
                        "rewrite add_comm, <- div_mod by order_nz.",
                        "VernacExtend",
                        "12bf97add93a5c34b0c98f21c2403c90c0d87f4e"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply testbit_eqb.",
                        "VernacExtend",
                        "33ad80c45f6c14011c477469338f618185c4e571"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "eqf_equiv",
            "line_nb": 242,
            "steps": [
                {
                    "command": [
                        "split; congruence.",
                        "VernacExtend",
                        "7f007b5ce3732856c1deed66b0edcc61cdb7f2d5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_eqf",
            "line_nb": 246,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha n.",
                        "VernacExtend",
                        "e5cc52071a5b19e7727bc8c2782d7fb20d3f568d"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha.",
                        "VernacExtend",
                        "844c588025713fc78566a85b16f10af11d701549"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj_0",
            "line_nb": 250,
            "steps": [
                {
                    "command": [
                        "intros a H.",
                        "VernacExtend",
                        "05f717e61df7036f33bd440c2184c00a6aaab4f4"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_decidable a 0) as [EQ|NEQ]; trivial.",
                        "VernacExtend",
                        "1514cd74f495a641a457f0e30d4efb6abcd5087a"
                    ]
                },
                {
                    "command": [
                        "apply bit_log2 in NEQ.",
                        "VernacExtend",
                        "c398e888fe0e52f0ad9856d620adf3ce88b2ec01"
                    ]
                },
                {
                    "command": [
                        "now rewrite H in NEQ.",
                        "VernacExtend",
                        "1492d2566f09f3a41e7efcc2974fce9304c425de"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj",
            "line_nb": 256,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "pattern a.",
                        "VernacExtend",
                        "c82a474d8915fb54b1373c57928ad08d4b4cd7dc"
                    ]
                },
                {
                    "command": [
                        "apply strong_right_induction with 0;[solve_proper|clear a|apply le_0_l].",
                        "VernacExtend",
                        "8e7877b45f0b4d66ea9dee2a05f9aae424c509c1"
                    ]
                },
                {
                    "command": [
                        "intros a _ IH b H.",
                        "VernacExtend",
                        "9a4060957e3895d4f0973c25a649b972da1d8fac"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases a) as [EQ|LT].",
                        "VernacExtend",
                        "5ab19455897914df4e1ea5be9912c7b5b152a2e7"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ in H |- *.",
                        "VernacExtend",
                        "90649c800b4cc57878d8481f440b6f32c6cb99f9"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj_0.",
                        "VernacExtend",
                        "698e9c30413ded30d29ae511a90beb364fc87166"
                    ]
                },
                {
                    "command": [
                        "intros n.",
                        "VernacExtend",
                        "9410cc86153539309ee696ae5785ea70534ece11"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- H, bits_0.",
                        "VernacExtend",
                        "30bbfb454efc5dd73689ee90df67e176717bbb01"
                    ]
                },
                {
                    "command": [
                        "rewrite (div_mod a 2), (div_mod b 2) by order'.",
                        "VernacExtend",
                        "c18cf9a7177f951daf1d5d000145b602126fdb0f"
                    ]
                },
                {
                    "command": [
                        "f_equiv; [ | now rewrite <- 2 bit0_mod, H].",
                        "VernacExtend",
                        "56581e958ae5b79aa75cdbbd6723941cc6f392d0"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "apply IH; trivial using le_0_l.",
                        "VernacExtend",
                        "a78c26326f921e4be067fb89dc4627d8581a0431"
                    ]
                },
                {
                    "command": [
                        "apply div_lt; order'.",
                        "VernacExtend",
                        "8a1a8d6bfe64d280dac77737d6fe9d97320bc215"
                    ]
                },
                {
                    "command": [
                        "intro n.",
                        "VernacExtend",
                        "7b184e6f13215b0f6a04b4277e277a724a645d52"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 div2_bits.",
                        "VernacExtend",
                        "c3f22b3ae28aa774644f86303a7cf72d80f0dca7"
                    ]
                },
                {
                    "command": [
                        "apply H.",
                        "VernacExtend",
                        "4b47b71ad0f800d57cbdc591d68949e07decb540"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj_iff",
            "line_nb": 276,
            "steps": [
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj.",
                        "VernacExtend",
                        "d48edb22b9cf42d30b071f3a58d80556f76d3bd7"
                    ]
                },
                {
                    "command": [
                        "intros EQ; now rewrite EQ.",
                        "VernacExtend",
                        "b879db170a2eb465044d210465210a040d5c06e5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "are_bits",
            "line_nb": 283,
            "steps": [
                {
                    "command": [
                        "intros f Hf.",
                        "VernacExtend",
                        "c19df1812f5aac92c483b278685c4b2ecd58345f"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros (a,H).",
                        "VernacExtend",
                        "fda74e9a7d0bed64ac96b67ee15bda0be3e84d36"
                    ]
                },
                {
                    "command": [
                        "exists (S (log2 a)).",
                        "VernacExtend",
                        "07ac1b1168e90e788cc42770724fe6119b47115a"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "apply le_succ_l in Hm.",
                        "VernacExtend",
                        "f6731fa19e10084fe5d190c248f197d39a8d3d74"
                    ]
                },
                {
                    "command": [
                        "rewrite H, bits_above_log2; trivial using lt_succ_diag_r.",
                        "VernacExtend",
                        "8340a0a9fa52c403804809669740a6965bcaaace"
                    ]
                },
                {
                    "command": [
                        "intros (k,Hk).",
                        "VernacExtend",
                        "11aa19e0c0fd2113e30c87156f2515d513177b51"
                    ]
                },
                {
                    "command": [
                        "revert f Hf Hk.",
                        "VernacExtend",
                        "4f6c7653da9ff1b1faca5b4794adf4421a24b442"
                    ]
                },
                {
                    "command": [
                        "induct k.",
                        "VernacExtend",
                        "d96d29d2b69a750e17e0d2d389177a59fd92c72d"
                    ]
                },
                {
                    "command": [
                        "intros f Hf H0.",
                        "VernacExtend",
                        "2d48db250c44e316b0ee62afe5de9c5b24c91b9d"
                    ]
                },
                {
                    "command": [
                        "exists 0.",
                        "VernacExtend",
                        "b12b8acd7a1526ef0683513a127984e4864502d9"
                    ]
                },
                {
                    "command": [
                        "intros m.",
                        "VernacExtend",
                        "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_0, H0; trivial.",
                        "VernacExtend",
                        "d20e36c1955d215ca5c532a576486f0c23dc25c5"
                    ]
                },
                {
                    "command": [
                        "apply le_0_l.",
                        "VernacExtend",
                        "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
                    ]
                },
                {
                    "command": [
                        "intros k IH f Hf Hk.",
                        "VernacExtend",
                        "e034ae86ded9131bcb649a4e734d8d23bb39d95b"
                    ]
                },
                {
                    "command": [
                        "destruct (IH (fun m => f (S m))) as (n, Hn).",
                        "VernacExtend",
                        "2ba1aa9cd678a9e8db230fa4f36d7ae3424852af"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "apply Hk.",
                        "VernacExtend",
                        "f03ccac3a977e415801a182d83ad50611eb23292"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- succ_le_mono.",
                        "VernacExtend",
                        "d58a04a6d5341f9c2745e891e22f449840ad5236"
                    ]
                },
                {
                    "command": [
                        "exists (f 0 + 2*n).",
                        "VernacExtend",
                        "501b07901d7ae7bf1f00d5d017eabe4a915cfee5"
                    ]
                },
                {
                    "command": [
                        "intros m.",
                        "VernacExtend",
                        "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
                    ]
                },
                {
                    "command": [
                        "destruct (zero_or_succ m) as [Hm|(m', Hm)]; rewrite Hm.",
                        "VernacExtend",
                        "a6deff119587679b888fce80635aea69a8efbe1d"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply add_b2n_double_bit0.",
                        "VernacExtend",
                        "00cb619d6fc0df7056bc81831f5db71dd5d7ace5"
                    ]
                },
                {
                    "command": [
                        "rewrite Hn, <- div2_bits.",
                        "VernacExtend",
                        "ae8ae0dc929036641de5a366eb4d6be7b4736a02"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, div_add, b2n_div2, add_0_l; trivial.",
                        "VernacExtend",
                        "dfc3932b0758859bba3f4433563954c7e5bc3980"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_spec'",
            "line_nb": 314,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply shiftr_spec.",
                        "VernacExtend",
                        "0b5c7a9df09fb301f850e72d6688c6b715c774fa"
                    ]
                },
                {
                    "command": [
                        "apply le_0_l.",
                        "VernacExtend",
                        "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_spec_high'",
            "line_nb": 319,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply shiftl_spec_high; trivial.",
                        "VernacExtend",
                        "702bdb8ade38f5125bf6a8d63d0dfbc604c0d650"
                    ]
                },
                {
                    "command": [
                        "apply le_0_l.",
                        "VernacExtend",
                        "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_div_pow2",
            "line_nb": 324,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_spec'.",
                        "VernacExtend",
                        "782b4d8ceb0946b1611a5d774c63349a07fe996f"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_pow2_bits.",
                        "VernacExtend",
                        "6f3f39bf99fd1f904fb585b39d54561fb69863fc"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_mul_pow2",
            "line_nb": 331,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m) as [H|H].",
                        "VernacExtend",
                        "eadf3096e068752c340f0a2b7addf9d6a227ce7f"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_spec_high', mul_pow2_bits_high.",
                        "VernacExtend",
                        "5132a6290acaeca03a3932ece577c85cfde2e128"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_spec_low, mul_pow2_bits_low.",
                        "VernacExtend",
                        "0ac7c55795f35fb2b2c99d518b6a68c6959a45d8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_spec_alt",
            "line_nb": 338,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_mul_pow2, mul_pow2_bits_add.",
                        "VernacExtend",
                        "6393a9a409ba4e70b9b3dc9e9c95104d970f5148"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_wd",
            "line_nb": 342,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 shiftr_div_pow2, Ha, Hb.",
                        "VernacExtend",
                        "10bc7fa42f5d068fd0573068b439b1e5f6fa34d7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_wd",
            "line_nb": 346,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 shiftl_mul_pow2, Ha, Hb.",
                        "VernacExtend",
                        "4a6a25edb245a76c4b08b63524365a750b4f7ec7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_shiftl",
            "line_nb": 350,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_mul_pow2, pow_add_r, mul_assoc.",
                        "VernacExtend",
                        "151a9a8d95bea402fa45deedc2a85fb7f6dca446"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_shiftr",
            "line_nb": 354,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_div_pow2, pow_add_r, div_div by order_nz.",
                        "VernacExtend",
                        "a80b1c0fd93ae16d2147974eb40e2376f7d9b706"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_shiftl_l",
            "line_nb": 358,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_div_pow2, !shiftl_mul_pow2.",
                        "VernacExtend",
                        "ebb8a888784c79f7685df4d4eb23dbc5c0818a2a"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add m n) at 1 by trivial.",
                        "VernacExtend",
                        "5454a5724b2ab1ab43520d5145f6dbc5350fb26e"
                    ]
                },
                {
                    "command": [
                        "now rewrite pow_add_r, mul_assoc, div_mul by order_nz.",
                        "VernacExtend",
                        "2aa886a4737f0b69bb436309656a00479067e9ad"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_shiftl_r",
            "line_nb": 364,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite !shiftr_div_pow2, shiftl_mul_pow2.",
                        "VernacExtend",
                        "22e02e4be65d21c34814f9bd36e52761fe142903"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add n m) at 1 by trivial.",
                        "VernacExtend",
                        "a4b238422576a8dac81e814ca54f7252234ce2ad"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_add_r, (mul_comm (2^(m-n))).",
                        "VernacExtend",
                        "bdabb57eb1a25945dd0de4aa4f521bfbb2691029"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- div_div, div_mul by order_nz.",
                        "VernacExtend",
                        "54df82e6b21c5d18851aa9f055a26a73d54f18a8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_1_l",
            "line_nb": 371,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_mul_pow2, mul_1_l.",
                        "VernacExtend",
                        "7969b66feb91ee24a708d76599ee5e4e94e7d322"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_0_r",
            "line_nb": 375,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2.",
                        "VernacExtend",
                        "d77d04d6e8768dc48a1bd063c99628f2a7a2d792"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_0_r",
            "line_nb": 380,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_div_pow2.",
                        "VernacExtend",
                        "45426fcf1a2252a21f1f31b856c3508854c83fea"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_0_l",
            "line_nb": 385,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2.",
                        "VernacExtend",
                        "d77d04d6e8768dc48a1bd063c99628f2a7a2d792"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_0_l",
            "line_nb": 390,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_div_pow2.",
                        "VernacExtend",
                        "45426fcf1a2252a21f1f31b856c3508854c83fea"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; order_nz.",
                        "VernacExtend",
                        "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_eq_0_iff",
            "line_nb": 395,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2.",
                        "VernacExtend",
                        "d77d04d6e8768dc48a1bd063c99628f2a7a2d792"
                    ]
                },
                {
                    "command": [
                        "rewrite eq_mul_0.",
                        "VernacExtend",
                        "e8caa24749df2429a6c6aef6b90ff64ee85d6723"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros [H | H]; trivial.",
                        "VernacExtend",
                        "1e293793adf40f68513705352cbcab8ac09b7348"
                    ]
                },
                {
                    "command": [
                        "contradict H; order_nz.",
                        "VernacExtend",
                        "7daf0ce36607ad0a6a83e58af7f96497eadc5189"
                    ]
                },
                {
                    "command": [
                        "intros H.",
                        "VernacExtend",
                        "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_eq_0_iff",
            "line_nb": 405,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_div_pow2, div_small_iff by order_nz.",
                        "VernacExtend",
                        "ae339ab5db7b68b75da1067f03f6888cb4df9dda"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases a) as [EQ|LT].",
                        "VernacExtend",
                        "5ab19455897914df4e1ea5be9912c7b5b152a2e7"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ.",
                        "VernacExtend",
                        "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "intros _.",
                        "VernacExtend",
                        "eb0e518a4896777a9a76b3ab973eaf7b4f1b52db"
                    ]
                },
                {
                    "command": [
                        "assert (H : 2~=0) by order'.",
                        "VernacExtend",
                        "60c0128f64ccebf9a5e77ff4affadf117d637dee"
                    ]
                },
                {
                    "command": [
                        "generalize (pow_nonzero 2 n H) (le_0_l (2^n)); order.",
                        "VernacExtend",
                        "d68cf36dbe18d18319caae69368eb77ae099c638"
                    ]
                },
                {
                    "command": [
                        "rewrite log2_lt_pow2; trivial.",
                        "VernacExtend",
                        "0de7ecb15fb3727aee83742aa221f0593085424c"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "right; split; trivial.",
                        "VernacExtend",
                        "81fd91d2a0fb2342f8b179c994bf8e8d4e32e358"
                    ]
                },
                {
                    "command": [
                        "intros [H|[_ H]]; now order.",
                        "VernacExtend",
                        "bf653ec9d401f82e8b04e7ca48de04b1946fb8d3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_eq_0",
            "line_nb": 420,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_eq_0_iff.",
                        "VernacExtend",
                        "3754218fb053cd53dcd9ae5b7c5e2f143573a741"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases a) as [EQ|LT].",
                        "VernacExtend",
                        "5ab19455897914df4e1ea5be9912c7b5b152a2e7"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "right; now split.",
                        "VernacExtend",
                        "6e435421903079dea4db6d18e2b2e37bc6eea483"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_div",
            "line_nb": 427,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite div2_spec, shiftr_div_pow2.",
                        "VernacExtend",
                        "15ab3e22246eaf4ab56d568cf6dbe06217507ba1"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_wd",
            "line_nb": 432,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha.",
                        "VernacExtend",
                        "0073d69269c2c72c3be40ae73fc28ccc34485a9e"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 div2_div, Ha.",
                        "VernacExtend",
                        "56a5c467fc63c03105db1c10d95bb2c885118068"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_odd",
            "line_nb": 436,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "rewrite div2_div, <- bit0_odd, bit0_mod.",
                        "VernacExtend",
                        "507ab6634e2371514aaa8628c0995fd328eced22"
                    ]
                },
                {
                    "command": [
                        "apply div_mod.",
                        "VernacExtend",
                        "0e64ddcdd2364393478c919c145dccf26471ce87"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_wd",
            "line_nb": 442,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_wd",
            "line_nb": 447,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_wd",
            "line_nb": 452,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_wd",
            "line_nb": 457,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_eq",
            "line_nb": 462,
            "steps": [
                {
                    "command": [
                        "intros a a' H.",
                        "VernacExtend",
                        "d27c36a493459a47fa3b5d3f92b7fcb844662b63"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_eq.",
                        "VernacExtend",
                        "f8a5e0c6594cd59051d835353117a9127f9086b6"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- lxor_spec, H, bits_0.",
                        "VernacExtend",
                        "c5a99c8b28b89a5ad08d035fc5e47c9682fc1776"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_nilpotent",
            "line_nb": 468,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_nilpotent.",
                        "VernacExtend",
                        "afcbb842254c1e94f74a0666f72095145ab8d689"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_eq_0_iff",
            "line_nb": 473,
            "steps": [
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply lxor_eq.",
                        "VernacExtend",
                        "5f199965f78d158d11f5d44905efda6b28da84b7"
                    ]
                },
                {
                    "command": [
                        "intros EQ; rewrite EQ; apply lxor_nilpotent.",
                        "VernacExtend",
                        "90e7e7a2bde7819f34a5c880b98ef1a68a9b0a3c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_0_l",
            "line_nb": 478,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_false_l.",
                        "VernacExtend",
                        "db3d760526a6679020ab879e6f8755f39b05e7c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_0_r",
            "line_nb": 483,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_false_r.",
                        "VernacExtend",
                        "e0026587e6aeb55e18e0705b1438cd6ea17a015d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_comm",
            "line_nb": 488,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_comm.",
                        "VernacExtend",
                        "95a70ded1b93af11da2e8cf472e0b53a66157824"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_assoc",
            "line_nb": 493,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_assoc.",
                        "VernacExtend",
                        "396f293dffb44558a83e77d5d63dca4c07382ed4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_0_l",
            "line_nb": 498,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_0_r",
            "line_nb": 503,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_false_r.",
                        "VernacExtend",
                        "c0fa87fb1baa1cbcd361805f26554fb59f562524"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_comm",
            "line_nb": 508,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_comm.",
                        "VernacExtend",
                        "5deb2435431e6d443787ae8d12f6c568a131f33f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_assoc",
            "line_nb": 513,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_assoc.",
                        "VernacExtend",
                        "a463d957e0e02b3c87fb284bae02f84755a9e78d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_diag",
            "line_nb": 518,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_diag.",
                        "VernacExtend",
                        "f2a5ffd38fc3508bad37e719a59b08df54e24a40"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_eq_0_l",
            "line_nb": 523,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply (orb_false_iff a.[m] b.[m]).",
                        "VernacExtend",
                        "cf1f2d5653fe22b418d4110bd290eb30aa26f557"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- lor_spec, H, bits_0.",
                        "VernacExtend",
                        "34c1fe87fbb3adf6da8eada258e728551f0f5828"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_eq_0_iff",
            "line_nb": 529,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "now apply lor_eq_0_l in H.",
                        "VernacExtend",
                        "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
                    ]
                },
                {
                    "command": [
                        "rewrite lor_comm in H.",
                        "VernacExtend",
                        "63efb624bba8475cbe5b495dd2846f790dbf1ee6"
                    ]
                },
                {
                    "command": [
                        "now apply lor_eq_0_l in H.",
                        "VernacExtend",
                        "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
                    ]
                },
                {
                    "command": [
                        "intros (EQ,EQ').",
                        "VernacExtend",
                        "c46a382741eee30495628e55ebf4235eed7b45fa"
                    ]
                },
                {
                    "command": [
                        "now rewrite EQ, lor_0_l.",
                        "VernacExtend",
                        "6ab8dcf2e503375e4c92f76e09ac7ba88d0250a4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_0_l",
            "line_nb": 539,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_0_r",
            "line_nb": 544,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_false_r.",
                        "VernacExtend",
                        "96acabd8a60f7c2e82c0ec27c34e893436485a16"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_comm",
            "line_nb": 549,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_comm.",
                        "VernacExtend",
                        "88ace9c7c8ff2cac88d17d49e16803c27a0dd4cb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_assoc",
            "line_nb": 554,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_assoc.",
                        "VernacExtend",
                        "09f63485e93daad4bdfe99b8f33da0af34797189"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_diag",
            "line_nb": 559,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_diag.",
                        "VernacExtend",
                        "6c430ffc29f744bfc767d2fbba2bc3d8ef6e9d24"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_0_l",
            "line_nb": 564,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_0_r",
            "line_nb": 569,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite andb_true_r.",
                        "VernacExtend",
                        "1df3206b09308226b9d7da0f5447fdf0c047edc8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_diag",
            "line_nb": 574,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_negb_r.",
                        "VernacExtend",
                        "e7932e8c665f0635946d0ad9e61d348bbfeafa6c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_land_distr_l",
            "line_nb": 579,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_andb_distrib_l.",
                        "VernacExtend",
                        "cf49ff6d914ae9a40f1649addd7a6da258ef8ac9"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_land_distr_r",
            "line_nb": 584,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_andb_distrib_r.",
                        "VernacExtend",
                        "554626220a4054fe0ba3760e07a4b08c81e52e90"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_lor_distr_l",
            "line_nb": 589,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_orb_distrib_l.",
                        "VernacExtend",
                        "984135ecf5d288f1f7b160a7ae45f7b1474de88d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_lor_distr_r",
            "line_nb": 594,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_orb_distrib_r.",
                        "VernacExtend",
                        "151901f932b36c65be600b9c3e3abc51a23b15ba"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ldiff_l",
            "line_nb": 599,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite negb_orb, andb_assoc.",
                        "VernacExtend",
                        "4991eed7649475ff094db3d6ce7ed48148ca6a9e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_ldiff_and",
            "line_nb": 604,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- andb_orb_distrib_r, orb_comm, orb_negb_r, andb_true_r.",
                        "VernacExtend",
                        "e25085519bacffb0ab4a07464265f8de842cee84"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_ldiff",
            "line_nb": 609,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite <-andb_assoc, (andb_comm (negb _)), andb_negb_r, andb_false_r.",
                        "VernacExtend",
                        "df41de5dbecfb287d71ebc624ee3c5757f2353de"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_spec'",
            "line_nb": 616,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold setbit.",
                        "VernacExtend",
                        "8afb513e6c333a7cb984cba25a29568dad30e2a4"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_1_l.",
                        "VernacExtend",
                        "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_spec'",
            "line_nb": 621,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold clearbit.",
                        "VernacExtend",
                        "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_1_l.",
                        "VernacExtend",
                        "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_wd",
            "line_nb": 626,
            "steps": [
                {
                    "command": [
                        "unfold setbit.",
                        "VernacExtend",
                        "8afb513e6c333a7cb984cba25a29568dad30e2a4"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_wd",
            "line_nb": 630,
            "steps": [
                {
                    "command": [
                        "unfold clearbit.",
                        "VernacExtend",
                        "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow2_bits_true",
            "line_nb": 634,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^n)).",
                        "VernacExtend",
                        "ce0f0e3269fd8657f11779882aca2cf4bd93304a"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_0_l n) at 2.",
                        "VernacExtend",
                        "025554f172eeed70ef2ad97fe35a1a8fb91998ad"
                    ]
                },
                {
                    "command": [
                        "now rewrite mul_pow2_bits_add, bit0_odd, odd_1.",
                        "VernacExtend",
                        "b49e1133b78ebf7782f6f2a98b90d1eee92988b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow2_bits_false",
            "line_nb": 640,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^n)).",
                        "VernacExtend",
                        "ce0f0e3269fd8657f11779882aca2cf4bd93304a"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_pow2_bits_high; trivial.",
                        "VernacExtend",
                        "1dced6d5bd12c3da5314b3b2fd6b938ece530e32"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred (m-n)) by (apply sub_gt; order).",
                        "VernacExtend",
                        "f449b0bd325000766aa5a0ed30e4561bc1d8d17e"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- div2_bits, div_small, bits_0 by order'.",
                        "VernacExtend",
                        "bdd32278443854d9ad882131bd182b6b2c30e714"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_pow2_bits_low; trivial.",
                        "VernacExtend",
                        "bfea569d48feb3082cd639b73725e38c53910209"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow2_bits_eqb",
            "line_nb": 649,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply eq_true_iff_eq.",
                        "VernacExtend",
                        "07a4346802ec5a58927985ce984a62185d994d5f"
                    ]
                },
                {
                    "command": [
                        "rewrite eqb_eq.",
                        "VernacExtend",
                        "0299264fbd79829700b33816d764c8f3ad6c6ad9"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_decidable n m) as [H|H].",
                        "VernacExtend",
                        "eba581927363a73c18274c425f85f46a4fc7b2b6"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "now rewrite (pow2_bits_false _ _ H).",
                        "VernacExtend",
                        "14fdef97410a0e01ec2a01846e96105d04627016"
                    ]
                },
                {
                    "command": [
                        "intros EQ.",
                        "VernacExtend",
                        "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ.",
                        "VernacExtend",
                        "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
                    ]
                },
                {
                    "command": [
                        "apply pow2_bits_true.",
                        "VernacExtend",
                        "91cd470f0a7dfb395b142c529040ae0248a3dd99"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_eqb",
            "line_nb": 661,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite setbit_spec', lor_spec, pow2_bits_eqb, orb_comm.",
                        "VernacExtend",
                        "dbae6be051533a9ac300488ff26a132c186f54b9"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_iff",
            "line_nb": 665,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite setbit_eqb, orb_true_iff, eqb_eq.",
                        "VernacExtend",
                        "5189e4cb5132d2a102989f89b1c4c54e2c36d521"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_eq",
            "line_nb": 669,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply setbit_iff.",
                        "VernacExtend",
                        "98080dc83293b0b34d95c7df3939ba6c51e3e367"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_neq",
            "line_nb": 674,
            "steps": [
                {
                    "command": [
                        "intros a n m H.",
                        "VernacExtend",
                        "04efc8309184913d127bb88fa92a6c66a836a812"
                    ]
                },
                {
                    "command": [
                        "rewrite setbit_eqb.",
                        "VernacExtend",
                        "0973f3a7a03ebe5add8f53a17e07287782f6fbd0"
                    ]
                },
                {
                    "command": [
                        "rewrite <- eqb_eq in H.",
                        "VernacExtend",
                        "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
                    ]
                },
                {
                    "command": [
                        "apply not_true_is_false in H.",
                        "VernacExtend",
                        "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
                    ]
                },
                {
                    "command": [
                        "now rewrite H.",
                        "VernacExtend",
                        "4b48f672d72bdaa3470accf224603b6461e14cf4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_eqb",
            "line_nb": 681,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite clearbit_spec', ldiff_spec, pow2_bits_eqb.",
                        "VernacExtend",
                        "706f4678b0fb4885a5a8fd3096b7a2481c34613f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_iff",
            "line_nb": 685,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite clearbit_eqb, andb_true_iff, <- eqb_eq.",
                        "VernacExtend",
                        "2fcb4b14d0278b0066d97a6cd3ee82a10235e5fe"
                    ]
                },
                {
                    "command": [
                        "now rewrite negb_true_iff, not_true_iff_false.",
                        "VernacExtend",
                        "dc0a4030651579f730887598af4d1a827cee0aa7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_eq",
            "line_nb": 690,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite clearbit_eqb, (proj2 (eqb_eq _ _) (eq_refl n)).",
                        "VernacExtend",
                        "6f3e4bde397986a4b67b0ce4ae6e7ecac2f54967"
                    ]
                },
                {
                    "command": [
                        "apply andb_false_r.",
                        "VernacExtend",
                        "96acabd8a60f7c2e82c0ec27c34e893436485a16"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_neq",
            "line_nb": 695,
            "steps": [
                {
                    "command": [
                        "intros a n m H.",
                        "VernacExtend",
                        "04efc8309184913d127bb88fa92a6c66a836a812"
                    ]
                },
                {
                    "command": [
                        "rewrite clearbit_eqb.",
                        "VernacExtend",
                        "28bc05335f6f2e3ceced99968d5eea1d09be517c"
                    ]
                },
                {
                    "command": [
                        "rewrite <- eqb_eq in H.",
                        "VernacExtend",
                        "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
                    ]
                },
                {
                    "command": [
                        "apply not_true_is_false in H.",
                        "VernacExtend",
                        "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
                    ]
                },
                {
                    "command": [
                        "rewrite H.",
                        "VernacExtend",
                        "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
                    ]
                },
                {
                    "command": [
                        "apply andb_true_r.",
                        "VernacExtend",
                        "4a85912afed262a7bde708d33768e2926365f6d5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_lxor",
            "line_nb": 703,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_high', lxor_spec.",
                        "VernacExtend",
                        "7dcf64bd1ee7f1b6635b6cd6cc5099d116088933"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_low.",
                        "VernacExtend",
                        "e8c3f379e0a9729040b717684659621bd5902ac4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_lxor",
            "line_nb": 710,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec', lxor_spec.",
                        "VernacExtend",
                        "53f334f37c516b475038e4ac3c3e322dd4eb2cec"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_land",
            "line_nb": 715,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_high', land_spec.",
                        "VernacExtend",
                        "8e7d5d73ede762ebd1f072e1fe500a071b44ad7d"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_low.",
                        "VernacExtend",
                        "e8c3f379e0a9729040b717684659621bd5902ac4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_land",
            "line_nb": 722,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec', land_spec.",
                        "VernacExtend",
                        "336fe130b2f5720ad46fd28d1a7f5621ba5789dd"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_lor",
            "line_nb": 727,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_high', lor_spec.",
                        "VernacExtend",
                        "0b5d83100decadec5f180ac2040b1c51c3260516"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_low.",
                        "VernacExtend",
                        "e8c3f379e0a9729040b717684659621bd5902ac4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_lor",
            "line_nb": 734,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec', lor_spec.",
                        "VernacExtend",
                        "ce09a09948e5dfe910a24351b2e609bfd35abaa6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_ldiff",
            "line_nb": 739,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_high', ldiff_spec.",
                        "VernacExtend",
                        "23710e16ad0c0dedc203e7c4287ca0b641d28936"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec_low.",
                        "VernacExtend",
                        "e8c3f379e0a9729040b717684659621bd5902ac4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_ldiff",
            "line_nb": 746,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec', ldiff_spec.",
                        "VernacExtend",
                        "af1caece3725ce715052811cae9c727ae906a47f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_wd",
            "line_nb": 753,
            "steps": [
                {
                    "command": [
                        "unfold ones.",
                        "VernacExtend",
                        "9d4e4a10751eb4f782be83401aaa332fad2a6ccd"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_wd",
            "line_nb": 757,
            "steps": [
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_equiv",
            "line_nb": 761,
            "steps": [
                {
                    "command": [
                        "intros; unfold ones; now rewrite shiftl_1_l.",
                        "VernacExtend",
                        "0422a806e1aaaddad3ec530f1a05a42f95ae9a09"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_add",
            "line_nb": 764,
            "steps": [
                {
                    "command": [
                        "intros n m.",
                        "VernacExtend",
                        "b32939a1d90184ef888d5e875ed5067404699c61"
                    ]
                },
                {
                    "command": [
                        "rewrite !ones_equiv.",
                        "VernacExtend",
                        "20e98b23ddc82f55fd2bb71e1b6f3abd477cb542"
                    ]
                },
                {
                    "command": [
                        "rewrite <- !sub_1_r, mul_sub_distr_l, mul_1_r, <- pow_add_r.",
                        "VernacExtend",
                        "a8ee3e4a22cd1144f68e65092a52ba75ca1b9e62"
                    ]
                },
                {
                    "command": [
                        "rewrite add_sub_assoc, sub_add.",
                        "VernacExtend",
                        "d8e0d306cd7c6b3d96eed60acb18ee40fe6fbe71"
                    ]
                },
                {
                    "command": [
                        "reflexivity.",
                        "VernacExtend",
                        "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
                    ]
                },
                {
                    "command": [
                        "apply pow_le_mono_r.",
                        "VernacExtend",
                        "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_0_r m) at 1.",
                        "VernacExtend",
                        "8627f908881fb389d730c0bce25e8f74948b5e8b"
                    ]
                },
                {
                    "command": [
                        "apply add_le_mono_l, le_0_l.",
                        "VernacExtend",
                        "ce471892e7b2f811ec7d67679207228847c5721c"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (pow_0_r 2).",
                        "VernacExtend",
                        "09158ff9cda43079fcf4a1115ecc90425e67482a"
                    ]
                },
                {
                    "command": [
                        "apply pow_le_mono_r.",
                        "VernacExtend",
                        "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "apply le_0_l.",
                        "VernacExtend",
                        "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_div_pow2",
            "line_nb": 779,
            "steps": [
                {
                    "command": [
                        "intros n m H.",
                        "VernacExtend",
                        "8f706f0ba9eb308f7dcaa2ee371cdcedf959ded8"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with (ones m).",
                        "VernacExtend",
                        "ac988564d6cddc448fe780052c4598b07c16a7e2"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_equiv.",
                        "VernacExtend",
                        "904b646718f9d2a758f8163f63d03ff9b2af6764"
                    ]
                },
                {
                    "command": [
                        "apply le_succ_l.",
                        "VernacExtend",
                        "0d9da945bcbd6148598e6f4ad7dd587a3c1cf95d"
                    ]
                },
                {
                    "command": [
                        "rewrite succ_pred; order_nz.",
                        "VernacExtend",
                        "b7cc29c85cc9b92c32336e4b6de36e385b4428c1"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add m n H) at 1.",
                        "VernacExtend",
                        "032259d29550f675afe0ecf8ed3cf2c2cc5ba97d"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm _ m).",
                        "VernacExtend",
                        "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
                    ]
                },
                {
                    "command": [
                        "apply ones_add.",
                        "VernacExtend",
                        "45e0c5ed7a9e1a7cd1136c25849148b008ac992f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_mod_pow2",
            "line_nb": 790,
            "steps": [
                {
                    "command": [
                        "intros n m H.",
                        "VernacExtend",
                        "8f706f0ba9eb308f7dcaa2ee371cdcedf959ded8"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply mod_unique with (ones (n-m)).",
                        "VernacExtend",
                        "486d5beb46da5ea6cabc7f4b820e4e8533c56567"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_equiv.",
                        "VernacExtend",
                        "904b646718f9d2a758f8163f63d03ff9b2af6764"
                    ]
                },
                {
                    "command": [
                        "apply le_succ_l.",
                        "VernacExtend",
                        "0d9da945bcbd6148598e6f4ad7dd587a3c1cf95d"
                    ]
                },
                {
                    "command": [
                        "rewrite succ_pred; order_nz.",
                        "VernacExtend",
                        "b7cc29c85cc9b92c32336e4b6de36e385b4428c1"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add m n H) at 1.",
                        "VernacExtend",
                        "032259d29550f675afe0ecf8ed3cf2c2cc5ba97d"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm _ m).",
                        "VernacExtend",
                        "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
                    ]
                },
                {
                    "command": [
                        "apply ones_add.",
                        "VernacExtend",
                        "45e0c5ed7a9e1a7cd1136c25849148b008ac992f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_spec_low",
            "line_nb": 801,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply testbit_true.",
                        "VernacExtend",
                        "d87cd71c4267f8a8da975cc571e62f3a4c2cc0ed"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_div_pow2 by order.",
                        "VernacExtend",
                        "aed30ee776927544f3b60d258f5ff236e0f33ada"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (pow_1_r 2).",
                        "VernacExtend",
                        "a40cd2d684a0dd957030553775b9648d180ee93a"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_mod_pow2.",
                        "VernacExtend",
                        "08b4d21afade9516b17df6e8cf7fdb532013276d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_equiv.",
                        "VernacExtend",
                        "904b646718f9d2a758f8163f63d03ff9b2af6764"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl'.",
                        "VernacExtend",
                        "7c9a3b39ed2b376414aa623dd77af64f7690380f"
                    ]
                },
                {
                    "command": [
                        "apply le_add_le_sub_r.",
                        "VernacExtend",
                        "d6f179ad4c91c5ec9f041fe5a57cf60c7ac046cd"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "now apply le_succ_l.",
                        "VernacExtend",
                        "244c34558e9f448524071f26943611ce00fb4ec6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_spec_high",
            "line_nb": 813,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases n) as [EQ|LT]; rewrite ones_equiv.",
                        "VernacExtend",
                        "e0e09d8f19c7e49bb8c430b2dfb253a30c93266b"
                    ]
                },
                {
                    "command": [
                        "now rewrite EQ, pow_0_r, one_succ, pred_succ, bits_0.",
                        "VernacExtend",
                        "1b2af8f782b1356f43f0fca4f745d64de3675b83"
                    ]
                },
                {
                    "command": [
                        "apply bits_above_log2.",
                        "VernacExtend",
                        "b3d40490bc4ef94e0c0edff53a790ba9f7cc5187"
                    ]
                },
                {
                    "command": [
                        "rewrite log2_pred_pow2; trivial.",
                        "VernacExtend",
                        "ef2971256e199b8ab5dd2cb30178fc795bf3f93e"
                    ]
                },
                {
                    "command": [
                        "rewrite <-le_succ_l, succ_pred; order.",
                        "VernacExtend",
                        "bbcfb544ead16a78fad8af94f946bfd1b63da6ab"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_spec_iff",
            "line_nb": 821,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros H.",
                        "VernacExtend",
                        "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
                    ]
                },
                {
                    "command": [
                        "apply lt_nge.",
                        "VernacExtend",
                        "f6e8380c2e724f808a634a456c2e22a5c26fe738"
                    ]
                },
                {
                    "command": [
                        "intro H'.",
                        "VernacExtend",
                        "3160ba192fa58e5db60b3e67645ce925759bb788"
                    ]
                },
                {
                    "command": [
                        "apply ones_spec_high in H'.",
                        "VernacExtend",
                        "cd7abd8996bd9098b4f24987e90fd7e4fd6ecb00"
                    ]
                },
                {
                    "command": [
                        "rewrite H in H'; discriminate.",
                        "VernacExtend",
                        "f9c4cf11e7752d5ed5008617e1dbfd696bb71929"
                    ]
                },
                {
                    "command": [
                        "apply ones_spec_low.",
                        "VernacExtend",
                        "123f1c9646ce2481a9369ed71fda9fa16928e2a7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_spec_low",
            "line_nb": 831,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "now rewrite lxor_spec, ones_spec_low.",
                        "VernacExtend",
                        "b0fec5399806b0e5d4ca01c2a216c9b7eea00f9c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_spec_high",
            "line_nb": 836,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "now rewrite lxor_spec, ones_spec_high, xorb_false_r.",
                        "VernacExtend",
                        "e02c3823e67c220eb647dccc036eeb502bdfee0e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_involutive",
            "line_nb": 841,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 lnot_spec_high.",
                        "VernacExtend",
                        "dbeb24e9a06e1c4f2104d861a0f24b38fab1bbcd"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 lnot_spec_low, negb_involutive.",
                        "VernacExtend",
                        "d3623a5560af8f438646dc0b9442609bd0ccec25"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_0_l",
            "line_nb": 848,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "apply lxor_0_l.",
                        "VernacExtend",
                        "92d89ab8941a19aa89f31a8797d985bd3ec0e52f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_ones",
            "line_nb": 853,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "apply lxor_nilpotent.",
                        "VernacExtend",
                        "159fd4f3a035eab4310a435e65d8bd5e854c8a32"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_ones_low",
            "line_nb": 858,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, bits_above_log2; trivial.",
                        "VernacExtend",
                        "568ec2f5d7eeab1e19c022a4b32094082373dc03"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now rewrite ones_spec_low, orb_true_r.",
                        "VernacExtend",
                        "22317e3591246cf57b3b1a7080bc90a5424a5055"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_ones",
            "line_nb": 866,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now rewrite ones_spec_high, mod_pow2_bits_high, andb_false_r.",
                        "VernacExtend",
                        "350df7ce8fa6cd6bb781644e0e2fd19bb0060835"
                    ]
                },
                {
                    "command": [
                        "now rewrite ones_spec_low, mod_pow2_bits_low, andb_true_r.",
                        "VernacExtend",
                        "c475d32366ac2be038795f02e074d450c255a7ca"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_ones_low",
            "line_nb": 873,
            "steps": [
                {
                    "command": [
                        "intros; rewrite land_ones.",
                        "VernacExtend",
                        "a733b0fc1b39908133f8c6f67ee7de6dda348788"
                    ]
                },
                {
                    "command": [
                        "apply mod_small.",
                        "VernacExtend",
                        "02af0164545849947b8ea29beaae85f0d39f1223"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel.",
                        "VernacExtend",
                        "a275bd72837177b261847061972d00231f9411bc"
                    ]
                },
                {
                    "command": [
                        "rewrite log2_pow2; trivial using le_0_l.",
                        "VernacExtend",
                        "0c8f7fe391c4feca7310bf8e9ad660fa24d13c9e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ones_r",
            "line_nb": 879,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, shiftl_spec_high', shiftr_spec'; trivial.",
                        "VernacExtend",
                        "9c4201e91f9324a32366750630139cdd83b72813"
                    ]
                },
                {
                    "command": [
                        "rewrite sub_add; trivial.",
                        "VernacExtend",
                        "7df7f8caf8dcd3aec81ce09b9d966f9f2dc8f9ac"
                    ]
                },
                {
                    "command": [
                        "apply andb_true_r.",
                        "VernacExtend",
                        "4a85912afed262a7bde708d33768e2926365f6d5"
                    ]
                },
                {
                    "command": [
                        "now rewrite ones_spec_low, shiftl_spec_low, andb_false_r.",
                        "VernacExtend",
                        "6a9701af0ab471632dbdce97b92f8f56da9affb3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ones_r_low",
            "line_nb": 888,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, bits_above_log2; trivial.",
                        "VernacExtend",
                        "568ec2f5d7eeab1e19c022a4b32094082373dc03"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now rewrite ones_spec_low, andb_false_r.",
                        "VernacExtend",
                        "e1df3b061d84196373cba2e831f99c1536c34e8d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ones_l_low",
            "line_nb": 896,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, lnot_spec_high, bits_above_log2; trivial.",
                        "VernacExtend",
                        "99456d990b39c20881a1bb6996dc55c6d0961eaa"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now rewrite ones_spec_low, lnot_spec_low.",
                        "VernacExtend",
                        "c3c1c71345f95f8a37d9aace9baa5c89fc103604"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_lnot_diag",
            "line_nb": 904,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite lnot_spec_high, ones_spec_high; trivial.",
                        "VernacExtend",
                        "9533bb1b22b3042d078c905d6d48ff0b0a7b7fbe"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m].",
                        "VernacExtend",
                        "56ce3aa70ec051be4367a625dc8bb70c163d6462"
                    ]
                },
                {
                    "command": [
                        "rewrite lnot_spec_low, ones_spec_low; trivial.",
                        "VernacExtend",
                        "ff6c6ee1e5750b45706cd4f5e1b413e5cc1651b0"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m].",
                        "VernacExtend",
                        "56ce3aa70ec051be4367a625dc8bb70c163d6462"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_lnot_diag_low",
            "line_nb": 913,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "now rewrite lor_lnot_diag, lor_ones_low.",
                        "VernacExtend",
                        "f7007440c8e803a180d2b1632722a7fed1aef76d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_lnot_diag",
            "line_nb": 917,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite lnot_spec_high, ones_spec_high; trivial.",
                        "VernacExtend",
                        "9533bb1b22b3042d078c905d6d48ff0b0a7b7fbe"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m].",
                        "VernacExtend",
                        "56ce3aa70ec051be4367a625dc8bb70c163d6462"
                    ]
                },
                {
                    "command": [
                        "rewrite lnot_spec_low, ones_spec_low; trivial.",
                        "VernacExtend",
                        "ff6c6ee1e5750b45706cd4f5e1b413e5cc1651b0"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m].",
                        "VernacExtend",
                        "56ce3aa70ec051be4367a625dc8bb70c163d6462"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_lnot_diag_low",
            "line_nb": 926,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite land_lnot_diag, ldiff_ones_r_low.",
                        "VernacExtend",
                        "c975c9be355779786253fa41983f0ef1121b7ae5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_lor_low",
            "line_nb": 930,
            "steps": [
                {
                    "command": [
                        "intros a b n Ha Hb.",
                        "VernacExtend",
                        "bfcf7d81aa7688974eb7e808a2e46a38e594b8e1"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_high, lor_spec, !bits_above_log2; trivial.",
                        "VernacExtend",
                        "ff9e85e661ae0d3632664d8361f85f42b769d159"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec_low, lor_spec, negb_orb.",
                        "VernacExtend",
                        "53252e8aed6e8be6caeecb76414f4e38be746b1a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_land_low",
            "line_nb": 939,
            "steps": [
                {
                    "command": [
                        "intros a b n Ha Hb.",
                        "VernacExtend",
                        "bfcf7d81aa7688974eb7e808a2e46a38e594b8e1"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_high, land_spec, !bits_above_log2; trivial.",
                        "VernacExtend",
                        "16d85b9082d6c3ddb31e11891ed2823de1421abb"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec_low, land_spec, negb_andb.",
                        "VernacExtend",
                        "058a285344b81a756185868b2eaeabed8727b869"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_land_low",
            "line_nb": 948,
            "steps": [
                {
                    "command": [
                        "intros a b n Ha.",
                        "VernacExtend",
                        "51f9d9b49165c25dcaab25606a3c7f759bcfd242"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite (bits_above_log2 a m).",
                        "VernacExtend",
                        "18a56da45340540a08dd6a937f06f25cec326877"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_low; trivial.",
                        "VernacExtend",
                        "d57017477281d96c60266adfb1b843cbc5323a7a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_ldiff_low",
            "line_nb": 957,
            "steps": [
                {
                    "command": [
                        "intros a b n Ha Hb.",
                        "VernacExtend",
                        "bfcf7d81aa7688974eb7e808a2e46a38e594b8e1"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_high, ldiff_spec, !bits_above_log2; trivial.",
                        "VernacExtend",
                        "4273aa31a63c6546433814381e9401a071dab4bd"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec_low, ldiff_spec, negb_andb, negb_involutive.",
                        "VernacExtend",
                        "499008c43e030ba62ddc9d57412784f587a342a3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_lnot_lnot",
            "line_nb": 966,
            "steps": [
                {
                    "command": [
                        "intros a b n.",
                        "VernacExtend",
                        "5e31f7b7020b0ea280ae113065f75167acdb803c"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_high; trivial.",
                        "VernacExtend",
                        "71ea945ffb8741c2ceb18e633ae37ecb146a5d59"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_low, xorb_negb_negb; trivial.",
                        "VernacExtend",
                        "748cae7b1bc4fc3f83648177607d1e48f5d664ae"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_lxor_l",
            "line_nb": 973,
            "steps": [
                {
                    "command": [
                        "intros a b n.",
                        "VernacExtend",
                        "5e31f7b7020b0ea280ae113065f75167acdb803c"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_high, lxor_spec; trivial.",
                        "VernacExtend",
                        "4172b80546d8813071890fdd82d99b6aaf39c154"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_low, lxor_spec, negb_xorb_l; trivial.",
                        "VernacExtend",
                        "6e0a3d714009c2ce5feb7c69572dadd01b0a879f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_lxor_r",
            "line_nb": 980,
            "steps": [
                {
                    "command": [
                        "intros a b n.",
                        "VernacExtend",
                        "5e31f7b7020b0ea280ae113065f75167acdb803c"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_high, lxor_spec; trivial.",
                        "VernacExtend",
                        "4172b80546d8813071890fdd82d99b6aaf39c154"
                    ]
                },
                {
                    "command": [
                        "rewrite !lnot_spec_low, lxor_spec, negb_xorb_r; trivial.",
                        "VernacExtend",
                        "8dfb73ba82378c178ae66dc7f2a27fc740b89ccf"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_lor",
            "line_nb": 987,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "assert (a.[m] && b.[m] = false) by now rewrite <- land_spec, H, bits_0.",
                        "VernacExtend",
                        "419389c75b93a9dad62624d1cce1e7ca6d81ed9b"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m], b.[m].",
                        "VernacExtend",
                        "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_bits_unique",
            "line_nb": 993,
            "steps": [
                {
                    "command": [
                        "intros a n H H'.",
                        "VernacExtend",
                        "b3e664d686405bd02d05c99639bd6cdc75400e65"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases a) as [Ha|Ha].",
                        "VernacExtend",
                        "97c13d736ac3e9a28877084e991bcf405e839b10"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, bits_0 in H.",
                        "VernacExtend",
                        "d4e5dad1d248cb776076548d08f2ff4294909fc2"
                    ]
                },
                {
                    "command": [
                        "apply le_antisymm; apply le_ngt; intros LT.",
                        "VernacExtend",
                        "83453e5e165aef5a92635dfe4294b24ea023d555"
                    ]
                },
                {
                    "command": [
                        "specialize (H' _ LT).",
                        "VernacExtend",
                        "6dfc6b573593c7de2afcbb71d3c85e2e0883f899"
                    ]
                },
                {
                    "command": [
                        "now rewrite bit_log2 in H' by order.",
                        "VernacExtend",
                        "170b60872e25586c87296edea5aecb15e5aaf71a"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_above_log2 in H by order.",
                        "VernacExtend",
                        "e6e0a5f1a70ffa0ab5f94df073e70604cead8973"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_shiftr",
            "line_nb": 1002,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases a) as [Ha|Ha].",
                        "VernacExtend",
                        "97c13d736ac3e9a28877084e991bcf405e839b10"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, shiftr_0_l, log2_nonpos, sub_0_l by order.",
                        "VernacExtend",
                        "7ec4d672cb8c66d40049050bf27cfc1810047af5"
                    ]
                },
                {
                    "command": [
                        "destruct (lt_ge_cases (log2 a) n).",
                        "VernacExtend",
                        "17ea8708c078789022ddecb2544d3b4e319ea7ff"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_eq_0, log2_nonpos by order.",
                        "VernacExtend",
                        "65ecf8822e65193786d9ffd359d407ebfc081407"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "rewrite sub_0_le; order.",
                        "VernacExtend",
                        "2fedac1a4e279216ff275c8a284d1a3f1e04f773"
                    ]
                },
                {
                    "command": [
                        "apply log2_bits_unique.",
                        "VernacExtend",
                        "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftr_spec', sub_add, bit_log2 by order.",
                        "VernacExtend",
                        "5da316980795af6a5da27973f639694ed6416901"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_spec'; trivial.",
                        "VernacExtend",
                        "68a42a6f564786f47f8014b69295af99bd176a56"
                    ]
                },
                {
                    "command": [
                        "apply bits_above_log2; try order.",
                        "VernacExtend",
                        "a716c581775e601af355c50b441cd9563b651a59"
                    ]
                },
                {
                    "command": [
                        "now apply lt_sub_lt_add_r.",
                        "VernacExtend",
                        "8464a021270f4e632ffeffa5d445f4c1091194a7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_shiftl",
            "line_nb": 1017,
            "steps": [
                {
                    "command": [
                        "intros a n Ha.",
                        "VernacExtend",
                        "d6ba77e1f95ba08a919fa5f24a079ddce9e4e348"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2, add_comm by trivial.",
                        "VernacExtend",
                        "1851e9741c49cd1ad8cbb73d17966367abf74b8a"
                    ]
                },
                {
                    "command": [
                        "apply log2_mul_pow2.",
                        "VernacExtend",
                        "12615a0d4888bab154a69241b342b8fde12f6924"
                    ]
                },
                {
                    "command": [
                        "generalize (le_0_l a); order.",
                        "VernacExtend",
                        "8fbf902159f90db3a2db7de8d6d918618f824232"
                    ]
                },
                {
                    "command": [
                        "apply le_0_l.",
                        "VernacExtend",
                        "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_lor",
            "line_nb": 1024,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall a b, a<=b -> log2 (lor a b) == log2 b).",
                        "VernacExtend",
                        "d7ad6d723f908ff43de13723013496e5e4b790e8"
                    ]
                },
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_0_gt_0_cases a) as [Ha|Ha].",
                        "VernacExtend",
                        "97c13d736ac3e9a28877084e991bcf405e839b10"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, lor_0_l.",
                        "VernacExtend",
                        "0ec00f4bedc81aecdf7e78b88c3d114926163f8f"
                    ]
                },
                {
                    "command": [
                        "apply log2_bits_unique.",
                        "VernacExtend",
                        "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
                    ]
                },
                {
                    "command": [
                        "now rewrite lor_spec, bit_log2, orb_true_r by order.",
                        "VernacExtend",
                        "95b3c0b0f3b62a4d54b2500fd98d22db1c334f29"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "assert (H' := log2_le_mono _ _ H).",
                        "VernacExtend",
                        "4d4e4026aef18ea0b2ddf98c22b386acb82fe3de"
                    ]
                },
                {
                    "command": [
                        "now rewrite lor_spec, 2 bits_above_log2 by order.",
                        "VernacExtend",
                        "e0ebfe7a991eb4bd07f22c7a7813bfc6f61533bc"
                    ]
                },
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b) as [H|H].",
                        "VernacExtend",
                        "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
                    ]
                },
                {
                    "command": [
                        "rewrite max_r by now apply log2_le_mono.",
                        "VernacExtend",
                        "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "rewrite max_l by now apply log2_le_mono.",
                        "VernacExtend",
                        "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
                    ]
                },
                {
                    "command": [
                        "rewrite lor_comm.",
                        "VernacExtend",
                        "4c2f461feb6c513d472a6d4b13cf48331d73e883"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_land",
            "line_nb": 1042,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall a b, a<=b -> log2 (land a b) <= log2 a).",
                        "VernacExtend",
                        "d3727f960c55f634f4f3709e63f22b87da447bb3"
                    ]
                },
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "apply le_ngt.",
                        "VernacExtend",
                        "b888642724b5334a161c342c1f1704e27e04178b"
                    ]
                },
                {
                    "command": [
                        "intros H'.",
                        "VernacExtend",
                        "d7903418c9c01fda86d2cc847b39424719d50154"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_decidable (land a b) 0) as [EQ|NEQ].",
                        "VernacExtend",
                        "e941e3aac966f4d549147dea38c511eddfa32611"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ in H'.",
                        "VernacExtend",
                        "9c71860b2a33dcbc9822344a1bfcd622550eb02f"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel in H'.",
                        "VernacExtend",
                        "ce5ea61f674cb01cc404902763b4b5cff2d349f8"
                    ]
                },
                {
                    "command": [
                        "generalize (le_0_l a); order.",
                        "VernacExtend",
                        "8fbf902159f90db3a2db7de8d6d918618f824232"
                    ]
                },
                {
                    "command": [
                        "generalize (bit_log2 (land a b) NEQ).",
                        "VernacExtend",
                        "ed330d2ba7c267ae587c6eac1f7dc0ddda651709"
                    ]
                },
                {
                    "command": [
                        "now rewrite land_spec, bits_above_log2.",
                        "VernacExtend",
                        "2c3a3ddd1aee9793db927bf21b30fa9a27d96375"
                    ]
                },
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b) as [H|H].",
                        "VernacExtend",
                        "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
                    ]
                },
                {
                    "command": [
                        "rewrite min_l by now apply log2_le_mono.",
                        "VernacExtend",
                        "5cdf5f4f3bd226f0ab7df767f85889200494d5cf"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "rewrite min_r by now apply log2_le_mono.",
                        "VernacExtend",
                        "327ca3e464ea0823bd04bb549e286768acbff66d"
                    ]
                },
                {
                    "command": [
                        "rewrite land_comm.",
                        "VernacExtend",
                        "f732c31190809e3ea2440954f59f54f341d97e6c"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_lxor",
            "line_nb": 1061,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall a b, a<=b -> log2 (lxor a b) <= log2 b).",
                        "VernacExtend",
                        "eb53cc686948fd1b9c28dad4e235645959fc2b49"
                    ]
                },
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "apply le_ngt.",
                        "VernacExtend",
                        "b888642724b5334a161c342c1f1704e27e04178b"
                    ]
                },
                {
                    "command": [
                        "intros H'.",
                        "VernacExtend",
                        "d7903418c9c01fda86d2cc847b39424719d50154"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_decidable (lxor a b) 0) as [EQ|NEQ].",
                        "VernacExtend",
                        "f62765e39526fb9a3b249aa121fee8ae4830bd95"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ in H'.",
                        "VernacExtend",
                        "9c71860b2a33dcbc9822344a1bfcd622550eb02f"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel in H'.",
                        "VernacExtend",
                        "ce5ea61f674cb01cc404902763b4b5cff2d349f8"
                    ]
                },
                {
                    "command": [
                        "generalize (le_0_l a); order.",
                        "VernacExtend",
                        "8fbf902159f90db3a2db7de8d6d918618f824232"
                    ]
                },
                {
                    "command": [
                        "generalize (bit_log2 (lxor a b) NEQ).",
                        "VernacExtend",
                        "7a6481f53c4991ee3835539614fe3d6d86c12523"
                    ]
                },
                {
                    "command": [
                        "rewrite lxor_spec, 2 bits_above_log2; try order.",
                        "VernacExtend",
                        "116a488234e374d361e46a46d2b9f92f0fe04124"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "apply le_lt_trans with (log2 b); trivial.",
                        "VernacExtend",
                        "ac3d9de61463e95b6077b672c8e98bd9f80b82c1"
                    ]
                },
                {
                    "command": [
                        "now apply log2_le_mono.",
                        "VernacExtend",
                        "4b96f1974b296b0ba538c64667593a2e64e1940b"
                    ]
                },
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b) as [H|H].",
                        "VernacExtend",
                        "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
                    ]
                },
                {
                    "command": [
                        "rewrite max_r by now apply log2_le_mono.",
                        "VernacExtend",
                        "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "rewrite max_l by now apply log2_le_mono.",
                        "VernacExtend",
                        "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
                    ]
                },
                {
                    "command": [
                        "rewrite lxor_comm.",
                        "VernacExtend",
                        "7f47314bff513a0781807ef1fc825c31ad63f300"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_bit0",
            "line_nb": 1087,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite !bit0_odd, odd_add.",
                        "VernacExtend",
                        "d1e775aa95c86803458a3cc2bb323bd86610e635"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add3_bit0",
            "line_nb": 1091,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite !add_bit0.",
                        "VernacExtend",
                        "1ba5ed33ff16a472a1be759076d02801174d1fe5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add3_bits_div2",
            "line_nb": 1095,
            "steps": [
                {
                    "command": [
                        "assert (H : 1+1 == 2) by now nzsimpl'.",
                        "VernacExtend",
                        "00e34f7f5316478c971c28d6bb0d3ea571bc57f5"
                    ]
                },
                {
                    "command": [
                        "intros [|] [|] [|]; simpl; rewrite ?add_0_l, ?add_0_r, ?H; (apply div_same; order') || (apply div_small; order') || idtac.",
                        "VernacExtend",
                        "77ead1345fe876325bfccd91ca343ec7fb5736b4"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with 1.",
                        "VernacExtend",
                        "fa7cbe03080cad8e8d2490444d92ad533191da52"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl'.",
                        "VernacExtend",
                        "7c9a3b39ed2b376414aa623dd77af64f7690380f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_carry_div2",
            "line_nb": 1103,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- add3_bits_div2.",
                        "VernacExtend",
                        "4e66cbc35f7e6ef7d05ab6561ac03e74c44c3bf6"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm ((a/2)+_)).",
                        "VernacExtend",
                        "11ab02ebe67129672f132b607d78f49904536e1a"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div_add by order'.",
                        "VernacExtend",
                        "2d069085cfa645060d4267fe32d1248767167c1e"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite <- !div2_div, mul_comm, mul_add_distr_l.",
                        "VernacExtend",
                        "7947ba224a9e02d5497643ab7492b30df3140c52"
                    ]
                },
                {
                    "command": [
                        "rewrite (div2_odd a), <- bit0_odd at 1.",
                        "VernacExtend",
                        "32a47d105fc5ed8ed19ac651e4afc17ac8953308"
                    ]
                },
                {
                    "command": [
                        "fold (b2n a.[0]).",
                        "VernacExtend",
                        "aa0cf272e447d51f611b991e30113a47dad51370"
                    ]
                },
                {
                    "command": [
                        "rewrite (div2_odd b), <- bit0_odd at 1.",
                        "VernacExtend",
                        "0032bf843788deea3d8b2f9a351f7b7694a7a577"
                    ]
                },
                {
                    "command": [
                        "fold (b2n b.[0]).",
                        "VernacExtend",
                        "637be326d7835d118431c98006b14d5ebeaaf847"
                    ]
                },
                {
                    "command": [
                        "rewrite add_shuffle1.",
                        "VernacExtend",
                        "c8390847bd7b378d69f69704430aa5b2052b2926"
                    ]
                },
                {
                    "command": [
                        "rewrite <-(add_assoc _ _ c0).",
                        "VernacExtend",
                        "e7c60e7421d4307a3bca3089481a7c69fcae6e72"
                    ]
                },
                {
                    "command": [
                        "apply add_comm.",
                        "VernacExtend",
                        "432c5d4cf69fbe3dde2979438ab90d88539f0993"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_carry_bits",
            "line_nb": 1118,
            "steps": [
                {
                    "command": [
                        "intros a b c0.",
                        "VernacExtend",
                        "407b376272a2dbd6b9fa1a1165d568cefd85f086"
                    ]
                },
                {
                    "command": [
                        "set (n:=max a b).",
                        "VernacExtend",
                        "57e0779d846b72bce8aa45ccd79afbe850048470"
                    ]
                },
                {
                    "command": [
                        "assert (Ha : a<2^n).",
                        "VernacExtend",
                        "92dcd9f0cd7ec36e4567cae7446dba04d3f0260f"
                    ]
                },
                {
                    "command": [
                        "apply lt_le_trans with (2^a).",
                        "VernacExtend",
                        "9004ba9525a0f400ba3e4a6ce529193255aa8c77"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_lin_r, lt_1_2.",
                        "VernacExtend",
                        "a3e54d27ea23161b3cb777384b7cb0e88d0afa08"
                    ]
                },
                {
                    "command": [
                        "apply pow_le_mono_r.",
                        "VernacExtend",
                        "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "unfold n.",
                        "VernacExtend",
                        "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b); [rewrite max_r|rewrite max_l]; order'.",
                        "VernacExtend",
                        "60a2664c6b6dae4660a8f065157365cd2b1e277a"
                    ]
                },
                {
                    "command": [
                        "assert (Hb : b<2^n).",
                        "VernacExtend",
                        "c38e0c5dafc2d117833be86c3fbe309335a7165a"
                    ]
                },
                {
                    "command": [
                        "apply lt_le_trans with (2^b).",
                        "VernacExtend",
                        "5762c4f00327168096217713bcf42b2376b94afd"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_lin_r, lt_1_2.",
                        "VernacExtend",
                        "a3e54d27ea23161b3cb777384b7cb0e88d0afa08"
                    ]
                },
                {
                    "command": [
                        "apply pow_le_mono_r.",
                        "VernacExtend",
                        "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "unfold n.",
                        "VernacExtend",
                        "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b); [rewrite max_r|rewrite max_l]; order'.",
                        "VernacExtend",
                        "60a2664c6b6dae4660a8f065157365cd2b1e277a"
                    ]
                },
                {
                    "command": [
                        "clearbody n.",
                        "VernacExtend",
                        "386111d262ff0d2e91a94960061b347e173ed743"
                    ]
                },
                {
                    "command": [
                        "revert a b c0 Ha Hb.",
                        "VernacExtend",
                        "35f5020ca4431b034ef504dae376fc6eac9dd296"
                    ]
                },
                {
                    "command": [
                        "induct n.",
                        "VernacExtend",
                        "65da2a07da20377fedd046879f630e8441375e8e"
                    ]
                },
                {
                    "command": [
                        "intros a b c0.",
                        "VernacExtend",
                        "407b376272a2dbd6b9fa1a1165d568cefd85f086"
                    ]
                },
                {
                    "command": [
                        "rewrite !pow_0_r, !one_succ, !lt_succ_r.",
                        "VernacExtend",
                        "14152416fa0052f95f9610b24d27e79cd8106ad0"
                    ]
                },
                {
                    "command": [
                        "intros Ha Hb.",
                        "VernacExtend",
                        "0c4ce3bbd15ba18416ad16c4ce047ec9c705752c"
                    ]
                },
                {
                    "command": [
                        "exists c0.",
                        "VernacExtend",
                        "bfb656b98625019ff0f93ca16b02871e551a2f2f"
                    ]
                },
                {
                    "command": [
                        "setoid_replace a with 0 by (generalize (le_0_l a); order').",
                        "VernacExtend",
                        "a1c8b4590386dd83b4caf846a08138d295f3addd"
                    ]
                },
                {
                    "command": [
                        "setoid_replace b with 0 by (generalize (le_0_l b); order').",
                        "VernacExtend",
                        "0b4348efb3842b378917a933cc21c2feee084fa8"
                    ]
                },
                {
                    "command": [
                        "rewrite !add_0_l, !lxor_0_l, !lor_0_r, !land_0_r, !lor_0_r.",
                        "VernacExtend",
                        "8031e13fde9da3bf7d9a48fff3e60004467ee645"
                    ]
                },
                {
                    "command": [
                        "rewrite b2n_div2, b2n_bit0; now repeat split.",
                        "VernacExtend",
                        "6b9cfbdc8d888aba595b8a911897d14de61040bb"
                    ]
                },
                {
                    "command": [
                        "intros n IH a b c0 Ha Hb.",
                        "VernacExtend",
                        "dd091bb57ba184df1be44584880dd5e49ff359a2"
                    ]
                },
                {
                    "command": [
                        "set (c1:=nextcarry a.[0] b.[0] c0).",
                        "VernacExtend",
                        "3780c57e2ea6ff6c1e24b0c77076e0bf5be8058d"
                    ]
                },
                {
                    "command": [
                        "destruct (IH (a/2) (b/2) c1) as (c & IH1 & IH2 & Hc); clear IH.",
                        "VernacExtend",
                        "cd2ad205be6ebd0ef7406312f4bb759460de2262"
                    ]
                },
                {
                    "command": [
                        "apply div_lt_upper_bound; trivial.",
                        "VernacExtend",
                        "332bf023e4c7fb834d3173111501a6ddac71f845"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_succ_r'.",
                        "VernacExtend",
                        "dad826843f5998e8848ad93ae0de14439b298c15"
                    ]
                },
                {
                    "command": [
                        "apply div_lt_upper_bound; trivial.",
                        "VernacExtend",
                        "332bf023e4c7fb834d3173111501a6ddac71f845"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_succ_r'.",
                        "VernacExtend",
                        "dad826843f5998e8848ad93ae0de14439b298c15"
                    ]
                },
                {
                    "command": [
                        "exists (c0 + 2*c).",
                        "VernacExtend",
                        "d1d82016be5e55061823ec17268c3169dbcad62e"
                    ]
                },
                {
                    "command": [
                        "repeat split.",
                        "VernacExtend",
                        "7968f2448e3e51b1de42f5c433248f4a827b4da2"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (zero_or_succ m) as [EQ|[m' EQ]]; rewrite EQ; clear EQ.",
                        "VernacExtend",
                        "c30510047073105a32d1b8f7abda76392bedb946"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_b2n_double_bit0, add3_bit0, b2n_bit0.",
                        "VernacExtend",
                        "398398a130b9fac43113c18dfb72f63f9486d974"
                    ]
                },
                {
                    "command": [
                        "rewrite <- !div2_bits, <- 2 lxor_spec.",
                        "VernacExtend",
                        "881f77aa4776aabf8626c4bff1075fce825a6504"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite add_b2n_double_div2, <- IH1.",
                        "VernacExtend",
                        "5af91c26316046b2349c58bccc2dabbb36e65dd4"
                    ]
                },
                {
                    "command": [
                        "apply add_carry_div2.",
                        "VernacExtend",
                        "5076c29456b4922eb480da99250f4fe823396a41"
                    ]
                },
                {
                    "command": [
                        "rewrite add_b2n_double_div2.",
                        "VernacExtend",
                        "c9cc1cf50ea5bd7d48006132891960ea2825b0e7"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (zero_or_succ m) as [EQ|[m' EQ]]; rewrite EQ; clear EQ.",
                        "VernacExtend",
                        "c30510047073105a32d1b8f7abda76392bedb946"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_b2n_double_bit0.",
                        "VernacExtend",
                        "06b26316380941c9f36353039e82cc1b9756f08b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- !div2_bits, IH2.",
                        "VernacExtend",
                        "d0c60352785a805d3e67d95157415c5eac33fb81"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_b2n_double_div2.",
                        "VernacExtend",
                        "1e0c81740442dae4a465123fe48aad8f88151744"
                    ]
                },
                {
                    "command": [
                        "apply add_b2n_double_bit0.",
                        "VernacExtend",
                        "00cb619d6fc0df7056bc81831f5db71dd5d7ace5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_bit1",
            "line_nb": 1173,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
                        "VernacExtend",
                        "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
                    ]
                },
                {
                    "command": [
                        "simpl in EQ1; rewrite add_0_r in EQ1.",
                        "VernacExtend",
                        "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ1.",
                        "VernacExtend",
                        "82ce3af647ca06e0a77b88ceef0093caf16824f6"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "f_equal.",
                        "VernacExtend",
                        "dfce814d1efcef60f8330516ad88155a3a5ec317"
                    ]
                },
                {
                    "command": [
                        "rewrite one_succ, <- div2_bits, EQ2.",
                        "VernacExtend",
                        "a2e4eb8cc2442a4ed994352a26ffe9c296b23c40"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "rewrite Hc.",
                        "VernacExtend",
                        "fc5aedf7a3e2d990ae51448e074500a246f368e9"
                    ]
                },
                {
                    "command": [
                        "simpl.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "apply orb_false_r.",
                        "VernacExtend",
                        "c0fa87fb1baa1cbcd361805f26554fb59f562524"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "nocarry_equiv",
            "line_nb": 1186,
            "steps": [
                {
                    "command": [
                        "intros a b c H H'.",
                        "VernacExtend",
                        "2ab3b5830653505220d4b4702e30e00048f726ed"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros EQ; rewrite EQ in *.",
                        "VernacExtend",
                        "30c2b48e39faae7dacee96152f8400b00817d58e"
                    ]
                },
                {
                    "command": [
                        "rewrite div_0_l in H by order'.",
                        "VernacExtend",
                        "1e3fdfec9ee96e0e3e352186e239ccbdc61144bb"
                    ]
                },
                {
                    "command": [
                        "symmetry in H.",
                        "VernacExtend",
                        "5ef7cf40d6f1a8a9f9fae5220b667eef42ea5534"
                    ]
                },
                {
                    "command": [
                        "now apply lor_eq_0_l in H.",
                        "VernacExtend",
                        "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
                    ]
                },
                {
                    "command": [
                        "intros EQ.",
                        "VernacExtend",
                        "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ, lor_0_l in H.",
                        "VernacExtend",
                        "9aa2f39b7d005733c3b2dab1b09dc10cbb2ed500"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj_0.",
                        "VernacExtend",
                        "698e9c30413ded30d29ae511a90beb364fc87166"
                    ]
                },
                {
                    "command": [
                        "induct n.",
                        "VernacExtend",
                        "65da2a07da20377fedd046879f630e8441375e8e"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "intros n IH.",
                        "VernacExtend",
                        "29e262b3c640389d376f6327ae2c3d4078c1f25d"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div2_bits, H.",
                        "VernacExtend",
                        "9354ae301d5cd0970af6343678cca353f5ccea42"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "now rewrite IH.",
                        "VernacExtend",
                        "81522b1f7744483b2809ae9ad2e40d948f1f0b36"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_nocarry_lxor",
            "line_nb": 1203,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
                        "VernacExtend",
                        "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
                    ]
                },
                {
                    "command": [
                        "simpl in EQ1; rewrite add_0_r in EQ1.",
                        "VernacExtend",
                        "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ1.",
                        "VernacExtend",
                        "82ce3af647ca06e0a77b88ceef0093caf16824f6"
                    ]
                },
                {
                    "command": [
                        "apply (nocarry_equiv a b c) in H; trivial.",
                        "VernacExtend",
                        "0e8b53c8017c2a86bda203bd58e74f401d8813da"
                    ]
                },
                {
                    "command": [
                        "rewrite H.",
                        "VernacExtend",
                        "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
                    ]
                },
                {
                    "command": [
                        "now rewrite lxor_0_r.",
                        "VernacExtend",
                        "34dd7f7f2827831bdbc1ed243d4804719e3aa2e2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_le",
            "line_nb": 1212,
            "steps": [
                {
                    "command": [
                        "cut (forall n a b, a < 2^n -> ldiff a b == 0 -> a <= b).",
                        "VernacExtend",
                        "e6a82a0ec29b0d562d23d44ff0d0e7476aeddaf6"
                    ]
                },
                {
                    "command": [
                        "intros H a b.",
                        "VernacExtend",
                        "6be060610017a04b61bd491d3e28a325dca1180f"
                    ]
                },
                {
                    "command": [
                        "apply (H a), pow_gt_lin_r; order'.",
                        "VernacExtend",
                        "7dcf6fc871a1e2fefddf6f5c443c5fb13b3a5998"
                    ]
                },
                {
                    "command": [
                        "induct n.",
                        "VernacExtend",
                        "65da2a07da20377fedd046879f630e8441375e8e"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha _.",
                        "VernacExtend",
                        "651026c02a20baef8f4c4c7a101acbe3b6892dd8"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_0_r, one_succ, lt_succ_r in Ha.",
                        "VernacExtend",
                        "58dddd09b1f4958f569327d0c59ae5653fe0640f"
                    ]
                },
                {
                    "command": [
                        "assert (Ha' : a == 0) by (generalize (le_0_l a); order').",
                        "VernacExtend",
                        "cb7dd611d83bab1cee14669dd5a886f15459b592"
                    ]
                },
                {
                    "command": [
                        "rewrite Ha'.",
                        "VernacExtend",
                        "36c861e6a4bc16e516e416a3fbf6f0a98e5251f8"
                    ]
                },
                {
                    "command": [
                        "apply le_0_l.",
                        "VernacExtend",
                        "606697e0b4a3c1f2b140a14e33e5da526da6c9a2"
                    ]
                },
                {
                    "command": [
                        "intros n IH a b Ha H.",
                        "VernacExtend",
                        "ca78737f29c5589ebeec989f9fb935571c81265d"
                    ]
                },
                {
                    "command": [
                        "assert (NEQ : 2 ~= 0) by order'.",
                        "VernacExtend",
                        "ea911a2597f99042c343feeff60582cc8d16268b"
                    ]
                },
                {
                    "command": [
                        "rewrite (div_mod a 2 NEQ), (div_mod b 2 NEQ).",
                        "VernacExtend",
                        "85db18babe080ccb4cbd923b9cd92c5cedda047e"
                    ]
                },
                {
                    "command": [
                        "apply add_le_mono.",
                        "VernacExtend",
                        "8e626a1b2961fac863622633a1c4d74b9f2577bf"
                    ]
                },
                {
                    "command": [
                        "apply mul_le_mono_l.",
                        "VernacExtend",
                        "8f1089037c6f9bde5336f866ab87af0f039dfcce"
                    ]
                },
                {
                    "command": [
                        "apply IH.",
                        "VernacExtend",
                        "88103d45393d3ee3ab547447d913543854db8cea"
                    ]
                },
                {
                    "command": [
                        "apply div_lt_upper_bound; trivial.",
                        "VernacExtend",
                        "332bf023e4c7fb834d3173111501a6ddac71f845"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_succ_r'.",
                        "VernacExtend",
                        "dad826843f5998e8848ad93ae0de14439b298c15"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (pow_1_r 2), <- 2 shiftr_div_pow2.",
                        "VernacExtend",
                        "1e23cfeb577031aa60af8708d6050c8bb1437e84"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- shiftr_ldiff, H, shiftr_div_pow2, pow_1_r, div_0_l.",
                        "VernacExtend",
                        "4990b1d045b76d29f2e3c4fcb48360ed7213503e"
                    ]
                },
                {
                    "command": [
                        "rewrite <- 2 bit0_mod.",
                        "VernacExtend",
                        "38531df94a140c4ebf3674cc69c34a4175307598"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj_iff in H.",
                        "VernacExtend",
                        "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
                    ]
                },
                {
                    "command": [
                        "specialize (H 0).",
                        "VernacExtend",
                        "fe4ed323e7d8083878d72a7b6dca83d9d9a08c27"
                    ]
                },
                {
                    "command": [
                        "rewrite ldiff_spec, bits_0 in H.",
                        "VernacExtend",
                        "6ea6680db19c422f360ae5902cddcbc698ec228a"
                    ]
                },
                {
                    "command": [
                        "destruct a.[0], b.[0]; try discriminate; simpl; order'.",
                        "VernacExtend",
                        "3e17c5bf7e8c67bf4f6338b7c62c3b1270157606"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sub_nocarry_ldiff",
            "line_nb": 1238,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "apply add_cancel_r with b.",
                        "VernacExtend",
                        "34be3ff97429694b40dca0e7baccf86f537070b0"
                    ]
                },
                {
                    "command": [
                        "rewrite sub_add.",
                        "VernacExtend",
                        "cc89d6d3d76f99fe134079c6846321fb3a3b4f6c"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "rewrite add_nocarry_lxor.",
                        "VernacExtend",
                        "8a45c489e01888030a6cb39878a0f7962c17b80b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj_iff in H.",
                        "VernacExtend",
                        "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
                    ]
                },
                {
                    "command": [
                        "specialize (H m).",
                        "VernacExtend",
                        "78265905ec9cd978885b4d302be0e577da72df5e"
                    ]
                },
                {
                    "command": [
                        "rewrite ldiff_spec, bits_0 in H.",
                        "VernacExtend",
                        "6ea6680db19c422f360ae5902cddcbc698ec228a"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m], b.[m].",
                        "VernacExtend",
                        "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
                    ]
                },
                {
                    "command": [
                        "apply land_ldiff.",
                        "VernacExtend",
                        "18a05575bb27adc62e01a0df64629ad9656f0d77"
                    ]
                },
                {
                    "command": [
                        "now apply ldiff_le.",
                        "VernacExtend",
                        "b86052b430ca09552af5279396d1a6315167e374"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_lnot_diag_low",
            "line_nb": 1252,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "assert (H' := land_lnot_diag_low a n H).",
                        "VernacExtend",
                        "d3c0b254aab121dd6da05e9103762db2da5ff2c7"
                    ]
                },
                {
                    "command": [
                        "rewrite add_nocarry_lxor, lxor_lor by trivial.",
                        "VernacExtend",
                        "d4ad1fa0faa91383e3e9c7e1f37567d0618690be"
                    ]
                },
                {
                    "command": [
                        "now apply lor_lnot_diag_low.",
                        "VernacExtend",
                        "eeaaa2867eff7067cc4d98897214be6eb5a914f0"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_sub_low",
            "line_nb": 1258,
            "steps": [
                {
                    "command": [
                        "intros a n H.",
                        "VernacExtend",
                        "83e05726caf9ce1fdae9ce288ac5b0f9395b879f"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- (add_lnot_diag_low a n H), add_comm, add_sub.",
                        "VernacExtend",
                        "89112a26d69e93d834537f3aa8bc7fb75ecf8477"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_nocarry_lt_pow2",
            "line_nb": 1262,
            "steps": [
                {
                    "command": [
                        "intros a b n H Ha Hb.",
                        "VernacExtend",
                        "d50040e77487a2966970513cdc8f69d0cd933a24"
                    ]
                },
                {
                    "command": [
                        "rewrite add_nocarry_lxor by trivial.",
                        "VernacExtend",
                        "f9fbb636808e5cf563825ac7f3718496a344e2f0"
                    ]
                },
                {
                    "command": [
                        "apply div_small_iff.",
                        "VernacExtend",
                        "e545ed8990c020a434b9524e1a6c3e46a82c0f01"
                    ]
                },
                {
                    "command": [
                        "order_nz.",
                        "VernacExtend",
                        "3cd5a34476e3b2d2c94fd4baad2df04c2a405ca5"
                    ]
                },
                {
                    "command": [
                        "rewrite <- shiftr_div_pow2, shiftr_lxor, !shiftr_div_pow2.",
                        "VernacExtend",
                        "4e0754e66e3fd59a0aae5a83f46fdef8d8767a6d"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 div_small by trivial.",
                        "VernacExtend",
                        "aea08539023df0d5940cac4d872b7c9da02c9e79"
                    ]
                },
                {
                    "command": [
                        "apply lxor_0_l.",
                        "VernacExtend",
                        "92d89ab8941a19aa89f31a8797d985bd3ec0e52f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_nocarry_mod_lt_pow2",
            "line_nb": 1271,
            "steps": [
                {
                    "command": [
                        "intros a b n H.",
                        "VernacExtend",
                        "12a02020aff8a5b9ac8c57d334096740d9e90907"
                    ]
                },
                {
                    "command": [
                        "apply add_nocarry_lt_pow2.",
                        "VernacExtend",
                        "d5450b7fc9e724c97d6ceb2df277e7b29337d1b6"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now rewrite mod_pow2_bits_high.",
                        "VernacExtend",
                        "fe2cec459603fe25987ac0125208b9ea66158ff1"
                    ]
                },
                {
                    "command": [
                        "now rewrite !mod_pow2_bits_low, <- land_spec, H, bits_0.",
                        "VernacExtend",
                        "c3066ab8909a805674c4a5c71820629dbcdc00c8"
                    ]
                },
                {
                    "command": [
                        "apply mod_upper_bound; order_nz.",
                        "VernacExtend",
                        "f50323defb858f68e22d530849e3dc6d53cc7099"
                    ]
                },
                {
                    "command": [
                        "apply mod_upper_bound; order_nz.",
                        "VernacExtend",
                        "f50323defb858f68e22d530849e3dc6d53cc7099"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}