#-- Synopsys, Inc.
#-- Project file /home/elicahill/lscc/iCEcube2.2017.08/sbt_backend/Projects/test/test_syn.prj
#project files
add_file -verilog -lib work ../sources_1/imports/new/top.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/round2in1.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder_h.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/sha3_high_throughput.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/rconst2in1.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation_h.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder1_h.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/padder1_l.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/round.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/padder_l.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/f_permutation_l.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/rconst.v
add_file -verilog -lib work ../sources_1/imports/hdl/Simon_bit_serial_datapath_FPGA.v
add_file -verilog -lib work ../sources_1/imports/hdl/Simon_bit_serial_key_expansion_FPGA.v
add_file -verilog -lib work ../sources_1/imports/hdl/simon_core.v
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd

#implementation: "test_Implmnt"
impl -add sap_base_Implmnt -type fpga

#implementation attributes
set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40HX8K
set_option -package CT256
set_option -speed_grade 
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0

# Silicon Blue iCE40
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 2
set_option -fixgeneratedclocks 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_format "edif"
project -result_file ./sap_base_Implmnt/sap_base.edf
project -log_file ./sap_base_Implmnt/sap_base.srr
impl -active "sap_base_Implmnt"
project -run synthesis -clean
