
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122886                       # Number of seconds simulated
sim_ticks                                122886319136                       # Number of ticks simulated
final_tick                               1180745140449                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118831                       # Simulator instruction rate (inst/s)
host_op_rate                                   153009                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3384423                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927084                       # Number of bytes of host memory used
host_seconds                                 36309.38                       # Real time elapsed on the host
sim_insts                                  4314693267                       # Number of instructions simulated
sim_ops                                    5555647238                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4097280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2473600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4366720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2243712                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13187840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2990848                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2990848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        32010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19325                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        34115                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17529                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                103030                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23366                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23366                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33342035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20129173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35534631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18258436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107317398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24338332                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24338332                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24338332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33342035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20129173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35534631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18258436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              131655730                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147522593                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185441                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19093422                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9388184                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675286                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437596                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87476                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104535650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128088343                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185441                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11112882                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27199531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265489                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6672201                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12110532                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142707490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115507959     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783735      1.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363010      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381894      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270417      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125674      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779027      0.55%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979919      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515855      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142707490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157165                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868263                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103353258                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8099882                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26850468                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110216                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293657                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732623                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6452                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154492395                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51082                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293657                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103871533                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5245080                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1670599                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26433213                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1193400                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153028962                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4170                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401864                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        40209                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214102969                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713272683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713272683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45843744                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33693                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17671                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3824300                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189201                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309236                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688589                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149159861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139215417                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108552                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25207133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57173553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1648                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142707490                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577858                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85295948     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23748450     16.64%     76.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11968915      8.39%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808970      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907811      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702471      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3061581      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117610      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95734      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142707490                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976848     74.93%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155014     11.89%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171780     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114981933     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013238      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361260     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842964      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139215417                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943689                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303642                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009364                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422550518                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174401351                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135101898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140519059                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200758                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977072                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1080                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158347                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293657                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4503747                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       264229                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149193553                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1161394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189201                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900017                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17670                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234963                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136841793                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111533                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373624                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952678                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296647                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841145                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927599                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135107280                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135101898                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81533198                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221182110                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915805                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368625                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26782093                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958406                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138413833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884463                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703983                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89312165     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508967     16.26%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811092      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816488      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3762966      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535782      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562665      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095127      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008581      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138413833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008581                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284609261                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302701869                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4815103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475226                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475226                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677862                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677862                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618374489                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186427058                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145859409                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147522593                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21344035                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18707328                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1663205                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10585142                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10306181                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1484152                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51964                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112557343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118654320                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21344035                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11790333                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24135771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5448969                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2275005                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12828965                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1049550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142744152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118608381     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1213178      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2221614      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1866465      1.31%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3418629      2.39%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3695481      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          804954      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          632019      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10283431      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142744152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.144683                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.804313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111615567                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3400448                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23933000                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24058                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3771078                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2289464                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4961                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133880798                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3771078                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112066888                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1789643                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       769753                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23494133                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       852656                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132922431                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84248                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534815                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176502086                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    603107539                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    603107539                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142316656                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34185333                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18961                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9489                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2624469                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22151366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4293708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78479                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       955445                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131380190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123426233                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99370                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21864348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46787740                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142744152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.864668                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91357759     64.00%     64.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20940649     14.67%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10510669      7.36%     86.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6883345      4.82%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7177974      5.03%     95.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3711990      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1668782      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       414199      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78785      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142744152                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         310674     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131069     25.27%     85.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76999     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97415620     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1032673      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9472      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20706127     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4262341      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123426233                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.836660                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             518742                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004203                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390214730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153263811                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120636123                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123944975                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       230201                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4029131                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133867                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3771078                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1253039                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51441                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131399149                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22151366                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4293708                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9489                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       805118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       988044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1793162                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122098150                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20385402                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1328083                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24647581                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18807708                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4262179                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.827657                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120743977                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120636123                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69670653                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165376550                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.817747                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421285                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95620993                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108615235                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22784876                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1667748                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138973074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.781556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98640185     70.98%     70.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15650587     11.26%     82.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11309705      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2531252      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2881273      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1022488      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4263706      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859310      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1814568      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138973074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95620993                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108615235                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22282059                       # Number of memory references committed
system.switch_cpus1.commit.loads             18122225                       # Number of loads committed
system.switch_cpus1.commit.membars               9470                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17009097                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94813427                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1467747                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1814568                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268558617                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266571437                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4778441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95620993                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108615235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95620993                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.542785                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.542785                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.648179                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.648179                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564919455                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158457289                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140473398                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18940                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147522593                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23771419                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19264499                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063376                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9572097                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9123340                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2542030                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91422                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103673306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130869853                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23771419                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11665370                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28593483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6703892                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3744313                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12100593                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1664822                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140606406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.136641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.551376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112012923     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2688876      1.91%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2048263      1.46%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5033356      3.58%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1135080      0.81%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1626907      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1227983      0.87%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773320      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14059698     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140606406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161137                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.887117                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102446499                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5342561                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28149857                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114928                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4552552                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4101950                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42758                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157896231                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80989                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4552552                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103316896                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1495445                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2341631                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27383484                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1516390                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156264777                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31402                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        277811                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       610370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       189124                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219537313                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    727831524                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    727831524                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173177064                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46360236                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37479                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20705                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5077254                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15095718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7352765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122361                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1637028                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153491761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37459                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142532140                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194404                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28036764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60921313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3911                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140606406                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.013696                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.562886                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80900874     57.54%     57.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25090758     17.84%     75.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11726775      8.34%     83.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8599591      6.12%     89.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7637668      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3032770      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3001641      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465941      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150388      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140606406                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573506     68.77%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116952     14.02%     82.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143509     17.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119635595     83.94%     83.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2141823      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16774      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13456672      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7281276      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142532140                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.966172                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             833967                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005851                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426699056                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181566418                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138945577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143366107                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       350106                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3698485                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1018                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       224868                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4552552                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         862442                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93588                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153529220                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15095718                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7352765                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20685                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          435                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1122167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176859                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2299026                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139964585                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12930902                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2567554                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20210445                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19880970                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7279543                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.948767                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139128406                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138945577                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83343397                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230917585                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.941860                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360923                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101453325                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124594399                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28936414                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2065566                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136053854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.915773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690700                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84961157     62.45%     62.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23903720     17.57%     80.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10532266      7.74%     87.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5520265      4.06%     91.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4398432      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1580230      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1344188      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1003422      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2810174      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136053854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101453325                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124594399                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18525128                       # Number of memory references committed
system.switch_cpus2.commit.loads             11397231                       # Number of loads committed
system.switch_cpus2.commit.membars              16774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17901874                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112264013                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2536529                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2810174                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286774493                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311614448                       # The number of ROB writes
system.switch_cpus2.timesIdled                  78069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                6916187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101453325                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124594399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101453325                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.454093                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.454093                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.687714                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.687714                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631113214                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193544054                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147682373                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147522593                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22275442                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18362779                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1989523                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9183760                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8547840                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2337358                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88028                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108563298                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122370072                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22275442                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10885198                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25585807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5884216                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4775188                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12595950                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1646793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142785933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.473021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117200126     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336564      0.94%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1891019      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2471434      1.73%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2769416      1.94%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2057915      1.44%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1185242      0.83%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742268      1.22%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12131949      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142785933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.150997                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829501                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107365251                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6372528                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25128307                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58441                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3861405                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3558282                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147669155                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3861405                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108111086                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1100805                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3937253                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24443681                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1331697                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146684066                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1425                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        270049                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1214                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204560904                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685301901                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685301901                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167158012                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37402888                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38704                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22386                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4023049                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13938935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7244229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120056                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1580462                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142542031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133412063                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27432                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20477515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48318831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6036                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142785933                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934350                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.500062                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86322208     60.46%     60.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22744548     15.93%     76.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12605402      8.83%     85.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8124266      5.69%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7449149      5.22%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2969059      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1806871      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514644      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249786      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142785933                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64230     22.79%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93891     33.32%     56.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123664     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112003798     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2035082      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16318      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12169498      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7187367      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133412063                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904350                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281785                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409919276                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163058543                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130862655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133693848                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326000                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2908251                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173921                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          104                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3861405                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         836899                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       110106                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142580703                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1372899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13938935                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7244229                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22354                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83446                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1169534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1121614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2291148                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131606277                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12003814                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1805786                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19189444                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18443114                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7185630                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.892109                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130862859                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130862655                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76656451                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208206597                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.887069                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368175                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97896127                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120318525                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22270522                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2021977                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138924528                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.866071                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676138                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     90152453     64.89%     64.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23448774     16.88%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9213669      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4735668      3.41%     91.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4135321      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1987510      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1720835      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810819      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2719479      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138924528                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97896127                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120318525                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18100989                       # Number of memory references committed
system.switch_cpus3.commit.loads             11030684                       # Number of loads committed
system.switch_cpus3.commit.membars              16318                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17256421                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108450906                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2455015                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2719479                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278794096                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289039556                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4736660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97896127                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120318525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97896127                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.506930                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.506930                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663601                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663601                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593029945                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181567637                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138323653                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32636                       # number of misc regfile writes
system.l20.replacements                         32020                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359244                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34068                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.544910                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.143970                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.416903                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.140450                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.298677                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001047                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000204                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827217                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171533                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66901                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66901                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10975                       # number of Writeback hits
system.l20.Writeback_hits::total                10975                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66901                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66901                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66901                       # number of overall hits
system.l20.overall_hits::total                  66901                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        32010                       # number of ReadReq misses
system.l20.ReadReq_misses::total                32020                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        32010                       # number of demand (read+write) misses
system.l20.demand_misses::total                 32020                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        32010                       # number of overall misses
system.l20.overall_misses::total                32020                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2709443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9721162033                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9723871476                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2709443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9721162033                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9723871476                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2709443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9721162033                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9723871476                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98911                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98921                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10975                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10975                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98911                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98921                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98911                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98921                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323624                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323693                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323624                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323693                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323624                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323693                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 303691.409966                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 303681.182886                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 303691.409966                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 303681.182886                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 303691.409966                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 303681.182886                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5396                       # number of writebacks
system.l20.writebacks::total                     5396                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        32010                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           32020                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        32010                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            32020                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        32010                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           32020                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7676611986                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7678682074                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7676611986                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7678682074                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7676611986                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7678682074                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323624                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323693                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323624                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323693                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323624                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323693                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 239819.181068                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 239808.934229                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 239819.181068                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 239808.934229                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 239819.181068                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 239808.934229                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19341                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          111199                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21389                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.198887                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.333233                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.173994                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1727.580678                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           290.912095                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013835                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000573                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.843545                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.142047                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27985                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27985                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6708                       # number of Writeback hits
system.l21.Writeback_hits::total                 6708                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27985                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27985                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27985                       # number of overall hits
system.l21.overall_hits::total                  27985                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19325                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19339                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19325                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19339                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19325                       # number of overall misses
system.l21.overall_misses::total                19339                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4332504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6337930628                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6342263132                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4332504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6337930628                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6342263132                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4332504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6337930628                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6342263132                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47310                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47324                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6708                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6708                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47310                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47324                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47310                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47324                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408476                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408651                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408476                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408651                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408476                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408651                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327965.362380                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327951.969181                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327965.362380                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327951.969181                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327965.362380                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327951.969181                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2873                       # number of writebacks
system.l21.writebacks::total                     2873                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19325                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19339                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19325                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19339                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19325                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19339                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5101870102                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5105308533                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5101870102                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5105308533                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5101870102                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5105308533                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408476                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408651                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408476                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408651                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408476                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408651                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264003.627529                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263990.306272                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264003.627529                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263990.306272                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264003.627529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263990.306272                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         34129                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          149902                       # Total number of references to valid blocks.
system.l22.sampled_refs                         36177                       # Sample count of references to valid blocks.
system.l22.avg_refs                          4.143572                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            5.033597                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     0.791674                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1686.983161                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           355.191568                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000387                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.823722                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.173433                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40012                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40012                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8662                       # number of Writeback hits
system.l22.Writeback_hits::total                 8662                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40012                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40012                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40012                       # number of overall hits
system.l22.overall_hits::total                  40012                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        34115                       # number of ReadReq misses
system.l22.ReadReq_misses::total                34128                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        34115                       # number of demand (read+write) misses
system.l22.demand_misses::total                 34128                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        34115                       # number of overall misses
system.l22.overall_misses::total                34128                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3158570                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  10322159689                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    10325318259                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3158570                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  10322159689                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     10325318259                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3158570                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  10322159689                       # number of overall miss cycles
system.l22.overall_miss_latency::total    10325318259                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74127                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74140                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8662                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8662                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74127                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74140                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74127                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74140                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.460224                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.460318                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.460224                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.460318                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.460224                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.460318                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 242966.923077                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 302569.535073                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 302546.831312                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 242966.923077                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 302569.535073                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 302546.831312                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 242966.923077                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 302569.535073                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 302546.831312                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4926                       # number of writebacks
system.l22.writebacks::total                     4926                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        34115                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           34128                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        34115                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            34128                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        34115                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           34128                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2328524                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   8142671552                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   8145000076                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2328524                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   8142671552                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   8145000076                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2328524                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   8142671552                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   8145000076                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.460224                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.460318                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.460224                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.460318                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.460224                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.460318                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 179117.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 238683.029518                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 238660.339780                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 179117.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 238683.029518                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 238660.339780                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 179117.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 238683.029518                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 238660.339780                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         17549                       # number of replacements
system.l23.tagsinuse                      2047.977341                       # Cycle average of tags in use
system.l23.total_refs                          206711                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19597                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.548094                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.638728                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.202259                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1650.870009                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           378.266346                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008613                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000587                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.806089                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184700                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33751                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33751                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19068                       # number of Writeback hits
system.l23.Writeback_hits::total                19068                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33751                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33751                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33751                       # number of overall hits
system.l23.overall_hits::total                  33751                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        17524                       # number of ReadReq misses
system.l23.ReadReq_misses::total                17538                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        17529                       # number of demand (read+write) misses
system.l23.demand_misses::total                 17543                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        17529                       # number of overall misses
system.l23.overall_misses::total                17543                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3867483                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5744127016                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5747994499                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1591974                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1591974                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3867483                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5745718990                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5749586473                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3867483                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5745718990                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5749586473                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51275                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51289                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19068                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19068                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51280                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51294                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51280                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51294                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341765                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341945                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341829                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.342009                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341829                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.342009                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 276248.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 327786.293997                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 327745.153324                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 318394.800000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 318394.800000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 276248.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 327783.615152                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 327742.488343                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 276248.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 327783.615152                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 327742.488343                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10171                       # number of writebacks
system.l23.writebacks::total                    10171                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        17524                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           17538                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        17529                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            17543                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        17529                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           17543                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2974031                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4623959545                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4626933576                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1271621                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1271621                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2974031                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4625231166                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4628205197                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2974031                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4625231166                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4628205197                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341765                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341945                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341829                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.342009                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341829                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.342009                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 212430.785714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 263864.388553                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 263823.330824                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 254324.200000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 254324.200000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 212430.785714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 263861.667294                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 263820.623440                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 212430.785714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 263861.667294                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 263820.623440                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994322                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012118183                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840214.878182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12110522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12110522                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12110522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12110522                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12110522                       # number of overall hits
system.cpu0.icache.overall_hits::total       12110522                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2897443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2897443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12110532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12110532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12110532                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12110532                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12110532                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12110532                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98911                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191218240                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 99167                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1928.244678                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511746                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488254                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916062                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083938                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10953728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10953728                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17253                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17253                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18663143                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18663143                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18663143                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18663143                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412509                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412509                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       412619                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        412619                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       412619                       # number of overall misses
system.cpu0.dcache.overall_misses::total       412619                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57208830621                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57208830621                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15667913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15667913                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57224498534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57224498534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57224498534                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57224498534                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075762                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075762                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075762                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075762                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036292                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021631                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021631                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021631                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021631                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138685.048377                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138685.048377                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 142435.572727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 142435.572727                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138686.048229                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138686.048229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138686.048229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138686.048229                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10975                       # number of writebacks
system.cpu0.dcache.writebacks::total            10975                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313598                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313598                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313708                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313708                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98911                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98911                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98911                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98911                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98911                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98911                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14388273905                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14388273905                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14388273905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14388273905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14388273905                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14388273905                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008702                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008702                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005185                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005185                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005185                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005185                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145466.873300                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145466.873300                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145466.873300                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145466.873300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145466.873300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145466.873300                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995594                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924294939                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708493.417745                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12828949                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12828949                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12828949                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12828949                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12828949                       # number of overall hits
system.cpu1.icache.overall_hits::total       12828949                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5117755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5117755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12828965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12828965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12828965                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12828965                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12828965                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12828965                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47309                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227567278                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47565                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4784.343067                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.392775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.607225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829659                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170341                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18438237                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18438237                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4140878                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4140878                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9489                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9489                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9470                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9470                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22579115                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22579115                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22579115                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22579115                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185813                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185813                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185813                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185813                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185813                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185813                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38383283293                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38383283293                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38383283293                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38383283293                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38383283293                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38383283293                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18624050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18624050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4140878                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4140878                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22764928                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22764928                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22764928                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22764928                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009977                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009977                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008162                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008162                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008162                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008162                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 206569.418141                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 206569.418141                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 206569.418141                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 206569.418141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 206569.418141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 206569.418141                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6708                       # number of writebacks
system.cpu1.dcache.writebacks::total             6708                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138503                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138503                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138503                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138503                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138503                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47310                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47310                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8322728305                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8322728305                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8322728305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8322728305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8322728305                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8322728305                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175919.008772                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175919.008772                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175919.008772                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175919.008772                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175919.008772                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175919.008772                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996171                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017181331                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050768.812500                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996171                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12100576                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12100576                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12100576                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12100576                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12100576                       # number of overall hits
system.cpu2.icache.overall_hits::total       12100576                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4236826                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4236826                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4236826                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4236826                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4236826                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4236826                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12100593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12100593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12100593                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12100593                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12100593                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12100593                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 249225.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 249225.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 249225.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 249225.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 249225.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 249225.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3266470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3266470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3266470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3266470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3266470                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3266470                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 251266.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 251266.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 251266.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 251266.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 251266.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 251266.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74127                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180599077                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74383                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2427.961725                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.734859                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.265141                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9734001                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9734001                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7094349                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7094349                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20393                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20393                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16828350                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16828350                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16828350                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16828350                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181300                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181300                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181300                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181300                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181300                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  32221695960                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  32221695960                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  32221695960                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32221695960                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  32221695960                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32221695960                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9915301                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9915301                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7094349                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7094349                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17009650                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17009650                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17009650                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17009650                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018285                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018285                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010659                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010659                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010659                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010659                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 177725.846442                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 177725.846442                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 177725.846442                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 177725.846442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 177725.846442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 177725.846442                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8662                       # number of writebacks
system.cpu2.dcache.writebacks::total             8662                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107173                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107173                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107173                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107173                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107173                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107173                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74127                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74127                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74127                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74127                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74127                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  13217154048                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13217154048                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  13217154048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13217154048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  13217154048                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13217154048                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004358                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004358                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 178304.181310                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 178304.181310                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 178304.181310                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 178304.181310                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 178304.181310                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 178304.181310                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995968                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015819354                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043902.120724                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995968                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12595933                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12595933                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12595933                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12595933                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12595933                       # number of overall hits
system.cpu3.icache.overall_hits::total       12595933                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4621852                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4621852                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4621852                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4621852                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4621852                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4621852                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12595950                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12595950                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12595950                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12595950                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12595950                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12595950                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 271873.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 271873.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 271873.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 271873.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 271873.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 271873.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3983683                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3983683                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3983683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3983683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3983683                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3983683                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 284548.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 284548.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51280                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172474718                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51536                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3346.684221                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221784                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778216                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8938317                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8938317                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7033650                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7033650                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17272                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17272                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16318                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16318                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15971967                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15971967                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15971967                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15971967                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148605                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148605                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3033                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3033                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151638                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151638                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151638                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151638                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26641268045                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26641268045                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    835054534                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    835054534                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  27476322579                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27476322579                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  27476322579                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27476322579                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9086922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9086922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7036683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7036683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16123605                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16123605                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16123605                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16123605                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016354                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016354                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000431                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009405                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009405                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009405                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009405                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 179275.717809                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 179275.717809                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 275322.958787                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 275322.958787                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181196.814644                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181196.814644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181196.814644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181196.814644                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1523773                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 217681.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19068                       # number of writebacks
system.cpu3.dcache.writebacks::total            19068                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97330                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97330                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3028                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3028                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100358                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100358                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100358                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100358                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51275                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51275                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51280                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51280                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51280                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51280                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8103631058                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8103631058                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1633474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1633474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8105264532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8105264532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8105264532                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8105264532                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 158042.536480                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 158042.536480                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 326694.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 326694.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 158058.980733                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 158058.980733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 158058.980733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 158058.980733                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
