-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "11/26/2021 11:20:20"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_Final IS
    PORT (
	CLOCK_50 : IN std_logic;
	ULA_A : OUT std_logic_vector(31 DOWNTO 0);
	ULA_B : OUT std_logic_vector(31 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	saida_ULA_Teste : OUT std_logic_vector(31 DOWNTO 0);
	saida_PC_Teste : OUT std_logic_vector(31 DOWNTO 0);
	entradaA_MUX_PC : OUT std_logic_vector(31 DOWNTO 0);
	entradaB_MUX_PC : OUT std_logic_vector(31 DOWNTO 0);
	entradaA_MUX_BEQ : OUT std_logic_vector(31 DOWNTO 0);
	entradaB_MUX_BEQ : OUT std_logic_vector(31 DOWNTO 0);
	seletor_MUX_BEQ : OUT std_logic;
	saida_Somador_Constant : OUT std_logic_vector(31 DOWNTO 0)
	);
END MIPS_Final;

ARCHITECTURE structure OF MIPS_Final IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_ULA_A : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ULA_B : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_saida_ULA_Teste : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saida_PC_Teste : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_entradaA_MUX_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_entradaB_MUX_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_entradaA_MUX_BEQ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_entradaB_MUX_BEQ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_seletor_MUX_BEQ : std_logic;
SIGNAL ww_saida_Somador_Constant : std_logic_vector(31 DOWNTO 0);
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \ULA_A[0]~output_o\ : std_logic;
SIGNAL \ULA_A[1]~output_o\ : std_logic;
SIGNAL \ULA_A[2]~output_o\ : std_logic;
SIGNAL \ULA_A[3]~output_o\ : std_logic;
SIGNAL \ULA_A[4]~output_o\ : std_logic;
SIGNAL \ULA_A[5]~output_o\ : std_logic;
SIGNAL \ULA_A[6]~output_o\ : std_logic;
SIGNAL \ULA_A[7]~output_o\ : std_logic;
SIGNAL \ULA_A[8]~output_o\ : std_logic;
SIGNAL \ULA_A[9]~output_o\ : std_logic;
SIGNAL \ULA_A[10]~output_o\ : std_logic;
SIGNAL \ULA_A[11]~output_o\ : std_logic;
SIGNAL \ULA_A[12]~output_o\ : std_logic;
SIGNAL \ULA_A[13]~output_o\ : std_logic;
SIGNAL \ULA_A[14]~output_o\ : std_logic;
SIGNAL \ULA_A[15]~output_o\ : std_logic;
SIGNAL \ULA_A[16]~output_o\ : std_logic;
SIGNAL \ULA_A[17]~output_o\ : std_logic;
SIGNAL \ULA_A[18]~output_o\ : std_logic;
SIGNAL \ULA_A[19]~output_o\ : std_logic;
SIGNAL \ULA_A[20]~output_o\ : std_logic;
SIGNAL \ULA_A[21]~output_o\ : std_logic;
SIGNAL \ULA_A[22]~output_o\ : std_logic;
SIGNAL \ULA_A[23]~output_o\ : std_logic;
SIGNAL \ULA_A[24]~output_o\ : std_logic;
SIGNAL \ULA_A[25]~output_o\ : std_logic;
SIGNAL \ULA_A[26]~output_o\ : std_logic;
SIGNAL \ULA_A[27]~output_o\ : std_logic;
SIGNAL \ULA_A[28]~output_o\ : std_logic;
SIGNAL \ULA_A[29]~output_o\ : std_logic;
SIGNAL \ULA_A[30]~output_o\ : std_logic;
SIGNAL \ULA_A[31]~output_o\ : std_logic;
SIGNAL \ULA_B[0]~output_o\ : std_logic;
SIGNAL \ULA_B[1]~output_o\ : std_logic;
SIGNAL \ULA_B[2]~output_o\ : std_logic;
SIGNAL \ULA_B[3]~output_o\ : std_logic;
SIGNAL \ULA_B[4]~output_o\ : std_logic;
SIGNAL \ULA_B[5]~output_o\ : std_logic;
SIGNAL \ULA_B[6]~output_o\ : std_logic;
SIGNAL \ULA_B[7]~output_o\ : std_logic;
SIGNAL \ULA_B[8]~output_o\ : std_logic;
SIGNAL \ULA_B[9]~output_o\ : std_logic;
SIGNAL \ULA_B[10]~output_o\ : std_logic;
SIGNAL \ULA_B[11]~output_o\ : std_logic;
SIGNAL \ULA_B[12]~output_o\ : std_logic;
SIGNAL \ULA_B[13]~output_o\ : std_logic;
SIGNAL \ULA_B[14]~output_o\ : std_logic;
SIGNAL \ULA_B[15]~output_o\ : std_logic;
SIGNAL \ULA_B[16]~output_o\ : std_logic;
SIGNAL \ULA_B[17]~output_o\ : std_logic;
SIGNAL \ULA_B[18]~output_o\ : std_logic;
SIGNAL \ULA_B[19]~output_o\ : std_logic;
SIGNAL \ULA_B[20]~output_o\ : std_logic;
SIGNAL \ULA_B[21]~output_o\ : std_logic;
SIGNAL \ULA_B[22]~output_o\ : std_logic;
SIGNAL \ULA_B[23]~output_o\ : std_logic;
SIGNAL \ULA_B[24]~output_o\ : std_logic;
SIGNAL \ULA_B[25]~output_o\ : std_logic;
SIGNAL \ULA_B[26]~output_o\ : std_logic;
SIGNAL \ULA_B[27]~output_o\ : std_logic;
SIGNAL \ULA_B[28]~output_o\ : std_logic;
SIGNAL \ULA_B[29]~output_o\ : std_logic;
SIGNAL \ULA_B[30]~output_o\ : std_logic;
SIGNAL \ULA_B[31]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[0]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[1]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[2]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[3]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[4]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[5]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[6]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[7]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[8]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[9]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[10]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[11]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[12]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[13]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[14]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[15]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[16]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[17]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[18]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[19]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[20]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[21]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[22]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[23]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[24]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[25]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[26]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[27]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[28]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[29]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[30]~output_o\ : std_logic;
SIGNAL \saida_ULA_Teste[31]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[0]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[1]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[2]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[3]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[4]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[5]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[6]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[7]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[8]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[9]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[10]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[11]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[12]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[13]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[14]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[15]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[16]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[17]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[18]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[19]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[20]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[21]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[22]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[23]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[24]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[25]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[26]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[27]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[28]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[29]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[30]~output_o\ : std_logic;
SIGNAL \saida_PC_Teste[31]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[0]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[1]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[2]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[3]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[4]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[5]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[6]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[7]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[8]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[9]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[10]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[11]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[12]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[13]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[14]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[15]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[16]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[17]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[18]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[19]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[20]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[21]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[22]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[23]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[24]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[25]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[26]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[27]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[28]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[29]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[30]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_PC[31]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[0]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[1]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[2]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[3]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[4]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[5]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[6]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[7]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[8]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[9]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[10]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[11]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[12]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[13]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[14]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[15]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[16]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[17]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[18]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[19]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[20]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[21]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[22]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[23]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[24]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[25]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[26]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[27]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[28]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[29]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[30]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_PC[31]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[0]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[1]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[2]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[3]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[4]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[5]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[6]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[7]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[8]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[9]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[10]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[11]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[12]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[13]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[14]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[15]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[16]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[17]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[18]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[19]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[20]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[21]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[22]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[23]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[24]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[25]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[26]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[27]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[28]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[29]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[30]~output_o\ : std_logic;
SIGNAL \entradaA_MUX_BEQ[31]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[0]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[1]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[2]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[3]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[4]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[5]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[6]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[7]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[8]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[9]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[10]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[11]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[12]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[13]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[14]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[15]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[16]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[17]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[18]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[19]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[20]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[21]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[22]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[23]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[24]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[25]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[26]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[27]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[28]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[29]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[30]~output_o\ : std_logic;
SIGNAL \entradaB_MUX_BEQ[31]~output_o\ : std_logic;
SIGNAL \seletor_MUX_BEQ~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[0]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[1]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[2]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[3]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[4]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[5]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[6]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[7]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[8]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[9]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[10]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[11]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[12]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[13]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[14]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[15]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[16]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[17]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[18]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[19]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[20]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[21]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[22]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[23]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[24]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[25]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[26]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[27]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[28]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[29]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[30]~output_o\ : std_logic;
SIGNAL \saida_Somador_Constant[31]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \ROM1|memROM~18_combout\ : std_logic;
SIGNAL \ROM1|memROM~12_combout\ : std_logic;
SIGNAL \ROM1|memROM~13_combout\ : std_logic;
SIGNAL \ROM1|memROM~14_combout\ : std_logic;
SIGNAL \ROM1|memROM~15_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[31]~1_combout\ : std_logic;
SIGNAL \ROM1|memROM~1_combout\ : std_logic;
SIGNAL \ROM1|memROM~5_combout\ : std_logic;
SIGNAL \ROM1|memROM~6_combout\ : std_logic;
SIGNAL \ROM1|memROM~7_combout\ : std_logic;
SIGNAL \ROM1|memROM~8_combout\ : std_logic;
SIGNAL \ROM1|memROM~9_combout\ : std_logic;
SIGNAL \Decoder|Equal4~0_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[16]~8_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[16]~20_combout\ : std_logic;
SIGNAL \MUX_RtRd|saida_MUX[3]~0_combout\ : std_logic;
SIGNAL \Decoder|Equal3~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1405_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1384_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1385_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1386_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~101_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1381_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1382_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1390_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~197_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1391_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1392_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~229_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1376_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1395_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1396_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~325_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1397_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~357_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1401_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~453_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1402_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~485_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1377_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1387_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~133_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1388_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1389_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~165_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1393_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~261_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1394_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~293_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1378_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1398_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~389_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1399_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1400_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~421_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1403_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~517_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1404_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~549_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1379_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1380_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[31]~36_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~0_combout\ : std_logic;
SIGNAL \Decoder_FUNCT|Equal1~1_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \Decoder_FUNCT|Equal3~0_combout\ : std_logic;
SIGNAL \Decoder_FUNCT|Equal1~0_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|saida_MUX[1]~5_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|saida_MUX[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[31]~32_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1383_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~69_q\ : std_logic;
SIGNAL \ROM1|memROM~3_combout\ : std_logic;
SIGNAL \ROM1|memROM~4_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1217_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1218_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1219_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1220_combout\ : std_logic;
SIGNAL \ROM1|memROM~0_combout\ : std_logic;
SIGNAL \ROM1|memROM~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1221_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[31]~31_combout\ : std_logic;
SIGNAL \ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|saida_MUX[0]~4_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~294_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~102_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~358_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1222_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~166_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~422_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~230_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~486_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1223_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~70_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~326_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~134_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~390_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1224_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~198_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~454_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~262_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~518_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1225_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1226_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~2\ : std_logic;
SIGNAL \somadorConstante|Add0~6\ : std_logic;
SIGNAL \somadorConstante|Add0~10\ : std_logic;
SIGNAL \somadorConstante|Add0~13_sumout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~71_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~167_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~199_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1227_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~295_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~327_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~423_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~455_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1228_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~103_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~135_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~231_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~263_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1229_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~359_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~391_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~487_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~519_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1230_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1231_combout\ : std_logic;
SIGNAL \ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_1|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[1]~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~39_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1067_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1068_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1069_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1070_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1071_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[1]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[2]~4_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~296_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~104_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~360_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1232_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~168_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~424_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~232_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~488_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1233_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~72_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~328_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~136_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~392_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1234_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~200_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~456_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~264_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~520_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1235_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1236_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[2]~5_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[2]~3_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~40_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1072_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1073_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1074_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1075_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1076_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[3]~3_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[3]~6_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~73_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~169_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~201_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1237_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~297_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~329_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~425_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~457_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1238_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~105_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~137_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~233_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~265_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1239_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~361_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~393_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~489_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~521_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1240_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1241_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[3]~7_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[3]~4_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~41_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1077_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1078_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1079_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1080_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1081_combout\ : std_logic;
SIGNAL \ULA1|ULA_3|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_3|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_3|somadorMux|carryOut~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~298_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~106_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~362_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1242_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~170_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~426_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~234_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~490_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1243_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~74_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~330_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~138_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~394_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1244_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~202_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~458_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~266_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~522_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1245_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1246_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[4]~9_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[4]~5_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~42_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1082_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1083_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1084_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1085_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1086_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~75_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~171_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~203_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1247_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~299_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~331_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~427_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~459_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1248_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~107_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~139_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~235_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~267_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1249_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~363_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~395_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~491_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~523_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1250_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1251_combout\ : std_logic;
SIGNAL \ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[5]~6_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~43_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1087_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1088_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1089_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1090_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1091_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[5]~5_combout\ : std_logic;
SIGNAL \ULA1|ULA_5|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[6]~6_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~300_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~108_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~364_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1252_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~172_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~428_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~236_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~492_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1253_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~76_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~332_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~140_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~396_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1254_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~204_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~460_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~268_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~524_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1255_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1256_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[6]~11_combout\ : std_logic;
SIGNAL \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[6]~7_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~44_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1092_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1093_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1094_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1095_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1096_combout\ : std_logic;
SIGNAL \ULA1|ULA_6|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_6|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~77_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~173_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~205_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1257_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~301_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~333_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~429_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~461_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1258_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~109_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~141_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~237_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~269_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1259_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~365_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~397_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~493_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~525_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1260_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1261_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[7]~8_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~45_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1097_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1098_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1099_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1100_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1101_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[7]~7_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[8]~8_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~302_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~110_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~366_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1262_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~174_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~430_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~238_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~494_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1263_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~78_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~334_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~142_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~398_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1264_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~206_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~462_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~270_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~526_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1265_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1266_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[8]~13_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_8|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[8]~9_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~46_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1102_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1103_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1104_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1105_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1106_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|somadorMux|carryOut~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~79_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~175_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~207_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1267_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~303_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~335_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~431_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~463_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1268_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~111_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~143_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~239_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~271_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1269_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~367_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~399_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~495_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~527_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1270_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1271_combout\ : std_logic;
SIGNAL \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_9|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[9]~10_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~47_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1107_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1108_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1109_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1110_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1111_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[9]~9_combout\ : std_logic;
SIGNAL \ULA1|ULA_9|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~304_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~112_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~368_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1272_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~176_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~432_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~240_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~496_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1273_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~80_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~336_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~144_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~400_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1274_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~208_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~464_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~272_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~528_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1275_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1276_combout\ : std_logic;
SIGNAL \ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_10|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[10]~11_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~48_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1112_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1113_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1114_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1115_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1116_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[10]~10_combout\ : std_logic;
SIGNAL \ULA1|ULA_10|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~81_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~177_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~209_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1277_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~305_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~337_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~433_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~465_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1278_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~113_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~145_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~241_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~273_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1279_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~369_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~401_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~497_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~529_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1280_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1281_combout\ : std_logic;
SIGNAL \ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_11|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[11]~12_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~49_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1117_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1118_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1119_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1120_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1121_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[11]~11_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[12]~12_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~306_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~114_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~370_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1282_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~178_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~434_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~242_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~498_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1283_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~82_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~338_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~146_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~402_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1284_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~210_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~466_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~274_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~530_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1285_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1286_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[12]~17_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[12]~13_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~50_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1122_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1123_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1124_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1125_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1126_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[13]~13_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~83_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~179_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~211_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1287_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~307_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~339_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~435_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~467_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1288_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~115_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~147_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~243_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~275_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1289_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~371_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~403_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~499_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~531_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1290_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1291_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[13]~18_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_13|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[13]~14_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~51_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1127_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1128_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1129_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1130_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1131_combout\ : std_logic;
SIGNAL \ULA1|ULA_13|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_13|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_13|somadorMux|carryOut~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~212_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~468_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~276_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~532_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1295_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~180_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~436_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~244_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~500_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1293_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~84_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~340_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~148_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~404_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1294_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~308_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~116_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~372_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1292_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[14]~37_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[14]~15_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~52_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1132_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1133_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1134_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1135_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1136_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[14]~14_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~85_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~181_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~213_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1296_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~309_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~341_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~437_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~469_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1297_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~117_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~149_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~245_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~277_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1298_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~373_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~405_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~501_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~533_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1299_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1300_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[15]~19_combout\ : std_logic;
SIGNAL \ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_15|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[15]~16_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~53_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1137_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1138_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1139_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1140_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1141_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[15]~15_combout\ : std_logic;
SIGNAL \ULA1|ULA_15|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~310_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~118_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~374_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1301_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~182_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~438_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~246_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~502_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1302_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~86_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~342_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~150_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~406_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1303_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~214_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~470_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~278_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~534_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1304_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1305_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaB[16]~0_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[16]~21_combout\ : std_logic;
SIGNAL \ULA1|ULA_16|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \Decoder|OUTPUT[3]~0_combout\ : std_logic;
SIGNAL \Decoder|Equal0~0_combout\ : std_logic;
SIGNAL \Decoder|Equal6~0_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2171_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2172_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~55_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2173_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2174_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~87_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2175_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2176_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~119_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2177_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2178_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~151_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2087_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2179_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2180_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~183_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2181_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2182_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~215_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2183_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2184_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~247_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2185_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2186_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~279_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2088_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2187_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2188_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~311_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2189_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2190_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~343_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2191_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2192_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~375_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2193_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2194_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~407_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2089_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2195_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2196_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~439_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2197_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2198_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~471_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2199_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2200_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~503_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2201_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2202_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~535_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2090_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2091_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2203_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2204_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~567_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2205_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2206_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~695_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2207_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2208_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~823_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2209_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2210_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~951_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2092_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2211_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2212_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~599_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2213_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2214_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~727_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2215_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2216_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~855_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2217_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2218_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~983_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2093_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2219_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2220_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~631_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2221_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2222_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~759_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2223_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2224_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~887_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2225_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2226_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1015_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2094_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2227_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2228_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~663_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2229_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2230_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~791_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2231_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2232_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~919_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2233_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2234_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1047_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2095_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2096_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2235_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2236_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1079_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2237_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2238_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1111_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2239_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2240_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1143_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2241_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2242_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1175_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2097_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2243_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2244_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1207_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2245_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2246_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1239_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2247_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2248_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1271_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2249_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2250_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1303_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2098_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2251_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2252_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1335_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2253_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2254_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1367_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2255_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2256_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1399_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2257_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2258_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1431_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2099_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2259_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2260_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1463_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2261_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2262_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1495_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2263_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2264_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1527_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2265_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2266_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1559_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2100_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2101_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2267_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2268_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1591_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2269_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2270_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1719_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2271_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2272_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1847_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2273_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2274_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1975_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2102_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2275_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2276_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1623_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2277_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2278_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1751_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2279_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2280_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1879_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2281_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2282_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2007_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2103_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2283_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2284_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1655_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2285_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2286_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1783_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2287_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2288_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1911_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2289_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2290_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2039_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2104_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2291_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2292_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1687_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2293_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2294_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1815_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2295_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2296_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1943_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2297_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2298_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2071_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2105_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2106_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2107_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[19]~33_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[16]~17_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~54_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1142_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1143_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1144_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1145_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1146_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[16]~16_combout\ : std_logic;
SIGNAL \ULA1|ULA_16|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_16|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~87_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~183_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~215_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1306_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~311_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~343_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~439_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~471_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1307_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~119_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~151_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~247_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~279_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1308_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~375_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~407_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~503_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~535_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1309_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1310_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaB[17]~1_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[17]~22_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~56_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~568_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1080_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1592_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2108_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~184_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~696_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1208_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1720_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2109_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~312_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~824_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1336_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1848_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2110_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~440_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~952_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1464_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1976_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2111_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2112_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~88_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~600_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1112_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1624_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2113_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~216_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~728_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1240_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1752_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2114_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~344_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~856_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1368_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1880_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2115_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~472_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~984_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1496_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2008_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2116_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2117_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~120_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~632_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1144_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1656_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2118_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~248_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~760_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1272_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1784_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2119_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~376_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~888_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1400_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1912_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2120_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~504_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1016_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1528_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2040_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2121_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2122_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~152_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~664_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1176_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1688_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2123_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~280_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~792_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1304_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1816_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2124_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~408_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~920_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1432_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1944_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2125_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~536_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1048_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1560_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2072_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2126_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2127_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2128_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[17]~18_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~55_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1147_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1148_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1149_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1150_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1151_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[17]~17_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~312_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~120_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~376_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1311_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~184_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~440_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~248_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~504_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1312_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~88_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~344_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~152_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~408_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1313_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~216_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~472_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~280_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~536_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1314_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1315_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaB[18]~2_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[18]~23_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~57_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~89_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~121_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~153_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2129_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~569_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~601_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~633_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~665_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2130_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1081_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1113_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1145_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1177_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2131_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1593_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1625_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1657_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1689_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2132_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2133_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~185_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~217_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~249_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~281_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2134_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~697_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~729_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~761_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~793_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2135_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1209_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1241_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1273_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1305_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2136_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1721_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1753_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1785_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1817_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2137_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2138_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~313_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~825_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1337_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1849_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2139_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~345_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~857_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1369_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1881_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2140_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~377_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~889_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1401_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1913_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2141_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~409_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~921_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1433_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1945_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2142_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2143_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~441_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~473_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~505_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~537_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2144_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~953_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~985_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1017_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1049_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2145_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1465_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1497_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1529_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1561_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2146_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1977_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2009_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2041_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2073_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2147_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2148_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2149_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[18]~19_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~56_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1152_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1153_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1154_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1155_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1156_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[18]~18_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|somadorMux|carryOut~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~89_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~185_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~217_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1316_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~313_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~345_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~441_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~473_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1317_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~121_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~153_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~249_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~281_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1318_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~377_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~409_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~505_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~537_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1319_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1320_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaB[19]~3_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[19]~24_combout\ : std_logic;
SIGNAL \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_19|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~58_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~186_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~314_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~442_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2150_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~90_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~218_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~346_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~474_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2151_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~122_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~250_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~378_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~506_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2152_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~154_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~282_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~410_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~538_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2153_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2154_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~570_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~698_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~826_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~954_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2155_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~602_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~730_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~858_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~986_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2156_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~634_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~762_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~890_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1018_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2157_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~666_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~794_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~922_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1050_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2158_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2159_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1082_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1210_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1338_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1466_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2160_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1114_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1242_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1370_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1498_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2161_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1146_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1274_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1402_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1530_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2162_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1178_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1306_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1434_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1562_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2163_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2164_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1594_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1626_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1658_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1690_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2165_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1722_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1754_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1786_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1818_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2166_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1850_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1882_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1914_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1946_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2167_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~1978_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2010_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2042_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2074_q\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2168_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2169_combout\ : std_logic;
SIGNAL \RAM_MIPS|memRAM~2170_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[19]~20_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~57_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1157_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1158_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1159_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1160_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1161_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[19]~19_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~91_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~187_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~219_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1326_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~315_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~347_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~443_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~475_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1327_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~123_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~155_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~251_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~283_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1328_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~379_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~411_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~507_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~539_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1329_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1330_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[21]~26_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~314_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~122_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~378_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1321_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~186_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~442_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~250_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~506_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1322_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~90_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~346_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~154_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~410_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1323_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~218_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~474_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~282_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~538_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1324_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1325_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[20]~25_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_Resultado|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[20]~21_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~58_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1162_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1163_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1164_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1165_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1166_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[20]~20_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_Resultado|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[21]~22_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~59_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1167_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1168_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1169_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1170_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1171_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[21]~21_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~316_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~124_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~380_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1331_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~188_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~444_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~252_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~508_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1332_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~92_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~348_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~156_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~412_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1333_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~220_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~476_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~284_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~540_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1334_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1335_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[22]~27_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[22]~23_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~60_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1172_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1173_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1174_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1175_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1176_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[22]~22_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|carryOut~3_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~93_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~189_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~221_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1336_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~317_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~349_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~445_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~477_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1337_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~125_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~157_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~253_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~285_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1338_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~381_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~413_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~509_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~541_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1339_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1340_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[23]~28_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[23]~24_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~61_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1177_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1178_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1179_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1180_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1181_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[23]~23_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|carryOut~4_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~318_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~126_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~382_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1341_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~190_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~446_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~254_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~510_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1342_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~94_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~350_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~158_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~414_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1343_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~222_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~478_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~286_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~542_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1344_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1345_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[24]~29_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[24]~25_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~62_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1182_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1183_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1184_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1185_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1186_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[24]~24_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~95_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~191_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~223_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1346_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~319_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~351_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~447_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~479_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1347_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~127_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~159_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~255_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~287_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1348_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~383_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~415_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~511_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~543_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1349_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1350_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[25]~30_combout\ : std_logic;
SIGNAL \ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[25]~26_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~63_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1187_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1188_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1189_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1190_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1191_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[25]~25_combout\ : std_logic;
SIGNAL \ULA1|ULA_25|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~320_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~128_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~384_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1351_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~192_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~448_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~256_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~512_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1352_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~96_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~352_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~160_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~416_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1353_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~224_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~480_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~288_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~544_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1354_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1355_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[26]~31_combout\ : std_logic;
SIGNAL \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[26]~27_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~64_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1192_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1193_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1194_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1195_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1196_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[26]~26_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~97_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~193_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~225_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1356_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~321_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~353_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~449_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~481_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1357_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~129_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~161_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~257_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~289_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1358_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~385_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~417_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~513_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~545_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1359_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1360_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[27]~32_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[27]~28_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~65_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1197_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1198_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1199_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1200_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1201_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[27]~27_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~322_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~130_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~386_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1361_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~194_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~450_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~258_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~514_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1362_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~98_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~354_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~162_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~418_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1363_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~226_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~482_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~290_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~546_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1364_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1365_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[28]~33_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[28]~29_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~66_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1202_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1203_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1204_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1205_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1206_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[28]~28_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_25|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_26|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~1_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~2_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~3_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~4_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~5_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~6_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~7_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~8_combout\ : std_logic;
SIGNAL \ROM1|memROM~26_combout\ : std_logic;
SIGNAL \ROM1|memROM~25_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~9_sumout\ : std_logic;
SIGNAL \ROM1|memROM~24_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~5_sumout\ : std_logic;
SIGNAL \ROM1|memROM~10_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~1_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~2\ : std_logic;
SIGNAL \somadorMux|Add0~6\ : std_logic;
SIGNAL \somadorMux|Add0~10\ : std_logic;
SIGNAL \somadorMux|Add0~13_sumout\ : std_logic;
SIGNAL \ULA1|ULA_28|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|somadorMux|carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|somadorMux|carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[29]~30_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~67_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~99_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~195_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~227_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1366_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~323_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~355_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~451_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~483_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1367_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~131_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~163_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~259_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~291_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1368_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~387_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~419_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~515_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~547_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1369_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1370_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[29]~34_combout\ : std_logic;
SIGNAL \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_29|somadorMux|carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~324_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~132_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~388_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1371_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~196_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~452_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~260_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~516_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1372_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~100_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~356_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~164_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~420_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1373_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~228_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~484_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~292_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~548_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1374_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1375_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[30]~35_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[30]~31_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~68_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1212_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1213_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1214_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1215_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1216_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[30]~30_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|somadorMux|saida~combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[5]~33_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[5]~3_combout\ : std_logic;
SIGNAL \Decoder|Equal0~1_combout\ : std_logic;
SIGNAL \ROM1|memROM~17_combout\ : std_logic;
SIGNAL \somadorMux|Add0~9_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[4]~32_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[4]~2_combout\ : std_logic;
SIGNAL \ROM1|memROM~19_combout\ : std_logic;
SIGNAL \ROM1|memROM~20_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~14\ : std_logic;
SIGNAL \somadorConstante|Add0~17_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~14\ : std_logic;
SIGNAL \somadorMux|Add0~17_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[6]~34_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[6]~4_combout\ : std_logic;
SIGNAL \ROM1|memROM~16_combout\ : std_logic;
SIGNAL \somadorMux|Add0~5_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[3]~31_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[3]~1_combout\ : std_logic;
SIGNAL \ROM1|memROM~21_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~18\ : std_logic;
SIGNAL \somadorConstante|Add0~21_sumout\ : std_logic;
SIGNAL \ROM1|memROM~23_combout\ : std_logic;
SIGNAL \somadorMux|Add0~18\ : std_logic;
SIGNAL \somadorMux|Add0~21_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[7]~35_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[7]~5_combout\ : std_logic;
SIGNAL \ROM1|memROM~11_combout\ : std_logic;
SIGNAL \somadorMux|Add0~1_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[2]~30_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|Equal1~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1207_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1208_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1209_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1210_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1211_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[29]~29_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|somadorMux|carryOut~combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|saida_MUX[0]~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~38_q\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1062_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1063_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1064_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1065_combout\ : std_logic;
SIGNAL \Banco_Registradores|registrador~1066_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[0]~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[2]~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|saidaA[4]~4_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[1]~3_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[5]~10_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[7]~12_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[9]~14_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[10]~15_combout\ : std_logic;
SIGNAL \MUX_RtIm|saida_MUX[11]~16_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|MUX_Resultado|saida_MUX~1_combout\ : std_logic;
SIGNAL \ROM1|memROM~22_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~22\ : std_logic;
SIGNAL \somadorConstante|Add0~25_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~22\ : std_logic;
SIGNAL \somadorMux|Add0~25_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[8]~36_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[8]~6_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~26\ : std_logic;
SIGNAL \somadorConstante|Add0~29_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~26\ : std_logic;
SIGNAL \somadorMux|Add0~29_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[9]~37_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[9]~7_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~30\ : std_logic;
SIGNAL \somadorConstante|Add0~33_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~30\ : std_logic;
SIGNAL \somadorMux|Add0~33_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[10]~38_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[10]~8_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~34\ : std_logic;
SIGNAL \somadorConstante|Add0~37_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~34\ : std_logic;
SIGNAL \somadorMux|Add0~37_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[11]~39_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[11]~9_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~38\ : std_logic;
SIGNAL \somadorConstante|Add0~41_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~38\ : std_logic;
SIGNAL \somadorMux|Add0~41_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[12]~40_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[12]~10_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~42\ : std_logic;
SIGNAL \somadorConstante|Add0~45_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~42\ : std_logic;
SIGNAL \somadorMux|Add0~45_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[13]~41_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[13]~11_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~46\ : std_logic;
SIGNAL \somadorConstante|Add0~49_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~46\ : std_logic;
SIGNAL \somadorMux|Add0~49_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[14]~42_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[14]~12_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~50\ : std_logic;
SIGNAL \somadorConstante|Add0~53_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~50\ : std_logic;
SIGNAL \somadorMux|Add0~53_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[15]~43_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[15]~13_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~54\ : std_logic;
SIGNAL \somadorConstante|Add0~57_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~54\ : std_logic;
SIGNAL \somadorMux|Add0~57_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[16]~44_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[16]~14_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~58\ : std_logic;
SIGNAL \somadorConstante|Add0~61_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~58\ : std_logic;
SIGNAL \somadorMux|Add0~61_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[17]~45_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[17]~15_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~62\ : std_logic;
SIGNAL \somadorConstante|Add0~65_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~62\ : std_logic;
SIGNAL \somadorMux|Add0~65_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[18]~46_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[18]~16_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~66\ : std_logic;
SIGNAL \somadorConstante|Add0~69_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~66\ : std_logic;
SIGNAL \somadorMux|Add0~69_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[19]~47_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[19]~17_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~70\ : std_logic;
SIGNAL \somadorConstante|Add0~73_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~70\ : std_logic;
SIGNAL \somadorMux|Add0~73_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[20]~48_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[20]~18_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~74\ : std_logic;
SIGNAL \somadorConstante|Add0~77_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~74\ : std_logic;
SIGNAL \somadorMux|Add0~77_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[21]~49_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[21]~19_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~9_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~78\ : std_logic;
SIGNAL \somadorConstante|Add0~81_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~78\ : std_logic;
SIGNAL \somadorMux|Add0~81_sumout\ : std_logic;
SIGNAL \MUX_JMP_BEQ|saida_MUX[22]~0_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~82\ : std_logic;
SIGNAL \somadorConstante|Add0~85_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~82\ : std_logic;
SIGNAL \somadorMux|Add0~85_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[23]~50_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[23]~21_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~86\ : std_logic;
SIGNAL \somadorConstante|Add0~89_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~86\ : std_logic;
SIGNAL \somadorMux|Add0~89_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[24]~51_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[24]~22_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~90\ : std_logic;
SIGNAL \somadorConstante|Add0~93_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~90\ : std_logic;
SIGNAL \somadorMux|Add0~93_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[25]~52_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[25]~23_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~94\ : std_logic;
SIGNAL \somadorConstante|Add0~97_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~94\ : std_logic;
SIGNAL \somadorMux|Add0~97_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[26]~53_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[26]~24_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~98\ : std_logic;
SIGNAL \somadorConstante|Add0~101_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~98\ : std_logic;
SIGNAL \somadorMux|Add0~101_sumout\ : std_logic;
SIGNAL \MUX_JMP_BEQ|saida_MUX[27]~1_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~102\ : std_logic;
SIGNAL \somadorConstante|Add0~105_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~102\ : std_logic;
SIGNAL \somadorMux|Add0~105_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[28]~54_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[28]~26_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~106\ : std_logic;
SIGNAL \somadorConstante|Add0~109_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~106\ : std_logic;
SIGNAL \somadorMux|Add0~109_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[29]~55_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[29]~27_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~110\ : std_logic;
SIGNAL \somadorConstante|Add0~113_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~110\ : std_logic;
SIGNAL \somadorMux|Add0~113_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[30]~56_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[30]~28_combout\ : std_logic;
SIGNAL \somadorConstante|Add0~114\ : std_logic;
SIGNAL \somadorConstante|Add0~117_sumout\ : std_logic;
SIGNAL \somadorMux|Add0~114\ : std_logic;
SIGNAL \somadorMux|Add0~117_sumout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[31]~57_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[31]~29_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[22]~20_combout\ : std_logic;
SIGNAL \MUX_PC|saida_MUX[27]~25_combout\ : std_logic;
SIGNAL \AND_FLAG_ZERO~combout\ : std_logic;
SIGNAL \Decoder|OUTPUT\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \somadorConstante|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \Banco_Registradores|ALT_INV_registrador~423_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~295_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~167_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~39_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[0]~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1066_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~4_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~3_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1065_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~518_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~486_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~454_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~422_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1064_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~390_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~358_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~326_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~294_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1063_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~262_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~230_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~198_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~166_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1062_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~1_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~134_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~102_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~70_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~38_q\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[14]~37_combout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \somadorConstante|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \somadorMux|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~398_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~366_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~334_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~302_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1103_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~270_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~238_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~206_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~174_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1102_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~142_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~110_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~78_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~46_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[7]~7_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1101_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1100_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~525_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~397_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~269_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~141_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1099_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~493_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~365_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~237_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~109_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1098_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~461_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~333_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~205_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~77_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1097_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~429_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~301_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~173_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~45_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[6]~6_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1096_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1095_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~524_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~492_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~460_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~428_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1094_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~396_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~364_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~332_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~300_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1093_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~268_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~236_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~204_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~172_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1092_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~140_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~108_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~76_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~44_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[5]~5_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1091_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1090_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~523_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~395_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~267_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~139_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1089_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~491_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~363_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~235_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~107_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1088_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~459_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~331_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~203_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~75_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1087_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~427_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~299_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~171_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~43_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1086_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1085_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~522_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~490_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~458_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~426_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1084_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~394_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~362_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~330_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~298_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1083_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~266_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~234_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~202_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~170_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1082_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~138_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~106_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~74_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~42_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[3]~3_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1081_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1080_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~521_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~393_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~265_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~137_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1079_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~489_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~361_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~233_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~105_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1078_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~457_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~329_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~201_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~73_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1077_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~425_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~297_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~169_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~41_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1076_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1075_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~520_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~488_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~456_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~424_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1074_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~392_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~360_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~328_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~296_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1073_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~264_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~232_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~200_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~168_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1072_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~136_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~104_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~72_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~40_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[1]~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1071_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1070_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~519_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~391_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~263_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~135_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1069_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~487_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~359_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~231_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~103_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1068_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~455_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~327_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~199_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~71_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1067_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~533_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~405_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~277_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~149_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1139_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~501_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~373_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~245_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~117_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1138_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~469_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~341_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~213_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~85_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1137_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~437_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~309_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~181_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~53_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[14]~14_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1136_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1135_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~532_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~500_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~468_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~436_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1134_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~404_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~372_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~340_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~308_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1133_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~276_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~244_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~212_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~180_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1132_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~148_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~116_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~84_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~52_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[13]~13_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1131_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1130_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~531_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~403_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~275_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~147_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1129_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~499_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~371_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~243_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~115_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1128_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~467_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~339_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~211_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~83_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1127_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~435_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~307_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~179_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~51_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[12]~12_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1126_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1125_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~530_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~498_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~466_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~434_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1124_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~402_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~370_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~338_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~306_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1123_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~274_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~242_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~210_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~178_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1122_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~146_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~114_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~82_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~50_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[11]~11_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1121_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1120_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~529_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~401_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~273_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~145_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1119_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~497_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~369_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~241_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~113_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1118_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~465_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~337_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~209_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~81_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1117_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~433_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~305_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~177_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~49_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[10]~10_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1116_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1115_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~528_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~496_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~464_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~432_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1114_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~400_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~368_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~336_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~304_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1113_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~272_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~240_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~208_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~176_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1112_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~144_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~112_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~80_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~48_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[9]~9_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1111_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1110_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~527_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~399_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~271_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~143_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1109_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~495_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~367_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~239_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~111_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1108_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~463_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~335_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~207_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~79_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1107_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~431_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~303_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~175_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~47_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[8]~8_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1106_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1105_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~526_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~494_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~462_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~430_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1104_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1176_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1175_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~540_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~508_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~476_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~444_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1174_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~412_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~380_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~348_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~316_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1173_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~284_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~252_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~220_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~188_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1172_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~156_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~124_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~92_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~60_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[21]~21_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1171_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1170_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~539_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~411_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~283_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~155_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1169_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~507_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~379_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~251_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~123_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1168_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~475_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~347_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~219_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~91_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1167_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~443_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~315_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~187_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~59_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[20]~20_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1166_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1165_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~538_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~506_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~474_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~442_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1164_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~410_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~378_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~346_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~314_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1163_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~282_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~250_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~218_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~186_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1162_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~154_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~122_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~90_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~58_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[19]~19_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1161_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1160_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~537_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~409_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~281_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~153_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1159_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~505_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~377_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~249_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~121_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1158_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~473_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~345_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~217_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~89_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1157_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~441_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~313_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~185_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~57_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[18]~18_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1156_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1155_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~536_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~504_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~472_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~440_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1154_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~408_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~376_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~344_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~312_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1153_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~280_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~248_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~216_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~184_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1152_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~152_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~120_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~88_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~56_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[17]~17_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1151_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1150_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~535_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~407_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~279_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~151_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1149_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~503_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~375_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~247_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~119_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1148_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~471_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~343_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~215_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~87_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1147_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~439_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~311_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~183_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~55_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[16]~16_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1146_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1145_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~534_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~502_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~470_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~438_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1144_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~406_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~374_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~342_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~310_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1143_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~278_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~246_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~214_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~182_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1142_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~150_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~118_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~86_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~54_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[15]~15_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1141_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1140_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~164_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~132_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~100_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~68_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[29]~29_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1211_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1210_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~547_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~419_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~291_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~163_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1209_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~515_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~387_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~259_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~131_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1208_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~483_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~355_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~227_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~99_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1207_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~451_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~323_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~195_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~67_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[28]~28_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1206_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1205_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~546_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~514_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~482_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~450_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1204_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~418_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~386_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~354_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~322_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1203_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~290_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~258_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~226_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~194_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1202_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~162_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~130_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~98_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~66_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[27]~27_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1201_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1200_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~545_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~417_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~289_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~161_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1199_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~513_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~385_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~257_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~129_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1198_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~481_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~353_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~225_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~97_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1197_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~449_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~321_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~193_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~65_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[26]~26_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1196_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1195_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~544_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~512_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~480_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~448_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1194_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~416_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~384_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~352_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~320_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1193_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~288_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~256_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~224_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~192_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1192_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~160_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~128_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~96_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~64_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[25]~25_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1191_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1190_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~543_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~415_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~287_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~159_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1189_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~511_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~383_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~255_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~127_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1188_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~479_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~351_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~223_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~95_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1187_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~447_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~319_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~191_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~63_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[24]~24_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1186_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1185_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~542_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~510_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~478_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~446_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1184_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~414_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~382_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~350_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~318_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1183_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~286_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~254_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~222_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~190_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1182_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~158_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~126_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~94_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~62_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[23]~23_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1181_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1180_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~541_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~413_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~285_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~157_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1179_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~509_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~381_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~253_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~125_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1178_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~477_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~349_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~221_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~93_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1177_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~445_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~317_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~189_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~61_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[22]~22_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1265_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1264_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1263_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1262_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1261_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1260_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1259_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1258_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1257_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[6]~11_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1256_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1255_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1254_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1253_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1252_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1251_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1250_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1249_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1248_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1247_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[4]~9_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[16]~8_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~20_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~19_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1246_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1245_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1244_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1243_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1242_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[3]~7_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1241_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1240_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1239_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1238_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1237_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[3]~6_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~18_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[2]~5_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1236_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1235_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1234_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1233_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1232_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[2]~4_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~17_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1231_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1230_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1229_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1228_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1227_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~16_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1226_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~15_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~14_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1225_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1224_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1223_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1222_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~13_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~12_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~11_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~10_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_OUTPUT\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \ROM1|ALT_INV_memROM~9_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~8_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~7_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~6_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~5_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[31]~31_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1221_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1220_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~549_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~421_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~293_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~165_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1219_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~517_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~389_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~261_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~133_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1218_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~485_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~357_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~229_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~101_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1217_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~453_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~325_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~197_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~69_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaA[30]~30_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1216_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1215_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~548_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~516_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~484_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~452_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1214_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~420_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~388_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~356_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~324_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1213_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~292_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~260_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~228_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~196_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1212_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1344_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1343_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1342_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1341_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[23]~28_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1340_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1339_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1338_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1337_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1336_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[22]~27_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1335_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1334_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1333_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1332_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1331_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[21]~26_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1330_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1329_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1328_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1327_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1326_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[20]~25_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1325_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1324_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1323_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1322_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1321_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[19]~24_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaB[19]~3_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1320_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1319_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1318_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1317_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1316_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[18]~23_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaB[18]~2_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1315_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1314_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1313_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1312_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1311_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[17]~22_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaB[17]~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1310_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1309_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1308_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1307_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1306_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[16]~21_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_saidaB[16]~0_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1305_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1304_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1303_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1302_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1301_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[15]~19_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1300_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1299_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1298_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1297_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1296_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1295_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1294_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1293_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1292_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[13]~18_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1291_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1290_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1289_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1288_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1287_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[12]~17_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1286_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1285_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1284_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1283_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1282_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1281_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1280_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1279_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1278_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1277_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1276_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1275_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1274_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1273_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1272_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1271_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1270_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1269_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1268_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1267_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[8]~13_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1266_combout\ : std_logic;
SIGNAL \ULA1|ULA_26|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_25|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_25|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_15|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_15|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_11|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_10|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_10|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_9|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_5|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_5|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_1|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \Decoder_FUNCT|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Decoder_FUNCT|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Decoder_FUNCT|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~0_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[31]~36_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1380_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1379_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1378_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1377_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1376_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[30]~35_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1375_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1374_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1373_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1372_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1371_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[29]~34_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1370_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1369_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1368_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1367_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1366_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[28]~33_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1365_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1364_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1363_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1362_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1361_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[27]~32_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1360_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1359_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1358_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1357_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1356_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[26]~31_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1355_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1354_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1353_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1352_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1351_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[25]~30_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1350_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1349_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1348_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1347_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1346_combout\ : std_logic;
SIGNAL \MUX_RtIm|ALT_INV_saida_MUX[24]~29_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1345_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~9_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~8_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~7_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~6_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~5_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~4_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~3_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~2_combout\ : std_logic;
SIGNAL \ALT_INV_AND_FLAG_ZERO~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\ : std_logic;
SIGNAL \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_29|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_27|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_26|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_25|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_24|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_24|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_22|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_22|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_19|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_18|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_17|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_17|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_16|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_15|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_14|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_14|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_13|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_12|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_12|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_11|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_10|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_9|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_9|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_7|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~5_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~4_combout\ : std_logic;
SIGNAL \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_31|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_30|somadorMux|ALT_INV_carryOut~combout\ : std_logic;
SIGNAL \ULA1|ULA_30|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_29|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_28|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA1|ULA_27|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2095_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1047_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~919_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~791_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~663_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2094_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1015_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~887_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~759_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~631_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2093_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~983_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~855_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~727_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~599_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2092_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~951_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~823_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~695_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~567_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2091_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2090_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~535_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~503_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~471_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~439_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2089_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~407_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~375_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~343_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~311_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2088_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~279_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~247_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~215_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~183_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2087_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~151_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~119_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~87_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~55_q\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1399_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1395_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1391_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1388_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1385_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1384_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1382_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1381_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_OUTPUT[3]~0_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~23_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~22_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1752_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1240_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~728_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~216_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2113_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1624_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1112_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~600_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~88_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2112_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2111_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1976_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1464_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~952_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~440_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2110_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1848_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1336_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~824_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~312_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2109_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1720_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1208_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~696_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~184_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2108_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1592_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1080_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~568_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~56_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2107_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2106_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2105_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2071_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1943_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1815_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1687_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2104_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2039_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1911_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1783_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1655_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2103_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2007_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1879_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1751_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1623_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2102_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1975_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1847_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1719_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1591_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2101_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2100_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1559_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1527_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1495_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1463_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2099_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1431_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1399_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1367_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1335_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2098_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1303_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1271_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1239_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1207_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2097_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1175_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1143_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1111_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1079_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2096_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1689_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1657_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1625_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1593_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2131_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1177_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1145_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1113_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1081_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2130_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~665_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~633_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~601_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~569_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2129_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~153_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~121_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~89_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~57_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2128_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2127_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2126_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2072_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1560_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1048_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~536_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2125_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1944_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1432_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~920_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~408_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2124_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1816_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1304_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~792_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~280_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2123_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1688_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1176_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~664_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~152_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2122_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2121_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2040_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1528_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1016_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~504_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2120_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1912_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1400_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~888_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~376_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2119_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1784_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1272_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~760_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~248_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2118_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1656_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1144_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~632_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~120_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2117_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2116_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2008_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1496_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~984_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~472_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2115_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1880_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1368_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~856_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~344_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2114_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~346_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~218_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~90_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2150_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~442_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~314_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~186_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~58_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2149_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2148_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2147_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2073_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2041_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2009_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1977_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2146_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1561_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1529_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1497_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1465_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2145_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1049_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1017_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~985_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~953_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2144_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~537_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~505_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~473_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~441_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2143_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2142_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1945_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1433_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~921_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~409_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2141_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1913_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1401_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~889_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~377_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2140_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1881_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1369_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~857_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~345_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2139_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1849_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1337_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~825_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~313_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2138_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2137_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1817_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1785_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1753_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1721_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2136_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1305_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1273_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1241_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1209_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2135_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~793_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~761_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~729_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~697_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2134_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~281_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~249_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~217_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~185_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2133_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2132_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2074_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2042_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2010_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1978_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2167_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1946_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1914_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1882_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1850_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2166_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1818_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1786_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1754_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1722_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2165_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1690_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1658_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1626_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1594_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2164_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2163_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1562_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1434_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1306_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1178_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2162_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1530_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1402_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1274_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1146_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2161_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1498_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1370_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1242_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1114_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2160_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1466_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1338_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1210_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1082_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2159_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2158_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1050_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~922_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~794_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~666_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2157_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~1018_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~890_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~762_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~634_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2156_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~986_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~858_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~730_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~602_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2155_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~954_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~826_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~698_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~570_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2154_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2153_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~538_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~410_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~282_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~154_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2152_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~506_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~378_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~250_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~122_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2151_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~474_q\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2257_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2255_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2253_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2251_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2249_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2247_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2245_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2243_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2241_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2239_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2237_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2235_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2233_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2231_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2229_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2227_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2225_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2223_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2221_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2219_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2217_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2215_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2213_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2211_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2209_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2207_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2205_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2203_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2201_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2199_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2197_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2195_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2193_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2191_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2189_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2187_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2185_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2183_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2181_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2179_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2177_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2175_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2173_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2171_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~26_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~25_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~24_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2170_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2169_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2168_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\ : std_logic;
SIGNAL \MUX_ULA_Banco|ALT_INV_saida_MUX[19]~33_combout\ : std_logic;
SIGNAL \Banco_Registradores|ALT_INV_registrador~1405_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[31]~57_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[30]~56_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[29]~55_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[28]~54_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[26]~53_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[25]~52_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[24]~51_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[23]~50_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[21]~49_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[20]~48_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[19]~47_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[18]~46_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[17]~45_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[16]~44_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[15]~43_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[14]~42_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[13]~41_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[12]~40_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[11]~39_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[10]~38_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[9]~37_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[8]~36_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[7]~35_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[6]~34_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[5]~33_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[4]~32_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[3]~31_combout\ : std_logic;
SIGNAL \MUX_PC|ALT_INV_saida_MUX[2]~30_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~4_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~3_combout\ : std_logic;
SIGNAL \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2297_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2295_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2293_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2291_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2289_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2287_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2285_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2283_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2281_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2279_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2277_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2275_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2273_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2271_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2269_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2267_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2265_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2263_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2261_combout\ : std_logic;
SIGNAL \RAM_MIPS|ALT_INV_memRAM~2259_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ULA_A <= ww_ULA_A;
ULA_B <= ww_ULA_B;
ww_KEY <= KEY;
saida_ULA_Teste <= ww_saida_ULA_Teste;
saida_PC_Teste <= ww_saida_PC_Teste;
entradaA_MUX_PC <= ww_entradaA_MUX_PC;
entradaB_MUX_PC <= ww_entradaB_MUX_PC;
entradaA_MUX_BEQ <= ww_entradaA_MUX_BEQ;
entradaB_MUX_BEQ <= ww_entradaB_MUX_BEQ;
seletor_MUX_BEQ <= ww_seletor_MUX_BEQ;
saida_Somador_Constant <= ww_saida_Somador_Constant;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\somadorConstante|ALT_INV_Add0~33_sumout\ <= NOT \somadorConstante|Add0~33_sumout\;
\somadorMux|ALT_INV_Add0~29_sumout\ <= NOT \somadorMux|Add0~29_sumout\;
\somadorConstante|ALT_INV_Add0~29_sumout\ <= NOT \somadorConstante|Add0~29_sumout\;
\somadorMux|ALT_INV_Add0~25_sumout\ <= NOT \somadorMux|Add0~25_sumout\;
\somadorConstante|ALT_INV_Add0~25_sumout\ <= NOT \somadorConstante|Add0~25_sumout\;
\somadorMux|ALT_INV_Add0~21_sumout\ <= NOT \somadorMux|Add0~21_sumout\;
\somadorConstante|ALT_INV_Add0~21_sumout\ <= NOT \somadorConstante|Add0~21_sumout\;
\somadorMux|ALT_INV_Add0~17_sumout\ <= NOT \somadorMux|Add0~17_sumout\;
\somadorConstante|ALT_INV_Add0~17_sumout\ <= NOT \somadorConstante|Add0~17_sumout\;
\somadorMux|ALT_INV_Add0~13_sumout\ <= NOT \somadorMux|Add0~13_sumout\;
\somadorConstante|ALT_INV_Add0~13_sumout\ <= NOT \somadorConstante|Add0~13_sumout\;
\somadorMux|ALT_INV_Add0~9_sumout\ <= NOT \somadorMux|Add0~9_sumout\;
\somadorConstante|ALT_INV_Add0~9_sumout\ <= NOT \somadorConstante|Add0~9_sumout\;
\somadorMux|ALT_INV_Add0~5_sumout\ <= NOT \somadorMux|Add0~5_sumout\;
\somadorConstante|ALT_INV_Add0~5_sumout\ <= NOT \somadorConstante|Add0~5_sumout\;
\somadorMux|ALT_INV_Add0~1_sumout\ <= NOT \somadorMux|Add0~1_sumout\;
\somadorConstante|ALT_INV_Add0~1_sumout\ <= NOT \somadorConstante|Add0~1_sumout\;
\PC|ALT_INV_DOUT\(31) <= NOT \PC|DOUT\(31);
\PC|ALT_INV_DOUT\(30) <= NOT \PC|DOUT\(30);
\PC|ALT_INV_DOUT\(29) <= NOT \PC|DOUT\(29);
\PC|ALT_INV_DOUT\(28) <= NOT \PC|DOUT\(28);
\PC|ALT_INV_DOUT\(26) <= NOT \PC|DOUT\(26);
\PC|ALT_INV_DOUT\(25) <= NOT \PC|DOUT\(25);
\PC|ALT_INV_DOUT\(24) <= NOT \PC|DOUT\(24);
\PC|ALT_INV_DOUT\(23) <= NOT \PC|DOUT\(23);
\PC|ALT_INV_DOUT\(21) <= NOT \PC|DOUT\(21);
\PC|ALT_INV_DOUT\(20) <= NOT \PC|DOUT\(20);
\PC|ALT_INV_DOUT\(19) <= NOT \PC|DOUT\(19);
\PC|ALT_INV_DOUT\(18) <= NOT \PC|DOUT\(18);
\PC|ALT_INV_DOUT\(17) <= NOT \PC|DOUT\(17);
\PC|ALT_INV_DOUT\(16) <= NOT \PC|DOUT\(16);
\PC|ALT_INV_DOUT\(15) <= NOT \PC|DOUT\(15);
\PC|ALT_INV_DOUT\(14) <= NOT \PC|DOUT\(14);
\PC|ALT_INV_DOUT\(13) <= NOT \PC|DOUT\(13);
\PC|ALT_INV_DOUT\(12) <= NOT \PC|DOUT\(12);
\PC|ALT_INV_DOUT\(11) <= NOT \PC|DOUT\(11);
\PC|ALT_INV_DOUT\(10) <= NOT \PC|DOUT\(10);
\PC|ALT_INV_DOUT\(9) <= NOT \PC|DOUT\(9);
\PC|ALT_INV_DOUT\(8) <= NOT \PC|DOUT\(8);
\PC|ALT_INV_DOUT\(2) <= NOT \PC|DOUT\(2);
\PC|ALT_INV_DOUT\(5) <= NOT \PC|DOUT\(5);
\PC|ALT_INV_DOUT\(4) <= NOT \PC|DOUT\(4);
\PC|ALT_INV_DOUT\(6) <= NOT \PC|DOUT\(6);
\PC|ALT_INV_DOUT\(3) <= NOT \PC|DOUT\(3);
\PC|ALT_INV_DOUT\(7) <= NOT \PC|DOUT\(7);
\Banco_Registradores|ALT_INV_registrador~423_q\ <= NOT \Banco_Registradores|registrador~423_q\;
\Banco_Registradores|ALT_INV_registrador~295_q\ <= NOT \Banco_Registradores|registrador~295_q\;
\Banco_Registradores|ALT_INV_registrador~167_q\ <= NOT \Banco_Registradores|registrador~167_q\;
\Banco_Registradores|ALT_INV_registrador~39_q\ <= NOT \Banco_Registradores|registrador~39_q\;
\Banco_Registradores|ALT_INV_saidaA[0]~0_combout\ <= NOT \Banco_Registradores|saidaA[0]~0_combout\;
\Banco_Registradores|ALT_INV_registrador~1066_combout\ <= NOT \Banco_Registradores|registrador~1066_combout\;
\ROM1|ALT_INV_memROM~4_combout\ <= NOT \ROM1|memROM~4_combout\;
\ROM1|ALT_INV_memROM~3_combout\ <= NOT \ROM1|memROM~3_combout\;
\Banco_Registradores|ALT_INV_registrador~1065_combout\ <= NOT \Banco_Registradores|registrador~1065_combout\;
\Banco_Registradores|ALT_INV_registrador~518_q\ <= NOT \Banco_Registradores|registrador~518_q\;
\Banco_Registradores|ALT_INV_registrador~486_q\ <= NOT \Banco_Registradores|registrador~486_q\;
\Banco_Registradores|ALT_INV_registrador~454_q\ <= NOT \Banco_Registradores|registrador~454_q\;
\Banco_Registradores|ALT_INV_registrador~422_q\ <= NOT \Banco_Registradores|registrador~422_q\;
\Banco_Registradores|ALT_INV_registrador~1064_combout\ <= NOT \Banco_Registradores|registrador~1064_combout\;
\Banco_Registradores|ALT_INV_registrador~390_q\ <= NOT \Banco_Registradores|registrador~390_q\;
\Banco_Registradores|ALT_INV_registrador~358_q\ <= NOT \Banco_Registradores|registrador~358_q\;
\Banco_Registradores|ALT_INV_registrador~326_q\ <= NOT \Banco_Registradores|registrador~326_q\;
\Banco_Registradores|ALT_INV_registrador~294_q\ <= NOT \Banco_Registradores|registrador~294_q\;
\Banco_Registradores|ALT_INV_registrador~1063_combout\ <= NOT \Banco_Registradores|registrador~1063_combout\;
\Banco_Registradores|ALT_INV_registrador~262_q\ <= NOT \Banco_Registradores|registrador~262_q\;
\Banco_Registradores|ALT_INV_registrador~230_q\ <= NOT \Banco_Registradores|registrador~230_q\;
\Banco_Registradores|ALT_INV_registrador~198_q\ <= NOT \Banco_Registradores|registrador~198_q\;
\Banco_Registradores|ALT_INV_registrador~166_q\ <= NOT \Banco_Registradores|registrador~166_q\;
\Banco_Registradores|ALT_INV_registrador~1062_combout\ <= NOT \Banco_Registradores|registrador~1062_combout\;
\ROM1|ALT_INV_memROM~2_combout\ <= NOT \ROM1|memROM~2_combout\;
\ROM1|ALT_INV_memROM~1_combout\ <= NOT \ROM1|memROM~1_combout\;
\ROM1|ALT_INV_memROM~0_combout\ <= NOT \ROM1|memROM~0_combout\;
\Banco_Registradores|ALT_INV_registrador~134_q\ <= NOT \Banco_Registradores|registrador~134_q\;
\Banco_Registradores|ALT_INV_registrador~102_q\ <= NOT \Banco_Registradores|registrador~102_q\;
\Banco_Registradores|ALT_INV_registrador~70_q\ <= NOT \Banco_Registradores|registrador~70_q\;
\Banco_Registradores|ALT_INV_registrador~38_q\ <= NOT \Banco_Registradores|registrador~38_q\;
\MUX_RtIm|ALT_INV_saida_MUX[14]~37_combout\ <= NOT \MUX_RtIm|saida_MUX[14]~37_combout\;
\somadorMux|ALT_INV_Add0~117_sumout\ <= NOT \somadorMux|Add0~117_sumout\;
\somadorConstante|ALT_INV_Add0~117_sumout\ <= NOT \somadorConstante|Add0~117_sumout\;
\somadorMux|ALT_INV_Add0~113_sumout\ <= NOT \somadorMux|Add0~113_sumout\;
\somadorConstante|ALT_INV_Add0~113_sumout\ <= NOT \somadorConstante|Add0~113_sumout\;
\somadorMux|ALT_INV_Add0~109_sumout\ <= NOT \somadorMux|Add0~109_sumout\;
\somadorConstante|ALT_INV_Add0~109_sumout\ <= NOT \somadorConstante|Add0~109_sumout\;
\somadorMux|ALT_INV_Add0~105_sumout\ <= NOT \somadorMux|Add0~105_sumout\;
\somadorConstante|ALT_INV_Add0~105_sumout\ <= NOT \somadorConstante|Add0~105_sumout\;
\somadorMux|ALT_INV_Add0~101_sumout\ <= NOT \somadorMux|Add0~101_sumout\;
\somadorConstante|ALT_INV_Add0~101_sumout\ <= NOT \somadorConstante|Add0~101_sumout\;
\somadorMux|ALT_INV_Add0~97_sumout\ <= NOT \somadorMux|Add0~97_sumout\;
\somadorConstante|ALT_INV_Add0~97_sumout\ <= NOT \somadorConstante|Add0~97_sumout\;
\somadorMux|ALT_INV_Add0~93_sumout\ <= NOT \somadorMux|Add0~93_sumout\;
\somadorConstante|ALT_INV_Add0~93_sumout\ <= NOT \somadorConstante|Add0~93_sumout\;
\somadorMux|ALT_INV_Add0~89_sumout\ <= NOT \somadorMux|Add0~89_sumout\;
\somadorConstante|ALT_INV_Add0~89_sumout\ <= NOT \somadorConstante|Add0~89_sumout\;
\somadorMux|ALT_INV_Add0~85_sumout\ <= NOT \somadorMux|Add0~85_sumout\;
\somadorConstante|ALT_INV_Add0~85_sumout\ <= NOT \somadorConstante|Add0~85_sumout\;
\somadorMux|ALT_INV_Add0~81_sumout\ <= NOT \somadorMux|Add0~81_sumout\;
\somadorConstante|ALT_INV_Add0~81_sumout\ <= NOT \somadorConstante|Add0~81_sumout\;
\somadorMux|ALT_INV_Add0~77_sumout\ <= NOT \somadorMux|Add0~77_sumout\;
\somadorConstante|ALT_INV_Add0~77_sumout\ <= NOT \somadorConstante|Add0~77_sumout\;
\somadorMux|ALT_INV_Add0~73_sumout\ <= NOT \somadorMux|Add0~73_sumout\;
\somadorConstante|ALT_INV_Add0~73_sumout\ <= NOT \somadorConstante|Add0~73_sumout\;
\somadorMux|ALT_INV_Add0~69_sumout\ <= NOT \somadorMux|Add0~69_sumout\;
\somadorConstante|ALT_INV_Add0~69_sumout\ <= NOT \somadorConstante|Add0~69_sumout\;
\somadorMux|ALT_INV_Add0~65_sumout\ <= NOT \somadorMux|Add0~65_sumout\;
\somadorConstante|ALT_INV_Add0~65_sumout\ <= NOT \somadorConstante|Add0~65_sumout\;
\somadorMux|ALT_INV_Add0~61_sumout\ <= NOT \somadorMux|Add0~61_sumout\;
\somadorConstante|ALT_INV_Add0~61_sumout\ <= NOT \somadorConstante|Add0~61_sumout\;
\somadorMux|ALT_INV_Add0~57_sumout\ <= NOT \somadorMux|Add0~57_sumout\;
\somadorConstante|ALT_INV_Add0~57_sumout\ <= NOT \somadorConstante|Add0~57_sumout\;
\somadorMux|ALT_INV_Add0~53_sumout\ <= NOT \somadorMux|Add0~53_sumout\;
\somadorConstante|ALT_INV_Add0~53_sumout\ <= NOT \somadorConstante|Add0~53_sumout\;
\somadorMux|ALT_INV_Add0~49_sumout\ <= NOT \somadorMux|Add0~49_sumout\;
\somadorConstante|ALT_INV_Add0~49_sumout\ <= NOT \somadorConstante|Add0~49_sumout\;
\somadorMux|ALT_INV_Add0~45_sumout\ <= NOT \somadorMux|Add0~45_sumout\;
\somadorConstante|ALT_INV_Add0~45_sumout\ <= NOT \somadorConstante|Add0~45_sumout\;
\somadorMux|ALT_INV_Add0~41_sumout\ <= NOT \somadorMux|Add0~41_sumout\;
\somadorConstante|ALT_INV_Add0~41_sumout\ <= NOT \somadorConstante|Add0~41_sumout\;
\somadorMux|ALT_INV_Add0~37_sumout\ <= NOT \somadorMux|Add0~37_sumout\;
\somadorConstante|ALT_INV_Add0~37_sumout\ <= NOT \somadorConstante|Add0~37_sumout\;
\somadorMux|ALT_INV_Add0~33_sumout\ <= NOT \somadorMux|Add0~33_sumout\;
\Banco_Registradores|ALT_INV_registrador~398_q\ <= NOT \Banco_Registradores|registrador~398_q\;
\Banco_Registradores|ALT_INV_registrador~366_q\ <= NOT \Banco_Registradores|registrador~366_q\;
\Banco_Registradores|ALT_INV_registrador~334_q\ <= NOT \Banco_Registradores|registrador~334_q\;
\Banco_Registradores|ALT_INV_registrador~302_q\ <= NOT \Banco_Registradores|registrador~302_q\;
\Banco_Registradores|ALT_INV_registrador~1103_combout\ <= NOT \Banco_Registradores|registrador~1103_combout\;
\Banco_Registradores|ALT_INV_registrador~270_q\ <= NOT \Banco_Registradores|registrador~270_q\;
\Banco_Registradores|ALT_INV_registrador~238_q\ <= NOT \Banco_Registradores|registrador~238_q\;
\Banco_Registradores|ALT_INV_registrador~206_q\ <= NOT \Banco_Registradores|registrador~206_q\;
\Banco_Registradores|ALT_INV_registrador~174_q\ <= NOT \Banco_Registradores|registrador~174_q\;
\Banco_Registradores|ALT_INV_registrador~1102_combout\ <= NOT \Banco_Registradores|registrador~1102_combout\;
\Banco_Registradores|ALT_INV_registrador~142_q\ <= NOT \Banco_Registradores|registrador~142_q\;
\Banco_Registradores|ALT_INV_registrador~110_q\ <= NOT \Banco_Registradores|registrador~110_q\;
\Banco_Registradores|ALT_INV_registrador~78_q\ <= NOT \Banco_Registradores|registrador~78_q\;
\Banco_Registradores|ALT_INV_registrador~46_q\ <= NOT \Banco_Registradores|registrador~46_q\;
\Banco_Registradores|ALT_INV_saidaA[7]~7_combout\ <= NOT \Banco_Registradores|saidaA[7]~7_combout\;
\Banco_Registradores|ALT_INV_registrador~1101_combout\ <= NOT \Banco_Registradores|registrador~1101_combout\;
\Banco_Registradores|ALT_INV_registrador~1100_combout\ <= NOT \Banco_Registradores|registrador~1100_combout\;
\Banco_Registradores|ALT_INV_registrador~525_q\ <= NOT \Banco_Registradores|registrador~525_q\;
\Banco_Registradores|ALT_INV_registrador~397_q\ <= NOT \Banco_Registradores|registrador~397_q\;
\Banco_Registradores|ALT_INV_registrador~269_q\ <= NOT \Banco_Registradores|registrador~269_q\;
\Banco_Registradores|ALT_INV_registrador~141_q\ <= NOT \Banco_Registradores|registrador~141_q\;
\Banco_Registradores|ALT_INV_registrador~1099_combout\ <= NOT \Banco_Registradores|registrador~1099_combout\;
\Banco_Registradores|ALT_INV_registrador~493_q\ <= NOT \Banco_Registradores|registrador~493_q\;
\Banco_Registradores|ALT_INV_registrador~365_q\ <= NOT \Banco_Registradores|registrador~365_q\;
\Banco_Registradores|ALT_INV_registrador~237_q\ <= NOT \Banco_Registradores|registrador~237_q\;
\Banco_Registradores|ALT_INV_registrador~109_q\ <= NOT \Banco_Registradores|registrador~109_q\;
\Banco_Registradores|ALT_INV_registrador~1098_combout\ <= NOT \Banco_Registradores|registrador~1098_combout\;
\Banco_Registradores|ALT_INV_registrador~461_q\ <= NOT \Banco_Registradores|registrador~461_q\;
\Banco_Registradores|ALT_INV_registrador~333_q\ <= NOT \Banco_Registradores|registrador~333_q\;
\Banco_Registradores|ALT_INV_registrador~205_q\ <= NOT \Banco_Registradores|registrador~205_q\;
\Banco_Registradores|ALT_INV_registrador~77_q\ <= NOT \Banco_Registradores|registrador~77_q\;
\Banco_Registradores|ALT_INV_registrador~1097_combout\ <= NOT \Banco_Registradores|registrador~1097_combout\;
\Banco_Registradores|ALT_INV_registrador~429_q\ <= NOT \Banco_Registradores|registrador~429_q\;
\Banco_Registradores|ALT_INV_registrador~301_q\ <= NOT \Banco_Registradores|registrador~301_q\;
\Banco_Registradores|ALT_INV_registrador~173_q\ <= NOT \Banco_Registradores|registrador~173_q\;
\Banco_Registradores|ALT_INV_registrador~45_q\ <= NOT \Banco_Registradores|registrador~45_q\;
\Banco_Registradores|ALT_INV_saidaA[6]~6_combout\ <= NOT \Banco_Registradores|saidaA[6]~6_combout\;
\Banco_Registradores|ALT_INV_registrador~1096_combout\ <= NOT \Banco_Registradores|registrador~1096_combout\;
\Banco_Registradores|ALT_INV_registrador~1095_combout\ <= NOT \Banco_Registradores|registrador~1095_combout\;
\Banco_Registradores|ALT_INV_registrador~524_q\ <= NOT \Banco_Registradores|registrador~524_q\;
\Banco_Registradores|ALT_INV_registrador~492_q\ <= NOT \Banco_Registradores|registrador~492_q\;
\Banco_Registradores|ALT_INV_registrador~460_q\ <= NOT \Banco_Registradores|registrador~460_q\;
\Banco_Registradores|ALT_INV_registrador~428_q\ <= NOT \Banco_Registradores|registrador~428_q\;
\Banco_Registradores|ALT_INV_registrador~1094_combout\ <= NOT \Banco_Registradores|registrador~1094_combout\;
\Banco_Registradores|ALT_INV_registrador~396_q\ <= NOT \Banco_Registradores|registrador~396_q\;
\Banco_Registradores|ALT_INV_registrador~364_q\ <= NOT \Banco_Registradores|registrador~364_q\;
\Banco_Registradores|ALT_INV_registrador~332_q\ <= NOT \Banco_Registradores|registrador~332_q\;
\Banco_Registradores|ALT_INV_registrador~300_q\ <= NOT \Banco_Registradores|registrador~300_q\;
\Banco_Registradores|ALT_INV_registrador~1093_combout\ <= NOT \Banco_Registradores|registrador~1093_combout\;
\Banco_Registradores|ALT_INV_registrador~268_q\ <= NOT \Banco_Registradores|registrador~268_q\;
\Banco_Registradores|ALT_INV_registrador~236_q\ <= NOT \Banco_Registradores|registrador~236_q\;
\Banco_Registradores|ALT_INV_registrador~204_q\ <= NOT \Banco_Registradores|registrador~204_q\;
\Banco_Registradores|ALT_INV_registrador~172_q\ <= NOT \Banco_Registradores|registrador~172_q\;
\Banco_Registradores|ALT_INV_registrador~1092_combout\ <= NOT \Banco_Registradores|registrador~1092_combout\;
\Banco_Registradores|ALT_INV_registrador~140_q\ <= NOT \Banco_Registradores|registrador~140_q\;
\Banco_Registradores|ALT_INV_registrador~108_q\ <= NOT \Banco_Registradores|registrador~108_q\;
\Banco_Registradores|ALT_INV_registrador~76_q\ <= NOT \Banco_Registradores|registrador~76_q\;
\Banco_Registradores|ALT_INV_registrador~44_q\ <= NOT \Banco_Registradores|registrador~44_q\;
\Banco_Registradores|ALT_INV_saidaA[5]~5_combout\ <= NOT \Banco_Registradores|saidaA[5]~5_combout\;
\Banco_Registradores|ALT_INV_registrador~1091_combout\ <= NOT \Banco_Registradores|registrador~1091_combout\;
\Banco_Registradores|ALT_INV_registrador~1090_combout\ <= NOT \Banco_Registradores|registrador~1090_combout\;
\Banco_Registradores|ALT_INV_registrador~523_q\ <= NOT \Banco_Registradores|registrador~523_q\;
\Banco_Registradores|ALT_INV_registrador~395_q\ <= NOT \Banco_Registradores|registrador~395_q\;
\Banco_Registradores|ALT_INV_registrador~267_q\ <= NOT \Banco_Registradores|registrador~267_q\;
\Banco_Registradores|ALT_INV_registrador~139_q\ <= NOT \Banco_Registradores|registrador~139_q\;
\Banco_Registradores|ALT_INV_registrador~1089_combout\ <= NOT \Banco_Registradores|registrador~1089_combout\;
\Banco_Registradores|ALT_INV_registrador~491_q\ <= NOT \Banco_Registradores|registrador~491_q\;
\Banco_Registradores|ALT_INV_registrador~363_q\ <= NOT \Banco_Registradores|registrador~363_q\;
\Banco_Registradores|ALT_INV_registrador~235_q\ <= NOT \Banco_Registradores|registrador~235_q\;
\Banco_Registradores|ALT_INV_registrador~107_q\ <= NOT \Banco_Registradores|registrador~107_q\;
\Banco_Registradores|ALT_INV_registrador~1088_combout\ <= NOT \Banco_Registradores|registrador~1088_combout\;
\Banco_Registradores|ALT_INV_registrador~459_q\ <= NOT \Banco_Registradores|registrador~459_q\;
\Banco_Registradores|ALT_INV_registrador~331_q\ <= NOT \Banco_Registradores|registrador~331_q\;
\Banco_Registradores|ALT_INV_registrador~203_q\ <= NOT \Banco_Registradores|registrador~203_q\;
\Banco_Registradores|ALT_INV_registrador~75_q\ <= NOT \Banco_Registradores|registrador~75_q\;
\Banco_Registradores|ALT_INV_registrador~1087_combout\ <= NOT \Banco_Registradores|registrador~1087_combout\;
\Banco_Registradores|ALT_INV_registrador~427_q\ <= NOT \Banco_Registradores|registrador~427_q\;
\Banco_Registradores|ALT_INV_registrador~299_q\ <= NOT \Banco_Registradores|registrador~299_q\;
\Banco_Registradores|ALT_INV_registrador~171_q\ <= NOT \Banco_Registradores|registrador~171_q\;
\Banco_Registradores|ALT_INV_registrador~43_q\ <= NOT \Banco_Registradores|registrador~43_q\;
\Banco_Registradores|ALT_INV_registrador~1086_combout\ <= NOT \Banco_Registradores|registrador~1086_combout\;
\Banco_Registradores|ALT_INV_registrador~1085_combout\ <= NOT \Banco_Registradores|registrador~1085_combout\;
\Banco_Registradores|ALT_INV_registrador~522_q\ <= NOT \Banco_Registradores|registrador~522_q\;
\Banco_Registradores|ALT_INV_registrador~490_q\ <= NOT \Banco_Registradores|registrador~490_q\;
\Banco_Registradores|ALT_INV_registrador~458_q\ <= NOT \Banco_Registradores|registrador~458_q\;
\Banco_Registradores|ALT_INV_registrador~426_q\ <= NOT \Banco_Registradores|registrador~426_q\;
\Banco_Registradores|ALT_INV_registrador~1084_combout\ <= NOT \Banco_Registradores|registrador~1084_combout\;
\Banco_Registradores|ALT_INV_registrador~394_q\ <= NOT \Banco_Registradores|registrador~394_q\;
\Banco_Registradores|ALT_INV_registrador~362_q\ <= NOT \Banco_Registradores|registrador~362_q\;
\Banco_Registradores|ALT_INV_registrador~330_q\ <= NOT \Banco_Registradores|registrador~330_q\;
\Banco_Registradores|ALT_INV_registrador~298_q\ <= NOT \Banco_Registradores|registrador~298_q\;
\Banco_Registradores|ALT_INV_registrador~1083_combout\ <= NOT \Banco_Registradores|registrador~1083_combout\;
\Banco_Registradores|ALT_INV_registrador~266_q\ <= NOT \Banco_Registradores|registrador~266_q\;
\Banco_Registradores|ALT_INV_registrador~234_q\ <= NOT \Banco_Registradores|registrador~234_q\;
\Banco_Registradores|ALT_INV_registrador~202_q\ <= NOT \Banco_Registradores|registrador~202_q\;
\Banco_Registradores|ALT_INV_registrador~170_q\ <= NOT \Banco_Registradores|registrador~170_q\;
\Banco_Registradores|ALT_INV_registrador~1082_combout\ <= NOT \Banco_Registradores|registrador~1082_combout\;
\Banco_Registradores|ALT_INV_registrador~138_q\ <= NOT \Banco_Registradores|registrador~138_q\;
\Banco_Registradores|ALT_INV_registrador~106_q\ <= NOT \Banco_Registradores|registrador~106_q\;
\Banco_Registradores|ALT_INV_registrador~74_q\ <= NOT \Banco_Registradores|registrador~74_q\;
\Banco_Registradores|ALT_INV_registrador~42_q\ <= NOT \Banco_Registradores|registrador~42_q\;
\Banco_Registradores|ALT_INV_saidaA[3]~3_combout\ <= NOT \Banco_Registradores|saidaA[3]~3_combout\;
\Banco_Registradores|ALT_INV_registrador~1081_combout\ <= NOT \Banco_Registradores|registrador~1081_combout\;
\Banco_Registradores|ALT_INV_registrador~1080_combout\ <= NOT \Banco_Registradores|registrador~1080_combout\;
\Banco_Registradores|ALT_INV_registrador~521_q\ <= NOT \Banco_Registradores|registrador~521_q\;
\Banco_Registradores|ALT_INV_registrador~393_q\ <= NOT \Banco_Registradores|registrador~393_q\;
\Banco_Registradores|ALT_INV_registrador~265_q\ <= NOT \Banco_Registradores|registrador~265_q\;
\Banco_Registradores|ALT_INV_registrador~137_q\ <= NOT \Banco_Registradores|registrador~137_q\;
\Banco_Registradores|ALT_INV_registrador~1079_combout\ <= NOT \Banco_Registradores|registrador~1079_combout\;
\Banco_Registradores|ALT_INV_registrador~489_q\ <= NOT \Banco_Registradores|registrador~489_q\;
\Banco_Registradores|ALT_INV_registrador~361_q\ <= NOT \Banco_Registradores|registrador~361_q\;
\Banco_Registradores|ALT_INV_registrador~233_q\ <= NOT \Banco_Registradores|registrador~233_q\;
\Banco_Registradores|ALT_INV_registrador~105_q\ <= NOT \Banco_Registradores|registrador~105_q\;
\Banco_Registradores|ALT_INV_registrador~1078_combout\ <= NOT \Banco_Registradores|registrador~1078_combout\;
\Banco_Registradores|ALT_INV_registrador~457_q\ <= NOT \Banco_Registradores|registrador~457_q\;
\Banco_Registradores|ALT_INV_registrador~329_q\ <= NOT \Banco_Registradores|registrador~329_q\;
\Banco_Registradores|ALT_INV_registrador~201_q\ <= NOT \Banco_Registradores|registrador~201_q\;
\Banco_Registradores|ALT_INV_registrador~73_q\ <= NOT \Banco_Registradores|registrador~73_q\;
\Banco_Registradores|ALT_INV_registrador~1077_combout\ <= NOT \Banco_Registradores|registrador~1077_combout\;
\Banco_Registradores|ALT_INV_registrador~425_q\ <= NOT \Banco_Registradores|registrador~425_q\;
\Banco_Registradores|ALT_INV_registrador~297_q\ <= NOT \Banco_Registradores|registrador~297_q\;
\Banco_Registradores|ALT_INV_registrador~169_q\ <= NOT \Banco_Registradores|registrador~169_q\;
\Banco_Registradores|ALT_INV_registrador~41_q\ <= NOT \Banco_Registradores|registrador~41_q\;
\Banco_Registradores|ALT_INV_registrador~1076_combout\ <= NOT \Banco_Registradores|registrador~1076_combout\;
\Banco_Registradores|ALT_INV_registrador~1075_combout\ <= NOT \Banco_Registradores|registrador~1075_combout\;
\Banco_Registradores|ALT_INV_registrador~520_q\ <= NOT \Banco_Registradores|registrador~520_q\;
\Banco_Registradores|ALT_INV_registrador~488_q\ <= NOT \Banco_Registradores|registrador~488_q\;
\Banco_Registradores|ALT_INV_registrador~456_q\ <= NOT \Banco_Registradores|registrador~456_q\;
\Banco_Registradores|ALT_INV_registrador~424_q\ <= NOT \Banco_Registradores|registrador~424_q\;
\Banco_Registradores|ALT_INV_registrador~1074_combout\ <= NOT \Banco_Registradores|registrador~1074_combout\;
\Banco_Registradores|ALT_INV_registrador~392_q\ <= NOT \Banco_Registradores|registrador~392_q\;
\Banco_Registradores|ALT_INV_registrador~360_q\ <= NOT \Banco_Registradores|registrador~360_q\;
\Banco_Registradores|ALT_INV_registrador~328_q\ <= NOT \Banco_Registradores|registrador~328_q\;
\Banco_Registradores|ALT_INV_registrador~296_q\ <= NOT \Banco_Registradores|registrador~296_q\;
\Banco_Registradores|ALT_INV_registrador~1073_combout\ <= NOT \Banco_Registradores|registrador~1073_combout\;
\Banco_Registradores|ALT_INV_registrador~264_q\ <= NOT \Banco_Registradores|registrador~264_q\;
\Banco_Registradores|ALT_INV_registrador~232_q\ <= NOT \Banco_Registradores|registrador~232_q\;
\Banco_Registradores|ALT_INV_registrador~200_q\ <= NOT \Banco_Registradores|registrador~200_q\;
\Banco_Registradores|ALT_INV_registrador~168_q\ <= NOT \Banco_Registradores|registrador~168_q\;
\Banco_Registradores|ALT_INV_registrador~1072_combout\ <= NOT \Banco_Registradores|registrador~1072_combout\;
\Banco_Registradores|ALT_INV_registrador~136_q\ <= NOT \Banco_Registradores|registrador~136_q\;
\Banco_Registradores|ALT_INV_registrador~104_q\ <= NOT \Banco_Registradores|registrador~104_q\;
\Banco_Registradores|ALT_INV_registrador~72_q\ <= NOT \Banco_Registradores|registrador~72_q\;
\Banco_Registradores|ALT_INV_registrador~40_q\ <= NOT \Banco_Registradores|registrador~40_q\;
\Banco_Registradores|ALT_INV_saidaA[1]~1_combout\ <= NOT \Banco_Registradores|saidaA[1]~1_combout\;
\Banco_Registradores|ALT_INV_registrador~1071_combout\ <= NOT \Banco_Registradores|registrador~1071_combout\;
\Banco_Registradores|ALT_INV_registrador~1070_combout\ <= NOT \Banco_Registradores|registrador~1070_combout\;
\Banco_Registradores|ALT_INV_registrador~519_q\ <= NOT \Banco_Registradores|registrador~519_q\;
\Banco_Registradores|ALT_INV_registrador~391_q\ <= NOT \Banco_Registradores|registrador~391_q\;
\Banco_Registradores|ALT_INV_registrador~263_q\ <= NOT \Banco_Registradores|registrador~263_q\;
\Banco_Registradores|ALT_INV_registrador~135_q\ <= NOT \Banco_Registradores|registrador~135_q\;
\Banco_Registradores|ALT_INV_registrador~1069_combout\ <= NOT \Banco_Registradores|registrador~1069_combout\;
\Banco_Registradores|ALT_INV_registrador~487_q\ <= NOT \Banco_Registradores|registrador~487_q\;
\Banco_Registradores|ALT_INV_registrador~359_q\ <= NOT \Banco_Registradores|registrador~359_q\;
\Banco_Registradores|ALT_INV_registrador~231_q\ <= NOT \Banco_Registradores|registrador~231_q\;
\Banco_Registradores|ALT_INV_registrador~103_q\ <= NOT \Banco_Registradores|registrador~103_q\;
\Banco_Registradores|ALT_INV_registrador~1068_combout\ <= NOT \Banco_Registradores|registrador~1068_combout\;
\Banco_Registradores|ALT_INV_registrador~455_q\ <= NOT \Banco_Registradores|registrador~455_q\;
\Banco_Registradores|ALT_INV_registrador~327_q\ <= NOT \Banco_Registradores|registrador~327_q\;
\Banco_Registradores|ALT_INV_registrador~199_q\ <= NOT \Banco_Registradores|registrador~199_q\;
\Banco_Registradores|ALT_INV_registrador~71_q\ <= NOT \Banco_Registradores|registrador~71_q\;
\Banco_Registradores|ALT_INV_registrador~1067_combout\ <= NOT \Banco_Registradores|registrador~1067_combout\;
\Banco_Registradores|ALT_INV_registrador~533_q\ <= NOT \Banco_Registradores|registrador~533_q\;
\Banco_Registradores|ALT_INV_registrador~405_q\ <= NOT \Banco_Registradores|registrador~405_q\;
\Banco_Registradores|ALT_INV_registrador~277_q\ <= NOT \Banco_Registradores|registrador~277_q\;
\Banco_Registradores|ALT_INV_registrador~149_q\ <= NOT \Banco_Registradores|registrador~149_q\;
\Banco_Registradores|ALT_INV_registrador~1139_combout\ <= NOT \Banco_Registradores|registrador~1139_combout\;
\Banco_Registradores|ALT_INV_registrador~501_q\ <= NOT \Banco_Registradores|registrador~501_q\;
\Banco_Registradores|ALT_INV_registrador~373_q\ <= NOT \Banco_Registradores|registrador~373_q\;
\Banco_Registradores|ALT_INV_registrador~245_q\ <= NOT \Banco_Registradores|registrador~245_q\;
\Banco_Registradores|ALT_INV_registrador~117_q\ <= NOT \Banco_Registradores|registrador~117_q\;
\Banco_Registradores|ALT_INV_registrador~1138_combout\ <= NOT \Banco_Registradores|registrador~1138_combout\;
\Banco_Registradores|ALT_INV_registrador~469_q\ <= NOT \Banco_Registradores|registrador~469_q\;
\Banco_Registradores|ALT_INV_registrador~341_q\ <= NOT \Banco_Registradores|registrador~341_q\;
\Banco_Registradores|ALT_INV_registrador~213_q\ <= NOT \Banco_Registradores|registrador~213_q\;
\Banco_Registradores|ALT_INV_registrador~85_q\ <= NOT \Banco_Registradores|registrador~85_q\;
\Banco_Registradores|ALT_INV_registrador~1137_combout\ <= NOT \Banco_Registradores|registrador~1137_combout\;
\Banco_Registradores|ALT_INV_registrador~437_q\ <= NOT \Banco_Registradores|registrador~437_q\;
\Banco_Registradores|ALT_INV_registrador~309_q\ <= NOT \Banco_Registradores|registrador~309_q\;
\Banco_Registradores|ALT_INV_registrador~181_q\ <= NOT \Banco_Registradores|registrador~181_q\;
\Banco_Registradores|ALT_INV_registrador~53_q\ <= NOT \Banco_Registradores|registrador~53_q\;
\Banco_Registradores|ALT_INV_saidaA[14]~14_combout\ <= NOT \Banco_Registradores|saidaA[14]~14_combout\;
\Banco_Registradores|ALT_INV_registrador~1136_combout\ <= NOT \Banco_Registradores|registrador~1136_combout\;
\Banco_Registradores|ALT_INV_registrador~1135_combout\ <= NOT \Banco_Registradores|registrador~1135_combout\;
\Banco_Registradores|ALT_INV_registrador~532_q\ <= NOT \Banco_Registradores|registrador~532_q\;
\Banco_Registradores|ALT_INV_registrador~500_q\ <= NOT \Banco_Registradores|registrador~500_q\;
\Banco_Registradores|ALT_INV_registrador~468_q\ <= NOT \Banco_Registradores|registrador~468_q\;
\Banco_Registradores|ALT_INV_registrador~436_q\ <= NOT \Banco_Registradores|registrador~436_q\;
\Banco_Registradores|ALT_INV_registrador~1134_combout\ <= NOT \Banco_Registradores|registrador~1134_combout\;
\Banco_Registradores|ALT_INV_registrador~404_q\ <= NOT \Banco_Registradores|registrador~404_q\;
\Banco_Registradores|ALT_INV_registrador~372_q\ <= NOT \Banco_Registradores|registrador~372_q\;
\Banco_Registradores|ALT_INV_registrador~340_q\ <= NOT \Banco_Registradores|registrador~340_q\;
\Banco_Registradores|ALT_INV_registrador~308_q\ <= NOT \Banco_Registradores|registrador~308_q\;
\Banco_Registradores|ALT_INV_registrador~1133_combout\ <= NOT \Banco_Registradores|registrador~1133_combout\;
\Banco_Registradores|ALT_INV_registrador~276_q\ <= NOT \Banco_Registradores|registrador~276_q\;
\Banco_Registradores|ALT_INV_registrador~244_q\ <= NOT \Banco_Registradores|registrador~244_q\;
\Banco_Registradores|ALT_INV_registrador~212_q\ <= NOT \Banco_Registradores|registrador~212_q\;
\Banco_Registradores|ALT_INV_registrador~180_q\ <= NOT \Banco_Registradores|registrador~180_q\;
\Banco_Registradores|ALT_INV_registrador~1132_combout\ <= NOT \Banco_Registradores|registrador~1132_combout\;
\Banco_Registradores|ALT_INV_registrador~148_q\ <= NOT \Banco_Registradores|registrador~148_q\;
\Banco_Registradores|ALT_INV_registrador~116_q\ <= NOT \Banco_Registradores|registrador~116_q\;
\Banco_Registradores|ALT_INV_registrador~84_q\ <= NOT \Banco_Registradores|registrador~84_q\;
\Banco_Registradores|ALT_INV_registrador~52_q\ <= NOT \Banco_Registradores|registrador~52_q\;
\Banco_Registradores|ALT_INV_saidaA[13]~13_combout\ <= NOT \Banco_Registradores|saidaA[13]~13_combout\;
\Banco_Registradores|ALT_INV_registrador~1131_combout\ <= NOT \Banco_Registradores|registrador~1131_combout\;
\Banco_Registradores|ALT_INV_registrador~1130_combout\ <= NOT \Banco_Registradores|registrador~1130_combout\;
\Banco_Registradores|ALT_INV_registrador~531_q\ <= NOT \Banco_Registradores|registrador~531_q\;
\Banco_Registradores|ALT_INV_registrador~403_q\ <= NOT \Banco_Registradores|registrador~403_q\;
\Banco_Registradores|ALT_INV_registrador~275_q\ <= NOT \Banco_Registradores|registrador~275_q\;
\Banco_Registradores|ALT_INV_registrador~147_q\ <= NOT \Banco_Registradores|registrador~147_q\;
\Banco_Registradores|ALT_INV_registrador~1129_combout\ <= NOT \Banco_Registradores|registrador~1129_combout\;
\Banco_Registradores|ALT_INV_registrador~499_q\ <= NOT \Banco_Registradores|registrador~499_q\;
\Banco_Registradores|ALT_INV_registrador~371_q\ <= NOT \Banco_Registradores|registrador~371_q\;
\Banco_Registradores|ALT_INV_registrador~243_q\ <= NOT \Banco_Registradores|registrador~243_q\;
\Banco_Registradores|ALT_INV_registrador~115_q\ <= NOT \Banco_Registradores|registrador~115_q\;
\Banco_Registradores|ALT_INV_registrador~1128_combout\ <= NOT \Banco_Registradores|registrador~1128_combout\;
\Banco_Registradores|ALT_INV_registrador~467_q\ <= NOT \Banco_Registradores|registrador~467_q\;
\Banco_Registradores|ALT_INV_registrador~339_q\ <= NOT \Banco_Registradores|registrador~339_q\;
\Banco_Registradores|ALT_INV_registrador~211_q\ <= NOT \Banco_Registradores|registrador~211_q\;
\Banco_Registradores|ALT_INV_registrador~83_q\ <= NOT \Banco_Registradores|registrador~83_q\;
\Banco_Registradores|ALT_INV_registrador~1127_combout\ <= NOT \Banco_Registradores|registrador~1127_combout\;
\Banco_Registradores|ALT_INV_registrador~435_q\ <= NOT \Banco_Registradores|registrador~435_q\;
\Banco_Registradores|ALT_INV_registrador~307_q\ <= NOT \Banco_Registradores|registrador~307_q\;
\Banco_Registradores|ALT_INV_registrador~179_q\ <= NOT \Banco_Registradores|registrador~179_q\;
\Banco_Registradores|ALT_INV_registrador~51_q\ <= NOT \Banco_Registradores|registrador~51_q\;
\Banco_Registradores|ALT_INV_saidaA[12]~12_combout\ <= NOT \Banco_Registradores|saidaA[12]~12_combout\;
\Banco_Registradores|ALT_INV_registrador~1126_combout\ <= NOT \Banco_Registradores|registrador~1126_combout\;
\Banco_Registradores|ALT_INV_registrador~1125_combout\ <= NOT \Banco_Registradores|registrador~1125_combout\;
\Banco_Registradores|ALT_INV_registrador~530_q\ <= NOT \Banco_Registradores|registrador~530_q\;
\Banco_Registradores|ALT_INV_registrador~498_q\ <= NOT \Banco_Registradores|registrador~498_q\;
\Banco_Registradores|ALT_INV_registrador~466_q\ <= NOT \Banco_Registradores|registrador~466_q\;
\Banco_Registradores|ALT_INV_registrador~434_q\ <= NOT \Banco_Registradores|registrador~434_q\;
\Banco_Registradores|ALT_INV_registrador~1124_combout\ <= NOT \Banco_Registradores|registrador~1124_combout\;
\Banco_Registradores|ALT_INV_registrador~402_q\ <= NOT \Banco_Registradores|registrador~402_q\;
\Banco_Registradores|ALT_INV_registrador~370_q\ <= NOT \Banco_Registradores|registrador~370_q\;
\Banco_Registradores|ALT_INV_registrador~338_q\ <= NOT \Banco_Registradores|registrador~338_q\;
\Banco_Registradores|ALT_INV_registrador~306_q\ <= NOT \Banco_Registradores|registrador~306_q\;
\Banco_Registradores|ALT_INV_registrador~1123_combout\ <= NOT \Banco_Registradores|registrador~1123_combout\;
\Banco_Registradores|ALT_INV_registrador~274_q\ <= NOT \Banco_Registradores|registrador~274_q\;
\Banco_Registradores|ALT_INV_registrador~242_q\ <= NOT \Banco_Registradores|registrador~242_q\;
\Banco_Registradores|ALT_INV_registrador~210_q\ <= NOT \Banco_Registradores|registrador~210_q\;
\Banco_Registradores|ALT_INV_registrador~178_q\ <= NOT \Banco_Registradores|registrador~178_q\;
\Banco_Registradores|ALT_INV_registrador~1122_combout\ <= NOT \Banco_Registradores|registrador~1122_combout\;
\Banco_Registradores|ALT_INV_registrador~146_q\ <= NOT \Banco_Registradores|registrador~146_q\;
\Banco_Registradores|ALT_INV_registrador~114_q\ <= NOT \Banco_Registradores|registrador~114_q\;
\Banco_Registradores|ALT_INV_registrador~82_q\ <= NOT \Banco_Registradores|registrador~82_q\;
\Banco_Registradores|ALT_INV_registrador~50_q\ <= NOT \Banco_Registradores|registrador~50_q\;
\Banco_Registradores|ALT_INV_saidaA[11]~11_combout\ <= NOT \Banco_Registradores|saidaA[11]~11_combout\;
\Banco_Registradores|ALT_INV_registrador~1121_combout\ <= NOT \Banco_Registradores|registrador~1121_combout\;
\Banco_Registradores|ALT_INV_registrador~1120_combout\ <= NOT \Banco_Registradores|registrador~1120_combout\;
\Banco_Registradores|ALT_INV_registrador~529_q\ <= NOT \Banco_Registradores|registrador~529_q\;
\Banco_Registradores|ALT_INV_registrador~401_q\ <= NOT \Banco_Registradores|registrador~401_q\;
\Banco_Registradores|ALT_INV_registrador~273_q\ <= NOT \Banco_Registradores|registrador~273_q\;
\Banco_Registradores|ALT_INV_registrador~145_q\ <= NOT \Banco_Registradores|registrador~145_q\;
\Banco_Registradores|ALT_INV_registrador~1119_combout\ <= NOT \Banco_Registradores|registrador~1119_combout\;
\Banco_Registradores|ALT_INV_registrador~497_q\ <= NOT \Banco_Registradores|registrador~497_q\;
\Banco_Registradores|ALT_INV_registrador~369_q\ <= NOT \Banco_Registradores|registrador~369_q\;
\Banco_Registradores|ALT_INV_registrador~241_q\ <= NOT \Banco_Registradores|registrador~241_q\;
\Banco_Registradores|ALT_INV_registrador~113_q\ <= NOT \Banco_Registradores|registrador~113_q\;
\Banco_Registradores|ALT_INV_registrador~1118_combout\ <= NOT \Banco_Registradores|registrador~1118_combout\;
\Banco_Registradores|ALT_INV_registrador~465_q\ <= NOT \Banco_Registradores|registrador~465_q\;
\Banco_Registradores|ALT_INV_registrador~337_q\ <= NOT \Banco_Registradores|registrador~337_q\;
\Banco_Registradores|ALT_INV_registrador~209_q\ <= NOT \Banco_Registradores|registrador~209_q\;
\Banco_Registradores|ALT_INV_registrador~81_q\ <= NOT \Banco_Registradores|registrador~81_q\;
\Banco_Registradores|ALT_INV_registrador~1117_combout\ <= NOT \Banco_Registradores|registrador~1117_combout\;
\Banco_Registradores|ALT_INV_registrador~433_q\ <= NOT \Banco_Registradores|registrador~433_q\;
\Banco_Registradores|ALT_INV_registrador~305_q\ <= NOT \Banco_Registradores|registrador~305_q\;
\Banco_Registradores|ALT_INV_registrador~177_q\ <= NOT \Banco_Registradores|registrador~177_q\;
\Banco_Registradores|ALT_INV_registrador~49_q\ <= NOT \Banco_Registradores|registrador~49_q\;
\Banco_Registradores|ALT_INV_saidaA[10]~10_combout\ <= NOT \Banco_Registradores|saidaA[10]~10_combout\;
\Banco_Registradores|ALT_INV_registrador~1116_combout\ <= NOT \Banco_Registradores|registrador~1116_combout\;
\Banco_Registradores|ALT_INV_registrador~1115_combout\ <= NOT \Banco_Registradores|registrador~1115_combout\;
\Banco_Registradores|ALT_INV_registrador~528_q\ <= NOT \Banco_Registradores|registrador~528_q\;
\Banco_Registradores|ALT_INV_registrador~496_q\ <= NOT \Banco_Registradores|registrador~496_q\;
\Banco_Registradores|ALT_INV_registrador~464_q\ <= NOT \Banco_Registradores|registrador~464_q\;
\Banco_Registradores|ALT_INV_registrador~432_q\ <= NOT \Banco_Registradores|registrador~432_q\;
\Banco_Registradores|ALT_INV_registrador~1114_combout\ <= NOT \Banco_Registradores|registrador~1114_combout\;
\Banco_Registradores|ALT_INV_registrador~400_q\ <= NOT \Banco_Registradores|registrador~400_q\;
\Banco_Registradores|ALT_INV_registrador~368_q\ <= NOT \Banco_Registradores|registrador~368_q\;
\Banco_Registradores|ALT_INV_registrador~336_q\ <= NOT \Banco_Registradores|registrador~336_q\;
\Banco_Registradores|ALT_INV_registrador~304_q\ <= NOT \Banco_Registradores|registrador~304_q\;
\Banco_Registradores|ALT_INV_registrador~1113_combout\ <= NOT \Banco_Registradores|registrador~1113_combout\;
\Banco_Registradores|ALT_INV_registrador~272_q\ <= NOT \Banco_Registradores|registrador~272_q\;
\Banco_Registradores|ALT_INV_registrador~240_q\ <= NOT \Banco_Registradores|registrador~240_q\;
\Banco_Registradores|ALT_INV_registrador~208_q\ <= NOT \Banco_Registradores|registrador~208_q\;
\Banco_Registradores|ALT_INV_registrador~176_q\ <= NOT \Banco_Registradores|registrador~176_q\;
\Banco_Registradores|ALT_INV_registrador~1112_combout\ <= NOT \Banco_Registradores|registrador~1112_combout\;
\Banco_Registradores|ALT_INV_registrador~144_q\ <= NOT \Banco_Registradores|registrador~144_q\;
\Banco_Registradores|ALT_INV_registrador~112_q\ <= NOT \Banco_Registradores|registrador~112_q\;
\Banco_Registradores|ALT_INV_registrador~80_q\ <= NOT \Banco_Registradores|registrador~80_q\;
\Banco_Registradores|ALT_INV_registrador~48_q\ <= NOT \Banco_Registradores|registrador~48_q\;
\Banco_Registradores|ALT_INV_saidaA[9]~9_combout\ <= NOT \Banco_Registradores|saidaA[9]~9_combout\;
\Banco_Registradores|ALT_INV_registrador~1111_combout\ <= NOT \Banco_Registradores|registrador~1111_combout\;
\Banco_Registradores|ALT_INV_registrador~1110_combout\ <= NOT \Banco_Registradores|registrador~1110_combout\;
\Banco_Registradores|ALT_INV_registrador~527_q\ <= NOT \Banco_Registradores|registrador~527_q\;
\Banco_Registradores|ALT_INV_registrador~399_q\ <= NOT \Banco_Registradores|registrador~399_q\;
\Banco_Registradores|ALT_INV_registrador~271_q\ <= NOT \Banco_Registradores|registrador~271_q\;
\Banco_Registradores|ALT_INV_registrador~143_q\ <= NOT \Banco_Registradores|registrador~143_q\;
\Banco_Registradores|ALT_INV_registrador~1109_combout\ <= NOT \Banco_Registradores|registrador~1109_combout\;
\Banco_Registradores|ALT_INV_registrador~495_q\ <= NOT \Banco_Registradores|registrador~495_q\;
\Banco_Registradores|ALT_INV_registrador~367_q\ <= NOT \Banco_Registradores|registrador~367_q\;
\Banco_Registradores|ALT_INV_registrador~239_q\ <= NOT \Banco_Registradores|registrador~239_q\;
\Banco_Registradores|ALT_INV_registrador~111_q\ <= NOT \Banco_Registradores|registrador~111_q\;
\Banco_Registradores|ALT_INV_registrador~1108_combout\ <= NOT \Banco_Registradores|registrador~1108_combout\;
\Banco_Registradores|ALT_INV_registrador~463_q\ <= NOT \Banco_Registradores|registrador~463_q\;
\Banco_Registradores|ALT_INV_registrador~335_q\ <= NOT \Banco_Registradores|registrador~335_q\;
\Banco_Registradores|ALT_INV_registrador~207_q\ <= NOT \Banco_Registradores|registrador~207_q\;
\Banco_Registradores|ALT_INV_registrador~79_q\ <= NOT \Banco_Registradores|registrador~79_q\;
\Banco_Registradores|ALT_INV_registrador~1107_combout\ <= NOT \Banco_Registradores|registrador~1107_combout\;
\Banco_Registradores|ALT_INV_registrador~431_q\ <= NOT \Banco_Registradores|registrador~431_q\;
\Banco_Registradores|ALT_INV_registrador~303_q\ <= NOT \Banco_Registradores|registrador~303_q\;
\Banco_Registradores|ALT_INV_registrador~175_q\ <= NOT \Banco_Registradores|registrador~175_q\;
\Banco_Registradores|ALT_INV_registrador~47_q\ <= NOT \Banco_Registradores|registrador~47_q\;
\Banco_Registradores|ALT_INV_saidaA[8]~8_combout\ <= NOT \Banco_Registradores|saidaA[8]~8_combout\;
\Banco_Registradores|ALT_INV_registrador~1106_combout\ <= NOT \Banco_Registradores|registrador~1106_combout\;
\Banco_Registradores|ALT_INV_registrador~1105_combout\ <= NOT \Banco_Registradores|registrador~1105_combout\;
\Banco_Registradores|ALT_INV_registrador~526_q\ <= NOT \Banco_Registradores|registrador~526_q\;
\Banco_Registradores|ALT_INV_registrador~494_q\ <= NOT \Banco_Registradores|registrador~494_q\;
\Banco_Registradores|ALT_INV_registrador~462_q\ <= NOT \Banco_Registradores|registrador~462_q\;
\Banco_Registradores|ALT_INV_registrador~430_q\ <= NOT \Banco_Registradores|registrador~430_q\;
\Banco_Registradores|ALT_INV_registrador~1104_combout\ <= NOT \Banco_Registradores|registrador~1104_combout\;
\Banco_Registradores|ALT_INV_registrador~1176_combout\ <= NOT \Banco_Registradores|registrador~1176_combout\;
\Banco_Registradores|ALT_INV_registrador~1175_combout\ <= NOT \Banco_Registradores|registrador~1175_combout\;
\Banco_Registradores|ALT_INV_registrador~540_q\ <= NOT \Banco_Registradores|registrador~540_q\;
\Banco_Registradores|ALT_INV_registrador~508_q\ <= NOT \Banco_Registradores|registrador~508_q\;
\Banco_Registradores|ALT_INV_registrador~476_q\ <= NOT \Banco_Registradores|registrador~476_q\;
\Banco_Registradores|ALT_INV_registrador~444_q\ <= NOT \Banco_Registradores|registrador~444_q\;
\Banco_Registradores|ALT_INV_registrador~1174_combout\ <= NOT \Banco_Registradores|registrador~1174_combout\;
\Banco_Registradores|ALT_INV_registrador~412_q\ <= NOT \Banco_Registradores|registrador~412_q\;
\Banco_Registradores|ALT_INV_registrador~380_q\ <= NOT \Banco_Registradores|registrador~380_q\;
\Banco_Registradores|ALT_INV_registrador~348_q\ <= NOT \Banco_Registradores|registrador~348_q\;
\Banco_Registradores|ALT_INV_registrador~316_q\ <= NOT \Banco_Registradores|registrador~316_q\;
\Banco_Registradores|ALT_INV_registrador~1173_combout\ <= NOT \Banco_Registradores|registrador~1173_combout\;
\Banco_Registradores|ALT_INV_registrador~284_q\ <= NOT \Banco_Registradores|registrador~284_q\;
\Banco_Registradores|ALT_INV_registrador~252_q\ <= NOT \Banco_Registradores|registrador~252_q\;
\Banco_Registradores|ALT_INV_registrador~220_q\ <= NOT \Banco_Registradores|registrador~220_q\;
\Banco_Registradores|ALT_INV_registrador~188_q\ <= NOT \Banco_Registradores|registrador~188_q\;
\Banco_Registradores|ALT_INV_registrador~1172_combout\ <= NOT \Banco_Registradores|registrador~1172_combout\;
\Banco_Registradores|ALT_INV_registrador~156_q\ <= NOT \Banco_Registradores|registrador~156_q\;
\Banco_Registradores|ALT_INV_registrador~124_q\ <= NOT \Banco_Registradores|registrador~124_q\;
\Banco_Registradores|ALT_INV_registrador~92_q\ <= NOT \Banco_Registradores|registrador~92_q\;
\Banco_Registradores|ALT_INV_registrador~60_q\ <= NOT \Banco_Registradores|registrador~60_q\;
\Banco_Registradores|ALT_INV_saidaA[21]~21_combout\ <= NOT \Banco_Registradores|saidaA[21]~21_combout\;
\Banco_Registradores|ALT_INV_registrador~1171_combout\ <= NOT \Banco_Registradores|registrador~1171_combout\;
\Banco_Registradores|ALT_INV_registrador~1170_combout\ <= NOT \Banco_Registradores|registrador~1170_combout\;
\Banco_Registradores|ALT_INV_registrador~539_q\ <= NOT \Banco_Registradores|registrador~539_q\;
\Banco_Registradores|ALT_INV_registrador~411_q\ <= NOT \Banco_Registradores|registrador~411_q\;
\Banco_Registradores|ALT_INV_registrador~283_q\ <= NOT \Banco_Registradores|registrador~283_q\;
\Banco_Registradores|ALT_INV_registrador~155_q\ <= NOT \Banco_Registradores|registrador~155_q\;
\Banco_Registradores|ALT_INV_registrador~1169_combout\ <= NOT \Banco_Registradores|registrador~1169_combout\;
\Banco_Registradores|ALT_INV_registrador~507_q\ <= NOT \Banco_Registradores|registrador~507_q\;
\Banco_Registradores|ALT_INV_registrador~379_q\ <= NOT \Banco_Registradores|registrador~379_q\;
\Banco_Registradores|ALT_INV_registrador~251_q\ <= NOT \Banco_Registradores|registrador~251_q\;
\Banco_Registradores|ALT_INV_registrador~123_q\ <= NOT \Banco_Registradores|registrador~123_q\;
\Banco_Registradores|ALT_INV_registrador~1168_combout\ <= NOT \Banco_Registradores|registrador~1168_combout\;
\Banco_Registradores|ALT_INV_registrador~475_q\ <= NOT \Banco_Registradores|registrador~475_q\;
\Banco_Registradores|ALT_INV_registrador~347_q\ <= NOT \Banco_Registradores|registrador~347_q\;
\Banco_Registradores|ALT_INV_registrador~219_q\ <= NOT \Banco_Registradores|registrador~219_q\;
\Banco_Registradores|ALT_INV_registrador~91_q\ <= NOT \Banco_Registradores|registrador~91_q\;
\Banco_Registradores|ALT_INV_registrador~1167_combout\ <= NOT \Banco_Registradores|registrador~1167_combout\;
\Banco_Registradores|ALT_INV_registrador~443_q\ <= NOT \Banco_Registradores|registrador~443_q\;
\Banco_Registradores|ALT_INV_registrador~315_q\ <= NOT \Banco_Registradores|registrador~315_q\;
\Banco_Registradores|ALT_INV_registrador~187_q\ <= NOT \Banco_Registradores|registrador~187_q\;
\Banco_Registradores|ALT_INV_registrador~59_q\ <= NOT \Banco_Registradores|registrador~59_q\;
\Banco_Registradores|ALT_INV_saidaA[20]~20_combout\ <= NOT \Banco_Registradores|saidaA[20]~20_combout\;
\Banco_Registradores|ALT_INV_registrador~1166_combout\ <= NOT \Banco_Registradores|registrador~1166_combout\;
\Banco_Registradores|ALT_INV_registrador~1165_combout\ <= NOT \Banco_Registradores|registrador~1165_combout\;
\Banco_Registradores|ALT_INV_registrador~538_q\ <= NOT \Banco_Registradores|registrador~538_q\;
\Banco_Registradores|ALT_INV_registrador~506_q\ <= NOT \Banco_Registradores|registrador~506_q\;
\Banco_Registradores|ALT_INV_registrador~474_q\ <= NOT \Banco_Registradores|registrador~474_q\;
\Banco_Registradores|ALT_INV_registrador~442_q\ <= NOT \Banco_Registradores|registrador~442_q\;
\Banco_Registradores|ALT_INV_registrador~1164_combout\ <= NOT \Banco_Registradores|registrador~1164_combout\;
\Banco_Registradores|ALT_INV_registrador~410_q\ <= NOT \Banco_Registradores|registrador~410_q\;
\Banco_Registradores|ALT_INV_registrador~378_q\ <= NOT \Banco_Registradores|registrador~378_q\;
\Banco_Registradores|ALT_INV_registrador~346_q\ <= NOT \Banco_Registradores|registrador~346_q\;
\Banco_Registradores|ALT_INV_registrador~314_q\ <= NOT \Banco_Registradores|registrador~314_q\;
\Banco_Registradores|ALT_INV_registrador~1163_combout\ <= NOT \Banco_Registradores|registrador~1163_combout\;
\Banco_Registradores|ALT_INV_registrador~282_q\ <= NOT \Banco_Registradores|registrador~282_q\;
\Banco_Registradores|ALT_INV_registrador~250_q\ <= NOT \Banco_Registradores|registrador~250_q\;
\Banco_Registradores|ALT_INV_registrador~218_q\ <= NOT \Banco_Registradores|registrador~218_q\;
\Banco_Registradores|ALT_INV_registrador~186_q\ <= NOT \Banco_Registradores|registrador~186_q\;
\Banco_Registradores|ALT_INV_registrador~1162_combout\ <= NOT \Banco_Registradores|registrador~1162_combout\;
\Banco_Registradores|ALT_INV_registrador~154_q\ <= NOT \Banco_Registradores|registrador~154_q\;
\Banco_Registradores|ALT_INV_registrador~122_q\ <= NOT \Banco_Registradores|registrador~122_q\;
\Banco_Registradores|ALT_INV_registrador~90_q\ <= NOT \Banco_Registradores|registrador~90_q\;
\Banco_Registradores|ALT_INV_registrador~58_q\ <= NOT \Banco_Registradores|registrador~58_q\;
\Banco_Registradores|ALT_INV_saidaA[19]~19_combout\ <= NOT \Banco_Registradores|saidaA[19]~19_combout\;
\Banco_Registradores|ALT_INV_registrador~1161_combout\ <= NOT \Banco_Registradores|registrador~1161_combout\;
\Banco_Registradores|ALT_INV_registrador~1160_combout\ <= NOT \Banco_Registradores|registrador~1160_combout\;
\Banco_Registradores|ALT_INV_registrador~537_q\ <= NOT \Banco_Registradores|registrador~537_q\;
\Banco_Registradores|ALT_INV_registrador~409_q\ <= NOT \Banco_Registradores|registrador~409_q\;
\Banco_Registradores|ALT_INV_registrador~281_q\ <= NOT \Banco_Registradores|registrador~281_q\;
\Banco_Registradores|ALT_INV_registrador~153_q\ <= NOT \Banco_Registradores|registrador~153_q\;
\Banco_Registradores|ALT_INV_registrador~1159_combout\ <= NOT \Banco_Registradores|registrador~1159_combout\;
\Banco_Registradores|ALT_INV_registrador~505_q\ <= NOT \Banco_Registradores|registrador~505_q\;
\Banco_Registradores|ALT_INV_registrador~377_q\ <= NOT \Banco_Registradores|registrador~377_q\;
\Banco_Registradores|ALT_INV_registrador~249_q\ <= NOT \Banco_Registradores|registrador~249_q\;
\Banco_Registradores|ALT_INV_registrador~121_q\ <= NOT \Banco_Registradores|registrador~121_q\;
\Banco_Registradores|ALT_INV_registrador~1158_combout\ <= NOT \Banco_Registradores|registrador~1158_combout\;
\Banco_Registradores|ALT_INV_registrador~473_q\ <= NOT \Banco_Registradores|registrador~473_q\;
\Banco_Registradores|ALT_INV_registrador~345_q\ <= NOT \Banco_Registradores|registrador~345_q\;
\Banco_Registradores|ALT_INV_registrador~217_q\ <= NOT \Banco_Registradores|registrador~217_q\;
\Banco_Registradores|ALT_INV_registrador~89_q\ <= NOT \Banco_Registradores|registrador~89_q\;
\Banco_Registradores|ALT_INV_registrador~1157_combout\ <= NOT \Banco_Registradores|registrador~1157_combout\;
\Banco_Registradores|ALT_INV_registrador~441_q\ <= NOT \Banco_Registradores|registrador~441_q\;
\Banco_Registradores|ALT_INV_registrador~313_q\ <= NOT \Banco_Registradores|registrador~313_q\;
\Banco_Registradores|ALT_INV_registrador~185_q\ <= NOT \Banco_Registradores|registrador~185_q\;
\Banco_Registradores|ALT_INV_registrador~57_q\ <= NOT \Banco_Registradores|registrador~57_q\;
\Banco_Registradores|ALT_INV_saidaA[18]~18_combout\ <= NOT \Banco_Registradores|saidaA[18]~18_combout\;
\Banco_Registradores|ALT_INV_registrador~1156_combout\ <= NOT \Banco_Registradores|registrador~1156_combout\;
\Banco_Registradores|ALT_INV_registrador~1155_combout\ <= NOT \Banco_Registradores|registrador~1155_combout\;
\Banco_Registradores|ALT_INV_registrador~536_q\ <= NOT \Banco_Registradores|registrador~536_q\;
\Banco_Registradores|ALT_INV_registrador~504_q\ <= NOT \Banco_Registradores|registrador~504_q\;
\Banco_Registradores|ALT_INV_registrador~472_q\ <= NOT \Banco_Registradores|registrador~472_q\;
\Banco_Registradores|ALT_INV_registrador~440_q\ <= NOT \Banco_Registradores|registrador~440_q\;
\Banco_Registradores|ALT_INV_registrador~1154_combout\ <= NOT \Banco_Registradores|registrador~1154_combout\;
\Banco_Registradores|ALT_INV_registrador~408_q\ <= NOT \Banco_Registradores|registrador~408_q\;
\Banco_Registradores|ALT_INV_registrador~376_q\ <= NOT \Banco_Registradores|registrador~376_q\;
\Banco_Registradores|ALT_INV_registrador~344_q\ <= NOT \Banco_Registradores|registrador~344_q\;
\Banco_Registradores|ALT_INV_registrador~312_q\ <= NOT \Banco_Registradores|registrador~312_q\;
\Banco_Registradores|ALT_INV_registrador~1153_combout\ <= NOT \Banco_Registradores|registrador~1153_combout\;
\Banco_Registradores|ALT_INV_registrador~280_q\ <= NOT \Banco_Registradores|registrador~280_q\;
\Banco_Registradores|ALT_INV_registrador~248_q\ <= NOT \Banco_Registradores|registrador~248_q\;
\Banco_Registradores|ALT_INV_registrador~216_q\ <= NOT \Banco_Registradores|registrador~216_q\;
\Banco_Registradores|ALT_INV_registrador~184_q\ <= NOT \Banco_Registradores|registrador~184_q\;
\Banco_Registradores|ALT_INV_registrador~1152_combout\ <= NOT \Banco_Registradores|registrador~1152_combout\;
\Banco_Registradores|ALT_INV_registrador~152_q\ <= NOT \Banco_Registradores|registrador~152_q\;
\Banco_Registradores|ALT_INV_registrador~120_q\ <= NOT \Banco_Registradores|registrador~120_q\;
\Banco_Registradores|ALT_INV_registrador~88_q\ <= NOT \Banco_Registradores|registrador~88_q\;
\Banco_Registradores|ALT_INV_registrador~56_q\ <= NOT \Banco_Registradores|registrador~56_q\;
\Banco_Registradores|ALT_INV_saidaA[17]~17_combout\ <= NOT \Banco_Registradores|saidaA[17]~17_combout\;
\Banco_Registradores|ALT_INV_registrador~1151_combout\ <= NOT \Banco_Registradores|registrador~1151_combout\;
\Banco_Registradores|ALT_INV_registrador~1150_combout\ <= NOT \Banco_Registradores|registrador~1150_combout\;
\Banco_Registradores|ALT_INV_registrador~535_q\ <= NOT \Banco_Registradores|registrador~535_q\;
\Banco_Registradores|ALT_INV_registrador~407_q\ <= NOT \Banco_Registradores|registrador~407_q\;
\Banco_Registradores|ALT_INV_registrador~279_q\ <= NOT \Banco_Registradores|registrador~279_q\;
\Banco_Registradores|ALT_INV_registrador~151_q\ <= NOT \Banco_Registradores|registrador~151_q\;
\Banco_Registradores|ALT_INV_registrador~1149_combout\ <= NOT \Banco_Registradores|registrador~1149_combout\;
\Banco_Registradores|ALT_INV_registrador~503_q\ <= NOT \Banco_Registradores|registrador~503_q\;
\Banco_Registradores|ALT_INV_registrador~375_q\ <= NOT \Banco_Registradores|registrador~375_q\;
\Banco_Registradores|ALT_INV_registrador~247_q\ <= NOT \Banco_Registradores|registrador~247_q\;
\Banco_Registradores|ALT_INV_registrador~119_q\ <= NOT \Banco_Registradores|registrador~119_q\;
\Banco_Registradores|ALT_INV_registrador~1148_combout\ <= NOT \Banco_Registradores|registrador~1148_combout\;
\Banco_Registradores|ALT_INV_registrador~471_q\ <= NOT \Banco_Registradores|registrador~471_q\;
\Banco_Registradores|ALT_INV_registrador~343_q\ <= NOT \Banco_Registradores|registrador~343_q\;
\Banco_Registradores|ALT_INV_registrador~215_q\ <= NOT \Banco_Registradores|registrador~215_q\;
\Banco_Registradores|ALT_INV_registrador~87_q\ <= NOT \Banco_Registradores|registrador~87_q\;
\Banco_Registradores|ALT_INV_registrador~1147_combout\ <= NOT \Banco_Registradores|registrador~1147_combout\;
\Banco_Registradores|ALT_INV_registrador~439_q\ <= NOT \Banco_Registradores|registrador~439_q\;
\Banco_Registradores|ALT_INV_registrador~311_q\ <= NOT \Banco_Registradores|registrador~311_q\;
\Banco_Registradores|ALT_INV_registrador~183_q\ <= NOT \Banco_Registradores|registrador~183_q\;
\Banco_Registradores|ALT_INV_registrador~55_q\ <= NOT \Banco_Registradores|registrador~55_q\;
\Banco_Registradores|ALT_INV_saidaA[16]~16_combout\ <= NOT \Banco_Registradores|saidaA[16]~16_combout\;
\Banco_Registradores|ALT_INV_registrador~1146_combout\ <= NOT \Banco_Registradores|registrador~1146_combout\;
\Banco_Registradores|ALT_INV_registrador~1145_combout\ <= NOT \Banco_Registradores|registrador~1145_combout\;
\Banco_Registradores|ALT_INV_registrador~534_q\ <= NOT \Banco_Registradores|registrador~534_q\;
\Banco_Registradores|ALT_INV_registrador~502_q\ <= NOT \Banco_Registradores|registrador~502_q\;
\Banco_Registradores|ALT_INV_registrador~470_q\ <= NOT \Banco_Registradores|registrador~470_q\;
\Banco_Registradores|ALT_INV_registrador~438_q\ <= NOT \Banco_Registradores|registrador~438_q\;
\Banco_Registradores|ALT_INV_registrador~1144_combout\ <= NOT \Banco_Registradores|registrador~1144_combout\;
\Banco_Registradores|ALT_INV_registrador~406_q\ <= NOT \Banco_Registradores|registrador~406_q\;
\Banco_Registradores|ALT_INV_registrador~374_q\ <= NOT \Banco_Registradores|registrador~374_q\;
\Banco_Registradores|ALT_INV_registrador~342_q\ <= NOT \Banco_Registradores|registrador~342_q\;
\Banco_Registradores|ALT_INV_registrador~310_q\ <= NOT \Banco_Registradores|registrador~310_q\;
\Banco_Registradores|ALT_INV_registrador~1143_combout\ <= NOT \Banco_Registradores|registrador~1143_combout\;
\Banco_Registradores|ALT_INV_registrador~278_q\ <= NOT \Banco_Registradores|registrador~278_q\;
\Banco_Registradores|ALT_INV_registrador~246_q\ <= NOT \Banco_Registradores|registrador~246_q\;
\Banco_Registradores|ALT_INV_registrador~214_q\ <= NOT \Banco_Registradores|registrador~214_q\;
\Banco_Registradores|ALT_INV_registrador~182_q\ <= NOT \Banco_Registradores|registrador~182_q\;
\Banco_Registradores|ALT_INV_registrador~1142_combout\ <= NOT \Banco_Registradores|registrador~1142_combout\;
\Banco_Registradores|ALT_INV_registrador~150_q\ <= NOT \Banco_Registradores|registrador~150_q\;
\Banco_Registradores|ALT_INV_registrador~118_q\ <= NOT \Banco_Registradores|registrador~118_q\;
\Banco_Registradores|ALT_INV_registrador~86_q\ <= NOT \Banco_Registradores|registrador~86_q\;
\Banco_Registradores|ALT_INV_registrador~54_q\ <= NOT \Banco_Registradores|registrador~54_q\;
\Banco_Registradores|ALT_INV_saidaA[15]~15_combout\ <= NOT \Banco_Registradores|saidaA[15]~15_combout\;
\Banco_Registradores|ALT_INV_registrador~1141_combout\ <= NOT \Banco_Registradores|registrador~1141_combout\;
\Banco_Registradores|ALT_INV_registrador~1140_combout\ <= NOT \Banco_Registradores|registrador~1140_combout\;
\Banco_Registradores|ALT_INV_registrador~164_q\ <= NOT \Banco_Registradores|registrador~164_q\;
\Banco_Registradores|ALT_INV_registrador~132_q\ <= NOT \Banco_Registradores|registrador~132_q\;
\Banco_Registradores|ALT_INV_registrador~100_q\ <= NOT \Banco_Registradores|registrador~100_q\;
\Banco_Registradores|ALT_INV_registrador~68_q\ <= NOT \Banco_Registradores|registrador~68_q\;
\Banco_Registradores|ALT_INV_saidaA[29]~29_combout\ <= NOT \Banco_Registradores|saidaA[29]~29_combout\;
\Banco_Registradores|ALT_INV_registrador~1211_combout\ <= NOT \Banco_Registradores|registrador~1211_combout\;
\Banco_Registradores|ALT_INV_registrador~1210_combout\ <= NOT \Banco_Registradores|registrador~1210_combout\;
\Banco_Registradores|ALT_INV_registrador~547_q\ <= NOT \Banco_Registradores|registrador~547_q\;
\Banco_Registradores|ALT_INV_registrador~419_q\ <= NOT \Banco_Registradores|registrador~419_q\;
\Banco_Registradores|ALT_INV_registrador~291_q\ <= NOT \Banco_Registradores|registrador~291_q\;
\Banco_Registradores|ALT_INV_registrador~163_q\ <= NOT \Banco_Registradores|registrador~163_q\;
\Banco_Registradores|ALT_INV_registrador~1209_combout\ <= NOT \Banco_Registradores|registrador~1209_combout\;
\Banco_Registradores|ALT_INV_registrador~515_q\ <= NOT \Banco_Registradores|registrador~515_q\;
\Banco_Registradores|ALT_INV_registrador~387_q\ <= NOT \Banco_Registradores|registrador~387_q\;
\Banco_Registradores|ALT_INV_registrador~259_q\ <= NOT \Banco_Registradores|registrador~259_q\;
\Banco_Registradores|ALT_INV_registrador~131_q\ <= NOT \Banco_Registradores|registrador~131_q\;
\Banco_Registradores|ALT_INV_registrador~1208_combout\ <= NOT \Banco_Registradores|registrador~1208_combout\;
\Banco_Registradores|ALT_INV_registrador~483_q\ <= NOT \Banco_Registradores|registrador~483_q\;
\Banco_Registradores|ALT_INV_registrador~355_q\ <= NOT \Banco_Registradores|registrador~355_q\;
\Banco_Registradores|ALT_INV_registrador~227_q\ <= NOT \Banco_Registradores|registrador~227_q\;
\Banco_Registradores|ALT_INV_registrador~99_q\ <= NOT \Banco_Registradores|registrador~99_q\;
\Banco_Registradores|ALT_INV_registrador~1207_combout\ <= NOT \Banco_Registradores|registrador~1207_combout\;
\Banco_Registradores|ALT_INV_registrador~451_q\ <= NOT \Banco_Registradores|registrador~451_q\;
\Banco_Registradores|ALT_INV_registrador~323_q\ <= NOT \Banco_Registradores|registrador~323_q\;
\Banco_Registradores|ALT_INV_registrador~195_q\ <= NOT \Banco_Registradores|registrador~195_q\;
\Banco_Registradores|ALT_INV_registrador~67_q\ <= NOT \Banco_Registradores|registrador~67_q\;
\Banco_Registradores|ALT_INV_saidaA[28]~28_combout\ <= NOT \Banco_Registradores|saidaA[28]~28_combout\;
\Banco_Registradores|ALT_INV_registrador~1206_combout\ <= NOT \Banco_Registradores|registrador~1206_combout\;
\Banco_Registradores|ALT_INV_registrador~1205_combout\ <= NOT \Banco_Registradores|registrador~1205_combout\;
\Banco_Registradores|ALT_INV_registrador~546_q\ <= NOT \Banco_Registradores|registrador~546_q\;
\Banco_Registradores|ALT_INV_registrador~514_q\ <= NOT \Banco_Registradores|registrador~514_q\;
\Banco_Registradores|ALT_INV_registrador~482_q\ <= NOT \Banco_Registradores|registrador~482_q\;
\Banco_Registradores|ALT_INV_registrador~450_q\ <= NOT \Banco_Registradores|registrador~450_q\;
\Banco_Registradores|ALT_INV_registrador~1204_combout\ <= NOT \Banco_Registradores|registrador~1204_combout\;
\Banco_Registradores|ALT_INV_registrador~418_q\ <= NOT \Banco_Registradores|registrador~418_q\;
\Banco_Registradores|ALT_INV_registrador~386_q\ <= NOT \Banco_Registradores|registrador~386_q\;
\Banco_Registradores|ALT_INV_registrador~354_q\ <= NOT \Banco_Registradores|registrador~354_q\;
\Banco_Registradores|ALT_INV_registrador~322_q\ <= NOT \Banco_Registradores|registrador~322_q\;
\Banco_Registradores|ALT_INV_registrador~1203_combout\ <= NOT \Banco_Registradores|registrador~1203_combout\;
\Banco_Registradores|ALT_INV_registrador~290_q\ <= NOT \Banco_Registradores|registrador~290_q\;
\Banco_Registradores|ALT_INV_registrador~258_q\ <= NOT \Banco_Registradores|registrador~258_q\;
\Banco_Registradores|ALT_INV_registrador~226_q\ <= NOT \Banco_Registradores|registrador~226_q\;
\Banco_Registradores|ALT_INV_registrador~194_q\ <= NOT \Banco_Registradores|registrador~194_q\;
\Banco_Registradores|ALT_INV_registrador~1202_combout\ <= NOT \Banco_Registradores|registrador~1202_combout\;
\Banco_Registradores|ALT_INV_registrador~162_q\ <= NOT \Banco_Registradores|registrador~162_q\;
\Banco_Registradores|ALT_INV_registrador~130_q\ <= NOT \Banco_Registradores|registrador~130_q\;
\Banco_Registradores|ALT_INV_registrador~98_q\ <= NOT \Banco_Registradores|registrador~98_q\;
\Banco_Registradores|ALT_INV_registrador~66_q\ <= NOT \Banco_Registradores|registrador~66_q\;
\Banco_Registradores|ALT_INV_saidaA[27]~27_combout\ <= NOT \Banco_Registradores|saidaA[27]~27_combout\;
\Banco_Registradores|ALT_INV_registrador~1201_combout\ <= NOT \Banco_Registradores|registrador~1201_combout\;
\Banco_Registradores|ALT_INV_registrador~1200_combout\ <= NOT \Banco_Registradores|registrador~1200_combout\;
\Banco_Registradores|ALT_INV_registrador~545_q\ <= NOT \Banco_Registradores|registrador~545_q\;
\Banco_Registradores|ALT_INV_registrador~417_q\ <= NOT \Banco_Registradores|registrador~417_q\;
\Banco_Registradores|ALT_INV_registrador~289_q\ <= NOT \Banco_Registradores|registrador~289_q\;
\Banco_Registradores|ALT_INV_registrador~161_q\ <= NOT \Banco_Registradores|registrador~161_q\;
\Banco_Registradores|ALT_INV_registrador~1199_combout\ <= NOT \Banco_Registradores|registrador~1199_combout\;
\Banco_Registradores|ALT_INV_registrador~513_q\ <= NOT \Banco_Registradores|registrador~513_q\;
\Banco_Registradores|ALT_INV_registrador~385_q\ <= NOT \Banco_Registradores|registrador~385_q\;
\Banco_Registradores|ALT_INV_registrador~257_q\ <= NOT \Banco_Registradores|registrador~257_q\;
\Banco_Registradores|ALT_INV_registrador~129_q\ <= NOT \Banco_Registradores|registrador~129_q\;
\Banco_Registradores|ALT_INV_registrador~1198_combout\ <= NOT \Banco_Registradores|registrador~1198_combout\;
\Banco_Registradores|ALT_INV_registrador~481_q\ <= NOT \Banco_Registradores|registrador~481_q\;
\Banco_Registradores|ALT_INV_registrador~353_q\ <= NOT \Banco_Registradores|registrador~353_q\;
\Banco_Registradores|ALT_INV_registrador~225_q\ <= NOT \Banco_Registradores|registrador~225_q\;
\Banco_Registradores|ALT_INV_registrador~97_q\ <= NOT \Banco_Registradores|registrador~97_q\;
\Banco_Registradores|ALT_INV_registrador~1197_combout\ <= NOT \Banco_Registradores|registrador~1197_combout\;
\Banco_Registradores|ALT_INV_registrador~449_q\ <= NOT \Banco_Registradores|registrador~449_q\;
\Banco_Registradores|ALT_INV_registrador~321_q\ <= NOT \Banco_Registradores|registrador~321_q\;
\Banco_Registradores|ALT_INV_registrador~193_q\ <= NOT \Banco_Registradores|registrador~193_q\;
\Banco_Registradores|ALT_INV_registrador~65_q\ <= NOT \Banco_Registradores|registrador~65_q\;
\Banco_Registradores|ALT_INV_saidaA[26]~26_combout\ <= NOT \Banco_Registradores|saidaA[26]~26_combout\;
\Banco_Registradores|ALT_INV_registrador~1196_combout\ <= NOT \Banco_Registradores|registrador~1196_combout\;
\Banco_Registradores|ALT_INV_registrador~1195_combout\ <= NOT \Banco_Registradores|registrador~1195_combout\;
\Banco_Registradores|ALT_INV_registrador~544_q\ <= NOT \Banco_Registradores|registrador~544_q\;
\Banco_Registradores|ALT_INV_registrador~512_q\ <= NOT \Banco_Registradores|registrador~512_q\;
\Banco_Registradores|ALT_INV_registrador~480_q\ <= NOT \Banco_Registradores|registrador~480_q\;
\Banco_Registradores|ALT_INV_registrador~448_q\ <= NOT \Banco_Registradores|registrador~448_q\;
\Banco_Registradores|ALT_INV_registrador~1194_combout\ <= NOT \Banco_Registradores|registrador~1194_combout\;
\Banco_Registradores|ALT_INV_registrador~416_q\ <= NOT \Banco_Registradores|registrador~416_q\;
\Banco_Registradores|ALT_INV_registrador~384_q\ <= NOT \Banco_Registradores|registrador~384_q\;
\Banco_Registradores|ALT_INV_registrador~352_q\ <= NOT \Banco_Registradores|registrador~352_q\;
\Banco_Registradores|ALT_INV_registrador~320_q\ <= NOT \Banco_Registradores|registrador~320_q\;
\Banco_Registradores|ALT_INV_registrador~1193_combout\ <= NOT \Banco_Registradores|registrador~1193_combout\;
\Banco_Registradores|ALT_INV_registrador~288_q\ <= NOT \Banco_Registradores|registrador~288_q\;
\Banco_Registradores|ALT_INV_registrador~256_q\ <= NOT \Banco_Registradores|registrador~256_q\;
\Banco_Registradores|ALT_INV_registrador~224_q\ <= NOT \Banco_Registradores|registrador~224_q\;
\Banco_Registradores|ALT_INV_registrador~192_q\ <= NOT \Banco_Registradores|registrador~192_q\;
\Banco_Registradores|ALT_INV_registrador~1192_combout\ <= NOT \Banco_Registradores|registrador~1192_combout\;
\Banco_Registradores|ALT_INV_registrador~160_q\ <= NOT \Banco_Registradores|registrador~160_q\;
\Banco_Registradores|ALT_INV_registrador~128_q\ <= NOT \Banco_Registradores|registrador~128_q\;
\Banco_Registradores|ALT_INV_registrador~96_q\ <= NOT \Banco_Registradores|registrador~96_q\;
\Banco_Registradores|ALT_INV_registrador~64_q\ <= NOT \Banco_Registradores|registrador~64_q\;
\Banco_Registradores|ALT_INV_saidaA[25]~25_combout\ <= NOT \Banco_Registradores|saidaA[25]~25_combout\;
\Banco_Registradores|ALT_INV_registrador~1191_combout\ <= NOT \Banco_Registradores|registrador~1191_combout\;
\Banco_Registradores|ALT_INV_registrador~1190_combout\ <= NOT \Banco_Registradores|registrador~1190_combout\;
\Banco_Registradores|ALT_INV_registrador~543_q\ <= NOT \Banco_Registradores|registrador~543_q\;
\Banco_Registradores|ALT_INV_registrador~415_q\ <= NOT \Banco_Registradores|registrador~415_q\;
\Banco_Registradores|ALT_INV_registrador~287_q\ <= NOT \Banco_Registradores|registrador~287_q\;
\Banco_Registradores|ALT_INV_registrador~159_q\ <= NOT \Banco_Registradores|registrador~159_q\;
\Banco_Registradores|ALT_INV_registrador~1189_combout\ <= NOT \Banco_Registradores|registrador~1189_combout\;
\Banco_Registradores|ALT_INV_registrador~511_q\ <= NOT \Banco_Registradores|registrador~511_q\;
\Banco_Registradores|ALT_INV_registrador~383_q\ <= NOT \Banco_Registradores|registrador~383_q\;
\Banco_Registradores|ALT_INV_registrador~255_q\ <= NOT \Banco_Registradores|registrador~255_q\;
\Banco_Registradores|ALT_INV_registrador~127_q\ <= NOT \Banco_Registradores|registrador~127_q\;
\Banco_Registradores|ALT_INV_registrador~1188_combout\ <= NOT \Banco_Registradores|registrador~1188_combout\;
\Banco_Registradores|ALT_INV_registrador~479_q\ <= NOT \Banco_Registradores|registrador~479_q\;
\Banco_Registradores|ALT_INV_registrador~351_q\ <= NOT \Banco_Registradores|registrador~351_q\;
\Banco_Registradores|ALT_INV_registrador~223_q\ <= NOT \Banco_Registradores|registrador~223_q\;
\Banco_Registradores|ALT_INV_registrador~95_q\ <= NOT \Banco_Registradores|registrador~95_q\;
\Banco_Registradores|ALT_INV_registrador~1187_combout\ <= NOT \Banco_Registradores|registrador~1187_combout\;
\Banco_Registradores|ALT_INV_registrador~447_q\ <= NOT \Banco_Registradores|registrador~447_q\;
\Banco_Registradores|ALT_INV_registrador~319_q\ <= NOT \Banco_Registradores|registrador~319_q\;
\Banco_Registradores|ALT_INV_registrador~191_q\ <= NOT \Banco_Registradores|registrador~191_q\;
\Banco_Registradores|ALT_INV_registrador~63_q\ <= NOT \Banco_Registradores|registrador~63_q\;
\Banco_Registradores|ALT_INV_saidaA[24]~24_combout\ <= NOT \Banco_Registradores|saidaA[24]~24_combout\;
\Banco_Registradores|ALT_INV_registrador~1186_combout\ <= NOT \Banco_Registradores|registrador~1186_combout\;
\Banco_Registradores|ALT_INV_registrador~1185_combout\ <= NOT \Banco_Registradores|registrador~1185_combout\;
\Banco_Registradores|ALT_INV_registrador~542_q\ <= NOT \Banco_Registradores|registrador~542_q\;
\Banco_Registradores|ALT_INV_registrador~510_q\ <= NOT \Banco_Registradores|registrador~510_q\;
\Banco_Registradores|ALT_INV_registrador~478_q\ <= NOT \Banco_Registradores|registrador~478_q\;
\Banco_Registradores|ALT_INV_registrador~446_q\ <= NOT \Banco_Registradores|registrador~446_q\;
\Banco_Registradores|ALT_INV_registrador~1184_combout\ <= NOT \Banco_Registradores|registrador~1184_combout\;
\Banco_Registradores|ALT_INV_registrador~414_q\ <= NOT \Banco_Registradores|registrador~414_q\;
\Banco_Registradores|ALT_INV_registrador~382_q\ <= NOT \Banco_Registradores|registrador~382_q\;
\Banco_Registradores|ALT_INV_registrador~350_q\ <= NOT \Banco_Registradores|registrador~350_q\;
\Banco_Registradores|ALT_INV_registrador~318_q\ <= NOT \Banco_Registradores|registrador~318_q\;
\Banco_Registradores|ALT_INV_registrador~1183_combout\ <= NOT \Banco_Registradores|registrador~1183_combout\;
\Banco_Registradores|ALT_INV_registrador~286_q\ <= NOT \Banco_Registradores|registrador~286_q\;
\Banco_Registradores|ALT_INV_registrador~254_q\ <= NOT \Banco_Registradores|registrador~254_q\;
\Banco_Registradores|ALT_INV_registrador~222_q\ <= NOT \Banco_Registradores|registrador~222_q\;
\Banco_Registradores|ALT_INV_registrador~190_q\ <= NOT \Banco_Registradores|registrador~190_q\;
\Banco_Registradores|ALT_INV_registrador~1182_combout\ <= NOT \Banco_Registradores|registrador~1182_combout\;
\Banco_Registradores|ALT_INV_registrador~158_q\ <= NOT \Banco_Registradores|registrador~158_q\;
\Banco_Registradores|ALT_INV_registrador~126_q\ <= NOT \Banco_Registradores|registrador~126_q\;
\Banco_Registradores|ALT_INV_registrador~94_q\ <= NOT \Banco_Registradores|registrador~94_q\;
\Banco_Registradores|ALT_INV_registrador~62_q\ <= NOT \Banco_Registradores|registrador~62_q\;
\Banco_Registradores|ALT_INV_saidaA[23]~23_combout\ <= NOT \Banco_Registradores|saidaA[23]~23_combout\;
\Banco_Registradores|ALT_INV_registrador~1181_combout\ <= NOT \Banco_Registradores|registrador~1181_combout\;
\Banco_Registradores|ALT_INV_registrador~1180_combout\ <= NOT \Banco_Registradores|registrador~1180_combout\;
\Banco_Registradores|ALT_INV_registrador~541_q\ <= NOT \Banco_Registradores|registrador~541_q\;
\Banco_Registradores|ALT_INV_registrador~413_q\ <= NOT \Banco_Registradores|registrador~413_q\;
\Banco_Registradores|ALT_INV_registrador~285_q\ <= NOT \Banco_Registradores|registrador~285_q\;
\Banco_Registradores|ALT_INV_registrador~157_q\ <= NOT \Banco_Registradores|registrador~157_q\;
\Banco_Registradores|ALT_INV_registrador~1179_combout\ <= NOT \Banco_Registradores|registrador~1179_combout\;
\Banco_Registradores|ALT_INV_registrador~509_q\ <= NOT \Banco_Registradores|registrador~509_q\;
\Banco_Registradores|ALT_INV_registrador~381_q\ <= NOT \Banco_Registradores|registrador~381_q\;
\Banco_Registradores|ALT_INV_registrador~253_q\ <= NOT \Banco_Registradores|registrador~253_q\;
\Banco_Registradores|ALT_INV_registrador~125_q\ <= NOT \Banco_Registradores|registrador~125_q\;
\Banco_Registradores|ALT_INV_registrador~1178_combout\ <= NOT \Banco_Registradores|registrador~1178_combout\;
\Banco_Registradores|ALT_INV_registrador~477_q\ <= NOT \Banco_Registradores|registrador~477_q\;
\Banco_Registradores|ALT_INV_registrador~349_q\ <= NOT \Banco_Registradores|registrador~349_q\;
\Banco_Registradores|ALT_INV_registrador~221_q\ <= NOT \Banco_Registradores|registrador~221_q\;
\Banco_Registradores|ALT_INV_registrador~93_q\ <= NOT \Banco_Registradores|registrador~93_q\;
\Banco_Registradores|ALT_INV_registrador~1177_combout\ <= NOT \Banco_Registradores|registrador~1177_combout\;
\Banco_Registradores|ALT_INV_registrador~445_q\ <= NOT \Banco_Registradores|registrador~445_q\;
\Banco_Registradores|ALT_INV_registrador~317_q\ <= NOT \Banco_Registradores|registrador~317_q\;
\Banco_Registradores|ALT_INV_registrador~189_q\ <= NOT \Banco_Registradores|registrador~189_q\;
\Banco_Registradores|ALT_INV_registrador~61_q\ <= NOT \Banco_Registradores|registrador~61_q\;
\Banco_Registradores|ALT_INV_saidaA[22]~22_combout\ <= NOT \Banco_Registradores|saidaA[22]~22_combout\;
\Banco_Registradores|ALT_INV_registrador~1265_combout\ <= NOT \Banco_Registradores|registrador~1265_combout\;
\Banco_Registradores|ALT_INV_registrador~1264_combout\ <= NOT \Banco_Registradores|registrador~1264_combout\;
\Banco_Registradores|ALT_INV_registrador~1263_combout\ <= NOT \Banco_Registradores|registrador~1263_combout\;
\Banco_Registradores|ALT_INV_registrador~1262_combout\ <= NOT \Banco_Registradores|registrador~1262_combout\;
\Banco_Registradores|ALT_INV_registrador~1261_combout\ <= NOT \Banco_Registradores|registrador~1261_combout\;
\Banco_Registradores|ALT_INV_registrador~1260_combout\ <= NOT \Banco_Registradores|registrador~1260_combout\;
\Banco_Registradores|ALT_INV_registrador~1259_combout\ <= NOT \Banco_Registradores|registrador~1259_combout\;
\Banco_Registradores|ALT_INV_registrador~1258_combout\ <= NOT \Banco_Registradores|registrador~1258_combout\;
\Banco_Registradores|ALT_INV_registrador~1257_combout\ <= NOT \Banco_Registradores|registrador~1257_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[6]~11_combout\ <= NOT \MUX_RtIm|saida_MUX[6]~11_combout\;
\Banco_Registradores|ALT_INV_registrador~1256_combout\ <= NOT \Banco_Registradores|registrador~1256_combout\;
\Banco_Registradores|ALT_INV_registrador~1255_combout\ <= NOT \Banco_Registradores|registrador~1255_combout\;
\Banco_Registradores|ALT_INV_registrador~1254_combout\ <= NOT \Banco_Registradores|registrador~1254_combout\;
\Banco_Registradores|ALT_INV_registrador~1253_combout\ <= NOT \Banco_Registradores|registrador~1253_combout\;
\Banco_Registradores|ALT_INV_registrador~1252_combout\ <= NOT \Banco_Registradores|registrador~1252_combout\;
\Banco_Registradores|ALT_INV_registrador~1251_combout\ <= NOT \Banco_Registradores|registrador~1251_combout\;
\Banco_Registradores|ALT_INV_registrador~1250_combout\ <= NOT \Banco_Registradores|registrador~1250_combout\;
\Banco_Registradores|ALT_INV_registrador~1249_combout\ <= NOT \Banco_Registradores|registrador~1249_combout\;
\Banco_Registradores|ALT_INV_registrador~1248_combout\ <= NOT \Banco_Registradores|registrador~1248_combout\;
\Banco_Registradores|ALT_INV_registrador~1247_combout\ <= NOT \Banco_Registradores|registrador~1247_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[4]~9_combout\ <= NOT \MUX_RtIm|saida_MUX[4]~9_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[16]~8_combout\ <= NOT \MUX_RtIm|saida_MUX[16]~8_combout\;
\ROM1|ALT_INV_memROM~20_combout\ <= NOT \ROM1|memROM~20_combout\;
\ROM1|ALT_INV_memROM~19_combout\ <= NOT \ROM1|memROM~19_combout\;
\Banco_Registradores|ALT_INV_registrador~1246_combout\ <= NOT \Banco_Registradores|registrador~1246_combout\;
\Banco_Registradores|ALT_INV_registrador~1245_combout\ <= NOT \Banco_Registradores|registrador~1245_combout\;
\Banco_Registradores|ALT_INV_registrador~1244_combout\ <= NOT \Banco_Registradores|registrador~1244_combout\;
\Banco_Registradores|ALT_INV_registrador~1243_combout\ <= NOT \Banco_Registradores|registrador~1243_combout\;
\Banco_Registradores|ALT_INV_registrador~1242_combout\ <= NOT \Banco_Registradores|registrador~1242_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[3]~7_combout\ <= NOT \MUX_RtIm|saida_MUX[3]~7_combout\;
\Banco_Registradores|ALT_INV_registrador~1241_combout\ <= NOT \Banco_Registradores|registrador~1241_combout\;
\Banco_Registradores|ALT_INV_registrador~1240_combout\ <= NOT \Banco_Registradores|registrador~1240_combout\;
\Banco_Registradores|ALT_INV_registrador~1239_combout\ <= NOT \Banco_Registradores|registrador~1239_combout\;
\Banco_Registradores|ALT_INV_registrador~1238_combout\ <= NOT \Banco_Registradores|registrador~1238_combout\;
\Banco_Registradores|ALT_INV_registrador~1237_combout\ <= NOT \Banco_Registradores|registrador~1237_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[3]~6_combout\ <= NOT \MUX_RtIm|saida_MUX[3]~6_combout\;
\ROM1|ALT_INV_memROM~18_combout\ <= NOT \ROM1|memROM~18_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[2]~5_combout\ <= NOT \MUX_RtIm|saida_MUX[2]~5_combout\;
\Banco_Registradores|ALT_INV_registrador~1236_combout\ <= NOT \Banco_Registradores|registrador~1236_combout\;
\Banco_Registradores|ALT_INV_registrador~1235_combout\ <= NOT \Banco_Registradores|registrador~1235_combout\;
\Banco_Registradores|ALT_INV_registrador~1234_combout\ <= NOT \Banco_Registradores|registrador~1234_combout\;
\Banco_Registradores|ALT_INV_registrador~1233_combout\ <= NOT \Banco_Registradores|registrador~1233_combout\;
\Banco_Registradores|ALT_INV_registrador~1232_combout\ <= NOT \Banco_Registradores|registrador~1232_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[2]~4_combout\ <= NOT \MUX_RtIm|saida_MUX[2]~4_combout\;
\ROM1|ALT_INV_memROM~17_combout\ <= NOT \ROM1|memROM~17_combout\;
\Banco_Registradores|ALT_INV_registrador~1231_combout\ <= NOT \Banco_Registradores|registrador~1231_combout\;
\Banco_Registradores|ALT_INV_registrador~1230_combout\ <= NOT \Banco_Registradores|registrador~1230_combout\;
\Banco_Registradores|ALT_INV_registrador~1229_combout\ <= NOT \Banco_Registradores|registrador~1229_combout\;
\Banco_Registradores|ALT_INV_registrador~1228_combout\ <= NOT \Banco_Registradores|registrador~1228_combout\;
\Banco_Registradores|ALT_INV_registrador~1227_combout\ <= NOT \Banco_Registradores|registrador~1227_combout\;
\ROM1|ALT_INV_memROM~16_combout\ <= NOT \ROM1|memROM~16_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[0]~2_combout\ <= NOT \MUX_RtIm|saida_MUX[0]~2_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\ <= NOT \MUX_RtIm|saida_MUX[31]~1_combout\;
\Banco_Registradores|ALT_INV_registrador~1226_combout\ <= NOT \Banco_Registradores|registrador~1226_combout\;
\ROM1|ALT_INV_memROM~15_combout\ <= NOT \ROM1|memROM~15_combout\;
\ROM1|ALT_INV_memROM~14_combout\ <= NOT \ROM1|memROM~14_combout\;
\Banco_Registradores|ALT_INV_registrador~1225_combout\ <= NOT \Banco_Registradores|registrador~1225_combout\;
\Banco_Registradores|ALT_INV_registrador~1224_combout\ <= NOT \Banco_Registradores|registrador~1224_combout\;
\Banco_Registradores|ALT_INV_registrador~1223_combout\ <= NOT \Banco_Registradores|registrador~1223_combout\;
\Banco_Registradores|ALT_INV_registrador~1222_combout\ <= NOT \Banco_Registradores|registrador~1222_combout\;
\ROM1|ALT_INV_memROM~13_combout\ <= NOT \ROM1|memROM~13_combout\;
\ROM1|ALT_INV_memROM~12_combout\ <= NOT \ROM1|memROM~12_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \MUX_RtIm|saida_MUX[0]~0_combout\;
\ROM1|ALT_INV_memROM~11_combout\ <= NOT \ROM1|memROM~11_combout\;
\ROM1|ALT_INV_memROM~10_combout\ <= NOT \ROM1|memROM~10_combout\;
\Decoder|ALT_INV_OUTPUT\(4) <= NOT \Decoder|OUTPUT\(4);
\ROM1|ALT_INV_memROM~9_combout\ <= NOT \ROM1|memROM~9_combout\;
\ROM1|ALT_INV_memROM~8_combout\ <= NOT \ROM1|memROM~8_combout\;
\ROM1|ALT_INV_memROM~7_combout\ <= NOT \ROM1|memROM~7_combout\;
\ROM1|ALT_INV_memROM~6_combout\ <= NOT \ROM1|memROM~6_combout\;
\ROM1|ALT_INV_memROM~5_combout\ <= NOT \ROM1|memROM~5_combout\;
\Banco_Registradores|ALT_INV_saidaA[31]~31_combout\ <= NOT \Banco_Registradores|saidaA[31]~31_combout\;
\Banco_Registradores|ALT_INV_registrador~1221_combout\ <= NOT \Banco_Registradores|registrador~1221_combout\;
\Banco_Registradores|ALT_INV_registrador~1220_combout\ <= NOT \Banco_Registradores|registrador~1220_combout\;
\Banco_Registradores|ALT_INV_registrador~549_q\ <= NOT \Banco_Registradores|registrador~549_q\;
\Banco_Registradores|ALT_INV_registrador~421_q\ <= NOT \Banco_Registradores|registrador~421_q\;
\Banco_Registradores|ALT_INV_registrador~293_q\ <= NOT \Banco_Registradores|registrador~293_q\;
\Banco_Registradores|ALT_INV_registrador~165_q\ <= NOT \Banco_Registradores|registrador~165_q\;
\Banco_Registradores|ALT_INV_registrador~1219_combout\ <= NOT \Banco_Registradores|registrador~1219_combout\;
\Banco_Registradores|ALT_INV_registrador~517_q\ <= NOT \Banco_Registradores|registrador~517_q\;
\Banco_Registradores|ALT_INV_registrador~389_q\ <= NOT \Banco_Registradores|registrador~389_q\;
\Banco_Registradores|ALT_INV_registrador~261_q\ <= NOT \Banco_Registradores|registrador~261_q\;
\Banco_Registradores|ALT_INV_registrador~133_q\ <= NOT \Banco_Registradores|registrador~133_q\;
\Banco_Registradores|ALT_INV_registrador~1218_combout\ <= NOT \Banco_Registradores|registrador~1218_combout\;
\Banco_Registradores|ALT_INV_registrador~485_q\ <= NOT \Banco_Registradores|registrador~485_q\;
\Banco_Registradores|ALT_INV_registrador~357_q\ <= NOT \Banco_Registradores|registrador~357_q\;
\Banco_Registradores|ALT_INV_registrador~229_q\ <= NOT \Banco_Registradores|registrador~229_q\;
\Banco_Registradores|ALT_INV_registrador~101_q\ <= NOT \Banco_Registradores|registrador~101_q\;
\Banco_Registradores|ALT_INV_registrador~1217_combout\ <= NOT \Banco_Registradores|registrador~1217_combout\;
\Banco_Registradores|ALT_INV_registrador~453_q\ <= NOT \Banco_Registradores|registrador~453_q\;
\Banco_Registradores|ALT_INV_registrador~325_q\ <= NOT \Banco_Registradores|registrador~325_q\;
\Banco_Registradores|ALT_INV_registrador~197_q\ <= NOT \Banco_Registradores|registrador~197_q\;
\Banco_Registradores|ALT_INV_registrador~69_q\ <= NOT \Banco_Registradores|registrador~69_q\;
\Banco_Registradores|ALT_INV_saidaA[30]~30_combout\ <= NOT \Banco_Registradores|saidaA[30]~30_combout\;
\Banco_Registradores|ALT_INV_registrador~1216_combout\ <= NOT \Banco_Registradores|registrador~1216_combout\;
\Banco_Registradores|ALT_INV_registrador~1215_combout\ <= NOT \Banco_Registradores|registrador~1215_combout\;
\Banco_Registradores|ALT_INV_registrador~548_q\ <= NOT \Banco_Registradores|registrador~548_q\;
\Banco_Registradores|ALT_INV_registrador~516_q\ <= NOT \Banco_Registradores|registrador~516_q\;
\Banco_Registradores|ALT_INV_registrador~484_q\ <= NOT \Banco_Registradores|registrador~484_q\;
\Banco_Registradores|ALT_INV_registrador~452_q\ <= NOT \Banco_Registradores|registrador~452_q\;
\Banco_Registradores|ALT_INV_registrador~1214_combout\ <= NOT \Banco_Registradores|registrador~1214_combout\;
\Banco_Registradores|ALT_INV_registrador~420_q\ <= NOT \Banco_Registradores|registrador~420_q\;
\Banco_Registradores|ALT_INV_registrador~388_q\ <= NOT \Banco_Registradores|registrador~388_q\;
\Banco_Registradores|ALT_INV_registrador~356_q\ <= NOT \Banco_Registradores|registrador~356_q\;
\Banco_Registradores|ALT_INV_registrador~324_q\ <= NOT \Banco_Registradores|registrador~324_q\;
\Banco_Registradores|ALT_INV_registrador~1213_combout\ <= NOT \Banco_Registradores|registrador~1213_combout\;
\Banco_Registradores|ALT_INV_registrador~292_q\ <= NOT \Banco_Registradores|registrador~292_q\;
\Banco_Registradores|ALT_INV_registrador~260_q\ <= NOT \Banco_Registradores|registrador~260_q\;
\Banco_Registradores|ALT_INV_registrador~228_q\ <= NOT \Banco_Registradores|registrador~228_q\;
\Banco_Registradores|ALT_INV_registrador~196_q\ <= NOT \Banco_Registradores|registrador~196_q\;
\Banco_Registradores|ALT_INV_registrador~1212_combout\ <= NOT \Banco_Registradores|registrador~1212_combout\;
\Banco_Registradores|ALT_INV_registrador~1344_combout\ <= NOT \Banco_Registradores|registrador~1344_combout\;
\Banco_Registradores|ALT_INV_registrador~1343_combout\ <= NOT \Banco_Registradores|registrador~1343_combout\;
\Banco_Registradores|ALT_INV_registrador~1342_combout\ <= NOT \Banco_Registradores|registrador~1342_combout\;
\Banco_Registradores|ALT_INV_registrador~1341_combout\ <= NOT \Banco_Registradores|registrador~1341_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[23]~28_combout\ <= NOT \MUX_RtIm|saida_MUX[23]~28_combout\;
\Banco_Registradores|ALT_INV_registrador~1340_combout\ <= NOT \Banco_Registradores|registrador~1340_combout\;
\Banco_Registradores|ALT_INV_registrador~1339_combout\ <= NOT \Banco_Registradores|registrador~1339_combout\;
\Banco_Registradores|ALT_INV_registrador~1338_combout\ <= NOT \Banco_Registradores|registrador~1338_combout\;
\Banco_Registradores|ALT_INV_registrador~1337_combout\ <= NOT \Banco_Registradores|registrador~1337_combout\;
\Banco_Registradores|ALT_INV_registrador~1336_combout\ <= NOT \Banco_Registradores|registrador~1336_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[22]~27_combout\ <= NOT \MUX_RtIm|saida_MUX[22]~27_combout\;
\Banco_Registradores|ALT_INV_registrador~1335_combout\ <= NOT \Banco_Registradores|registrador~1335_combout\;
\Banco_Registradores|ALT_INV_registrador~1334_combout\ <= NOT \Banco_Registradores|registrador~1334_combout\;
\Banco_Registradores|ALT_INV_registrador~1333_combout\ <= NOT \Banco_Registradores|registrador~1333_combout\;
\Banco_Registradores|ALT_INV_registrador~1332_combout\ <= NOT \Banco_Registradores|registrador~1332_combout\;
\Banco_Registradores|ALT_INV_registrador~1331_combout\ <= NOT \Banco_Registradores|registrador~1331_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[21]~26_combout\ <= NOT \MUX_RtIm|saida_MUX[21]~26_combout\;
\Banco_Registradores|ALT_INV_registrador~1330_combout\ <= NOT \Banco_Registradores|registrador~1330_combout\;
\Banco_Registradores|ALT_INV_registrador~1329_combout\ <= NOT \Banco_Registradores|registrador~1329_combout\;
\Banco_Registradores|ALT_INV_registrador~1328_combout\ <= NOT \Banco_Registradores|registrador~1328_combout\;
\Banco_Registradores|ALT_INV_registrador~1327_combout\ <= NOT \Banco_Registradores|registrador~1327_combout\;
\Banco_Registradores|ALT_INV_registrador~1326_combout\ <= NOT \Banco_Registradores|registrador~1326_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[20]~25_combout\ <= NOT \MUX_RtIm|saida_MUX[20]~25_combout\;
\Banco_Registradores|ALT_INV_registrador~1325_combout\ <= NOT \Banco_Registradores|registrador~1325_combout\;
\Banco_Registradores|ALT_INV_registrador~1324_combout\ <= NOT \Banco_Registradores|registrador~1324_combout\;
\Banco_Registradores|ALT_INV_registrador~1323_combout\ <= NOT \Banco_Registradores|registrador~1323_combout\;
\Banco_Registradores|ALT_INV_registrador~1322_combout\ <= NOT \Banco_Registradores|registrador~1322_combout\;
\Banco_Registradores|ALT_INV_registrador~1321_combout\ <= NOT \Banco_Registradores|registrador~1321_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[19]~24_combout\ <= NOT \MUX_RtIm|saida_MUX[19]~24_combout\;
\Banco_Registradores|ALT_INV_saidaB[19]~3_combout\ <= NOT \Banco_Registradores|saidaB[19]~3_combout\;
\Banco_Registradores|ALT_INV_registrador~1320_combout\ <= NOT \Banco_Registradores|registrador~1320_combout\;
\Banco_Registradores|ALT_INV_registrador~1319_combout\ <= NOT \Banco_Registradores|registrador~1319_combout\;
\Banco_Registradores|ALT_INV_registrador~1318_combout\ <= NOT \Banco_Registradores|registrador~1318_combout\;
\Banco_Registradores|ALT_INV_registrador~1317_combout\ <= NOT \Banco_Registradores|registrador~1317_combout\;
\Banco_Registradores|ALT_INV_registrador~1316_combout\ <= NOT \Banco_Registradores|registrador~1316_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[18]~23_combout\ <= NOT \MUX_RtIm|saida_MUX[18]~23_combout\;
\Banco_Registradores|ALT_INV_saidaB[18]~2_combout\ <= NOT \Banco_Registradores|saidaB[18]~2_combout\;
\Banco_Registradores|ALT_INV_registrador~1315_combout\ <= NOT \Banco_Registradores|registrador~1315_combout\;
\Banco_Registradores|ALT_INV_registrador~1314_combout\ <= NOT \Banco_Registradores|registrador~1314_combout\;
\Banco_Registradores|ALT_INV_registrador~1313_combout\ <= NOT \Banco_Registradores|registrador~1313_combout\;
\Banco_Registradores|ALT_INV_registrador~1312_combout\ <= NOT \Banco_Registradores|registrador~1312_combout\;
\Banco_Registradores|ALT_INV_registrador~1311_combout\ <= NOT \Banco_Registradores|registrador~1311_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[17]~22_combout\ <= NOT \MUX_RtIm|saida_MUX[17]~22_combout\;
\Banco_Registradores|ALT_INV_saidaB[17]~1_combout\ <= NOT \Banco_Registradores|saidaB[17]~1_combout\;
\Banco_Registradores|ALT_INV_registrador~1310_combout\ <= NOT \Banco_Registradores|registrador~1310_combout\;
\Banco_Registradores|ALT_INV_registrador~1309_combout\ <= NOT \Banco_Registradores|registrador~1309_combout\;
\Banco_Registradores|ALT_INV_registrador~1308_combout\ <= NOT \Banco_Registradores|registrador~1308_combout\;
\Banco_Registradores|ALT_INV_registrador~1307_combout\ <= NOT \Banco_Registradores|registrador~1307_combout\;
\Banco_Registradores|ALT_INV_registrador~1306_combout\ <= NOT \Banco_Registradores|registrador~1306_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[16]~21_combout\ <= NOT \MUX_RtIm|saida_MUX[16]~21_combout\;
\Banco_Registradores|ALT_INV_saidaB[16]~0_combout\ <= NOT \Banco_Registradores|saidaB[16]~0_combout\;
\Banco_Registradores|ALT_INV_registrador~1305_combout\ <= NOT \Banco_Registradores|registrador~1305_combout\;
\Banco_Registradores|ALT_INV_registrador~1304_combout\ <= NOT \Banco_Registradores|registrador~1304_combout\;
\Banco_Registradores|ALT_INV_registrador~1303_combout\ <= NOT \Banco_Registradores|registrador~1303_combout\;
\Banco_Registradores|ALT_INV_registrador~1302_combout\ <= NOT \Banco_Registradores|registrador~1302_combout\;
\Banco_Registradores|ALT_INV_registrador~1301_combout\ <= NOT \Banco_Registradores|registrador~1301_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\ <= NOT \MUX_RtIm|saida_MUX[16]~20_combout\;
\Decoder|ALT_INV_Equal4~0_combout\ <= NOT \Decoder|Equal4~0_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[15]~19_combout\ <= NOT \MUX_RtIm|saida_MUX[15]~19_combout\;
\Banco_Registradores|ALT_INV_registrador~1300_combout\ <= NOT \Banco_Registradores|registrador~1300_combout\;
\Banco_Registradores|ALT_INV_registrador~1299_combout\ <= NOT \Banco_Registradores|registrador~1299_combout\;
\Banco_Registradores|ALT_INV_registrador~1298_combout\ <= NOT \Banco_Registradores|registrador~1298_combout\;
\Banco_Registradores|ALT_INV_registrador~1297_combout\ <= NOT \Banco_Registradores|registrador~1297_combout\;
\Banco_Registradores|ALT_INV_registrador~1296_combout\ <= NOT \Banco_Registradores|registrador~1296_combout\;
\Banco_Registradores|ALT_INV_registrador~1295_combout\ <= NOT \Banco_Registradores|registrador~1295_combout\;
\Banco_Registradores|ALT_INV_registrador~1294_combout\ <= NOT \Banco_Registradores|registrador~1294_combout\;
\Banco_Registradores|ALT_INV_registrador~1293_combout\ <= NOT \Banco_Registradores|registrador~1293_combout\;
\Banco_Registradores|ALT_INV_registrador~1292_combout\ <= NOT \Banco_Registradores|registrador~1292_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[13]~18_combout\ <= NOT \MUX_RtIm|saida_MUX[13]~18_combout\;
\Banco_Registradores|ALT_INV_registrador~1291_combout\ <= NOT \Banco_Registradores|registrador~1291_combout\;
\Banco_Registradores|ALT_INV_registrador~1290_combout\ <= NOT \Banco_Registradores|registrador~1290_combout\;
\Banco_Registradores|ALT_INV_registrador~1289_combout\ <= NOT \Banco_Registradores|registrador~1289_combout\;
\Banco_Registradores|ALT_INV_registrador~1288_combout\ <= NOT \Banco_Registradores|registrador~1288_combout\;
\Banco_Registradores|ALT_INV_registrador~1287_combout\ <= NOT \Banco_Registradores|registrador~1287_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[12]~17_combout\ <= NOT \MUX_RtIm|saida_MUX[12]~17_combout\;
\Banco_Registradores|ALT_INV_registrador~1286_combout\ <= NOT \Banco_Registradores|registrador~1286_combout\;
\Banco_Registradores|ALT_INV_registrador~1285_combout\ <= NOT \Banco_Registradores|registrador~1285_combout\;
\Banco_Registradores|ALT_INV_registrador~1284_combout\ <= NOT \Banco_Registradores|registrador~1284_combout\;
\Banco_Registradores|ALT_INV_registrador~1283_combout\ <= NOT \Banco_Registradores|registrador~1283_combout\;
\Banco_Registradores|ALT_INV_registrador~1282_combout\ <= NOT \Banco_Registradores|registrador~1282_combout\;
\Banco_Registradores|ALT_INV_registrador~1281_combout\ <= NOT \Banco_Registradores|registrador~1281_combout\;
\Banco_Registradores|ALT_INV_registrador~1280_combout\ <= NOT \Banco_Registradores|registrador~1280_combout\;
\Banco_Registradores|ALT_INV_registrador~1279_combout\ <= NOT \Banco_Registradores|registrador~1279_combout\;
\Banco_Registradores|ALT_INV_registrador~1278_combout\ <= NOT \Banco_Registradores|registrador~1278_combout\;
\Banco_Registradores|ALT_INV_registrador~1277_combout\ <= NOT \Banco_Registradores|registrador~1277_combout\;
\Banco_Registradores|ALT_INV_registrador~1276_combout\ <= NOT \Banco_Registradores|registrador~1276_combout\;
\Banco_Registradores|ALT_INV_registrador~1275_combout\ <= NOT \Banco_Registradores|registrador~1275_combout\;
\Banco_Registradores|ALT_INV_registrador~1274_combout\ <= NOT \Banco_Registradores|registrador~1274_combout\;
\Banco_Registradores|ALT_INV_registrador~1273_combout\ <= NOT \Banco_Registradores|registrador~1273_combout\;
\Banco_Registradores|ALT_INV_registrador~1272_combout\ <= NOT \Banco_Registradores|registrador~1272_combout\;
\Banco_Registradores|ALT_INV_registrador~1271_combout\ <= NOT \Banco_Registradores|registrador~1271_combout\;
\Banco_Registradores|ALT_INV_registrador~1270_combout\ <= NOT \Banco_Registradores|registrador~1270_combout\;
\Banco_Registradores|ALT_INV_registrador~1269_combout\ <= NOT \Banco_Registradores|registrador~1269_combout\;
\Banco_Registradores|ALT_INV_registrador~1268_combout\ <= NOT \Banco_Registradores|registrador~1268_combout\;
\Banco_Registradores|ALT_INV_registrador~1267_combout\ <= NOT \Banco_Registradores|registrador~1267_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[8]~13_combout\ <= NOT \MUX_RtIm|saida_MUX[8]~13_combout\;
\Banco_Registradores|ALT_INV_registrador~1266_combout\ <= NOT \Banco_Registradores|registrador~1266_combout\;
\ULA1|ULA_26|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_25|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_25|somadorMux|carryOut~combout\;
\ULA1|ULA_25|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_24|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_23|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_23|somadorMux|carryOut~1_combout\;
\ULA1|ULA_23|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_23|somadorMux|carryOut~0_combout\;
\ULA1|ULA_23|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_22|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_21|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_20|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_20|somadorMux|carryOut~combout\;
\ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_18|somadorMux|ALT_INV_carryOut~2_combout\ <= NOT \ULA1|ULA_18|somadorMux|carryOut~2_combout\;
\ULA1|ULA_18|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_18|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_18|somadorMux|carryOut~1_combout\;
\ULA1|ULA_18|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_18|somadorMux|carryOut~0_combout\;
\ULA1|ULA_17|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_17|somadorMux|carryOut~1_combout\;
\ULA1|ULA_17|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_17|somadorMux|carryOut~0_combout\;
\ULA1|ULA_16|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_16|somadorMux|carryOut~1_combout\;
\ULA1|ULA_16|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_16|somadorMux|carryOut~0_combout\;
\ULA1|ULA_15|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_15|somadorMux|carryOut~combout\;
\ULA1|ULA_15|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_14|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_14|somadorMux|carryOut~1_combout\;
\ULA1|ULA_14|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_14|somadorMux|carryOut~0_combout\;
\ULA1|ULA_13|somadorMux|ALT_INV_carryOut~2_combout\ <= NOT \ULA1|ULA_13|somadorMux|carryOut~2_combout\;
\ULA1|ULA_13|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_13|somadorMux|carryOut~1_combout\;
\ULA1|ULA_13|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_13|somadorMux|carryOut~0_combout\;
\ULA1|ULA_12|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_12|somadorMux|carryOut~1_combout\;
\ULA1|ULA_12|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_12|somadorMux|carryOut~0_combout\;
\ULA1|ULA_11|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_10|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_10|somadorMux|carryOut~combout\;
\ULA1|ULA_10|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_9|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_8|somadorMux|ALT_INV_carryOut~2_combout\ <= NOT \ULA1|ULA_8|somadorMux|carryOut~2_combout\;
\ULA1|ULA_8|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_8|somadorMux|carryOut~1_combout\;
\ULA1|ULA_8|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_8|somadorMux|carryOut~0_combout\;
\ULA1|ULA_7|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_6|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_6|somadorMux|carryOut~1_combout\;
\ULA1|ULA_6|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_6|somadorMux|carryOut~0_combout\;
\ULA1|ULA_5|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_5|somadorMux|carryOut~combout\;
\ULA1|ULA_5|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_4|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_4|somadorMux|carryOut~1_combout\;
\ULA1|ULA_4|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_4|somadorMux|carryOut~0_combout\;
\ULA1|ULA_3|somadorMux|ALT_INV_carryOut~2_combout\ <= NOT \ULA1|ULA_3|somadorMux|carryOut~2_combout\;
\ULA1|ULA_3|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_3|somadorMux|carryOut~1_combout\;
\ULA1|ULA_3|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_3|somadorMux|carryOut~0_combout\;
\ULA1|ULA_2|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_2|somadorMux|carryOut~1_combout\;
\ULA1|ULA_2|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_2|somadorMux|carryOut~0_combout\;
\ULA1|ULA_0|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_0|somadorMux|carryOut~0_combout\;
\MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\ <= NOT \MUX_ULA_CTRL|saida_MUX[2]~2_combout\;
\MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \MUX_ULA_CTRL|saida_MUX[1]~1_combout\;
\ULA1|ULA_1|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\;
\Decoder_FUNCT|ALT_INV_Equal3~0_combout\ <= NOT \Decoder_FUNCT|Equal3~0_combout\;
\MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \MUX_ULA_CTRL|saida_MUX[0]~0_combout\;
\Decoder|ALT_INV_Equal0~0_combout\ <= NOT \Decoder|Equal0~0_combout\;
\Decoder_FUNCT|ALT_INV_Equal1~1_combout\ <= NOT \Decoder_FUNCT|Equal1~1_combout\;
\Decoder_FUNCT|ALT_INV_Equal1~0_combout\ <= NOT \Decoder_FUNCT|Equal1~0_combout\;
\ALT_INV_AND_FLAG_ZERO~0_combout\ <= NOT \AND_FLAG_ZERO~0_combout\;
\Decoder|ALT_INV_Equal3~0_combout\ <= NOT \Decoder|Equal3~0_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[31]~36_combout\ <= NOT \MUX_RtIm|saida_MUX[31]~36_combout\;
\Banco_Registradores|ALT_INV_registrador~1380_combout\ <= NOT \Banco_Registradores|registrador~1380_combout\;
\Banco_Registradores|ALT_INV_registrador~1379_combout\ <= NOT \Banco_Registradores|registrador~1379_combout\;
\Banco_Registradores|ALT_INV_registrador~1378_combout\ <= NOT \Banco_Registradores|registrador~1378_combout\;
\Banco_Registradores|ALT_INV_registrador~1377_combout\ <= NOT \Banco_Registradores|registrador~1377_combout\;
\Banco_Registradores|ALT_INV_registrador~1376_combout\ <= NOT \Banco_Registradores|registrador~1376_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[30]~35_combout\ <= NOT \MUX_RtIm|saida_MUX[30]~35_combout\;
\Banco_Registradores|ALT_INV_registrador~1375_combout\ <= NOT \Banco_Registradores|registrador~1375_combout\;
\Banco_Registradores|ALT_INV_registrador~1374_combout\ <= NOT \Banco_Registradores|registrador~1374_combout\;
\Banco_Registradores|ALT_INV_registrador~1373_combout\ <= NOT \Banco_Registradores|registrador~1373_combout\;
\Banco_Registradores|ALT_INV_registrador~1372_combout\ <= NOT \Banco_Registradores|registrador~1372_combout\;
\Banco_Registradores|ALT_INV_registrador~1371_combout\ <= NOT \Banco_Registradores|registrador~1371_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[29]~34_combout\ <= NOT \MUX_RtIm|saida_MUX[29]~34_combout\;
\Banco_Registradores|ALT_INV_registrador~1370_combout\ <= NOT \Banco_Registradores|registrador~1370_combout\;
\Banco_Registradores|ALT_INV_registrador~1369_combout\ <= NOT \Banco_Registradores|registrador~1369_combout\;
\Banco_Registradores|ALT_INV_registrador~1368_combout\ <= NOT \Banco_Registradores|registrador~1368_combout\;
\Banco_Registradores|ALT_INV_registrador~1367_combout\ <= NOT \Banco_Registradores|registrador~1367_combout\;
\Banco_Registradores|ALT_INV_registrador~1366_combout\ <= NOT \Banco_Registradores|registrador~1366_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[28]~33_combout\ <= NOT \MUX_RtIm|saida_MUX[28]~33_combout\;
\Banco_Registradores|ALT_INV_registrador~1365_combout\ <= NOT \Banco_Registradores|registrador~1365_combout\;
\Banco_Registradores|ALT_INV_registrador~1364_combout\ <= NOT \Banco_Registradores|registrador~1364_combout\;
\Banco_Registradores|ALT_INV_registrador~1363_combout\ <= NOT \Banco_Registradores|registrador~1363_combout\;
\Banco_Registradores|ALT_INV_registrador~1362_combout\ <= NOT \Banco_Registradores|registrador~1362_combout\;
\Banco_Registradores|ALT_INV_registrador~1361_combout\ <= NOT \Banco_Registradores|registrador~1361_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[27]~32_combout\ <= NOT \MUX_RtIm|saida_MUX[27]~32_combout\;
\Banco_Registradores|ALT_INV_registrador~1360_combout\ <= NOT \Banco_Registradores|registrador~1360_combout\;
\Banco_Registradores|ALT_INV_registrador~1359_combout\ <= NOT \Banco_Registradores|registrador~1359_combout\;
\Banco_Registradores|ALT_INV_registrador~1358_combout\ <= NOT \Banco_Registradores|registrador~1358_combout\;
\Banco_Registradores|ALT_INV_registrador~1357_combout\ <= NOT \Banco_Registradores|registrador~1357_combout\;
\Banco_Registradores|ALT_INV_registrador~1356_combout\ <= NOT \Banco_Registradores|registrador~1356_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[26]~31_combout\ <= NOT \MUX_RtIm|saida_MUX[26]~31_combout\;
\Banco_Registradores|ALT_INV_registrador~1355_combout\ <= NOT \Banco_Registradores|registrador~1355_combout\;
\Banco_Registradores|ALT_INV_registrador~1354_combout\ <= NOT \Banco_Registradores|registrador~1354_combout\;
\Banco_Registradores|ALT_INV_registrador~1353_combout\ <= NOT \Banco_Registradores|registrador~1353_combout\;
\Banco_Registradores|ALT_INV_registrador~1352_combout\ <= NOT \Banco_Registradores|registrador~1352_combout\;
\Banco_Registradores|ALT_INV_registrador~1351_combout\ <= NOT \Banco_Registradores|registrador~1351_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[25]~30_combout\ <= NOT \MUX_RtIm|saida_MUX[25]~30_combout\;
\Banco_Registradores|ALT_INV_registrador~1350_combout\ <= NOT \Banco_Registradores|registrador~1350_combout\;
\Banco_Registradores|ALT_INV_registrador~1349_combout\ <= NOT \Banco_Registradores|registrador~1349_combout\;
\Banco_Registradores|ALT_INV_registrador~1348_combout\ <= NOT \Banco_Registradores|registrador~1348_combout\;
\Banco_Registradores|ALT_INV_registrador~1347_combout\ <= NOT \Banco_Registradores|registrador~1347_combout\;
\Banco_Registradores|ALT_INV_registrador~1346_combout\ <= NOT \Banco_Registradores|registrador~1346_combout\;
\MUX_RtIm|ALT_INV_saida_MUX[24]~29_combout\ <= NOT \MUX_RtIm|saida_MUX[24]~29_combout\;
\Banco_Registradores|ALT_INV_registrador~1345_combout\ <= NOT \Banco_Registradores|registrador~1345_combout\;
\ALT_INV_AND_FLAG_ZERO~9_combout\ <= NOT \AND_FLAG_ZERO~9_combout\;
\ALT_INV_AND_FLAG_ZERO~8_combout\ <= NOT \AND_FLAG_ZERO~8_combout\;
\ALT_INV_AND_FLAG_ZERO~7_combout\ <= NOT \AND_FLAG_ZERO~7_combout\;
\ALT_INV_AND_FLAG_ZERO~6_combout\ <= NOT \AND_FLAG_ZERO~6_combout\;
\ALT_INV_AND_FLAG_ZERO~5_combout\ <= NOT \AND_FLAG_ZERO~5_combout\;
\ALT_INV_AND_FLAG_ZERO~4_combout\ <= NOT \AND_FLAG_ZERO~4_combout\;
\ALT_INV_AND_FLAG_ZERO~3_combout\ <= NOT \AND_FLAG_ZERO~3_combout\;
\ALT_INV_AND_FLAG_ZERO~2_combout\ <= NOT \AND_FLAG_ZERO~2_combout\;
\ALT_INV_AND_FLAG_ZERO~1_combout\ <= NOT \AND_FLAG_ZERO~1_combout\;
\PC|ALT_INV_DOUT\(27) <= NOT \PC|DOUT\(27);
\PC|ALT_INV_DOUT\(22) <= NOT \PC|DOUT\(22);
\ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\ <= NOT \ULA1|ULA_30|somadorMux|saida~combout\;
\ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_29|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_29|somadorMux|carryOut~0_combout\;
\ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_27|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_27|somadorMux|carryOut~combout\;
\ULA1|ULA_27|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_27|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_27|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_27|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_27|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_27|somadorMux|carryOut~0_combout\;
\ULA1|ULA_26|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_26|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_25|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_25|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_24|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_24|somadorMux|carryOut~combout\;
\ULA1|ULA_24|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_24|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_24|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_24|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_24|somadorMux|carryOut~0_combout\;
\ULA1|ULA_23|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_23|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_22|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_22|somadorMux|carryOut~combout\;
\ULA1|ULA_22|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_22|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_22|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_22|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_22|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_22|somadorMux|carryOut~0_combout\;
\ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_21|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_20|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_19|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_19|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_18|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_18|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_17|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_17|somadorMux|carryOut~combout\;
\ULA1|ULA_17|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_17|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_17|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_17|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_16|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_16|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_15|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_15|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_14|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_14|somadorMux|carryOut~combout\;
\ULA1|ULA_14|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_14|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_14|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_14|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_13|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_13|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_12|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_12|somadorMux|carryOut~combout\;
\ULA1|ULA_12|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_12|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_12|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_12|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_11|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_11|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_10|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_10|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_9|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_9|somadorMux|carryOut~combout\;
\ULA1|ULA_9|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_9|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_8|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_7|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_7|somadorMux|carryOut~combout\;
\ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_7|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_7|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_7|somadorMux|carryOut~0_combout\;
\ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_4|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_4|somadorMux|carryOut~combout\;
\ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_4|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_2|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_2|somadorMux|carryOut~combout\;
\ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_2|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_1|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\ <= NOT \ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\;
\ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA1|ULA_0|MUX_Resultado|saida_MUX~2_combout\;
\ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_0|MUX_Resultado|saida_MUX~1_combout\;
\MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\ <= NOT \MUX_ULA_CTRL|saida_MUX[1]~6_combout\;
\MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~5_combout\ <= NOT \MUX_ULA_CTRL|saida_MUX[1]~5_combout\;
\MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~4_combout\ <= NOT \MUX_ULA_CTRL|saida_MUX[0]~4_combout\;
\MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~3_combout\ <= NOT \MUX_ULA_CTRL|saida_MUX[0]~3_combout\;
\ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_0|MUX_Resultado|saida_MUX~0_combout\;
\ULA1|ULA_31|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_30|somadorMux|ALT_INV_carryOut~combout\ <= NOT \ULA1|ULA_30|somadorMux|carryOut~combout\;
\ULA1|ULA_30|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_29|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_28|somadorMux|ALT_INV_carryOut~2_combout\ <= NOT \ULA1|ULA_28|somadorMux|carryOut~2_combout\;
\ULA1|ULA_28|somadorMux|ALT_INV_carryOut~1_combout\ <= NOT \ULA1|ULA_28|somadorMux|carryOut~1_combout\;
\ULA1|ULA_28|somadorMux|ALT_INV_carryOut~0_combout\ <= NOT \ULA1|ULA_28|somadorMux|carryOut~0_combout\;
\ULA1|ULA_28|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\;
\ULA1|ULA_27|MUX_entradaB|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\;
\RAM_MIPS|ALT_INV_memRAM~2095_combout\ <= NOT \RAM_MIPS|memRAM~2095_combout\;
\RAM_MIPS|ALT_INV_memRAM~1047_q\ <= NOT \RAM_MIPS|memRAM~1047_q\;
\RAM_MIPS|ALT_INV_memRAM~919_q\ <= NOT \RAM_MIPS|memRAM~919_q\;
\RAM_MIPS|ALT_INV_memRAM~791_q\ <= NOT \RAM_MIPS|memRAM~791_q\;
\RAM_MIPS|ALT_INV_memRAM~663_q\ <= NOT \RAM_MIPS|memRAM~663_q\;
\RAM_MIPS|ALT_INV_memRAM~2094_combout\ <= NOT \RAM_MIPS|memRAM~2094_combout\;
\RAM_MIPS|ALT_INV_memRAM~1015_q\ <= NOT \RAM_MIPS|memRAM~1015_q\;
\RAM_MIPS|ALT_INV_memRAM~887_q\ <= NOT \RAM_MIPS|memRAM~887_q\;
\RAM_MIPS|ALT_INV_memRAM~759_q\ <= NOT \RAM_MIPS|memRAM~759_q\;
\RAM_MIPS|ALT_INV_memRAM~631_q\ <= NOT \RAM_MIPS|memRAM~631_q\;
\RAM_MIPS|ALT_INV_memRAM~2093_combout\ <= NOT \RAM_MIPS|memRAM~2093_combout\;
\RAM_MIPS|ALT_INV_memRAM~983_q\ <= NOT \RAM_MIPS|memRAM~983_q\;
\RAM_MIPS|ALT_INV_memRAM~855_q\ <= NOT \RAM_MIPS|memRAM~855_q\;
\RAM_MIPS|ALT_INV_memRAM~727_q\ <= NOT \RAM_MIPS|memRAM~727_q\;
\RAM_MIPS|ALT_INV_memRAM~599_q\ <= NOT \RAM_MIPS|memRAM~599_q\;
\RAM_MIPS|ALT_INV_memRAM~2092_combout\ <= NOT \RAM_MIPS|memRAM~2092_combout\;
\RAM_MIPS|ALT_INV_memRAM~951_q\ <= NOT \RAM_MIPS|memRAM~951_q\;
\RAM_MIPS|ALT_INV_memRAM~823_q\ <= NOT \RAM_MIPS|memRAM~823_q\;
\RAM_MIPS|ALT_INV_memRAM~695_q\ <= NOT \RAM_MIPS|memRAM~695_q\;
\RAM_MIPS|ALT_INV_memRAM~567_q\ <= NOT \RAM_MIPS|memRAM~567_q\;
\RAM_MIPS|ALT_INV_memRAM~2091_combout\ <= NOT \RAM_MIPS|memRAM~2091_combout\;
\RAM_MIPS|ALT_INV_memRAM~2090_combout\ <= NOT \RAM_MIPS|memRAM~2090_combout\;
\RAM_MIPS|ALT_INV_memRAM~535_q\ <= NOT \RAM_MIPS|memRAM~535_q\;
\RAM_MIPS|ALT_INV_memRAM~503_q\ <= NOT \RAM_MIPS|memRAM~503_q\;
\RAM_MIPS|ALT_INV_memRAM~471_q\ <= NOT \RAM_MIPS|memRAM~471_q\;
\RAM_MIPS|ALT_INV_memRAM~439_q\ <= NOT \RAM_MIPS|memRAM~439_q\;
\RAM_MIPS|ALT_INV_memRAM~2089_combout\ <= NOT \RAM_MIPS|memRAM~2089_combout\;
\RAM_MIPS|ALT_INV_memRAM~407_q\ <= NOT \RAM_MIPS|memRAM~407_q\;
\RAM_MIPS|ALT_INV_memRAM~375_q\ <= NOT \RAM_MIPS|memRAM~375_q\;
\RAM_MIPS|ALT_INV_memRAM~343_q\ <= NOT \RAM_MIPS|memRAM~343_q\;
\RAM_MIPS|ALT_INV_memRAM~311_q\ <= NOT \RAM_MIPS|memRAM~311_q\;
\RAM_MIPS|ALT_INV_memRAM~2088_combout\ <= NOT \RAM_MIPS|memRAM~2088_combout\;
\RAM_MIPS|ALT_INV_memRAM~279_q\ <= NOT \RAM_MIPS|memRAM~279_q\;
\RAM_MIPS|ALT_INV_memRAM~247_q\ <= NOT \RAM_MIPS|memRAM~247_q\;
\RAM_MIPS|ALT_INV_memRAM~215_q\ <= NOT \RAM_MIPS|memRAM~215_q\;
\RAM_MIPS|ALT_INV_memRAM~183_q\ <= NOT \RAM_MIPS|memRAM~183_q\;
\RAM_MIPS|ALT_INV_memRAM~2087_combout\ <= NOT \RAM_MIPS|memRAM~2087_combout\;
\RAM_MIPS|ALT_INV_memRAM~151_q\ <= NOT \RAM_MIPS|memRAM~151_q\;
\RAM_MIPS|ALT_INV_memRAM~119_q\ <= NOT \RAM_MIPS|memRAM~119_q\;
\RAM_MIPS|ALT_INV_memRAM~87_q\ <= NOT \RAM_MIPS|memRAM~87_q\;
\RAM_MIPS|ALT_INV_memRAM~55_q\ <= NOT \RAM_MIPS|memRAM~55_q\;
\Banco_Registradores|ALT_INV_registrador~1399_combout\ <= NOT \Banco_Registradores|registrador~1399_combout\;
\Banco_Registradores|ALT_INV_registrador~1395_combout\ <= NOT \Banco_Registradores|registrador~1395_combout\;
\Banco_Registradores|ALT_INV_registrador~1391_combout\ <= NOT \Banco_Registradores|registrador~1391_combout\;
\Decoder|ALT_INV_Equal0~1_combout\ <= NOT \Decoder|Equal0~1_combout\;
\Banco_Registradores|ALT_INV_registrador~1388_combout\ <= NOT \Banco_Registradores|registrador~1388_combout\;
\Banco_Registradores|ALT_INV_registrador~1385_combout\ <= NOT \Banco_Registradores|registrador~1385_combout\;
\Banco_Registradores|ALT_INV_registrador~1384_combout\ <= NOT \Banco_Registradores|registrador~1384_combout\;
\Banco_Registradores|ALT_INV_registrador~1382_combout\ <= NOT \Banco_Registradores|registrador~1382_combout\;
\Banco_Registradores|ALT_INV_registrador~1381_combout\ <= NOT \Banco_Registradores|registrador~1381_combout\;
\Decoder|ALT_INV_OUTPUT[3]~0_combout\ <= NOT \Decoder|OUTPUT[3]~0_combout\;
\ROM1|ALT_INV_memROM~23_combout\ <= NOT \ROM1|memROM~23_combout\;
\MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \MUX_ULA_Banco|saida_MUX[0]~0_combout\;
\ROM1|ALT_INV_memROM~22_combout\ <= NOT \ROM1|memROM~22_combout\;
\RAM_MIPS|ALT_INV_memRAM~1752_q\ <= NOT \RAM_MIPS|memRAM~1752_q\;
\RAM_MIPS|ALT_INV_memRAM~1240_q\ <= NOT \RAM_MIPS|memRAM~1240_q\;
\RAM_MIPS|ALT_INV_memRAM~728_q\ <= NOT \RAM_MIPS|memRAM~728_q\;
\RAM_MIPS|ALT_INV_memRAM~216_q\ <= NOT \RAM_MIPS|memRAM~216_q\;
\RAM_MIPS|ALT_INV_memRAM~2113_combout\ <= NOT \RAM_MIPS|memRAM~2113_combout\;
\RAM_MIPS|ALT_INV_memRAM~1624_q\ <= NOT \RAM_MIPS|memRAM~1624_q\;
\RAM_MIPS|ALT_INV_memRAM~1112_q\ <= NOT \RAM_MIPS|memRAM~1112_q\;
\RAM_MIPS|ALT_INV_memRAM~600_q\ <= NOT \RAM_MIPS|memRAM~600_q\;
\RAM_MIPS|ALT_INV_memRAM~88_q\ <= NOT \RAM_MIPS|memRAM~88_q\;
\RAM_MIPS|ALT_INV_memRAM~2112_combout\ <= NOT \RAM_MIPS|memRAM~2112_combout\;
\RAM_MIPS|ALT_INV_memRAM~2111_combout\ <= NOT \RAM_MIPS|memRAM~2111_combout\;
\RAM_MIPS|ALT_INV_memRAM~1976_q\ <= NOT \RAM_MIPS|memRAM~1976_q\;
\RAM_MIPS|ALT_INV_memRAM~1464_q\ <= NOT \RAM_MIPS|memRAM~1464_q\;
\RAM_MIPS|ALT_INV_memRAM~952_q\ <= NOT \RAM_MIPS|memRAM~952_q\;
\RAM_MIPS|ALT_INV_memRAM~440_q\ <= NOT \RAM_MIPS|memRAM~440_q\;
\RAM_MIPS|ALT_INV_memRAM~2110_combout\ <= NOT \RAM_MIPS|memRAM~2110_combout\;
\RAM_MIPS|ALT_INV_memRAM~1848_q\ <= NOT \RAM_MIPS|memRAM~1848_q\;
\RAM_MIPS|ALT_INV_memRAM~1336_q\ <= NOT \RAM_MIPS|memRAM~1336_q\;
\RAM_MIPS|ALT_INV_memRAM~824_q\ <= NOT \RAM_MIPS|memRAM~824_q\;
\RAM_MIPS|ALT_INV_memRAM~312_q\ <= NOT \RAM_MIPS|memRAM~312_q\;
\RAM_MIPS|ALT_INV_memRAM~2109_combout\ <= NOT \RAM_MIPS|memRAM~2109_combout\;
\RAM_MIPS|ALT_INV_memRAM~1720_q\ <= NOT \RAM_MIPS|memRAM~1720_q\;
\RAM_MIPS|ALT_INV_memRAM~1208_q\ <= NOT \RAM_MIPS|memRAM~1208_q\;
\RAM_MIPS|ALT_INV_memRAM~696_q\ <= NOT \RAM_MIPS|memRAM~696_q\;
\RAM_MIPS|ALT_INV_memRAM~184_q\ <= NOT \RAM_MIPS|memRAM~184_q\;
\RAM_MIPS|ALT_INV_memRAM~2108_combout\ <= NOT \RAM_MIPS|memRAM~2108_combout\;
\RAM_MIPS|ALT_INV_memRAM~1592_q\ <= NOT \RAM_MIPS|memRAM~1592_q\;
\RAM_MIPS|ALT_INV_memRAM~1080_q\ <= NOT \RAM_MIPS|memRAM~1080_q\;
\RAM_MIPS|ALT_INV_memRAM~568_q\ <= NOT \RAM_MIPS|memRAM~568_q\;
\RAM_MIPS|ALT_INV_memRAM~56_q\ <= NOT \RAM_MIPS|memRAM~56_q\;
\RAM_MIPS|ALT_INV_memRAM~2107_combout\ <= NOT \RAM_MIPS|memRAM~2107_combout\;
\RAM_MIPS|ALT_INV_memRAM~2106_combout\ <= NOT \RAM_MIPS|memRAM~2106_combout\;
\RAM_MIPS|ALT_INV_memRAM~2105_combout\ <= NOT \RAM_MIPS|memRAM~2105_combout\;
\RAM_MIPS|ALT_INV_memRAM~2071_q\ <= NOT \RAM_MIPS|memRAM~2071_q\;
\RAM_MIPS|ALT_INV_memRAM~1943_q\ <= NOT \RAM_MIPS|memRAM~1943_q\;
\RAM_MIPS|ALT_INV_memRAM~1815_q\ <= NOT \RAM_MIPS|memRAM~1815_q\;
\RAM_MIPS|ALT_INV_memRAM~1687_q\ <= NOT \RAM_MIPS|memRAM~1687_q\;
\RAM_MIPS|ALT_INV_memRAM~2104_combout\ <= NOT \RAM_MIPS|memRAM~2104_combout\;
\RAM_MIPS|ALT_INV_memRAM~2039_q\ <= NOT \RAM_MIPS|memRAM~2039_q\;
\RAM_MIPS|ALT_INV_memRAM~1911_q\ <= NOT \RAM_MIPS|memRAM~1911_q\;
\RAM_MIPS|ALT_INV_memRAM~1783_q\ <= NOT \RAM_MIPS|memRAM~1783_q\;
\RAM_MIPS|ALT_INV_memRAM~1655_q\ <= NOT \RAM_MIPS|memRAM~1655_q\;
\RAM_MIPS|ALT_INV_memRAM~2103_combout\ <= NOT \RAM_MIPS|memRAM~2103_combout\;
\RAM_MIPS|ALT_INV_memRAM~2007_q\ <= NOT \RAM_MIPS|memRAM~2007_q\;
\RAM_MIPS|ALT_INV_memRAM~1879_q\ <= NOT \RAM_MIPS|memRAM~1879_q\;
\RAM_MIPS|ALT_INV_memRAM~1751_q\ <= NOT \RAM_MIPS|memRAM~1751_q\;
\RAM_MIPS|ALT_INV_memRAM~1623_q\ <= NOT \RAM_MIPS|memRAM~1623_q\;
\RAM_MIPS|ALT_INV_memRAM~2102_combout\ <= NOT \RAM_MIPS|memRAM~2102_combout\;
\RAM_MIPS|ALT_INV_memRAM~1975_q\ <= NOT \RAM_MIPS|memRAM~1975_q\;
\RAM_MIPS|ALT_INV_memRAM~1847_q\ <= NOT \RAM_MIPS|memRAM~1847_q\;
\RAM_MIPS|ALT_INV_memRAM~1719_q\ <= NOT \RAM_MIPS|memRAM~1719_q\;
\RAM_MIPS|ALT_INV_memRAM~1591_q\ <= NOT \RAM_MIPS|memRAM~1591_q\;
\RAM_MIPS|ALT_INV_memRAM~2101_combout\ <= NOT \RAM_MIPS|memRAM~2101_combout\;
\RAM_MIPS|ALT_INV_memRAM~2100_combout\ <= NOT \RAM_MIPS|memRAM~2100_combout\;
\RAM_MIPS|ALT_INV_memRAM~1559_q\ <= NOT \RAM_MIPS|memRAM~1559_q\;
\RAM_MIPS|ALT_INV_memRAM~1527_q\ <= NOT \RAM_MIPS|memRAM~1527_q\;
\RAM_MIPS|ALT_INV_memRAM~1495_q\ <= NOT \RAM_MIPS|memRAM~1495_q\;
\RAM_MIPS|ALT_INV_memRAM~1463_q\ <= NOT \RAM_MIPS|memRAM~1463_q\;
\RAM_MIPS|ALT_INV_memRAM~2099_combout\ <= NOT \RAM_MIPS|memRAM~2099_combout\;
\RAM_MIPS|ALT_INV_memRAM~1431_q\ <= NOT \RAM_MIPS|memRAM~1431_q\;
\RAM_MIPS|ALT_INV_memRAM~1399_q\ <= NOT \RAM_MIPS|memRAM~1399_q\;
\RAM_MIPS|ALT_INV_memRAM~1367_q\ <= NOT \RAM_MIPS|memRAM~1367_q\;
\RAM_MIPS|ALT_INV_memRAM~1335_q\ <= NOT \RAM_MIPS|memRAM~1335_q\;
\RAM_MIPS|ALT_INV_memRAM~2098_combout\ <= NOT \RAM_MIPS|memRAM~2098_combout\;
\RAM_MIPS|ALT_INV_memRAM~1303_q\ <= NOT \RAM_MIPS|memRAM~1303_q\;
\RAM_MIPS|ALT_INV_memRAM~1271_q\ <= NOT \RAM_MIPS|memRAM~1271_q\;
\RAM_MIPS|ALT_INV_memRAM~1239_q\ <= NOT \RAM_MIPS|memRAM~1239_q\;
\RAM_MIPS|ALT_INV_memRAM~1207_q\ <= NOT \RAM_MIPS|memRAM~1207_q\;
\RAM_MIPS|ALT_INV_memRAM~2097_combout\ <= NOT \RAM_MIPS|memRAM~2097_combout\;
\RAM_MIPS|ALT_INV_memRAM~1175_q\ <= NOT \RAM_MIPS|memRAM~1175_q\;
\RAM_MIPS|ALT_INV_memRAM~1143_q\ <= NOT \RAM_MIPS|memRAM~1143_q\;
\RAM_MIPS|ALT_INV_memRAM~1111_q\ <= NOT \RAM_MIPS|memRAM~1111_q\;
\RAM_MIPS|ALT_INV_memRAM~1079_q\ <= NOT \RAM_MIPS|memRAM~1079_q\;
\RAM_MIPS|ALT_INV_memRAM~2096_combout\ <= NOT \RAM_MIPS|memRAM~2096_combout\;
\RAM_MIPS|ALT_INV_memRAM~1689_q\ <= NOT \RAM_MIPS|memRAM~1689_q\;
\RAM_MIPS|ALT_INV_memRAM~1657_q\ <= NOT \RAM_MIPS|memRAM~1657_q\;
\RAM_MIPS|ALT_INV_memRAM~1625_q\ <= NOT \RAM_MIPS|memRAM~1625_q\;
\RAM_MIPS|ALT_INV_memRAM~1593_q\ <= NOT \RAM_MIPS|memRAM~1593_q\;
\RAM_MIPS|ALT_INV_memRAM~2131_combout\ <= NOT \RAM_MIPS|memRAM~2131_combout\;
\RAM_MIPS|ALT_INV_memRAM~1177_q\ <= NOT \RAM_MIPS|memRAM~1177_q\;
\RAM_MIPS|ALT_INV_memRAM~1145_q\ <= NOT \RAM_MIPS|memRAM~1145_q\;
\RAM_MIPS|ALT_INV_memRAM~1113_q\ <= NOT \RAM_MIPS|memRAM~1113_q\;
\RAM_MIPS|ALT_INV_memRAM~1081_q\ <= NOT \RAM_MIPS|memRAM~1081_q\;
\RAM_MIPS|ALT_INV_memRAM~2130_combout\ <= NOT \RAM_MIPS|memRAM~2130_combout\;
\RAM_MIPS|ALT_INV_memRAM~665_q\ <= NOT \RAM_MIPS|memRAM~665_q\;
\RAM_MIPS|ALT_INV_memRAM~633_q\ <= NOT \RAM_MIPS|memRAM~633_q\;
\RAM_MIPS|ALT_INV_memRAM~601_q\ <= NOT \RAM_MIPS|memRAM~601_q\;
\RAM_MIPS|ALT_INV_memRAM~569_q\ <= NOT \RAM_MIPS|memRAM~569_q\;
\RAM_MIPS|ALT_INV_memRAM~2129_combout\ <= NOT \RAM_MIPS|memRAM~2129_combout\;
\RAM_MIPS|ALT_INV_memRAM~153_q\ <= NOT \RAM_MIPS|memRAM~153_q\;
\RAM_MIPS|ALT_INV_memRAM~121_q\ <= NOT \RAM_MIPS|memRAM~121_q\;
\RAM_MIPS|ALT_INV_memRAM~89_q\ <= NOT \RAM_MIPS|memRAM~89_q\;
\RAM_MIPS|ALT_INV_memRAM~57_q\ <= NOT \RAM_MIPS|memRAM~57_q\;
\RAM_MIPS|ALT_INV_memRAM~2128_combout\ <= NOT \RAM_MIPS|memRAM~2128_combout\;
\RAM_MIPS|ALT_INV_memRAM~2127_combout\ <= NOT \RAM_MIPS|memRAM~2127_combout\;
\RAM_MIPS|ALT_INV_memRAM~2126_combout\ <= NOT \RAM_MIPS|memRAM~2126_combout\;
\RAM_MIPS|ALT_INV_memRAM~2072_q\ <= NOT \RAM_MIPS|memRAM~2072_q\;
\RAM_MIPS|ALT_INV_memRAM~1560_q\ <= NOT \RAM_MIPS|memRAM~1560_q\;
\RAM_MIPS|ALT_INV_memRAM~1048_q\ <= NOT \RAM_MIPS|memRAM~1048_q\;
\RAM_MIPS|ALT_INV_memRAM~536_q\ <= NOT \RAM_MIPS|memRAM~536_q\;
\RAM_MIPS|ALT_INV_memRAM~2125_combout\ <= NOT \RAM_MIPS|memRAM~2125_combout\;
\RAM_MIPS|ALT_INV_memRAM~1944_q\ <= NOT \RAM_MIPS|memRAM~1944_q\;
\RAM_MIPS|ALT_INV_memRAM~1432_q\ <= NOT \RAM_MIPS|memRAM~1432_q\;
\RAM_MIPS|ALT_INV_memRAM~920_q\ <= NOT \RAM_MIPS|memRAM~920_q\;
\RAM_MIPS|ALT_INV_memRAM~408_q\ <= NOT \RAM_MIPS|memRAM~408_q\;
\RAM_MIPS|ALT_INV_memRAM~2124_combout\ <= NOT \RAM_MIPS|memRAM~2124_combout\;
\RAM_MIPS|ALT_INV_memRAM~1816_q\ <= NOT \RAM_MIPS|memRAM~1816_q\;
\RAM_MIPS|ALT_INV_memRAM~1304_q\ <= NOT \RAM_MIPS|memRAM~1304_q\;
\RAM_MIPS|ALT_INV_memRAM~792_q\ <= NOT \RAM_MIPS|memRAM~792_q\;
\RAM_MIPS|ALT_INV_memRAM~280_q\ <= NOT \RAM_MIPS|memRAM~280_q\;
\RAM_MIPS|ALT_INV_memRAM~2123_combout\ <= NOT \RAM_MIPS|memRAM~2123_combout\;
\RAM_MIPS|ALT_INV_memRAM~1688_q\ <= NOT \RAM_MIPS|memRAM~1688_q\;
\RAM_MIPS|ALT_INV_memRAM~1176_q\ <= NOT \RAM_MIPS|memRAM~1176_q\;
\RAM_MIPS|ALT_INV_memRAM~664_q\ <= NOT \RAM_MIPS|memRAM~664_q\;
\RAM_MIPS|ALT_INV_memRAM~152_q\ <= NOT \RAM_MIPS|memRAM~152_q\;
\RAM_MIPS|ALT_INV_memRAM~2122_combout\ <= NOT \RAM_MIPS|memRAM~2122_combout\;
\RAM_MIPS|ALT_INV_memRAM~2121_combout\ <= NOT \RAM_MIPS|memRAM~2121_combout\;
\RAM_MIPS|ALT_INV_memRAM~2040_q\ <= NOT \RAM_MIPS|memRAM~2040_q\;
\RAM_MIPS|ALT_INV_memRAM~1528_q\ <= NOT \RAM_MIPS|memRAM~1528_q\;
\RAM_MIPS|ALT_INV_memRAM~1016_q\ <= NOT \RAM_MIPS|memRAM~1016_q\;
\RAM_MIPS|ALT_INV_memRAM~504_q\ <= NOT \RAM_MIPS|memRAM~504_q\;
\RAM_MIPS|ALT_INV_memRAM~2120_combout\ <= NOT \RAM_MIPS|memRAM~2120_combout\;
\RAM_MIPS|ALT_INV_memRAM~1912_q\ <= NOT \RAM_MIPS|memRAM~1912_q\;
\RAM_MIPS|ALT_INV_memRAM~1400_q\ <= NOT \RAM_MIPS|memRAM~1400_q\;
\RAM_MIPS|ALT_INV_memRAM~888_q\ <= NOT \RAM_MIPS|memRAM~888_q\;
\RAM_MIPS|ALT_INV_memRAM~376_q\ <= NOT \RAM_MIPS|memRAM~376_q\;
\RAM_MIPS|ALT_INV_memRAM~2119_combout\ <= NOT \RAM_MIPS|memRAM~2119_combout\;
\RAM_MIPS|ALT_INV_memRAM~1784_q\ <= NOT \RAM_MIPS|memRAM~1784_q\;
\RAM_MIPS|ALT_INV_memRAM~1272_q\ <= NOT \RAM_MIPS|memRAM~1272_q\;
\RAM_MIPS|ALT_INV_memRAM~760_q\ <= NOT \RAM_MIPS|memRAM~760_q\;
\RAM_MIPS|ALT_INV_memRAM~248_q\ <= NOT \RAM_MIPS|memRAM~248_q\;
\RAM_MIPS|ALT_INV_memRAM~2118_combout\ <= NOT \RAM_MIPS|memRAM~2118_combout\;
\RAM_MIPS|ALT_INV_memRAM~1656_q\ <= NOT \RAM_MIPS|memRAM~1656_q\;
\RAM_MIPS|ALT_INV_memRAM~1144_q\ <= NOT \RAM_MIPS|memRAM~1144_q\;
\RAM_MIPS|ALT_INV_memRAM~632_q\ <= NOT \RAM_MIPS|memRAM~632_q\;
\RAM_MIPS|ALT_INV_memRAM~120_q\ <= NOT \RAM_MIPS|memRAM~120_q\;
\RAM_MIPS|ALT_INV_memRAM~2117_combout\ <= NOT \RAM_MIPS|memRAM~2117_combout\;
\RAM_MIPS|ALT_INV_memRAM~2116_combout\ <= NOT \RAM_MIPS|memRAM~2116_combout\;
\RAM_MIPS|ALT_INV_memRAM~2008_q\ <= NOT \RAM_MIPS|memRAM~2008_q\;
\RAM_MIPS|ALT_INV_memRAM~1496_q\ <= NOT \RAM_MIPS|memRAM~1496_q\;
\RAM_MIPS|ALT_INV_memRAM~984_q\ <= NOT \RAM_MIPS|memRAM~984_q\;
\RAM_MIPS|ALT_INV_memRAM~472_q\ <= NOT \RAM_MIPS|memRAM~472_q\;
\RAM_MIPS|ALT_INV_memRAM~2115_combout\ <= NOT \RAM_MIPS|memRAM~2115_combout\;
\RAM_MIPS|ALT_INV_memRAM~1880_q\ <= NOT \RAM_MIPS|memRAM~1880_q\;
\RAM_MIPS|ALT_INV_memRAM~1368_q\ <= NOT \RAM_MIPS|memRAM~1368_q\;
\RAM_MIPS|ALT_INV_memRAM~856_q\ <= NOT \RAM_MIPS|memRAM~856_q\;
\RAM_MIPS|ALT_INV_memRAM~344_q\ <= NOT \RAM_MIPS|memRAM~344_q\;
\RAM_MIPS|ALT_INV_memRAM~2114_combout\ <= NOT \RAM_MIPS|memRAM~2114_combout\;
\RAM_MIPS|ALT_INV_memRAM~346_q\ <= NOT \RAM_MIPS|memRAM~346_q\;
\RAM_MIPS|ALT_INV_memRAM~218_q\ <= NOT \RAM_MIPS|memRAM~218_q\;
\RAM_MIPS|ALT_INV_memRAM~90_q\ <= NOT \RAM_MIPS|memRAM~90_q\;
\RAM_MIPS|ALT_INV_memRAM~2150_combout\ <= NOT \RAM_MIPS|memRAM~2150_combout\;
\RAM_MIPS|ALT_INV_memRAM~442_q\ <= NOT \RAM_MIPS|memRAM~442_q\;
\RAM_MIPS|ALT_INV_memRAM~314_q\ <= NOT \RAM_MIPS|memRAM~314_q\;
\RAM_MIPS|ALT_INV_memRAM~186_q\ <= NOT \RAM_MIPS|memRAM~186_q\;
\RAM_MIPS|ALT_INV_memRAM~58_q\ <= NOT \RAM_MIPS|memRAM~58_q\;
\RAM_MIPS|ALT_INV_memRAM~2149_combout\ <= NOT \RAM_MIPS|memRAM~2149_combout\;
\RAM_MIPS|ALT_INV_memRAM~2148_combout\ <= NOT \RAM_MIPS|memRAM~2148_combout\;
\RAM_MIPS|ALT_INV_memRAM~2147_combout\ <= NOT \RAM_MIPS|memRAM~2147_combout\;
\RAM_MIPS|ALT_INV_memRAM~2073_q\ <= NOT \RAM_MIPS|memRAM~2073_q\;
\RAM_MIPS|ALT_INV_memRAM~2041_q\ <= NOT \RAM_MIPS|memRAM~2041_q\;
\RAM_MIPS|ALT_INV_memRAM~2009_q\ <= NOT \RAM_MIPS|memRAM~2009_q\;
\RAM_MIPS|ALT_INV_memRAM~1977_q\ <= NOT \RAM_MIPS|memRAM~1977_q\;
\RAM_MIPS|ALT_INV_memRAM~2146_combout\ <= NOT \RAM_MIPS|memRAM~2146_combout\;
\RAM_MIPS|ALT_INV_memRAM~1561_q\ <= NOT \RAM_MIPS|memRAM~1561_q\;
\RAM_MIPS|ALT_INV_memRAM~1529_q\ <= NOT \RAM_MIPS|memRAM~1529_q\;
\RAM_MIPS|ALT_INV_memRAM~1497_q\ <= NOT \RAM_MIPS|memRAM~1497_q\;
\RAM_MIPS|ALT_INV_memRAM~1465_q\ <= NOT \RAM_MIPS|memRAM~1465_q\;
\RAM_MIPS|ALT_INV_memRAM~2145_combout\ <= NOT \RAM_MIPS|memRAM~2145_combout\;
\RAM_MIPS|ALT_INV_memRAM~1049_q\ <= NOT \RAM_MIPS|memRAM~1049_q\;
\RAM_MIPS|ALT_INV_memRAM~1017_q\ <= NOT \RAM_MIPS|memRAM~1017_q\;
\RAM_MIPS|ALT_INV_memRAM~985_q\ <= NOT \RAM_MIPS|memRAM~985_q\;
\RAM_MIPS|ALT_INV_memRAM~953_q\ <= NOT \RAM_MIPS|memRAM~953_q\;
\RAM_MIPS|ALT_INV_memRAM~2144_combout\ <= NOT \RAM_MIPS|memRAM~2144_combout\;
\RAM_MIPS|ALT_INV_memRAM~537_q\ <= NOT \RAM_MIPS|memRAM~537_q\;
\RAM_MIPS|ALT_INV_memRAM~505_q\ <= NOT \RAM_MIPS|memRAM~505_q\;
\RAM_MIPS|ALT_INV_memRAM~473_q\ <= NOT \RAM_MIPS|memRAM~473_q\;
\RAM_MIPS|ALT_INV_memRAM~441_q\ <= NOT \RAM_MIPS|memRAM~441_q\;
\RAM_MIPS|ALT_INV_memRAM~2143_combout\ <= NOT \RAM_MIPS|memRAM~2143_combout\;
\RAM_MIPS|ALT_INV_memRAM~2142_combout\ <= NOT \RAM_MIPS|memRAM~2142_combout\;
\RAM_MIPS|ALT_INV_memRAM~1945_q\ <= NOT \RAM_MIPS|memRAM~1945_q\;
\RAM_MIPS|ALT_INV_memRAM~1433_q\ <= NOT \RAM_MIPS|memRAM~1433_q\;
\RAM_MIPS|ALT_INV_memRAM~921_q\ <= NOT \RAM_MIPS|memRAM~921_q\;
\RAM_MIPS|ALT_INV_memRAM~409_q\ <= NOT \RAM_MIPS|memRAM~409_q\;
\RAM_MIPS|ALT_INV_memRAM~2141_combout\ <= NOT \RAM_MIPS|memRAM~2141_combout\;
\RAM_MIPS|ALT_INV_memRAM~1913_q\ <= NOT \RAM_MIPS|memRAM~1913_q\;
\RAM_MIPS|ALT_INV_memRAM~1401_q\ <= NOT \RAM_MIPS|memRAM~1401_q\;
\RAM_MIPS|ALT_INV_memRAM~889_q\ <= NOT \RAM_MIPS|memRAM~889_q\;
\RAM_MIPS|ALT_INV_memRAM~377_q\ <= NOT \RAM_MIPS|memRAM~377_q\;
\RAM_MIPS|ALT_INV_memRAM~2140_combout\ <= NOT \RAM_MIPS|memRAM~2140_combout\;
\RAM_MIPS|ALT_INV_memRAM~1881_q\ <= NOT \RAM_MIPS|memRAM~1881_q\;
\RAM_MIPS|ALT_INV_memRAM~1369_q\ <= NOT \RAM_MIPS|memRAM~1369_q\;
\RAM_MIPS|ALT_INV_memRAM~857_q\ <= NOT \RAM_MIPS|memRAM~857_q\;
\RAM_MIPS|ALT_INV_memRAM~345_q\ <= NOT \RAM_MIPS|memRAM~345_q\;
\RAM_MIPS|ALT_INV_memRAM~2139_combout\ <= NOT \RAM_MIPS|memRAM~2139_combout\;
\RAM_MIPS|ALT_INV_memRAM~1849_q\ <= NOT \RAM_MIPS|memRAM~1849_q\;
\RAM_MIPS|ALT_INV_memRAM~1337_q\ <= NOT \RAM_MIPS|memRAM~1337_q\;
\RAM_MIPS|ALT_INV_memRAM~825_q\ <= NOT \RAM_MIPS|memRAM~825_q\;
\RAM_MIPS|ALT_INV_memRAM~313_q\ <= NOT \RAM_MIPS|memRAM~313_q\;
\RAM_MIPS|ALT_INV_memRAM~2138_combout\ <= NOT \RAM_MIPS|memRAM~2138_combout\;
\RAM_MIPS|ALT_INV_memRAM~2137_combout\ <= NOT \RAM_MIPS|memRAM~2137_combout\;
\RAM_MIPS|ALT_INV_memRAM~1817_q\ <= NOT \RAM_MIPS|memRAM~1817_q\;
\RAM_MIPS|ALT_INV_memRAM~1785_q\ <= NOT \RAM_MIPS|memRAM~1785_q\;
\RAM_MIPS|ALT_INV_memRAM~1753_q\ <= NOT \RAM_MIPS|memRAM~1753_q\;
\RAM_MIPS|ALT_INV_memRAM~1721_q\ <= NOT \RAM_MIPS|memRAM~1721_q\;
\RAM_MIPS|ALT_INV_memRAM~2136_combout\ <= NOT \RAM_MIPS|memRAM~2136_combout\;
\RAM_MIPS|ALT_INV_memRAM~1305_q\ <= NOT \RAM_MIPS|memRAM~1305_q\;
\RAM_MIPS|ALT_INV_memRAM~1273_q\ <= NOT \RAM_MIPS|memRAM~1273_q\;
\RAM_MIPS|ALT_INV_memRAM~1241_q\ <= NOT \RAM_MIPS|memRAM~1241_q\;
\RAM_MIPS|ALT_INV_memRAM~1209_q\ <= NOT \RAM_MIPS|memRAM~1209_q\;
\RAM_MIPS|ALT_INV_memRAM~2135_combout\ <= NOT \RAM_MIPS|memRAM~2135_combout\;
\RAM_MIPS|ALT_INV_memRAM~793_q\ <= NOT \RAM_MIPS|memRAM~793_q\;
\RAM_MIPS|ALT_INV_memRAM~761_q\ <= NOT \RAM_MIPS|memRAM~761_q\;
\RAM_MIPS|ALT_INV_memRAM~729_q\ <= NOT \RAM_MIPS|memRAM~729_q\;
\RAM_MIPS|ALT_INV_memRAM~697_q\ <= NOT \RAM_MIPS|memRAM~697_q\;
\RAM_MIPS|ALT_INV_memRAM~2134_combout\ <= NOT \RAM_MIPS|memRAM~2134_combout\;
\RAM_MIPS|ALT_INV_memRAM~281_q\ <= NOT \RAM_MIPS|memRAM~281_q\;
\RAM_MIPS|ALT_INV_memRAM~249_q\ <= NOT \RAM_MIPS|memRAM~249_q\;
\RAM_MIPS|ALT_INV_memRAM~217_q\ <= NOT \RAM_MIPS|memRAM~217_q\;
\RAM_MIPS|ALT_INV_memRAM~185_q\ <= NOT \RAM_MIPS|memRAM~185_q\;
\RAM_MIPS|ALT_INV_memRAM~2133_combout\ <= NOT \RAM_MIPS|memRAM~2133_combout\;
\RAM_MIPS|ALT_INV_memRAM~2132_combout\ <= NOT \RAM_MIPS|memRAM~2132_combout\;
\RAM_MIPS|ALT_INV_memRAM~2074_q\ <= NOT \RAM_MIPS|memRAM~2074_q\;
\RAM_MIPS|ALT_INV_memRAM~2042_q\ <= NOT \RAM_MIPS|memRAM~2042_q\;
\RAM_MIPS|ALT_INV_memRAM~2010_q\ <= NOT \RAM_MIPS|memRAM~2010_q\;
\RAM_MIPS|ALT_INV_memRAM~1978_q\ <= NOT \RAM_MIPS|memRAM~1978_q\;
\RAM_MIPS|ALT_INV_memRAM~2167_combout\ <= NOT \RAM_MIPS|memRAM~2167_combout\;
\RAM_MIPS|ALT_INV_memRAM~1946_q\ <= NOT \RAM_MIPS|memRAM~1946_q\;
\RAM_MIPS|ALT_INV_memRAM~1914_q\ <= NOT \RAM_MIPS|memRAM~1914_q\;
\RAM_MIPS|ALT_INV_memRAM~1882_q\ <= NOT \RAM_MIPS|memRAM~1882_q\;
\RAM_MIPS|ALT_INV_memRAM~1850_q\ <= NOT \RAM_MIPS|memRAM~1850_q\;
\RAM_MIPS|ALT_INV_memRAM~2166_combout\ <= NOT \RAM_MIPS|memRAM~2166_combout\;
\RAM_MIPS|ALT_INV_memRAM~1818_q\ <= NOT \RAM_MIPS|memRAM~1818_q\;
\RAM_MIPS|ALT_INV_memRAM~1786_q\ <= NOT \RAM_MIPS|memRAM~1786_q\;
\RAM_MIPS|ALT_INV_memRAM~1754_q\ <= NOT \RAM_MIPS|memRAM~1754_q\;
\RAM_MIPS|ALT_INV_memRAM~1722_q\ <= NOT \RAM_MIPS|memRAM~1722_q\;
\RAM_MIPS|ALT_INV_memRAM~2165_combout\ <= NOT \RAM_MIPS|memRAM~2165_combout\;
\RAM_MIPS|ALT_INV_memRAM~1690_q\ <= NOT \RAM_MIPS|memRAM~1690_q\;
\RAM_MIPS|ALT_INV_memRAM~1658_q\ <= NOT \RAM_MIPS|memRAM~1658_q\;
\RAM_MIPS|ALT_INV_memRAM~1626_q\ <= NOT \RAM_MIPS|memRAM~1626_q\;
\RAM_MIPS|ALT_INV_memRAM~1594_q\ <= NOT \RAM_MIPS|memRAM~1594_q\;
\RAM_MIPS|ALT_INV_memRAM~2164_combout\ <= NOT \RAM_MIPS|memRAM~2164_combout\;
\RAM_MIPS|ALT_INV_memRAM~2163_combout\ <= NOT \RAM_MIPS|memRAM~2163_combout\;
\RAM_MIPS|ALT_INV_memRAM~1562_q\ <= NOT \RAM_MIPS|memRAM~1562_q\;
\RAM_MIPS|ALT_INV_memRAM~1434_q\ <= NOT \RAM_MIPS|memRAM~1434_q\;
\RAM_MIPS|ALT_INV_memRAM~1306_q\ <= NOT \RAM_MIPS|memRAM~1306_q\;
\RAM_MIPS|ALT_INV_memRAM~1178_q\ <= NOT \RAM_MIPS|memRAM~1178_q\;
\RAM_MIPS|ALT_INV_memRAM~2162_combout\ <= NOT \RAM_MIPS|memRAM~2162_combout\;
\RAM_MIPS|ALT_INV_memRAM~1530_q\ <= NOT \RAM_MIPS|memRAM~1530_q\;
\RAM_MIPS|ALT_INV_memRAM~1402_q\ <= NOT \RAM_MIPS|memRAM~1402_q\;
\RAM_MIPS|ALT_INV_memRAM~1274_q\ <= NOT \RAM_MIPS|memRAM~1274_q\;
\RAM_MIPS|ALT_INV_memRAM~1146_q\ <= NOT \RAM_MIPS|memRAM~1146_q\;
\RAM_MIPS|ALT_INV_memRAM~2161_combout\ <= NOT \RAM_MIPS|memRAM~2161_combout\;
\RAM_MIPS|ALT_INV_memRAM~1498_q\ <= NOT \RAM_MIPS|memRAM~1498_q\;
\RAM_MIPS|ALT_INV_memRAM~1370_q\ <= NOT \RAM_MIPS|memRAM~1370_q\;
\RAM_MIPS|ALT_INV_memRAM~1242_q\ <= NOT \RAM_MIPS|memRAM~1242_q\;
\RAM_MIPS|ALT_INV_memRAM~1114_q\ <= NOT \RAM_MIPS|memRAM~1114_q\;
\RAM_MIPS|ALT_INV_memRAM~2160_combout\ <= NOT \RAM_MIPS|memRAM~2160_combout\;
\RAM_MIPS|ALT_INV_memRAM~1466_q\ <= NOT \RAM_MIPS|memRAM~1466_q\;
\RAM_MIPS|ALT_INV_memRAM~1338_q\ <= NOT \RAM_MIPS|memRAM~1338_q\;
\RAM_MIPS|ALT_INV_memRAM~1210_q\ <= NOT \RAM_MIPS|memRAM~1210_q\;
\RAM_MIPS|ALT_INV_memRAM~1082_q\ <= NOT \RAM_MIPS|memRAM~1082_q\;
\RAM_MIPS|ALT_INV_memRAM~2159_combout\ <= NOT \RAM_MIPS|memRAM~2159_combout\;
\RAM_MIPS|ALT_INV_memRAM~2158_combout\ <= NOT \RAM_MIPS|memRAM~2158_combout\;
\RAM_MIPS|ALT_INV_memRAM~1050_q\ <= NOT \RAM_MIPS|memRAM~1050_q\;
\RAM_MIPS|ALT_INV_memRAM~922_q\ <= NOT \RAM_MIPS|memRAM~922_q\;
\RAM_MIPS|ALT_INV_memRAM~794_q\ <= NOT \RAM_MIPS|memRAM~794_q\;
\RAM_MIPS|ALT_INV_memRAM~666_q\ <= NOT \RAM_MIPS|memRAM~666_q\;
\RAM_MIPS|ALT_INV_memRAM~2157_combout\ <= NOT \RAM_MIPS|memRAM~2157_combout\;
\RAM_MIPS|ALT_INV_memRAM~1018_q\ <= NOT \RAM_MIPS|memRAM~1018_q\;
\RAM_MIPS|ALT_INV_memRAM~890_q\ <= NOT \RAM_MIPS|memRAM~890_q\;
\RAM_MIPS|ALT_INV_memRAM~762_q\ <= NOT \RAM_MIPS|memRAM~762_q\;
\RAM_MIPS|ALT_INV_memRAM~634_q\ <= NOT \RAM_MIPS|memRAM~634_q\;
\RAM_MIPS|ALT_INV_memRAM~2156_combout\ <= NOT \RAM_MIPS|memRAM~2156_combout\;
\RAM_MIPS|ALT_INV_memRAM~986_q\ <= NOT \RAM_MIPS|memRAM~986_q\;
\RAM_MIPS|ALT_INV_memRAM~858_q\ <= NOT \RAM_MIPS|memRAM~858_q\;
\RAM_MIPS|ALT_INV_memRAM~730_q\ <= NOT \RAM_MIPS|memRAM~730_q\;
\RAM_MIPS|ALT_INV_memRAM~602_q\ <= NOT \RAM_MIPS|memRAM~602_q\;
\RAM_MIPS|ALT_INV_memRAM~2155_combout\ <= NOT \RAM_MIPS|memRAM~2155_combout\;
\RAM_MIPS|ALT_INV_memRAM~954_q\ <= NOT \RAM_MIPS|memRAM~954_q\;
\RAM_MIPS|ALT_INV_memRAM~826_q\ <= NOT \RAM_MIPS|memRAM~826_q\;
\RAM_MIPS|ALT_INV_memRAM~698_q\ <= NOT \RAM_MIPS|memRAM~698_q\;
\RAM_MIPS|ALT_INV_memRAM~570_q\ <= NOT \RAM_MIPS|memRAM~570_q\;
\RAM_MIPS|ALT_INV_memRAM~2154_combout\ <= NOT \RAM_MIPS|memRAM~2154_combout\;
\RAM_MIPS|ALT_INV_memRAM~2153_combout\ <= NOT \RAM_MIPS|memRAM~2153_combout\;
\RAM_MIPS|ALT_INV_memRAM~538_q\ <= NOT \RAM_MIPS|memRAM~538_q\;
\RAM_MIPS|ALT_INV_memRAM~410_q\ <= NOT \RAM_MIPS|memRAM~410_q\;
\RAM_MIPS|ALT_INV_memRAM~282_q\ <= NOT \RAM_MIPS|memRAM~282_q\;
\RAM_MIPS|ALT_INV_memRAM~154_q\ <= NOT \RAM_MIPS|memRAM~154_q\;
\RAM_MIPS|ALT_INV_memRAM~2152_combout\ <= NOT \RAM_MIPS|memRAM~2152_combout\;
\RAM_MIPS|ALT_INV_memRAM~506_q\ <= NOT \RAM_MIPS|memRAM~506_q\;
\RAM_MIPS|ALT_INV_memRAM~378_q\ <= NOT \RAM_MIPS|memRAM~378_q\;
\RAM_MIPS|ALT_INV_memRAM~250_q\ <= NOT \RAM_MIPS|memRAM~250_q\;
\RAM_MIPS|ALT_INV_memRAM~122_q\ <= NOT \RAM_MIPS|memRAM~122_q\;
\RAM_MIPS|ALT_INV_memRAM~2151_combout\ <= NOT \RAM_MIPS|memRAM~2151_combout\;
\RAM_MIPS|ALT_INV_memRAM~474_q\ <= NOT \RAM_MIPS|memRAM~474_q\;
\RAM_MIPS|ALT_INV_memRAM~2257_combout\ <= NOT \RAM_MIPS|memRAM~2257_combout\;
\RAM_MIPS|ALT_INV_memRAM~2255_combout\ <= NOT \RAM_MIPS|memRAM~2255_combout\;
\RAM_MIPS|ALT_INV_memRAM~2253_combout\ <= NOT \RAM_MIPS|memRAM~2253_combout\;
\RAM_MIPS|ALT_INV_memRAM~2251_combout\ <= NOT \RAM_MIPS|memRAM~2251_combout\;
\RAM_MIPS|ALT_INV_memRAM~2249_combout\ <= NOT \RAM_MIPS|memRAM~2249_combout\;
\RAM_MIPS|ALT_INV_memRAM~2247_combout\ <= NOT \RAM_MIPS|memRAM~2247_combout\;
\RAM_MIPS|ALT_INV_memRAM~2245_combout\ <= NOT \RAM_MIPS|memRAM~2245_combout\;
\RAM_MIPS|ALT_INV_memRAM~2243_combout\ <= NOT \RAM_MIPS|memRAM~2243_combout\;
\RAM_MIPS|ALT_INV_memRAM~2241_combout\ <= NOT \RAM_MIPS|memRAM~2241_combout\;
\RAM_MIPS|ALT_INV_memRAM~2239_combout\ <= NOT \RAM_MIPS|memRAM~2239_combout\;
\RAM_MIPS|ALT_INV_memRAM~2237_combout\ <= NOT \RAM_MIPS|memRAM~2237_combout\;
\RAM_MIPS|ALT_INV_memRAM~2235_combout\ <= NOT \RAM_MIPS|memRAM~2235_combout\;
\RAM_MIPS|ALT_INV_memRAM~2233_combout\ <= NOT \RAM_MIPS|memRAM~2233_combout\;
\RAM_MIPS|ALT_INV_memRAM~2231_combout\ <= NOT \RAM_MIPS|memRAM~2231_combout\;
\RAM_MIPS|ALT_INV_memRAM~2229_combout\ <= NOT \RAM_MIPS|memRAM~2229_combout\;
\RAM_MIPS|ALT_INV_memRAM~2227_combout\ <= NOT \RAM_MIPS|memRAM~2227_combout\;
\RAM_MIPS|ALT_INV_memRAM~2225_combout\ <= NOT \RAM_MIPS|memRAM~2225_combout\;
\RAM_MIPS|ALT_INV_memRAM~2223_combout\ <= NOT \RAM_MIPS|memRAM~2223_combout\;
\RAM_MIPS|ALT_INV_memRAM~2221_combout\ <= NOT \RAM_MIPS|memRAM~2221_combout\;
\RAM_MIPS|ALT_INV_memRAM~2219_combout\ <= NOT \RAM_MIPS|memRAM~2219_combout\;
\RAM_MIPS|ALT_INV_memRAM~2217_combout\ <= NOT \RAM_MIPS|memRAM~2217_combout\;
\RAM_MIPS|ALT_INV_memRAM~2215_combout\ <= NOT \RAM_MIPS|memRAM~2215_combout\;
\RAM_MIPS|ALT_INV_memRAM~2213_combout\ <= NOT \RAM_MIPS|memRAM~2213_combout\;
\RAM_MIPS|ALT_INV_memRAM~2211_combout\ <= NOT \RAM_MIPS|memRAM~2211_combout\;
\RAM_MIPS|ALT_INV_memRAM~2209_combout\ <= NOT \RAM_MIPS|memRAM~2209_combout\;
\RAM_MIPS|ALT_INV_memRAM~2207_combout\ <= NOT \RAM_MIPS|memRAM~2207_combout\;
\RAM_MIPS|ALT_INV_memRAM~2205_combout\ <= NOT \RAM_MIPS|memRAM~2205_combout\;
\RAM_MIPS|ALT_INV_memRAM~2203_combout\ <= NOT \RAM_MIPS|memRAM~2203_combout\;
\RAM_MIPS|ALT_INV_memRAM~2201_combout\ <= NOT \RAM_MIPS|memRAM~2201_combout\;
\RAM_MIPS|ALT_INV_memRAM~2199_combout\ <= NOT \RAM_MIPS|memRAM~2199_combout\;
\RAM_MIPS|ALT_INV_memRAM~2197_combout\ <= NOT \RAM_MIPS|memRAM~2197_combout\;
\RAM_MIPS|ALT_INV_memRAM~2195_combout\ <= NOT \RAM_MIPS|memRAM~2195_combout\;
\RAM_MIPS|ALT_INV_memRAM~2193_combout\ <= NOT \RAM_MIPS|memRAM~2193_combout\;
\RAM_MIPS|ALT_INV_memRAM~2191_combout\ <= NOT \RAM_MIPS|memRAM~2191_combout\;
\RAM_MIPS|ALT_INV_memRAM~2189_combout\ <= NOT \RAM_MIPS|memRAM~2189_combout\;
\RAM_MIPS|ALT_INV_memRAM~2187_combout\ <= NOT \RAM_MIPS|memRAM~2187_combout\;
\RAM_MIPS|ALT_INV_memRAM~2185_combout\ <= NOT \RAM_MIPS|memRAM~2185_combout\;
\RAM_MIPS|ALT_INV_memRAM~2183_combout\ <= NOT \RAM_MIPS|memRAM~2183_combout\;
\RAM_MIPS|ALT_INV_memRAM~2181_combout\ <= NOT \RAM_MIPS|memRAM~2181_combout\;
\RAM_MIPS|ALT_INV_memRAM~2179_combout\ <= NOT \RAM_MIPS|memRAM~2179_combout\;
\RAM_MIPS|ALT_INV_memRAM~2177_combout\ <= NOT \RAM_MIPS|memRAM~2177_combout\;
\RAM_MIPS|ALT_INV_memRAM~2175_combout\ <= NOT \RAM_MIPS|memRAM~2175_combout\;
\RAM_MIPS|ALT_INV_memRAM~2173_combout\ <= NOT \RAM_MIPS|memRAM~2173_combout\;
\RAM_MIPS|ALT_INV_memRAM~2171_combout\ <= NOT \RAM_MIPS|memRAM~2171_combout\;
\Decoder|ALT_INV_Equal6~0_combout\ <= NOT \Decoder|Equal6~0_combout\;
\ROM1|ALT_INV_memROM~26_combout\ <= NOT \ROM1|memROM~26_combout\;
\ROM1|ALT_INV_memROM~25_combout\ <= NOT \ROM1|memROM~25_combout\;
\ROM1|ALT_INV_memROM~24_combout\ <= NOT \ROM1|memROM~24_combout\;
\RAM_MIPS|ALT_INV_memRAM~2170_combout\ <= NOT \RAM_MIPS|memRAM~2170_combout\;
\RAM_MIPS|ALT_INV_memRAM~2169_combout\ <= NOT \RAM_MIPS|memRAM~2169_combout\;
\RAM_MIPS|ALT_INV_memRAM~2168_combout\ <= NOT \RAM_MIPS|memRAM~2168_combout\;
\Banco_Registradores|ALT_INV_Equal1~0_combout\ <= NOT \Banco_Registradores|Equal1~0_combout\;
\MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\ <= NOT \MUX_RtRd|saida_MUX[3]~0_combout\;
\MUX_ULA_Banco|ALT_INV_saida_MUX[19]~33_combout\ <= NOT \MUX_ULA_Banco|saida_MUX[19]~33_combout\;
\Banco_Registradores|ALT_INV_registrador~1405_combout\ <= NOT \Banco_Registradores|registrador~1405_combout\;
\MUX_PC|ALT_INV_saida_MUX[31]~57_combout\ <= NOT \MUX_PC|saida_MUX[31]~57_combout\;
\MUX_PC|ALT_INV_saida_MUX[30]~56_combout\ <= NOT \MUX_PC|saida_MUX[30]~56_combout\;
\MUX_PC|ALT_INV_saida_MUX[29]~55_combout\ <= NOT \MUX_PC|saida_MUX[29]~55_combout\;
\MUX_PC|ALT_INV_saida_MUX[28]~54_combout\ <= NOT \MUX_PC|saida_MUX[28]~54_combout\;
\MUX_PC|ALT_INV_saida_MUX[26]~53_combout\ <= NOT \MUX_PC|saida_MUX[26]~53_combout\;
\MUX_PC|ALT_INV_saida_MUX[25]~52_combout\ <= NOT \MUX_PC|saida_MUX[25]~52_combout\;
\MUX_PC|ALT_INV_saida_MUX[24]~51_combout\ <= NOT \MUX_PC|saida_MUX[24]~51_combout\;
\MUX_PC|ALT_INV_saida_MUX[23]~50_combout\ <= NOT \MUX_PC|saida_MUX[23]~50_combout\;
\MUX_PC|ALT_INV_saida_MUX[21]~49_combout\ <= NOT \MUX_PC|saida_MUX[21]~49_combout\;
\MUX_PC|ALT_INV_saida_MUX[20]~48_combout\ <= NOT \MUX_PC|saida_MUX[20]~48_combout\;
\MUX_PC|ALT_INV_saida_MUX[19]~47_combout\ <= NOT \MUX_PC|saida_MUX[19]~47_combout\;
\MUX_PC|ALT_INV_saida_MUX[18]~46_combout\ <= NOT \MUX_PC|saida_MUX[18]~46_combout\;
\MUX_PC|ALT_INV_saida_MUX[17]~45_combout\ <= NOT \MUX_PC|saida_MUX[17]~45_combout\;
\MUX_PC|ALT_INV_saida_MUX[16]~44_combout\ <= NOT \MUX_PC|saida_MUX[16]~44_combout\;
\MUX_PC|ALT_INV_saida_MUX[15]~43_combout\ <= NOT \MUX_PC|saida_MUX[15]~43_combout\;
\MUX_PC|ALT_INV_saida_MUX[14]~42_combout\ <= NOT \MUX_PC|saida_MUX[14]~42_combout\;
\MUX_PC|ALT_INV_saida_MUX[13]~41_combout\ <= NOT \MUX_PC|saida_MUX[13]~41_combout\;
\MUX_PC|ALT_INV_saida_MUX[12]~40_combout\ <= NOT \MUX_PC|saida_MUX[12]~40_combout\;
\MUX_PC|ALT_INV_saida_MUX[11]~39_combout\ <= NOT \MUX_PC|saida_MUX[11]~39_combout\;
\MUX_PC|ALT_INV_saida_MUX[10]~38_combout\ <= NOT \MUX_PC|saida_MUX[10]~38_combout\;
\MUX_PC|ALT_INV_saida_MUX[9]~37_combout\ <= NOT \MUX_PC|saida_MUX[9]~37_combout\;
\MUX_PC|ALT_INV_saida_MUX[8]~36_combout\ <= NOT \MUX_PC|saida_MUX[8]~36_combout\;
\MUX_PC|ALT_INV_saida_MUX[7]~35_combout\ <= NOT \MUX_PC|saida_MUX[7]~35_combout\;
\MUX_PC|ALT_INV_saida_MUX[6]~34_combout\ <= NOT \MUX_PC|saida_MUX[6]~34_combout\;
\MUX_PC|ALT_INV_saida_MUX[5]~33_combout\ <= NOT \MUX_PC|saida_MUX[5]~33_combout\;
\MUX_PC|ALT_INV_saida_MUX[4]~32_combout\ <= NOT \MUX_PC|saida_MUX[4]~32_combout\;
\MUX_PC|ALT_INV_saida_MUX[3]~31_combout\ <= NOT \MUX_PC|saida_MUX[3]~31_combout\;
\MUX_PC|ALT_INV_saida_MUX[2]~30_combout\ <= NOT \MUX_PC|saida_MUX[2]~30_combout\;
\ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA1|ULA_21|MUX_Resultado|saida_MUX~2_combout\;
\ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_21|MUX_Resultado|saida_MUX~1_combout\;
\ULA1|ULA_23|somadorMux|ALT_INV_carryOut~4_combout\ <= NOT \ULA1|ULA_23|somadorMux|carryOut~4_combout\;
\ULA1|ULA_23|somadorMux|ALT_INV_carryOut~3_combout\ <= NOT \ULA1|ULA_23|somadorMux|carryOut~3_combout\;
\ULA1|ULA_23|somadorMux|ALT_INV_carryOut~2_combout\ <= NOT \ULA1|ULA_23|somadorMux|carryOut~2_combout\;
\ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA1|ULA_20|MUX_Resultado|saida_MUX~2_combout\;
\ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA1|ULA_20|MUX_Resultado|saida_MUX~1_combout\;
\RAM_MIPS|ALT_INV_memRAM~2297_combout\ <= NOT \RAM_MIPS|memRAM~2297_combout\;
\RAM_MIPS|ALT_INV_memRAM~2295_combout\ <= NOT \RAM_MIPS|memRAM~2295_combout\;
\RAM_MIPS|ALT_INV_memRAM~2293_combout\ <= NOT \RAM_MIPS|memRAM~2293_combout\;
\RAM_MIPS|ALT_INV_memRAM~2291_combout\ <= NOT \RAM_MIPS|memRAM~2291_combout\;
\RAM_MIPS|ALT_INV_memRAM~2289_combout\ <= NOT \RAM_MIPS|memRAM~2289_combout\;
\RAM_MIPS|ALT_INV_memRAM~2287_combout\ <= NOT \RAM_MIPS|memRAM~2287_combout\;
\RAM_MIPS|ALT_INV_memRAM~2285_combout\ <= NOT \RAM_MIPS|memRAM~2285_combout\;
\RAM_MIPS|ALT_INV_memRAM~2283_combout\ <= NOT \RAM_MIPS|memRAM~2283_combout\;
\RAM_MIPS|ALT_INV_memRAM~2281_combout\ <= NOT \RAM_MIPS|memRAM~2281_combout\;
\RAM_MIPS|ALT_INV_memRAM~2279_combout\ <= NOT \RAM_MIPS|memRAM~2279_combout\;
\RAM_MIPS|ALT_INV_memRAM~2277_combout\ <= NOT \RAM_MIPS|memRAM~2277_combout\;
\RAM_MIPS|ALT_INV_memRAM~2275_combout\ <= NOT \RAM_MIPS|memRAM~2275_combout\;
\RAM_MIPS|ALT_INV_memRAM~2273_combout\ <= NOT \RAM_MIPS|memRAM~2273_combout\;
\RAM_MIPS|ALT_INV_memRAM~2271_combout\ <= NOT \RAM_MIPS|memRAM~2271_combout\;
\RAM_MIPS|ALT_INV_memRAM~2269_combout\ <= NOT \RAM_MIPS|memRAM~2269_combout\;
\RAM_MIPS|ALT_INV_memRAM~2267_combout\ <= NOT \RAM_MIPS|memRAM~2267_combout\;
\RAM_MIPS|ALT_INV_memRAM~2265_combout\ <= NOT \RAM_MIPS|memRAM~2265_combout\;
\RAM_MIPS|ALT_INV_memRAM~2263_combout\ <= NOT \RAM_MIPS|memRAM~2263_combout\;
\RAM_MIPS|ALT_INV_memRAM~2261_combout\ <= NOT \RAM_MIPS|memRAM~2261_combout\;
\RAM_MIPS|ALT_INV_memRAM~2259_combout\ <= NOT \RAM_MIPS|memRAM~2259_combout\;

\ULA_A[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULA_A[0]~output_o\);

\ULA_A[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[1]~1_combout\,
	devoe => ww_devoe,
	o => \ULA_A[1]~output_o\);

\ULA_A[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[2]~2_combout\,
	devoe => ww_devoe,
	o => \ULA_A[2]~output_o\);

\ULA_A[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[3]~3_combout\,
	devoe => ww_devoe,
	o => \ULA_A[3]~output_o\);

\ULA_A[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[4]~4_combout\,
	devoe => ww_devoe,
	o => \ULA_A[4]~output_o\);

\ULA_A[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[5]~5_combout\,
	devoe => ww_devoe,
	o => \ULA_A[5]~output_o\);

\ULA_A[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[6]~6_combout\,
	devoe => ww_devoe,
	o => \ULA_A[6]~output_o\);

\ULA_A[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[7]~7_combout\,
	devoe => ww_devoe,
	o => \ULA_A[7]~output_o\);

\ULA_A[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[8]~8_combout\,
	devoe => ww_devoe,
	o => \ULA_A[8]~output_o\);

\ULA_A[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[9]~9_combout\,
	devoe => ww_devoe,
	o => \ULA_A[9]~output_o\);

\ULA_A[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[10]~10_combout\,
	devoe => ww_devoe,
	o => \ULA_A[10]~output_o\);

\ULA_A[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[11]~11_combout\,
	devoe => ww_devoe,
	o => \ULA_A[11]~output_o\);

\ULA_A[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[12]~12_combout\,
	devoe => ww_devoe,
	o => \ULA_A[12]~output_o\);

\ULA_A[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[13]~13_combout\,
	devoe => ww_devoe,
	o => \ULA_A[13]~output_o\);

\ULA_A[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[14]~14_combout\,
	devoe => ww_devoe,
	o => \ULA_A[14]~output_o\);

\ULA_A[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[15]~15_combout\,
	devoe => ww_devoe,
	o => \ULA_A[15]~output_o\);

\ULA_A[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[16]~16_combout\,
	devoe => ww_devoe,
	o => \ULA_A[16]~output_o\);

\ULA_A[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[17]~17_combout\,
	devoe => ww_devoe,
	o => \ULA_A[17]~output_o\);

\ULA_A[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[18]~18_combout\,
	devoe => ww_devoe,
	o => \ULA_A[18]~output_o\);

\ULA_A[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[19]~19_combout\,
	devoe => ww_devoe,
	o => \ULA_A[19]~output_o\);

\ULA_A[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[20]~20_combout\,
	devoe => ww_devoe,
	o => \ULA_A[20]~output_o\);

\ULA_A[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[21]~21_combout\,
	devoe => ww_devoe,
	o => \ULA_A[21]~output_o\);

\ULA_A[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[22]~22_combout\,
	devoe => ww_devoe,
	o => \ULA_A[22]~output_o\);

\ULA_A[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[23]~23_combout\,
	devoe => ww_devoe,
	o => \ULA_A[23]~output_o\);

\ULA_A[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[24]~24_combout\,
	devoe => ww_devoe,
	o => \ULA_A[24]~output_o\);

\ULA_A[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[25]~25_combout\,
	devoe => ww_devoe,
	o => \ULA_A[25]~output_o\);

\ULA_A[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[26]~26_combout\,
	devoe => ww_devoe,
	o => \ULA_A[26]~output_o\);

\ULA_A[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[27]~27_combout\,
	devoe => ww_devoe,
	o => \ULA_A[27]~output_o\);

\ULA_A[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[28]~28_combout\,
	devoe => ww_devoe,
	o => \ULA_A[28]~output_o\);

\ULA_A[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[29]~29_combout\,
	devoe => ww_devoe,
	o => \ULA_A[29]~output_o\);

\ULA_A[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[30]~30_combout\,
	devoe => ww_devoe,
	o => \ULA_A[30]~output_o\);

\ULA_A[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Registradores|saidaA[31]~31_combout\,
	devoe => ww_devoe,
	o => \ULA_A[31]~output_o\);

\ULA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[0]~2_combout\,
	devoe => ww_devoe,
	o => \ULA_B[0]~output_o\);

\ULA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[1]~3_combout\,
	devoe => ww_devoe,
	o => \ULA_B[1]~output_o\);

\ULA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[2]~5_combout\,
	devoe => ww_devoe,
	o => \ULA_B[2]~output_o\);

\ULA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[3]~7_combout\,
	devoe => ww_devoe,
	o => \ULA_B[3]~output_o\);

\ULA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[4]~9_combout\,
	devoe => ww_devoe,
	o => \ULA_B[4]~output_o\);

\ULA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[5]~10_combout\,
	devoe => ww_devoe,
	o => \ULA_B[5]~output_o\);

\ULA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[6]~11_combout\,
	devoe => ww_devoe,
	o => \ULA_B[6]~output_o\);

\ULA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[7]~12_combout\,
	devoe => ww_devoe,
	o => \ULA_B[7]~output_o\);

\ULA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[8]~13_combout\,
	devoe => ww_devoe,
	o => \ULA_B[8]~output_o\);

\ULA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[9]~14_combout\,
	devoe => ww_devoe,
	o => \ULA_B[9]~output_o\);

\ULA_B[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[10]~15_combout\,
	devoe => ww_devoe,
	o => \ULA_B[10]~output_o\);

\ULA_B[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[11]~16_combout\,
	devoe => ww_devoe,
	o => \ULA_B[11]~output_o\);

\ULA_B[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[12]~17_combout\,
	devoe => ww_devoe,
	o => \ULA_B[12]~output_o\);

\ULA_B[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[13]~18_combout\,
	devoe => ww_devoe,
	o => \ULA_B[13]~output_o\);

\ULA_B[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[14]~37_combout\,
	devoe => ww_devoe,
	o => \ULA_B[14]~output_o\);

\ULA_B[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[15]~19_combout\,
	devoe => ww_devoe,
	o => \ULA_B[15]~output_o\);

\ULA_B[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[16]~21_combout\,
	devoe => ww_devoe,
	o => \ULA_B[16]~output_o\);

\ULA_B[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[17]~22_combout\,
	devoe => ww_devoe,
	o => \ULA_B[17]~output_o\);

\ULA_B[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[18]~23_combout\,
	devoe => ww_devoe,
	o => \ULA_B[18]~output_o\);

\ULA_B[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[19]~24_combout\,
	devoe => ww_devoe,
	o => \ULA_B[19]~output_o\);

\ULA_B[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[20]~25_combout\,
	devoe => ww_devoe,
	o => \ULA_B[20]~output_o\);

\ULA_B[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[21]~26_combout\,
	devoe => ww_devoe,
	o => \ULA_B[21]~output_o\);

\ULA_B[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[22]~27_combout\,
	devoe => ww_devoe,
	o => \ULA_B[22]~output_o\);

\ULA_B[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[23]~28_combout\,
	devoe => ww_devoe,
	o => \ULA_B[23]~output_o\);

\ULA_B[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[24]~29_combout\,
	devoe => ww_devoe,
	o => \ULA_B[24]~output_o\);

\ULA_B[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[25]~30_combout\,
	devoe => ww_devoe,
	o => \ULA_B[25]~output_o\);

\ULA_B[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[26]~31_combout\,
	devoe => ww_devoe,
	o => \ULA_B[26]~output_o\);

\ULA_B[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[27]~32_combout\,
	devoe => ww_devoe,
	o => \ULA_B[27]~output_o\);

\ULA_B[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[28]~33_combout\,
	devoe => ww_devoe,
	o => \ULA_B[28]~output_o\);

\ULA_B[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[29]~34_combout\,
	devoe => ww_devoe,
	o => \ULA_B[29]~output_o\);

\ULA_B[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[30]~35_combout\,
	devoe => ww_devoe,
	o => \ULA_B[30]~output_o\);

\ULA_B[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_RtIm|saida_MUX[31]~36_combout\,
	devoe => ww_devoe,
	o => \ULA_B[31]~output_o\);

\saida_ULA_Teste[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[0]~output_o\);

\saida_ULA_Teste[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_1|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[1]~output_o\);

\saida_ULA_Teste[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[2]~output_o\);

\saida_ULA_Teste[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[3]~output_o\);

\saida_ULA_Teste[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[4]~output_o\);

\saida_ULA_Teste[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[5]~output_o\);

\saida_ULA_Teste[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[6]~output_o\);

\saida_ULA_Teste[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[7]~output_o\);

\saida_ULA_Teste[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_8|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[8]~output_o\);

\saida_ULA_Teste[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_9|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[9]~output_o\);

\saida_ULA_Teste[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_10|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[10]~output_o\);

\saida_ULA_Teste[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_11|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[11]~output_o\);

\saida_ULA_Teste[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_12|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[12]~output_o\);

\saida_ULA_Teste[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_13|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[13]~output_o\);

\saida_ULA_Teste[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_14|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[14]~output_o\);

\saida_ULA_Teste[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_15|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[15]~output_o\);

\saida_ULA_Teste[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_16|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[16]~output_o\);

\saida_ULA_Teste[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_17|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[17]~output_o\);

\saida_ULA_Teste[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_18|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[18]~output_o\);

\saida_ULA_Teste[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_19|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[19]~output_o\);

\saida_ULA_Teste[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_20|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[20]~output_o\);

\saida_ULA_Teste[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_21|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[21]~output_o\);

\saida_ULA_Teste[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_22|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[22]~output_o\);

\saida_ULA_Teste[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_23|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[23]~output_o\);

\saida_ULA_Teste[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_24|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[24]~output_o\);

\saida_ULA_Teste[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_25|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[25]~output_o\);

\saida_ULA_Teste[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_26|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[26]~output_o\);

\saida_ULA_Teste[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_27|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[27]~output_o\);

\saida_ULA_Teste[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[28]~output_o\);

\saida_ULA_Teste[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[29]~output_o\);

\saida_ULA_Teste[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_30|MUX_Resultado|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[30]~output_o\);

\saida_ULA_Teste[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => \saida_ULA_Teste[31]~output_o\);

\saida_PC_Teste[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \saida_PC_Teste[0]~output_o\);

\saida_PC_Teste[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \saida_PC_Teste[1]~output_o\);

\saida_PC_Teste[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(2),
	devoe => ww_devoe,
	o => \saida_PC_Teste[2]~output_o\);

\saida_PC_Teste[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(3),
	devoe => ww_devoe,
	o => \saida_PC_Teste[3]~output_o\);

\saida_PC_Teste[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(4),
	devoe => ww_devoe,
	o => \saida_PC_Teste[4]~output_o\);

\saida_PC_Teste[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(5),
	devoe => ww_devoe,
	o => \saida_PC_Teste[5]~output_o\);

\saida_PC_Teste[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(6),
	devoe => ww_devoe,
	o => \saida_PC_Teste[6]~output_o\);

\saida_PC_Teste[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(7),
	devoe => ww_devoe,
	o => \saida_PC_Teste[7]~output_o\);

\saida_PC_Teste[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(8),
	devoe => ww_devoe,
	o => \saida_PC_Teste[8]~output_o\);

\saida_PC_Teste[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(9),
	devoe => ww_devoe,
	o => \saida_PC_Teste[9]~output_o\);

\saida_PC_Teste[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(10),
	devoe => ww_devoe,
	o => \saida_PC_Teste[10]~output_o\);

\saida_PC_Teste[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(11),
	devoe => ww_devoe,
	o => \saida_PC_Teste[11]~output_o\);

\saida_PC_Teste[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(12),
	devoe => ww_devoe,
	o => \saida_PC_Teste[12]~output_o\);

\saida_PC_Teste[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(13),
	devoe => ww_devoe,
	o => \saida_PC_Teste[13]~output_o\);

\saida_PC_Teste[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(14),
	devoe => ww_devoe,
	o => \saida_PC_Teste[14]~output_o\);

\saida_PC_Teste[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(15),
	devoe => ww_devoe,
	o => \saida_PC_Teste[15]~output_o\);

\saida_PC_Teste[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(16),
	devoe => ww_devoe,
	o => \saida_PC_Teste[16]~output_o\);

\saida_PC_Teste[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(17),
	devoe => ww_devoe,
	o => \saida_PC_Teste[17]~output_o\);

\saida_PC_Teste[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(18),
	devoe => ww_devoe,
	o => \saida_PC_Teste[18]~output_o\);

\saida_PC_Teste[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(19),
	devoe => ww_devoe,
	o => \saida_PC_Teste[19]~output_o\);

\saida_PC_Teste[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(20),
	devoe => ww_devoe,
	o => \saida_PC_Teste[20]~output_o\);

\saida_PC_Teste[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(21),
	devoe => ww_devoe,
	o => \saida_PC_Teste[21]~output_o\);

\saida_PC_Teste[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(22),
	devoe => ww_devoe,
	o => \saida_PC_Teste[22]~output_o\);

\saida_PC_Teste[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(23),
	devoe => ww_devoe,
	o => \saida_PC_Teste[23]~output_o\);

\saida_PC_Teste[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(24),
	devoe => ww_devoe,
	o => \saida_PC_Teste[24]~output_o\);

\saida_PC_Teste[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(25),
	devoe => ww_devoe,
	o => \saida_PC_Teste[25]~output_o\);

\saida_PC_Teste[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(26),
	devoe => ww_devoe,
	o => \saida_PC_Teste[26]~output_o\);

\saida_PC_Teste[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(27),
	devoe => ww_devoe,
	o => \saida_PC_Teste[27]~output_o\);

\saida_PC_Teste[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(28),
	devoe => ww_devoe,
	o => \saida_PC_Teste[28]~output_o\);

\saida_PC_Teste[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(29),
	devoe => ww_devoe,
	o => \saida_PC_Teste[29]~output_o\);

\saida_PC_Teste[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(30),
	devoe => ww_devoe,
	o => \saida_PC_Teste[30]~output_o\);

\saida_PC_Teste[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(31),
	devoe => ww_devoe,
	o => \saida_PC_Teste[31]~output_o\);

\entradaA_MUX_PC[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[0]~output_o\);

\entradaA_MUX_PC[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[1]~output_o\);

\entradaA_MUX_PC[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[2]~0_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[2]~output_o\);

\entradaA_MUX_PC[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[3]~1_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[3]~output_o\);

\entradaA_MUX_PC[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[4]~2_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[4]~output_o\);

\entradaA_MUX_PC[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[5]~3_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[5]~output_o\);

\entradaA_MUX_PC[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[6]~4_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[6]~output_o\);

\entradaA_MUX_PC[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[7]~5_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[7]~output_o\);

\entradaA_MUX_PC[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[8]~6_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[8]~output_o\);

\entradaA_MUX_PC[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[9]~7_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[9]~output_o\);

\entradaA_MUX_PC[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[10]~8_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[10]~output_o\);

\entradaA_MUX_PC[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[11]~9_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[11]~output_o\);

\entradaA_MUX_PC[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[12]~10_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[12]~output_o\);

\entradaA_MUX_PC[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[13]~11_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[13]~output_o\);

\entradaA_MUX_PC[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[14]~12_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[14]~output_o\);

\entradaA_MUX_PC[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[15]~13_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[15]~output_o\);

\entradaA_MUX_PC[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[16]~14_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[16]~output_o\);

\entradaA_MUX_PC[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[17]~15_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[17]~output_o\);

\entradaA_MUX_PC[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[18]~16_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[18]~output_o\);

\entradaA_MUX_PC[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[19]~17_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[19]~output_o\);

\entradaA_MUX_PC[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[20]~18_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[20]~output_o\);

\entradaA_MUX_PC[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[21]~19_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[21]~output_o\);

\entradaA_MUX_PC[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[22]~20_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[22]~output_o\);

\entradaA_MUX_PC[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[23]~21_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[23]~output_o\);

\entradaA_MUX_PC[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[24]~22_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[24]~output_o\);

\entradaA_MUX_PC[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[25]~23_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[25]~output_o\);

\entradaA_MUX_PC[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[26]~24_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[26]~output_o\);

\entradaA_MUX_PC[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[27]~25_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[27]~output_o\);

\entradaA_MUX_PC[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[28]~26_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[28]~output_o\);

\entradaA_MUX_PC[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[29]~27_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[29]~output_o\);

\entradaA_MUX_PC[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[30]~28_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[30]~output_o\);

\entradaA_MUX_PC[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_PC|saida_MUX[31]~29_combout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_PC[31]~output_o\);

\entradaB_MUX_PC[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[0]~output_o\);

\entradaB_MUX_PC[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[1]~output_o\);

\entradaB_MUX_PC[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~11_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[2]~output_o\);

\entradaB_MUX_PC[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~16_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[3]~output_o\);

\entradaB_MUX_PC[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~17_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[4]~output_o\);

\entradaB_MUX_PC[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~18_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[5]~output_o\);

\entradaB_MUX_PC[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~20_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[6]~output_o\);

\entradaB_MUX_PC[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~21_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[7]~output_o\);

\entradaB_MUX_PC[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[8]~output_o\);

\entradaB_MUX_PC[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[9]~output_o\);

\entradaB_MUX_PC[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[10]~output_o\);

\entradaB_MUX_PC[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[11]~output_o\);

\entradaB_MUX_PC[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[12]~output_o\);

\entradaB_MUX_PC[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[13]~output_o\);

\entradaB_MUX_PC[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[14]~output_o\);

\entradaB_MUX_PC[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~22_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[15]~output_o\);

\entradaB_MUX_PC[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~21_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[16]~output_o\);

\entradaB_MUX_PC[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~20_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[17]~output_o\);

\entradaB_MUX_PC[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~15_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[18]~output_o\);

\entradaB_MUX_PC[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~13_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[19]~output_o\);

\entradaB_MUX_PC[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~14_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[20]~output_o\);

\entradaB_MUX_PC[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~12_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[21]~output_o\);

\entradaB_MUX_PC[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[22]~output_o\);

\entradaB_MUX_PC[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~0_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[23]~output_o\);

\entradaB_MUX_PC[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~2_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[24]~output_o\);

\entradaB_MUX_PC[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~3_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[25]~output_o\);

\entradaB_MUX_PC[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~4_combout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[26]~output_o\);

\entradaB_MUX_PC[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[27]~output_o\);

\entradaB_MUX_PC[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~105_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[28]~output_o\);

\entradaB_MUX_PC[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~109_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[29]~output_o\);

\entradaB_MUX_PC[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~113_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[30]~output_o\);

\entradaB_MUX_PC[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~117_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_PC[31]~output_o\);

\entradaA_MUX_BEQ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[0]~output_o\);

\entradaA_MUX_BEQ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[1]~output_o\);

\entradaA_MUX_BEQ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~1_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[2]~output_o\);

\entradaA_MUX_BEQ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~5_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[3]~output_o\);

\entradaA_MUX_BEQ[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~9_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[4]~output_o\);

\entradaA_MUX_BEQ[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~13_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[5]~output_o\);

\entradaA_MUX_BEQ[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~17_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[6]~output_o\);

\entradaA_MUX_BEQ[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~21_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[7]~output_o\);

\entradaA_MUX_BEQ[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~25_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[8]~output_o\);

\entradaA_MUX_BEQ[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~29_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[9]~output_o\);

\entradaA_MUX_BEQ[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~33_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[10]~output_o\);

\entradaA_MUX_BEQ[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~37_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[11]~output_o\);

\entradaA_MUX_BEQ[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~41_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[12]~output_o\);

\entradaA_MUX_BEQ[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~45_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[13]~output_o\);

\entradaA_MUX_BEQ[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~49_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[14]~output_o\);

\entradaA_MUX_BEQ[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~53_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[15]~output_o\);

\entradaA_MUX_BEQ[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~57_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[16]~output_o\);

\entradaA_MUX_BEQ[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~61_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[17]~output_o\);

\entradaA_MUX_BEQ[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~65_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[18]~output_o\);

\entradaA_MUX_BEQ[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~69_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[19]~output_o\);

\entradaA_MUX_BEQ[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~73_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[20]~output_o\);

\entradaA_MUX_BEQ[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~77_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[21]~output_o\);

\entradaA_MUX_BEQ[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~81_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[22]~output_o\);

\entradaA_MUX_BEQ[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~85_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[23]~output_o\);

\entradaA_MUX_BEQ[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~89_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[24]~output_o\);

\entradaA_MUX_BEQ[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~93_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[25]~output_o\);

\entradaA_MUX_BEQ[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~97_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[26]~output_o\);

\entradaA_MUX_BEQ[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~101_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[27]~output_o\);

\entradaA_MUX_BEQ[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~105_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[28]~output_o\);

\entradaA_MUX_BEQ[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~109_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[29]~output_o\);

\entradaA_MUX_BEQ[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~113_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[30]~output_o\);

\entradaA_MUX_BEQ[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~117_sumout\,
	devoe => ww_devoe,
	o => \entradaA_MUX_BEQ[31]~output_o\);

\entradaB_MUX_BEQ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[0]~output_o\);

\entradaB_MUX_BEQ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[1]~output_o\);

\entradaB_MUX_BEQ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~1_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[2]~output_o\);

\entradaB_MUX_BEQ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~5_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[3]~output_o\);

\entradaB_MUX_BEQ[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~9_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[4]~output_o\);

\entradaB_MUX_BEQ[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~13_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[5]~output_o\);

\entradaB_MUX_BEQ[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~17_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[6]~output_o\);

\entradaB_MUX_BEQ[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~21_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[7]~output_o\);

\entradaB_MUX_BEQ[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~25_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[8]~output_o\);

\entradaB_MUX_BEQ[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~29_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[9]~output_o\);

\entradaB_MUX_BEQ[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~33_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[10]~output_o\);

\entradaB_MUX_BEQ[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~37_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[11]~output_o\);

\entradaB_MUX_BEQ[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~41_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[12]~output_o\);

\entradaB_MUX_BEQ[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~45_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[13]~output_o\);

\entradaB_MUX_BEQ[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~49_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[14]~output_o\);

\entradaB_MUX_BEQ[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~53_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[15]~output_o\);

\entradaB_MUX_BEQ[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~57_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[16]~output_o\);

\entradaB_MUX_BEQ[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~61_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[17]~output_o\);

\entradaB_MUX_BEQ[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~65_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[18]~output_o\);

\entradaB_MUX_BEQ[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~69_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[19]~output_o\);

\entradaB_MUX_BEQ[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~73_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[20]~output_o\);

\entradaB_MUX_BEQ[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~77_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[21]~output_o\);

\entradaB_MUX_BEQ[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~81_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[22]~output_o\);

\entradaB_MUX_BEQ[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~85_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[23]~output_o\);

\entradaB_MUX_BEQ[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~89_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[24]~output_o\);

\entradaB_MUX_BEQ[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~93_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[25]~output_o\);

\entradaB_MUX_BEQ[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~97_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[26]~output_o\);

\entradaB_MUX_BEQ[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~101_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[27]~output_o\);

\entradaB_MUX_BEQ[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~105_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[28]~output_o\);

\entradaB_MUX_BEQ[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~109_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[29]~output_o\);

\entradaB_MUX_BEQ[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~113_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[30]~output_o\);

\entradaB_MUX_BEQ[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorMux|Add0~117_sumout\,
	devoe => ww_devoe,
	o => \entradaB_MUX_BEQ[31]~output_o\);

\seletor_MUX_BEQ~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \AND_FLAG_ZERO~combout\,
	devoe => ww_devoe,
	o => \seletor_MUX_BEQ~output_o\);

\saida_Somador_Constant[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[0]~output_o\);

\saida_Somador_Constant[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[1]~output_o\);

\saida_Somador_Constant[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~1_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[2]~output_o\);

\saida_Somador_Constant[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~5_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[3]~output_o\);

\saida_Somador_Constant[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~9_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[4]~output_o\);

\saida_Somador_Constant[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~13_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[5]~output_o\);

\saida_Somador_Constant[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~17_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[6]~output_o\);

\saida_Somador_Constant[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~21_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[7]~output_o\);

\saida_Somador_Constant[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~25_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[8]~output_o\);

\saida_Somador_Constant[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~29_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[9]~output_o\);

\saida_Somador_Constant[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~33_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[10]~output_o\);

\saida_Somador_Constant[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~37_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[11]~output_o\);

\saida_Somador_Constant[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~41_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[12]~output_o\);

\saida_Somador_Constant[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~45_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[13]~output_o\);

\saida_Somador_Constant[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~49_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[14]~output_o\);

\saida_Somador_Constant[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~53_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[15]~output_o\);

\saida_Somador_Constant[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~57_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[16]~output_o\);

\saida_Somador_Constant[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~61_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[17]~output_o\);

\saida_Somador_Constant[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~65_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[18]~output_o\);

\saida_Somador_Constant[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~69_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[19]~output_o\);

\saida_Somador_Constant[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~73_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[20]~output_o\);

\saida_Somador_Constant[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~77_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[21]~output_o\);

\saida_Somador_Constant[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~81_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[22]~output_o\);

\saida_Somador_Constant[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~85_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[23]~output_o\);

\saida_Somador_Constant[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~89_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[24]~output_o\);

\saida_Somador_Constant[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~93_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[25]~output_o\);

\saida_Somador_Constant[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~97_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[26]~output_o\);

\saida_Somador_Constant[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~101_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[27]~output_o\);

\saida_Somador_Constant[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~105_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[28]~output_o\);

\saida_Somador_Constant[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~109_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[29]~output_o\);

\saida_Somador_Constant[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~113_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[30]~output_o\);

\saida_Somador_Constant[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somadorConstante|Add0~117_sumout\,
	devoe => ww_devoe,
	o => \saida_Somador_Constant[31]~output_o\);

\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

\ROM1|memROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~18_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(3) $ (\PC|DOUT\(4))))) ) ) ) # ( 
-- !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & ((\PC|DOUT\(4)))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(6)) # (!\PC|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101000100000000010000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~18_combout\);

\Decoder|OUTPUT[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder|OUTPUT\(4) = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & ((!\PC|DOUT\(2)) # (!\PC|DOUT\(3))))) ) ) ) # ( !\PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & !\PC|DOUT\(2))) ) ) ) # ( \PC|DOUT\(4) & ( 
-- !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & !\PC|DOUT\(2))) ) ) ) # ( !\PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(2) & \PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000100000001000000010000000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \Decoder|OUTPUT\(4));

\ROM1|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~12_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & !\PC|DOUT\(6)) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(6)) # (!\PC|DOUT\(4)))) ) ) ) # ( \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & 
-- !\PC|DOUT\(6)) ) ) ) # ( !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & ((\PC|DOUT\(4)) # (\PC|DOUT\(6)))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(6)) # (!\PC|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101000101000001010000010101010101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~12_combout\);

\ROM1|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~13_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & !\PC|DOUT\(6))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(4) $ (((!\PC|DOUT\(3) & !\PC|DOUT\(6)))))) ) ) ) # ( \PC|DOUT\(5) & ( 
-- !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(6) & ((\PC|DOUT\(4)))) # (\PC|DOUT\(6) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101000000000001000000000101010100000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~13_combout\);

\ROM1|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~14_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(2) & !\PC|DOUT\(3)))) ) ) ) # ( !\PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & !\PC|DOUT\(6)) ) ) ) # ( \PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( 
-- (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (\PC|DOUT\(2) & \PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100010001000100010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~14_combout\);

\ROM1|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~15_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & !\PC|DOUT\(6))) ) ) ) # ( \PC|DOUT\(5) & 
-- ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(3) $ (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & (\PC|DOUT\(6) & \PC|DOUT\(4))) # (\PC|DOUT\(3) & (!\PC|DOUT\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101000001000001000000010000000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~15_combout\);

\MUX_RtIm|saida_MUX[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[31]~1_combout\ = ( \ROM1|memROM~15_combout\ & ( !\Decoder|OUTPUT\(4) ) ) # ( !\ROM1|memROM~15_combout\ & ( (!\Decoder|OUTPUT\(4) & (((\ROM1|memROM~14_combout\) # (\ROM1|memROM~13_combout\)) # (\ROM1|memROM~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010101010101010101000101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~13_combout\,
	datad => \ROM1|ALT_INV_memROM~14_combout\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \MUX_RtIm|saida_MUX[31]~1_combout\);

\ROM1|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~1_combout\ = (!\PC|DOUT\(7) & !\PC|DOUT\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~1_combout\);

\ROM1|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~5_combout\ = (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) # (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000001100000000000000110000000000000011000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~5_combout\);

\ROM1|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~6_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & !\PC|DOUT\(4))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & !\PC|DOUT\(6)) ) ) ) # ( \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & 
-- (!\PC|DOUT\(6) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & ((\PC|DOUT\(4)))) # (\PC|DOUT\(3) & (!\PC|DOUT\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010101000101000001000000010100000101000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~6_combout\);

\ROM1|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~7_combout\ = (\PC|DOUT\(4) & (\PC|DOUT\(5) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000001100000000000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~7_combout\);

\ROM1|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~8_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(2) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) # (\PC|DOUT\(3) & (((\PC|DOUT\(4) & \PC|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000011100000000000001110000000000000111000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~8_combout\);

\ROM1|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~9_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(6)) # ((!\PC|DOUT\(3) & \PC|DOUT\(4))))) ) ) ) 
-- # ( \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000010100000101010001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~9_combout\);

\Decoder|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder|Equal4~0_combout\ = ( !\ROM1|memROM~8_combout\ & ( !\ROM1|memROM~9_combout\ & ( (\ROM1|memROM~1_combout\ & (!\ROM1|memROM~5_combout\ & (\ROM1|memROM~6_combout\ & !\ROM1|memROM~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~1_combout\,
	datab => \ROM1|ALT_INV_memROM~5_combout\,
	datac => \ROM1|ALT_INV_memROM~6_combout\,
	datad => \ROM1|ALT_INV_memROM~7_combout\,
	datae => \ROM1|ALT_INV_memROM~8_combout\,
	dataf => \ROM1|ALT_INV_memROM~9_combout\,
	combout => \Decoder|Equal4~0_combout\);

\MUX_RtIm|saida_MUX[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[16]~8_combout\ = (\Decoder|OUTPUT\(4) & \ROM1|memROM~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \ROM1|ALT_INV_memROM~20_combout\,
	combout => \MUX_RtIm|saida_MUX[16]~8_combout\);

\MUX_RtIm|saida_MUX[16]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[16]~20_combout\ = (!\Decoder|Equal4~0_combout\ & \MUX_RtIm|saida_MUX[16]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~8_combout\,
	combout => \MUX_RtIm|saida_MUX[16]~20_combout\);

\MUX_RtRd|saida_MUX[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtRd|saida_MUX[3]~0_combout\ = ( \PC|DOUT\(3) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(6)) # ((!\PC|DOUT\(5) & !\PC|DOUT\(4))) ) ) ) # ( !\PC|DOUT\(3) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(6)) # ((!\PC|DOUT\(5) & ((!\PC|DOUT\(2)) # (!\PC|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001000111111111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(5),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(3),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \MUX_RtRd|saida_MUX[3]~0_combout\);

\Decoder|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder|Equal3~0_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & ((!\PC|DOUT\(2)) # (!\PC|DOUT\(3))))) ) ) ) # ( !\PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & !\PC|DOUT\(6)) ) ) ) # ( \PC|DOUT\(4) & ( !\PC|DOUT\(5) 
-- & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(6)) # (!\PC|DOUT\(3)))) ) ) ) # ( !\PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & ((\PC|DOUT\(3)) # (\PC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000101010101000100010001000100010001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \Decoder|Equal3~0_combout\);

\Banco_Registradores|registrador~1405\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1405_combout\ = ( \PC|DOUT\(2) & ( !\PC|DOUT\(7) & ( (\PC|DOUT\(4) & (!\PC|DOUT\(3) & (!\PC|DOUT\(5) $ (!\PC|DOUT\(6))))) ) ) ) # ( !\PC|DOUT\(2) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (!\PC|DOUT\(3) & 
-- \PC|DOUT\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000100000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(2),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \Banco_Registradores|registrador~1405_combout\);

\Banco_Registradores|registrador~1384\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1384_combout\ = (\ROM1|memROM~15_combout\ & (\Decoder|Equal3~0_combout\ & !\Banco_Registradores|registrador~1405_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~15_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1405_combout\,
	combout => \Banco_Registradores|registrador~1384_combout\);

\Banco_Registradores|registrador~1385\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1385_combout\ = (\Banco_Registradores|registrador~1384_combout\ & ((!\Decoder|Equal3~0_combout\) # ((!\ROM1|memROM~13_combout\ & !\ROM1|memROM~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111110000000000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1384_combout\,
	combout => \Banco_Registradores|registrador~1385_combout\);

\Banco_Registradores|registrador~1386\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1386_combout\ = (!\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1385_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1385_combout\,
	combout => \Banco_Registradores|registrador~1386_combout\);

\Banco_Registradores|registrador~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~101_q\);

\Banco_Registradores|registrador~1381\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1381_combout\ = (!\Banco_Registradores|registrador~1405_combout\ & ((!\ROM1|memROM~15_combout\) # (!\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~15_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1405_combout\,
	combout => \Banco_Registradores|registrador~1381_combout\);

\Banco_Registradores|registrador~1382\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1382_combout\ = (!\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1381_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1381_combout\,
	combout => \Banco_Registradores|registrador~1382_combout\);

\Banco_Registradores|registrador~1390\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1390_combout\ = (!\ROM1|memROM~13_combout\ & (\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1382_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1382_combout\,
	combout => \Banco_Registradores|registrador~1390_combout\);

\Banco_Registradores|registrador~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~197_q\);

\Banco_Registradores|registrador~1391\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1391_combout\ = (!\ROM1|memROM~13_combout\ & (\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1384_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1384_combout\,
	combout => \Banco_Registradores|registrador~1391_combout\);

\Banco_Registradores|registrador~1392\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1392_combout\ = (!\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1391_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1391_combout\,
	combout => \Banco_Registradores|registrador~1392_combout\);

\Banco_Registradores|registrador~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~229_q\);

\Banco_Registradores|registrador~1376\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1376_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~229_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~197_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~101_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~69_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~69_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~101_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~197_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~229_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1376_combout\);

\Banco_Registradores|registrador~1395\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1395_combout\ = (\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1381_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1381_combout\,
	combout => \Banco_Registradores|registrador~1395_combout\);

\Banco_Registradores|registrador~1396\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1396_combout\ = (\Banco_Registradores|registrador~1395_combout\ & ((!\Decoder|Equal3~0_combout\) # ((!\ROM1|memROM~13_combout\ & !\ROM1|memROM~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111110000000000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1395_combout\,
	combout => \Banco_Registradores|registrador~1396_combout\);

\Banco_Registradores|registrador~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~325_q\);

\Banco_Registradores|registrador~1397\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1397_combout\ = (\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1385_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1385_combout\,
	combout => \Banco_Registradores|registrador~1397_combout\);

\Banco_Registradores|registrador~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~357_q\);

\Banco_Registradores|registrador~1401\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1401_combout\ = (!\ROM1|memROM~13_combout\ & (\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1395_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1395_combout\,
	combout => \Banco_Registradores|registrador~1401_combout\);

\Banco_Registradores|registrador~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~453_q\);

\Banco_Registradores|registrador~1402\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1402_combout\ = (\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1391_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1391_combout\,
	combout => \Banco_Registradores|registrador~1402_combout\);

\Banco_Registradores|registrador~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~485_q\);

\Banco_Registradores|registrador~1377\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1377_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~485_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~453_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~357_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~325_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~325_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~357_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~453_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~485_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1377_combout\);

\Banco_Registradores|registrador~1387\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1387_combout\ = (\ROM1|memROM~13_combout\ & (!\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1382_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1382_combout\,
	combout => \Banco_Registradores|registrador~1387_combout\);

\Banco_Registradores|registrador~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~133_q\);

\Banco_Registradores|registrador~1388\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1388_combout\ = (\ROM1|memROM~13_combout\ & (\Decoder|Equal3~0_combout\ & (!\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1384_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1384_combout\,
	combout => \Banco_Registradores|registrador~1388_combout\);

\Banco_Registradores|registrador~1389\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1389_combout\ = (\Banco_Registradores|registrador~1388_combout\ & ((!\ROM1|memROM~14_combout\) # (!\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~14_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1388_combout\,
	combout => \Banco_Registradores|registrador~1389_combout\);

\Banco_Registradores|registrador~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~165_q\);

\Banco_Registradores|registrador~1393\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1393_combout\ = (\ROM1|memROM~13_combout\ & (\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1382_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1382_combout\,
	combout => \Banco_Registradores|registrador~1393_combout\);

\Banco_Registradores|registrador~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~261_q\);

\Banco_Registradores|registrador~1394\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1394_combout\ = (\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1388_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~14_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1388_combout\,
	combout => \Banco_Registradores|registrador~1394_combout\);

\Banco_Registradores|registrador~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~293_q\);

\Banco_Registradores|registrador~1378\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1378_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~293_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~261_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~165_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~133_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~133_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~165_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~261_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~293_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1378_combout\);

\Banco_Registradores|registrador~1398\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1398_combout\ = (\ROM1|memROM~13_combout\ & (!\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1395_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1395_combout\,
	combout => \Banco_Registradores|registrador~1398_combout\);

\Banco_Registradores|registrador~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~389_q\);

\Banco_Registradores|registrador~1399\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1399_combout\ = (\ROM1|memROM~13_combout\ & (\Decoder|Equal3~0_combout\ & (\MUX_RtRd|saida_MUX[3]~0_combout\ & \Banco_Registradores|registrador~1384_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \MUX_RtRd|ALT_INV_saida_MUX[3]~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1384_combout\,
	combout => \Banco_Registradores|registrador~1399_combout\);

\Banco_Registradores|registrador~1400\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1400_combout\ = (\Banco_Registradores|registrador~1399_combout\ & ((!\ROM1|memROM~14_combout\) # (!\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~14_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1399_combout\,
	combout => \Banco_Registradores|registrador~1400_combout\);

\Banco_Registradores|registrador~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~421_q\);

\Banco_Registradores|registrador~1403\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1403_combout\ = (\ROM1|memROM~13_combout\ & (\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1395_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1395_combout\,
	combout => \Banco_Registradores|registrador~1403_combout\);

\Banco_Registradores|registrador~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~517_q\);

\Banco_Registradores|registrador~1404\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1404_combout\ = (\ROM1|memROM~14_combout\ & (\Decoder|Equal3~0_combout\ & \Banco_Registradores|registrador~1399_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~14_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1399_combout\,
	combout => \Banco_Registradores|registrador~1404_combout\);

\Banco_Registradores|registrador~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~549_q\);

\Banco_Registradores|registrador~1379\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1379_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~549_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~517_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~421_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~389_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~389_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~421_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~517_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~549_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1379_combout\);

\Banco_Registradores|registrador~1380\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1380_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1379_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1378_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1377_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1376_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1376_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1377_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1378_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1379_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1380_combout\);

\MUX_RtIm|saida_MUX[31]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[31]~36_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1380_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1380_combout\,
	combout => \MUX_RtIm|saida_MUX[31]~36_combout\);

\AND_FLAG_ZERO~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~0_combout\ = ( \PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(6) & (!\PC|DOUT\(2) & !\PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \AND_FLAG_ZERO~0_combout\);

\Decoder_FUNCT|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder_FUNCT|Equal1~1_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (\PC|DOUT\(2) & !\PC|DOUT\(6)))) ) ) ) # ( !\PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(2) & \PC|DOUT\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \Decoder_FUNCT|Equal1~1_combout\);

\MUX_ULA_CTRL|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_CTRL|saida_MUX[1]~1_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(3))))) ) ) ) # ( !\PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(2) & ((!\PC|DOUT\(3)))) # 
-- (\PC|DOUT\(2) & (\PC|DOUT\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000010000000000000000000000000000000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \MUX_ULA_CTRL|saida_MUX[1]~1_combout\);

\MUX_ULA_CTRL|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ = (!\MUX_ULA_CTRL|saida_MUX[1]~1_combout\ & (((!\Decoder|Equal3~0_combout\ & \Decoder_FUNCT|Equal1~1_combout\)) # (\AND_FLAG_ZERO~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100000000001110110000000000111011000000000011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal3~0_combout\,
	datab => \ALT_INV_AND_FLAG_ZERO~0_combout\,
	datac => \Decoder_FUNCT|ALT_INV_Equal1~1_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~1_combout\,
	combout => \MUX_ULA_CTRL|saida_MUX[2]~2_combout\);

\ULA1|ULA_31|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[31]~36_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~36_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\);

\MUX_ULA_CTRL|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_CTRL|saida_MUX[0]~0_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \MUX_ULA_CTRL|saida_MUX[0]~0_combout\);

\Decoder_FUNCT|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder_FUNCT|Equal3~0_combout\ = ( !\PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(2) & (!\PC|DOUT\(3))) # (\PC|DOUT\(2) & ((\PC|DOUT\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(2),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \Decoder_FUNCT|Equal3~0_combout\);

\Decoder_FUNCT|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder_FUNCT|Equal1~0_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(2) & (\PC|DOUT\(3) & !\PC|DOUT\(6)))) ) ) ) # ( !\PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & (\PC|DOUT\(3) & \PC|DOUT\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(2),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \Decoder_FUNCT|Equal1~0_combout\);

\MUX_ULA_CTRL|saida_MUX[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_CTRL|saida_MUX[1]~5_combout\ = ( \Decoder_FUNCT|Equal3~0_combout\ & ( \Decoder_FUNCT|Equal1~0_combout\ & ( (!\Decoder|Equal3~0_combout\ & (((!\ROM1|memROM~11_combout\ & !\ROM1|memROM~17_combout\)))) # (\Decoder|Equal3~0_combout\ & 
-- (\MUX_ULA_CTRL|saida_MUX[0]~0_combout\)) ) ) ) # ( !\Decoder_FUNCT|Equal3~0_combout\ & ( \Decoder_FUNCT|Equal1~0_combout\ & ( (!\Decoder|Equal3~0_combout\ & (((!\ROM1|memROM~11_combout\ & !\ROM1|memROM~17_combout\)))) # (\Decoder|Equal3~0_combout\ & 
-- (\MUX_ULA_CTRL|saida_MUX[0]~0_combout\)) ) ) ) # ( \Decoder_FUNCT|Equal3~0_combout\ & ( !\Decoder_FUNCT|Equal1~0_combout\ & ( (!\Decoder|Equal3~0_combout\ & (((!\ROM1|memROM~11_combout\ & !\ROM1|memROM~17_combout\)))) # (\Decoder|Equal3~0_combout\ & 
-- (\MUX_ULA_CTRL|saida_MUX[0]~0_combout\)) ) ) ) # ( !\Decoder_FUNCT|Equal3~0_combout\ & ( !\Decoder_FUNCT|Equal1~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[0]~0_combout\ & \Decoder|Equal3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110000000101010111000000010101011100000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \ROM1|ALT_INV_memROM~11_combout\,
	datac => \ROM1|ALT_INV_memROM~17_combout\,
	datad => \Decoder|ALT_INV_Equal3~0_combout\,
	datae => \Decoder_FUNCT|ALT_INV_Equal3~0_combout\,
	dataf => \Decoder_FUNCT|ALT_INV_Equal1~0_combout\,
	combout => \MUX_ULA_CTRL|saida_MUX[1]~5_combout\);

\MUX_ULA_CTRL|saida_MUX[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ = (!\AND_FLAG_ZERO~0_combout\ & !\MUX_ULA_CTRL|saida_MUX[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AND_FLAG_ZERO~0_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~5_combout\,
	combout => \MUX_ULA_CTRL|saida_MUX[1]~6_combout\);

\MUX_ULA_CTRL|saida_MUX[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_CTRL|saida_MUX[0]~3_combout\ = ( \Decoder_FUNCT|Equal3~0_combout\ & ( \Decoder_FUNCT|Equal1~0_combout\ & ( (!\Decoder|Equal3~0_combout\ & ((!\ROM1|memROM~11_combout\ & (!\ROM1|memROM~17_combout\ & \ROM1|memROM~18_combout\)) # 
-- (\ROM1|memROM~11_combout\ & (\ROM1|memROM~17_combout\)))) ) ) ) # ( !\Decoder_FUNCT|Equal3~0_combout\ & ( \Decoder_FUNCT|Equal1~0_combout\ & ( (!\ROM1|memROM~11_combout\ & (!\ROM1|memROM~17_combout\ & (\ROM1|memROM~18_combout\ & 
-- !\Decoder|Equal3~0_combout\))) ) ) ) # ( \Decoder_FUNCT|Equal3~0_combout\ & ( !\Decoder_FUNCT|Equal1~0_combout\ & ( (\ROM1|memROM~11_combout\ & (\ROM1|memROM~17_combout\ & !\Decoder|Equal3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010000000000001000000000000001100100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~11_combout\,
	datab => \ROM1|ALT_INV_memROM~17_combout\,
	datac => \ROM1|ALT_INV_memROM~18_combout\,
	datad => \Decoder|ALT_INV_Equal3~0_combout\,
	datae => \Decoder_FUNCT|ALT_INV_Equal3~0_combout\,
	dataf => \Decoder_FUNCT|ALT_INV_Equal1~0_combout\,
	combout => \MUX_ULA_CTRL|saida_MUX[0]~3_combout\);

\ULA1|ULA_8|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ = (!\MUX_ULA_CTRL|saida_MUX[0]~3_combout\ & ((!\Decoder|Equal4~0_combout\) # (!\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~3_combout\,
	combout => \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[0]~0_combout\ = (!\Decoder|Equal4~0_combout\ & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[0]~0_combout\);

\MUX_ULA_Banco|saida_MUX[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[31]~32_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[31]~31_combout\ $ 
-- (!\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\ $ (!\ULA1|ULA_30|somadorMux|carryOut~combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[31]~31_combout\ & (\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[31]~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111100100010110000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA_31|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datad => \ULA1|ULA_30|somadorMux|ALT_INV_carryOut~combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[31]~32_combout\);

\Banco_Registradores|registrador~1383\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1383_combout\ = (\Banco_Registradores|registrador~1382_combout\ & ((!\Decoder|Equal3~0_combout\) # ((!\ROM1|memROM~13_combout\ & !\ROM1|memROM~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111110000000000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \ROM1|ALT_INV_memROM~14_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1382_combout\,
	combout => \Banco_Registradores|registrador~1383_combout\);

\Banco_Registradores|registrador~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[31]~32_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~69_q\);

\ROM1|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~3_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(2) & !\PC|DOUT\(3)))) ) ) ) # ( !\PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & !\PC|DOUT\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~3_combout\);

\ROM1|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~4_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(6) & !\PC|DOUT\(4))) ) ) ) # ( \PC|DOUT\(5) & ( 
-- !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & ((\PC|DOUT\(4)) # (\PC|DOUT\(6)))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(6)) # 
-- (!\PC|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101000101000001000000000001010000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~4_combout\);

\Banco_Registradores|registrador~1217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1217_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~453_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~325_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~197_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~69_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~69_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~197_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~325_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~453_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1217_combout\);

\Banco_Registradores|registrador~1218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1218_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~485_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~357_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~229_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~101_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~101_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~229_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~357_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~485_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1218_combout\);

\Banco_Registradores|registrador~1219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1219_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~517_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~389_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~261_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~133_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~133_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~261_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~389_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~517_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1219_combout\);

\Banco_Registradores|registrador~1220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1220_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~549_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~421_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~293_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~165_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~165_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~293_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~421_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~549_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1220_combout\);

\ROM1|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~0_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (\PC|DOUT\(6) & !\PC|DOUT\(4)))) ) ) ) # ( 
-- \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & (!\PC|DOUT\(3) $ (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(6) & (\PC|DOUT\(3))) # (\PC|DOUT\(6) & ((!\PC|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000100000001000001000000000001000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~0_combout\);

\ROM1|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~2_combout\ = ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(4) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~2_combout\);

\Banco_Registradores|registrador~1221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1221_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1220_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1219_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1218_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1217_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1217_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1218_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1219_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1220_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1221_combout\);

\Banco_Registradores|saidaA[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[31]~31_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1221_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1221_combout\,
	combout => \Banco_Registradores|saidaA[31]~31_combout\);

\ULA1|ULA_31|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[31]~31_combout\ $ (!\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\ $ 
-- (!\ULA1|ULA_30|somadorMux|carryOut~combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[31]~31_combout\ & (\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[31]~31_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111100100010110000100000111000001111001000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA_31|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datad => \ULA1|ULA_30|somadorMux|ALT_INV_carryOut~combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_CTRL|saida_MUX[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_CTRL|saida_MUX[0]~4_combout\ = (!\MUX_ULA_CTRL|saida_MUX[0]~3_combout\ & ((!\Decoder|Equal4~0_combout\) # ((!\Decoder|Equal3~0_combout\) # (\MUX_ULA_CTRL|saida_MUX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~3_combout\,
	combout => \MUX_ULA_CTRL|saida_MUX[0]~4_combout\);

\ULA1|ULA_0|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_0|MUX_Resultado|saida_MUX~0_combout\ = (!\MUX_ULA_CTRL|saida_MUX[0]~4_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000000000011100000000000001110000000000000111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA_31|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~4_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	combout => \ULA1|ULA_0|MUX_Resultado|saida_MUX~0_combout\);

\MUX_RtIm|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[0]~0_combout\ = (\Decoder|OUTPUT\(4) & \ROM1|memROM~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \ROM1|ALT_INV_memROM~11_combout\,
	combout => \MUX_RtIm|saida_MUX[0]~0_combout\);

\Banco_Registradores|registrador~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~294_q\);

\Banco_Registradores|registrador~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~102_q\);

\Banco_Registradores|registrador~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~358_q\);

\Banco_Registradores|registrador~1222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1222_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~358_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~102_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~294_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~38_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~38_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~294_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~102_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~358_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1222_combout\);

\Banco_Registradores|registrador~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~166_q\);

\Banco_Registradores|registrador~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~422_q\);

\Banco_Registradores|registrador~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~230_q\);

\Banco_Registradores|registrador~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~486_q\);

\Banco_Registradores|registrador~1223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1223_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~486_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~230_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~422_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~166_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~166_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~422_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~230_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~486_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1223_combout\);

\Banco_Registradores|registrador~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~70_q\);

\Banco_Registradores|registrador~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~326_q\);

\Banco_Registradores|registrador~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~134_q\);

\Banco_Registradores|registrador~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~390_q\);

\Banco_Registradores|registrador~1224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1224_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~390_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~134_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~326_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~70_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~70_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~326_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~134_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~390_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1224_combout\);

\Banco_Registradores|registrador~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~198_q\);

\Banco_Registradores|registrador~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~454_q\);

\Banco_Registradores|registrador~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~262_q\);

\Banco_Registradores|registrador~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~518_q\);

\Banco_Registradores|registrador~1225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1225_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~518_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~262_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~454_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~198_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~198_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~454_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~262_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~518_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1225_combout\);

\Banco_Registradores|registrador~1226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1226_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1225_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1224_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1223_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1222_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1222_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1223_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1224_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1225_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1226_combout\);

\MUX_RtIm|saida_MUX[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[0]~2_combout\ = ((\Banco_Registradores|registrador~1226_combout\ & \MUX_RtIm|saida_MUX[31]~1_combout\)) # (\MUX_RtIm|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1226_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	combout => \MUX_RtIm|saida_MUX[0]~2_combout\);

\ULA1|ULA_0|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_0|MUX_Resultado|saida_MUX~1_combout\ = ( \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ( (!\Banco_Registradores|saidaA[0]~0_combout\ & (!\MUX_ULA_CTRL|saida_MUX[0]~4_combout\ & (!\MUX_RtIm|saida_MUX[0]~2_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[0]~0_combout\ & ((!\MUX_ULA_CTRL|saida_MUX[0]~4_combout\) # (!\MUX_RtIm|saida_MUX[0]~2_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) # ( 
-- !\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[0]~4_combout\ & (!\Banco_Registradores|saidaA[0]~0_combout\ $ (!\MUX_RtIm|saida_MUX[0]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110011111010001010000000000011001100111110100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[0]~0_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[0]~2_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~4_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	combout => \ULA1|ULA_0|MUX_Resultado|saida_MUX~1_combout\);

\ULA1|ULA_0|MUX_Resultado|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_0|MUX_Resultado|saida_MUX~2_combout\ = ( !\ULA1|ULA_0|MUX_Resultado|saida_MUX~1_combout\ & ( (!\Banco_Registradores|saidaA[31]~31_combout\) # ((!\ULA1|ULA_31|MUX_entradaB|saida_MUX~0_combout\) # ((\MUX_ULA_CTRL|saida_MUX[1]~6_combout\) # 
-- (\MUX_ULA_CTRL|saida_MUX[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111111000000000000000011101111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA_31|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~4_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \ULA1|ULA_0|MUX_Resultado|saida_MUX~2_combout\);

\ULA1|ULA_0|MUX_Resultado|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ = (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~2_combout\) # ((\ULA1|ULA_30|somadorMux|carryOut~combout\ & \ULA1|ULA_0|MUX_Resultado|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111000111110001111100011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_30|somadorMux|ALT_INV_carryOut~combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\);

\somadorConstante|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~1_sumout\ = SUM(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \somadorConstante|Add0~2\ = CARRY(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \somadorConstante|Add0~1_sumout\,
	cout => \somadorConstante|Add0~2\);

\somadorConstante|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~5_sumout\ = SUM(( \PC|DOUT\(3) ) + ( GND ) + ( \somadorConstante|Add0~2\ ))
-- \somadorConstante|Add0~6\ = CARRY(( \PC|DOUT\(3) ) + ( GND ) + ( \somadorConstante|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(3),
	cin => \somadorConstante|Add0~2\,
	sumout => \somadorConstante|Add0~5_sumout\,
	cout => \somadorConstante|Add0~6\);

\somadorConstante|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~9_sumout\ = SUM(( \PC|DOUT\(4) ) + ( GND ) + ( \somadorConstante|Add0~6\ ))
-- \somadorConstante|Add0~10\ = CARRY(( \PC|DOUT\(4) ) + ( GND ) + ( \somadorConstante|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(4),
	cin => \somadorConstante|Add0~6\,
	sumout => \somadorConstante|Add0~9_sumout\,
	cout => \somadorConstante|Add0~10\);

\somadorConstante|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~13_sumout\ = SUM(( \PC|DOUT\(5) ) + ( GND ) + ( \somadorConstante|Add0~10\ ))
-- \somadorConstante|Add0~14\ = CARRY(( \PC|DOUT\(5) ) + ( GND ) + ( \somadorConstante|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(5),
	cin => \somadorConstante|Add0~10\,
	sumout => \somadorConstante|Add0~13_sumout\,
	cout => \somadorConstante|Add0~14\);

\Banco_Registradores|registrador~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~71_q\);

\Banco_Registradores|registrador~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~167_q\);

\Banco_Registradores|registrador~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~199_q\);

\Banco_Registradores|registrador~1227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1227_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~199_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~167_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~71_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~39_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~39_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~71_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~167_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~199_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1227_combout\);

\Banco_Registradores|registrador~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~295_q\);

\Banco_Registradores|registrador~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~327_q\);

\Banco_Registradores|registrador~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~423_q\);

\Banco_Registradores|registrador~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~455_q\);

\Banco_Registradores|registrador~1228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1228_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~455_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~423_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~327_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~295_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~295_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~327_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~423_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~455_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1228_combout\);

\Banco_Registradores|registrador~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~103_q\);

\Banco_Registradores|registrador~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~135_q\);

\Banco_Registradores|registrador~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~231_q\);

\Banco_Registradores|registrador~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~263_q\);

\Banco_Registradores|registrador~1229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1229_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~263_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~231_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~135_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~103_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~103_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~135_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~231_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~263_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1229_combout\);

\Banco_Registradores|registrador~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~359_q\);

\Banco_Registradores|registrador~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~391_q\);

\Banco_Registradores|registrador~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~487_q\);

\Banco_Registradores|registrador~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~519_q\);

\Banco_Registradores|registrador~1230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1230_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~519_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~487_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~391_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~359_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~359_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~391_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~487_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~519_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1230_combout\);

\Banco_Registradores|registrador~1231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1231_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1230_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1229_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1228_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1227_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1227_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1228_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1229_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1230_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1231_combout\);

\ULA1|ULA_1|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Decoder|OUTPUT\(4) & ((!\MUX_RtIm|saida_MUX[31]~1_combout\) # ((!\Banco_Registradores|registrador~1231_combout\)))) # (\Decoder|OUTPUT\(4) & 
-- (!\ROM1|memROM~16_combout\ & ((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1231_combout\)))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Decoder|OUTPUT\(4) & (\MUX_RtIm|saida_MUX[31]~1_combout\ & 
-- ((\Banco_Registradores|registrador~1231_combout\)))) # (\Decoder|OUTPUT\(4) & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1231_combout\)) # (\ROM1|memROM~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111110101100100000000101001101111111101011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datac => \ROM1|ALT_INV_memROM~16_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1231_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_0|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_0|somadorMux|carryOut~0_combout\ = ( \MUX_RtIm|saida_MUX[31]~1_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|registrador~1066_combout\ & (((!\MUX_RtIm|saida_MUX[0]~0_combout\ & 
-- !\Banco_Registradores|registrador~1226_combout\)))) # (\Banco_Registradores|registrador~1066_combout\ & (((!\MUX_RtIm|saida_MUX[0]~0_combout\ & !\Banco_Registradores|registrador~1226_combout\)) # (\Banco_Registradores|Equal1~0_combout\))) ) ) ) # ( 
-- !\MUX_RtIm|saida_MUX[31]~1_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\MUX_RtIm|saida_MUX[0]~0_combout\) # ((\Banco_Registradores|registrador~1066_combout\ & \Banco_Registradores|Equal1~0_combout\)) ) ) ) # ( 
-- \MUX_RtIm|saida_MUX[31]~1_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|registrador~1066_combout\ & (\Banco_Registradores|Equal1~0_combout\ & ((\Banco_Registradores|registrador~1226_combout\) # 
-- (\MUX_RtIm|saida_MUX[0]~0_combout\)))) ) ) ) # ( !\MUX_RtIm|saida_MUX[31]~1_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|registrador~1066_combout\ & (\Banco_Registradores|Equal1~0_combout\ & 
-- \MUX_RtIm|saida_MUX[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001000111110001111100011111000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1066_combout\,
	datab => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1226_combout\,
	datae => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_0|somadorMux|carryOut~0_combout\);

\ULA1|ULA_1|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_1|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[1]~1_combout\ $ (!\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\ $ 
-- (\ULA1|ULA_0|somadorMux|carryOut~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[1]~1_combout\ & (\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011010010011000010100010011000100110100100110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[1]~1_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_1|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_0|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_1|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[1]~2_combout\ = (\ULA1|ULA_1|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[1]~2_combout\);

\Banco_Registradores|registrador~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[1]~2_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~39_q\);

\Banco_Registradores|registrador~1067\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1067_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~423_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~295_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~167_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~39_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~39_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~167_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~295_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~423_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1067_combout\);

\Banco_Registradores|registrador~1068\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1068_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~455_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~327_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~199_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~71_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~71_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~199_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~327_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~455_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1068_combout\);

\Banco_Registradores|registrador~1069\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1069_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~487_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~359_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~231_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~103_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~103_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~231_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~359_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~487_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1069_combout\);

\Banco_Registradores|registrador~1070\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1070_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~519_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~391_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~263_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~135_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~135_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~263_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~391_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~519_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1070_combout\);

\Banco_Registradores|registrador~1071\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1071_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1070_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1069_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1068_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1067_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1067_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1068_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1069_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1070_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1071_combout\);

\Banco_Registradores|saidaA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[1]~1_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1071_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1071_combout\,
	combout => \Banco_Registradores|saidaA[1]~1_combout\);

\ULA1|ULA_1|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ = ( \MUX_ULA_CTRL|saida_MUX[1]~5_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[0]~3_combout\ & ((!\Decoder|Equal4~0_combout\) # (!\Decoder|Equal3~0_combout\))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[1]~5_combout\ & ( 
-- (\AND_FLAG_ZERO~0_combout\ & (!\MUX_ULA_CTRL|saida_MUX[0]~3_combout\ & ((!\Decoder|Equal4~0_combout\) # (!\Decoder|Equal3~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000111011100000000000001110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \Decoder|ALT_INV_Equal3~0_combout\,
	datac => \ALT_INV_AND_FLAG_ZERO~0_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[0]~3_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~5_combout\,
	combout => \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\);

\MUX_RtIm|saida_MUX[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[2]~4_combout\ = (\Decoder|OUTPUT\(4) & \ROM1|memROM~17_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \ROM1|ALT_INV_memROM~17_combout\,
	combout => \MUX_RtIm|saida_MUX[2]~4_combout\);

\Banco_Registradores|registrador~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~296_q\);

\Banco_Registradores|registrador~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~104_q\);

\Banco_Registradores|registrador~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~360_q\);

\Banco_Registradores|registrador~1232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1232_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~360_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~104_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~296_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~40_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~40_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~296_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~104_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~360_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1232_combout\);

\Banco_Registradores|registrador~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~168_q\);

\Banco_Registradores|registrador~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~424_q\);

\Banco_Registradores|registrador~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~232_q\);

\Banco_Registradores|registrador~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~488_q\);

\Banco_Registradores|registrador~1233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1233_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~488_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~232_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~424_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~168_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~168_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~424_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~232_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~488_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1233_combout\);

\Banco_Registradores|registrador~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~72_q\);

\Banco_Registradores|registrador~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~328_q\);

\Banco_Registradores|registrador~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~136_q\);

\Banco_Registradores|registrador~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~392_q\);

\Banco_Registradores|registrador~1234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1234_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~392_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~136_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~328_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~72_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~72_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~328_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~136_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~392_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1234_combout\);

\Banco_Registradores|registrador~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~200_q\);

\Banco_Registradores|registrador~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~456_q\);

\Banco_Registradores|registrador~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~264_q\);

\Banco_Registradores|registrador~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~520_q\);

\Banco_Registradores|registrador~1235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1235_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~520_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~264_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~456_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~200_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~200_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~456_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~264_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~520_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1235_combout\);

\Banco_Registradores|registrador~1236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1236_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1235_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1234_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1233_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1232_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1232_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1233_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1234_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1235_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1236_combout\);

\MUX_RtIm|saida_MUX[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[2]~5_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1236_combout\)) # (\MUX_RtIm|saida_MUX[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[2]~4_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1236_combout\,
	combout => \MUX_RtIm|saida_MUX[2]~5_combout\);

\ULA1|ULA_2|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_2|MUX_Resultado|saida_MUX~0_combout\ = ( \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1076_combout\ & 
-- (!\MUX_RtIm|saida_MUX[2]~5_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) ) # ( \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & 
-- ((!\MUX_RtIm|saida_MUX[2]~5_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & ((!\MUX_RtIm|saida_MUX[2]~5_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|registrador~1076_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111111111000100000000000000000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1076_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[2]~5_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_2|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_2|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( !\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~0_combout\ 
-- ) ) # ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_2|somadorMux|carryOut~0_combout\ $ (((!\Banco_Registradores|saidaA[1]~1_combout\ & ((!\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\) 
-- # (!\ULA1|ULA_0|somadorMux|carryOut~0_combout\))) # (\Banco_Registradores|saidaA[1]~1_combout\ & (!\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_0|somadorMux|carryOut~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101111110100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[1]~1_combout\,
	datab => \ULA1|ULA_1|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_0|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[2]~3_combout\ = (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[2]~3_combout\);

\Banco_Registradores|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[2]~3_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~40_q\);

\Banco_Registradores|registrador~1072\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1072_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~136_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~104_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~72_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~40_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~40_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~72_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~104_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~136_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1072_combout\);

\Banco_Registradores|registrador~1073\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1073_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~264_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~232_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~200_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~168_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~168_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~200_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~232_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~264_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1073_combout\);

\Banco_Registradores|registrador~1074\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1074_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~392_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~360_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~328_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~296_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~296_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~328_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~360_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~392_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1074_combout\);

\Banco_Registradores|registrador~1075\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1075_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~520_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~488_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~456_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~424_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~424_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~456_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~488_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~520_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1075_combout\);

\Banco_Registradores|registrador~1076\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1076_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1075_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1074_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1073_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1072_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1072_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1073_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1074_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1075_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1076_combout\);

\ULA1|ULA_2|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_2|somadorMux|carryOut~0_combout\ = ( \Banco_Registradores|registrador~1236_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\ & 
-- !\MUX_RtIm|saida_MUX[2]~4_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1076_combout\ $ (((\MUX_RtIm|saida_MUX[2]~4_combout\) # (\MUX_RtIm|saida_MUX[31]~1_combout\))))) ) ) ) # ( 
-- !\Banco_Registradores|registrador~1236_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( !\MUX_RtIm|saida_MUX[2]~4_combout\ $ (((\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1076_combout\))) ) ) ) # ( 
-- \Banco_Registradores|registrador~1236_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[2]~4_combout\) # (\MUX_RtIm|saida_MUX[31]~1_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1076_combout\ $ (((!\MUX_RtIm|saida_MUX[31]~1_combout\ & !\MUX_RtIm|saida_MUX[2]~4_combout\))))) ) ) ) # ( !\Banco_Registradores|registrador~1236_combout\ & ( 
-- !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( !\MUX_RtIm|saida_MUX[2]~4_combout\ $ (((!\Banco_Registradores|Equal1~0_combout\) # (!\Banco_Registradores|registrador~1076_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111101110000111101110111011101110000100011110000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1076_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \MUX_RtIm|ALT_INV_saida_MUX[2]~4_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1236_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_2|somadorMux|carryOut~0_combout\);

\ULA1|ULA_2|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_2|somadorMux|carryOut~1_combout\ = ( \Banco_Registradores|registrador~1236_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1076_combout\ & 
-- (!\MUX_RtIm|saida_MUX[31]~1_combout\ & !\MUX_RtIm|saida_MUX[2]~4_combout\))) ) ) ) # ( !\Banco_Registradores|registrador~1236_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & 
-- (\Banco_Registradores|registrador~1076_combout\ & !\MUX_RtIm|saida_MUX[2]~4_combout\)) ) ) ) # ( \Banco_Registradores|registrador~1236_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & 
-- (\Banco_Registradores|registrador~1076_combout\ & ((\MUX_RtIm|saida_MUX[2]~4_combout\) # (\MUX_RtIm|saida_MUX[31]~1_combout\)))) ) ) ) # ( !\Banco_Registradores|registrador~1236_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1076_combout\ & \MUX_RtIm|saida_MUX[2]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000010001000100010001000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1076_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \MUX_RtIm|ALT_INV_saida_MUX[2]~4_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1236_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_2|somadorMux|carryOut~1_combout\);

\Banco_Registradores|saidaA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[3]~3_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1081_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1081_combout\,
	combout => \Banco_Registradores|saidaA[3]~3_combout\);

\MUX_RtIm|saida_MUX[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[3]~6_combout\ = (\Decoder|OUTPUT\(4) & \ROM1|memROM~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \ROM1|ALT_INV_memROM~18_combout\,
	combout => \MUX_RtIm|saida_MUX[3]~6_combout\);

\Banco_Registradores|registrador~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~73_q\);

\Banco_Registradores|registrador~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~169_q\);

\Banco_Registradores|registrador~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~201_q\);

\Banco_Registradores|registrador~1237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1237_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~201_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~169_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~73_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~41_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~41_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~73_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~169_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~201_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1237_combout\);

\Banco_Registradores|registrador~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~297_q\);

\Banco_Registradores|registrador~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~329_q\);

\Banco_Registradores|registrador~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~425_q\);

\Banco_Registradores|registrador~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~457_q\);

\Banco_Registradores|registrador~1238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1238_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~457_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~425_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~329_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~297_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~297_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~329_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~425_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~457_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1238_combout\);

\Banco_Registradores|registrador~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~105_q\);

\Banco_Registradores|registrador~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~137_q\);

\Banco_Registradores|registrador~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~233_q\);

\Banco_Registradores|registrador~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~265_q\);

\Banco_Registradores|registrador~1239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1239_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~265_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~233_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~137_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~105_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~105_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~137_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~233_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~265_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1239_combout\);

\Banco_Registradores|registrador~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~361_q\);

\Banco_Registradores|registrador~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~393_q\);

\Banco_Registradores|registrador~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~489_q\);

\Banco_Registradores|registrador~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~521_q\);

\Banco_Registradores|registrador~1240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1240_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~521_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~489_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~393_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~361_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~361_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~393_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~489_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~521_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1240_combout\);

\Banco_Registradores|registrador~1241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1241_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1240_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1239_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1238_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1237_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1237_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1238_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1239_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1240_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1241_combout\);

\MUX_RtIm|saida_MUX[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[3]~7_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1241_combout\)) # (\MUX_RtIm|saida_MUX[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[3]~6_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1241_combout\,
	combout => \MUX_RtIm|saida_MUX[3]~7_combout\);

\ULA1|ULA_2|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_2|somadorMux|carryOut~combout\ = ( !\ULA1|ULA_2|somadorMux|carryOut~1_combout\ & ( (!\ULA1|ULA_2|somadorMux|carryOut~0_combout\) # ((!\Banco_Registradores|saidaA[1]~1_combout\ & ((!\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\) # 
-- (!\ULA1|ULA_0|somadorMux|carryOut~0_combout\))) # (\Banco_Registradores|saidaA[1]~1_combout\ & (!\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_0|somadorMux|carryOut~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101000000000000000000011111111111010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[1]~1_combout\,
	datab => \ULA1|ULA_1|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_0|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~1_combout\,
	combout => \ULA1|ULA_2|somadorMux|carryOut~combout\);

\ULA1|ULA_3|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_2|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[3]~3_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\MUX_RtIm|saida_MUX[3]~7_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[3]~3_combout\ & (!\MUX_RtIm|saida_MUX[3]~7_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\)))) ) 
-- ) ) # ( !\ULA1|ULA_2|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[3]~3_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\MUX_RtIm|saida_MUX[3]~7_combout\ $ 
-- (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[3]~3_combout\ & (!\MUX_RtIm|saida_MUX[3]~7_combout\ $ ((!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) ) # ( \ULA1|ULA_2|somadorMux|carryOut~combout\ & ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[3]~7_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # (\Banco_Registradores|saidaA[3]~3_combout\))) ) ) ) # ( 
-- !\ULA1|ULA_2|somadorMux|carryOut~combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[3]~7_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110110010110000101000110100100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[3]~3_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[3]~7_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[3]~4_combout\ = (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[3]~4_combout\);

\Banco_Registradores|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[3]~4_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~41_q\);

\Banco_Registradores|registrador~1077\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1077_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~425_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~297_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~169_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~41_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~41_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~169_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~297_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~425_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1077_combout\);

\Banco_Registradores|registrador~1078\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1078_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~457_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~329_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~201_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~73_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~73_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~201_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~329_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~457_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1078_combout\);

\Banco_Registradores|registrador~1079\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1079_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~489_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~361_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~233_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~105_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~105_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~233_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~361_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~489_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1079_combout\);

\Banco_Registradores|registrador~1080\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1080_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~521_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~393_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~265_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~137_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~137_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~265_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~393_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~521_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1080_combout\);

\Banco_Registradores|registrador~1081\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1081_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1080_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1079_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1078_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1077_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1077_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1078_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1079_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1080_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1081_combout\);

\ULA1|ULA_3|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_3|somadorMux|carryOut~0_combout\ = ( \Banco_Registradores|registrador~1241_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\ & 
-- !\MUX_RtIm|saida_MUX[3]~6_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1081_combout\ $ (((\MUX_RtIm|saida_MUX[3]~6_combout\) # (\MUX_RtIm|saida_MUX[31]~1_combout\))))) ) ) ) # ( 
-- !\Banco_Registradores|registrador~1241_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( !\MUX_RtIm|saida_MUX[3]~6_combout\ $ (((\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1081_combout\))) ) ) ) # ( 
-- \Banco_Registradores|registrador~1241_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[3]~6_combout\) # (\MUX_RtIm|saida_MUX[31]~1_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1081_combout\ $ (((!\MUX_RtIm|saida_MUX[31]~1_combout\ & !\MUX_RtIm|saida_MUX[3]~6_combout\))))) ) ) ) # ( !\Banco_Registradores|registrador~1241_combout\ & ( 
-- !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( !\MUX_RtIm|saida_MUX[3]~6_combout\ $ (((!\Banco_Registradores|Equal1~0_combout\) # (!\Banco_Registradores|registrador~1081_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111101110000111101110111011101110000100011110000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1081_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \MUX_RtIm|ALT_INV_saida_MUX[3]~6_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1241_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_3|somadorMux|carryOut~0_combout\);

\ULA1|ULA_3|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_3|somadorMux|carryOut~1_combout\ = ( \ULA1|ULA_2|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_3|somadorMux|carryOut~0_combout\ ) ) # ( !\ULA1|ULA_2|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_3|somadorMux|carryOut~0_combout\ & ( 
-- (\ULA1|ULA_2|somadorMux|carryOut~0_combout\ & ((!\Banco_Registradores|saidaA[1]~1_combout\ & (\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\ & \ULA1|ULA_0|somadorMux|carryOut~0_combout\)) # (\Banco_Registradores|saidaA[1]~1_combout\ & 
-- ((\ULA1|ULA_0|somadorMux|carryOut~0_combout\) # (\ULA1|ULA_1|MUX_entradaB|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[1]~1_combout\,
	datab => \ULA1|ULA_1|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_0|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_2|somadorMux|ALT_INV_carryOut~1_combout\,
	dataf => \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~0_combout\,
	combout => \ULA1|ULA_3|somadorMux|carryOut~1_combout\);

\ULA1|ULA_3|somadorMux|carryOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_3|somadorMux|carryOut~2_combout\ = ( \Banco_Registradores|registrador~1241_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1081_combout\ & 
-- (!\MUX_RtIm|saida_MUX[31]~1_combout\ & !\MUX_RtIm|saida_MUX[3]~6_combout\))) ) ) ) # ( !\Banco_Registradores|registrador~1241_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & 
-- (\Banco_Registradores|registrador~1081_combout\ & !\MUX_RtIm|saida_MUX[3]~6_combout\)) ) ) ) # ( \Banco_Registradores|registrador~1241_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & 
-- (\Banco_Registradores|registrador~1081_combout\ & ((\MUX_RtIm|saida_MUX[3]~6_combout\) # (\MUX_RtIm|saida_MUX[31]~1_combout\)))) ) ) ) # ( !\Banco_Registradores|registrador~1241_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1081_combout\ & \MUX_RtIm|saida_MUX[3]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000010001000100010001000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1081_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \MUX_RtIm|ALT_INV_saida_MUX[3]~6_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1241_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_3|somadorMux|carryOut~2_combout\);

\Banco_Registradores|registrador~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~298_q\);

\Banco_Registradores|registrador~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~106_q\);

\Banco_Registradores|registrador~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~362_q\);

\Banco_Registradores|registrador~1242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1242_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~362_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~106_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~298_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~42_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~42_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~298_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~106_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~362_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1242_combout\);

\Banco_Registradores|registrador~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~170_q\);

\Banco_Registradores|registrador~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~426_q\);

\Banco_Registradores|registrador~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~234_q\);

\Banco_Registradores|registrador~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~490_q\);

\Banco_Registradores|registrador~1243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1243_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~490_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~234_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~426_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~170_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~170_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~426_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~234_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~490_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1243_combout\);

\Banco_Registradores|registrador~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~74_q\);

\Banco_Registradores|registrador~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~330_q\);

\Banco_Registradores|registrador~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~138_q\);

\Banco_Registradores|registrador~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~394_q\);

\Banco_Registradores|registrador~1244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1244_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~394_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~138_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~330_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~74_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~74_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~330_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~138_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~394_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1244_combout\);

\Banco_Registradores|registrador~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~202_q\);

\Banco_Registradores|registrador~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~458_q\);

\Banco_Registradores|registrador~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~266_q\);

\Banco_Registradores|registrador~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~522_q\);

\Banco_Registradores|registrador~1245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1245_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~522_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~266_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~458_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~202_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~202_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~458_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~266_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~522_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1245_combout\);

\Banco_Registradores|registrador~1246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1246_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1245_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1244_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1243_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1242_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1242_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1243_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1244_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1245_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1246_combout\);

\MUX_RtIm|saida_MUX[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[4]~9_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1246_combout\)) # (\MUX_RtIm|saida_MUX[16]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1246_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[16]~8_combout\,
	combout => \MUX_RtIm|saida_MUX[4]~9_combout\);

\ULA1|ULA_4|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_4|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1086_combout\ & (!\MUX_RtIm|saida_MUX[4]~9_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & ((!\MUX_RtIm|saida_MUX[4]~9_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & ((!\MUX_RtIm|saida_MUX[4]~9_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # (\Banco_Registradores|registrador~1086_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111111110001000000010001000000011111111100010000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1086_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[4]~9_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_4|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_4|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_4|somadorMux|carryOut~0_combout\ $ (((!\ULA1|ULA_3|somadorMux|carryOut~1_combout\ & 
-- !\ULA1|ULA_3|somadorMux|carryOut~2_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\) ) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~0_combout\ & ( \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ ) ) ) # ( 
-- \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\ULA1|ULA_4|somadorMux|carryOut~0_combout\ $ (((!\ULA1|ULA_3|somadorMux|carryOut~1_combout\ & 
-- !\ULA1|ULA_3|somadorMux|carryOut~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010101000000001010101010101010111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datab => \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~2_combout\,
	datad => \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[4]~5_combout\ = (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[4]~5_combout\);

\Banco_Registradores|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[4]~5_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~42_q\);

\Banco_Registradores|registrador~1082\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1082_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~138_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~106_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~74_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~42_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~42_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~74_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~106_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~138_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1082_combout\);

\Banco_Registradores|registrador~1083\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1083_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~266_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~234_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~202_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~170_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~170_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~202_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~234_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~266_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1083_combout\);

\Banco_Registradores|registrador~1084\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1084_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~394_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~362_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~330_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~298_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~298_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~330_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~362_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~394_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1084_combout\);

\Banco_Registradores|registrador~1085\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1085_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~522_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~490_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~458_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~426_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~426_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~458_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~490_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~522_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1085_combout\);

\Banco_Registradores|registrador~1086\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1086_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1085_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1084_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1083_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1082_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1082_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1083_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1084_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1085_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1086_combout\);

\ULA1|ULA_4|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_4|somadorMux|carryOut~0_combout\ = ( \MUX_RtIm|saida_MUX[16]~8_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1086_combout\) ) ) ) # ( 
-- !\MUX_RtIm|saida_MUX[16]~8_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1246_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1086_combout\ $ (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1246_combout\))))) ) ) ) # ( \MUX_RtIm|saida_MUX[16]~8_combout\ & ( 
-- !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\) # (!\Banco_Registradores|registrador~1086_combout\) ) ) ) # ( !\MUX_RtIm|saida_MUX[16]~8_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1246_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1086_combout\ $ 
-- (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1246_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011110111011101110111011101110111000010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1086_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1246_combout\,
	datae => \MUX_RtIm|ALT_INV_saida_MUX[16]~8_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_4|somadorMux|carryOut~0_combout\);

\ULA1|ULA_4|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_4|somadorMux|carryOut~1_combout\ = ( !\MUX_RtIm|saida_MUX[16]~8_combout\ & ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1086_combout\ & 
-- ((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1246_combout\)))) ) ) ) # ( \MUX_RtIm|saida_MUX[16]~8_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & 
-- \Banco_Registradores|registrador~1086_combout\) ) ) ) # ( !\MUX_RtIm|saida_MUX[16]~8_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1086_combout\ & 
-- (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1246_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100010001000100010001000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1086_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1246_combout\,
	datae => \MUX_RtIm|ALT_INV_saida_MUX[16]~8_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_4|somadorMux|carryOut~1_combout\);

\ULA1|ULA_4|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_4|somadorMux|carryOut~combout\ = (!\ULA1|ULA_4|somadorMux|carryOut~1_combout\ & ((!\ULA1|ULA_4|somadorMux|carryOut~0_combout\) # ((!\ULA1|ULA_3|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_3|somadorMux|carryOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000011111000000000001111100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~1_combout\,
	datab => \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~2_combout\,
	datac => \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~1_combout\,
	combout => \ULA1|ULA_4|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~75_q\);

\Banco_Registradores|registrador~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~171_q\);

\Banco_Registradores|registrador~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~203_q\);

\Banco_Registradores|registrador~1247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1247_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~203_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~171_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~75_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~43_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~43_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~75_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~171_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~203_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1247_combout\);

\Banco_Registradores|registrador~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~299_q\);

\Banco_Registradores|registrador~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~331_q\);

\Banco_Registradores|registrador~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~427_q\);

\Banco_Registradores|registrador~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~459_q\);

\Banco_Registradores|registrador~1248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1248_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~459_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~427_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~331_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~299_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~299_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~331_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~427_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~459_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1248_combout\);

\Banco_Registradores|registrador~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~107_q\);

\Banco_Registradores|registrador~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~139_q\);

\Banco_Registradores|registrador~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~235_q\);

\Banco_Registradores|registrador~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~267_q\);

\Banco_Registradores|registrador~1249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1249_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~267_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~235_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~139_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~107_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~107_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~139_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~235_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~267_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1249_combout\);

\Banco_Registradores|registrador~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~363_q\);

\Banco_Registradores|registrador~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~395_q\);

\Banco_Registradores|registrador~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~491_q\);

\Banco_Registradores|registrador~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~523_q\);

\Banco_Registradores|registrador~1250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1250_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~523_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~491_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~395_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~363_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~363_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~395_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~491_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~523_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1250_combout\);

\Banco_Registradores|registrador~1251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1251_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1250_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1249_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1248_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1247_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1247_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1248_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1249_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1250_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1251_combout\);

\ULA1|ULA_5|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1251_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1251_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_5|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[5]~5_combout\ $ (!\ULA1|ULA_4|somadorMux|carryOut~combout\ $ 
-- (!\ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[5]~5_combout\ & ((\ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100010001001100111000010001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[5]~5_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_5|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[5]~6_combout\ = (\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[5]~6_combout\);

\Banco_Registradores|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[5]~6_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~43_q\);

\Banco_Registradores|registrador~1087\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1087_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~427_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~299_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~171_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~43_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~43_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~171_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~299_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~427_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1087_combout\);

\Banco_Registradores|registrador~1088\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1088_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~459_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~331_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~203_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~75_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~75_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~203_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~331_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~459_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1088_combout\);

\Banco_Registradores|registrador~1089\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1089_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~491_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~363_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~235_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~107_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~107_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~235_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~363_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~491_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1089_combout\);

\Banco_Registradores|registrador~1090\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1090_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~523_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~395_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~267_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~139_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~139_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~267_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~395_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~523_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1090_combout\);

\Banco_Registradores|registrador~1091\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1091_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1090_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1089_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1088_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1087_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1087_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1088_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1089_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1090_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1091_combout\);

\Banco_Registradores|saidaA[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[5]~5_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1091_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1091_combout\,
	combout => \Banco_Registradores|saidaA[5]~5_combout\);

\ULA1|ULA_5|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_5|somadorMux|carryOut~combout\ = ( !\ULA1|ULA_4|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[5]~5_combout\ & ((!\ULA1|ULA_4|somadorMux|carryOut~0_combout\) # 
-- ((!\ULA1|ULA_3|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_3|somadorMux|carryOut~2_combout\)))) ) ) ) # ( \ULA1|ULA_4|somadorMux|carryOut~1_combout\ & ( !\ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[5]~5_combout\ ) ) ) # 
-- ( !\ULA1|ULA_4|somadorMux|carryOut~1_combout\ & ( !\ULA1|ULA_5|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[5]~5_combout\) # ((!\ULA1|ULA_4|somadorMux|carryOut~0_combout\) # ((!\ULA1|ULA_3|somadorMux|carryOut~1_combout\ & 
-- !\ULA1|ULA_3|somadorMux|carryOut~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101010101010101010101010101010100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[5]~5_combout\,
	datab => \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_3|somadorMux|ALT_INV_carryOut~2_combout\,
	datad => \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_4|somadorMux|ALT_INV_carryOut~1_combout\,
	dataf => \ULA1|ULA_5|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_5|somadorMux|carryOut~combout\);

\Banco_Registradores|saidaA[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[6]~6_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1096_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1096_combout\,
	combout => \Banco_Registradores|saidaA[6]~6_combout\);

\Banco_Registradores|registrador~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~300_q\);

\Banco_Registradores|registrador~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~108_q\);

\Banco_Registradores|registrador~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~364_q\);

\Banco_Registradores|registrador~1252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1252_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~364_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~108_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~300_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~44_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~44_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~300_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~108_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~364_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1252_combout\);

\Banco_Registradores|registrador~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~172_q\);

\Banco_Registradores|registrador~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~428_q\);

\Banco_Registradores|registrador~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~236_q\);

\Banco_Registradores|registrador~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~492_q\);

\Banco_Registradores|registrador~1253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1253_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~492_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~236_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~428_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~172_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~172_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~428_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~236_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~492_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1253_combout\);

\Banco_Registradores|registrador~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~76_q\);

\Banco_Registradores|registrador~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~332_q\);

\Banco_Registradores|registrador~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~140_q\);

\Banco_Registradores|registrador~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~396_q\);

\Banco_Registradores|registrador~1254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1254_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~396_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~140_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~332_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~76_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~76_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~332_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~140_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~396_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1254_combout\);

\Banco_Registradores|registrador~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~204_q\);

\Banco_Registradores|registrador~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~460_q\);

\Banco_Registradores|registrador~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~268_q\);

\Banco_Registradores|registrador~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~524_q\);

\Banco_Registradores|registrador~1255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1255_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~524_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~268_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~460_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~204_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~204_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~460_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~268_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~524_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1255_combout\);

\Banco_Registradores|registrador~1256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1256_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1255_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1254_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1253_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1252_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1252_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1253_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1254_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1255_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1256_combout\);

\MUX_RtIm|saida_MUX[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[6]~11_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1256_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1256_combout\,
	combout => \MUX_RtIm|saida_MUX[6]~11_combout\);

\ULA1|ULA_6|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_5|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[6]~6_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\MUX_RtIm|saida_MUX[6]~11_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[6]~6_combout\ & (!\MUX_RtIm|saida_MUX[6]~11_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\)))) 
-- ) ) ) # ( !\ULA1|ULA_5|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[6]~6_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\MUX_RtIm|saida_MUX[6]~11_combout\ $ 
-- (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[6]~6_combout\ & (!\MUX_RtIm|saida_MUX[6]~11_combout\ $ ((!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) ) # ( \ULA1|ULA_5|somadorMux|carryOut~combout\ & ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[6]~11_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # (\Banco_Registradores|saidaA[6]~6_combout\))) ) ) ) # ( 
-- !\ULA1|ULA_5|somadorMux|carryOut~combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[6]~11_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[6]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110110010110000101000110100100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[6]~6_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[6]~11_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_5|somadorMux|ALT_INV_carryOut~combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[6]~7_combout\ = (\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[6]~7_combout\);

\Banco_Registradores|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[6]~7_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~44_q\);

\Banco_Registradores|registrador~1092\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1092_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~140_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~108_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~76_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~44_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~44_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~76_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~108_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~140_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1092_combout\);

\Banco_Registradores|registrador~1093\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1093_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~268_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~236_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~204_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~172_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~172_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~204_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~236_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~268_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1093_combout\);

\Banco_Registradores|registrador~1094\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1094_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~396_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~364_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~332_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~300_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~300_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~332_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~364_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~396_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1094_combout\);

\Banco_Registradores|registrador~1095\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1095_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~524_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~492_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~460_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~428_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~428_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~460_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~492_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~524_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1095_combout\);

\Banco_Registradores|registrador~1096\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1096_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1095_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1094_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1093_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1092_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1092_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1093_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1094_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1095_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1096_combout\);

\ULA1|ULA_6|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_6|somadorMux|carryOut~0_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1256_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1096_combout\ $ (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1256_combout\))))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1256_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1096_combout\ $ 
-- (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1256_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011110111011101110000100010001000111101110111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1096_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1256_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_6|somadorMux|carryOut~0_combout\);

\ULA1|ULA_6|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_6|somadorMux|carryOut~1_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1096_combout\ & ((!\MUX_RtIm|saida_MUX[31]~1_combout\) # 
-- (!\Banco_Registradores|registrador~1256_combout\)))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1096_combout\ & (\MUX_RtIm|saida_MUX[31]~1_combout\ & 
-- \Banco_Registradores|registrador~1256_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100010001000000000000000000010001000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1096_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1256_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_6|somadorMux|carryOut~1_combout\);

\Banco_Registradores|registrador~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~77_q\);

\Banco_Registradores|registrador~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~173_q\);

\Banco_Registradores|registrador~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~205_q\);

\Banco_Registradores|registrador~1257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1257_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~205_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~173_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~77_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~45_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~45_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~77_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~173_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~205_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1257_combout\);

\Banco_Registradores|registrador~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~301_q\);

\Banco_Registradores|registrador~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~333_q\);

\Banco_Registradores|registrador~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~429_q\);

\Banco_Registradores|registrador~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~461_q\);

\Banco_Registradores|registrador~1258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1258_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~461_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~429_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~333_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~301_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~301_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~333_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~429_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~461_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1258_combout\);

\Banco_Registradores|registrador~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~109_q\);

\Banco_Registradores|registrador~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~141_q\);

\Banco_Registradores|registrador~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~237_q\);

\Banco_Registradores|registrador~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~269_q\);

\Banco_Registradores|registrador~1259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1259_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~269_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~237_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~141_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~109_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~109_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~141_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~237_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~269_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1259_combout\);

\Banco_Registradores|registrador~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~365_q\);

\Banco_Registradores|registrador~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~397_q\);

\Banco_Registradores|registrador~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~493_q\);

\Banco_Registradores|registrador~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~525_q\);

\Banco_Registradores|registrador~1260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1260_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~525_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~493_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~397_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~365_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~365_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~397_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~493_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~525_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1260_combout\);

\Banco_Registradores|registrador~1261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1261_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1260_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1259_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1258_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1257_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1257_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1258_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1259_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1260_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1261_combout\);

\ULA1|ULA_7|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_7|somadorMux|carryOut~0_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1261_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1101_combout\ $ (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1261_combout\))))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1261_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1101_combout\ $ 
-- (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1261_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011110111011101110000100010001000111101110111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1101_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1261_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_7|somadorMux|carryOut~0_combout\);

\ULA1|ULA_7|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1261_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1261_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_7|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~0_combout\ = (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\Banco_Registradores|saidaA[7]~7_combout\ & (\ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[7]~7_combout\ & ((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000001000100110000000100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[7]~7_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_7|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_7|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_7|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( !\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~0_combout\ 
-- ) ) # ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|somadorMux|carryOut~0_combout\ $ (((!\ULA1|ULA_6|somadorMux|carryOut~1_combout\ & ((!\ULA1|ULA_6|somadorMux|carryOut~0_combout\) # 
-- (\ULA1|ULA_5|somadorMux|carryOut~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_5|somadorMux|ALT_INV_carryOut~combout\,
	datab => \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~0_combout\,
	datac => \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_7|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[7]~8_combout\ = (\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[7]~8_combout\);

\Banco_Registradores|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[7]~8_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~45_q\);

\Banco_Registradores|registrador~1097\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1097_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~429_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~301_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~173_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~45_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~45_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~173_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~301_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~429_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1097_combout\);

\Banco_Registradores|registrador~1098\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1098_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~461_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~333_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~205_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~77_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~77_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~205_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~333_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~461_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1098_combout\);

\Banco_Registradores|registrador~1099\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1099_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~493_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~365_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~237_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~109_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~109_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~237_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~365_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~493_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1099_combout\);

\Banco_Registradores|registrador~1100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1100_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~525_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~397_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~269_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~141_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~141_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~269_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~397_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~525_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1100_combout\);

\Banco_Registradores|registrador~1101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1101_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1100_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1099_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1098_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1097_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1097_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1098_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1099_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1100_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1101_combout\);

\Banco_Registradores|saidaA[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[7]~7_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1101_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1101_combout\,
	combout => \Banco_Registradores|saidaA[7]~7_combout\);

\Banco_Registradores|saidaA[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[8]~8_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1106_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1106_combout\,
	combout => \Banco_Registradores|saidaA[8]~8_combout\);

\Banco_Registradores|registrador~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~302_q\);

\Banco_Registradores|registrador~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~110_q\);

\Banco_Registradores|registrador~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~366_q\);

\Banco_Registradores|registrador~1262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1262_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~366_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~110_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~302_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~46_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~46_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~302_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~110_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~366_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1262_combout\);

\Banco_Registradores|registrador~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~174_q\);

\Banco_Registradores|registrador~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~430_q\);

\Banco_Registradores|registrador~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~238_q\);

\Banco_Registradores|registrador~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~494_q\);

\Banco_Registradores|registrador~1263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1263_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~494_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~238_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~430_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~174_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~174_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~430_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~238_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~494_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1263_combout\);

\Banco_Registradores|registrador~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~78_q\);

\Banco_Registradores|registrador~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~334_q\);

\Banco_Registradores|registrador~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~142_q\);

\Banco_Registradores|registrador~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~398_q\);

\Banco_Registradores|registrador~1264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1264_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~398_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~142_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~334_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~78_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~78_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~334_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~142_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~398_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1264_combout\);

\Banco_Registradores|registrador~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~206_q\);

\Banco_Registradores|registrador~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~462_q\);

\Banco_Registradores|registrador~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~270_q\);

\Banco_Registradores|registrador~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~526_q\);

\Banco_Registradores|registrador~1265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1265_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~526_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~270_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~462_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~206_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~206_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~462_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~270_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~526_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1265_combout\);

\Banco_Registradores|registrador~1266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1266_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1265_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1264_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1263_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1262_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1262_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1263_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1264_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1265_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1266_combout\);

\MUX_RtIm|saida_MUX[8]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[8]~13_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1266_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1266_combout\,
	combout => \MUX_RtIm|saida_MUX[8]~13_combout\);

\ULA1|ULA_7|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_7|somadorMux|carryOut~combout\ = ( \ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[7]~7_combout\ & (!\ULA1|ULA_6|somadorMux|carryOut~1_combout\ & ((!\ULA1|ULA_6|somadorMux|carryOut~0_combout\) # 
-- (\ULA1|ULA_5|somadorMux|carryOut~combout\)))) ) ) # ( !\ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[7]~7_combout\) # ((!\ULA1|ULA_6|somadorMux|carryOut~1_combout\ & ((!\ULA1|ULA_6|somadorMux|carryOut~0_combout\) # 
-- (\ULA1|ULA_5|somadorMux|carryOut~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101110101010101000100000000011111011101010101010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[7]~7_combout\,
	datab => \ULA1|ULA_5|somadorMux|ALT_INV_carryOut~combout\,
	datac => \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~1_combout\,
	datae => \ULA1|ULA_7|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_7|somadorMux|carryOut~combout\);

\ULA1|ULA_8|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_8|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_7|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[8]~8_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\MUX_RtIm|saida_MUX[8]~13_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[8]~8_combout\ & (!\MUX_RtIm|saida_MUX[8]~13_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\)))) 
-- ) ) ) # ( !\ULA1|ULA_7|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[8]~8_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\MUX_RtIm|saida_MUX[8]~13_combout\ $ 
-- (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[8]~8_combout\ & (!\MUX_RtIm|saida_MUX[8]~13_combout\ $ ((!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) ) # ( \ULA1|ULA_7|somadorMux|carryOut~combout\ & ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[8]~13_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # (\Banco_Registradores|saidaA[8]~8_combout\))) ) ) ) # ( 
-- !\ULA1|ULA_7|somadorMux|carryOut~combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[8]~13_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[8]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110110010110000101000110100100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[8]~8_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[8]~13_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_7|somadorMux|ALT_INV_carryOut~combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_8|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[8]~9_combout\ = (\ULA1|ULA_8|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[8]~9_combout\);

\Banco_Registradores|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[8]~9_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~46_q\);

\Banco_Registradores|registrador~1102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1102_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~142_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~110_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~78_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~46_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~46_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~78_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~110_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~142_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1102_combout\);

\Banco_Registradores|registrador~1103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1103_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~270_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~238_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~206_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~174_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~174_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~206_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~238_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~270_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1103_combout\);

\Banco_Registradores|registrador~1104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1104_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~398_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~366_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~334_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~302_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~302_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~334_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~366_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~398_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1104_combout\);

\Banco_Registradores|registrador~1105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1105_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~526_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~494_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~462_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~430_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~430_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~462_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~494_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~526_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1105_combout\);

\Banco_Registradores|registrador~1106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1106_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1105_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1104_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1103_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1102_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1102_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1103_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1104_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1105_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1106_combout\);

\ULA1|ULA_8|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_8|somadorMux|carryOut~0_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1266_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1106_combout\ $ (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1266_combout\))))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1266_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1106_combout\ $ 
-- (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1266_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011110111011101110000100010001000111101110111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1106_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1266_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_8|somadorMux|carryOut~0_combout\);

\ULA1|ULA_8|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_8|somadorMux|carryOut~1_combout\ = ( \ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_8|somadorMux|carryOut~0_combout\ & ( (((!\ULA1|ULA_5|somadorMux|carryOut~combout\ & \ULA1|ULA_6|somadorMux|carryOut~0_combout\)) # 
-- (\ULA1|ULA_6|somadorMux|carryOut~1_combout\)) # (\Banco_Registradores|saidaA[7]~7_combout\) ) ) ) # ( !\ULA1|ULA_7|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_8|somadorMux|carryOut~0_combout\ & ( (\Banco_Registradores|saidaA[7]~7_combout\ & 
-- (((!\ULA1|ULA_5|somadorMux|carryOut~combout\ & \ULA1|ULA_6|somadorMux|carryOut~0_combout\)) # (\ULA1|ULA_6|somadorMux|carryOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100010101010101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[7]~7_combout\,
	datab => \ULA1|ULA_5|somadorMux|ALT_INV_carryOut~combout\,
	datac => \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_6|somadorMux|ALT_INV_carryOut~1_combout\,
	datae => \ULA1|ULA_7|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~0_combout\,
	combout => \ULA1|ULA_8|somadorMux|carryOut~1_combout\);

\ULA1|ULA_8|somadorMux|carryOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_8|somadorMux|carryOut~2_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1106_combout\ & ((!\MUX_RtIm|saida_MUX[31]~1_combout\) # 
-- (!\Banco_Registradores|registrador~1266_combout\)))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1106_combout\ & (\MUX_RtIm|saida_MUX[31]~1_combout\ & 
-- \Banco_Registradores|registrador~1266_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100010001000000000000000000010001000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1106_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1266_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_8|somadorMux|carryOut~2_combout\);

\Banco_Registradores|registrador~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~79_q\);

\Banco_Registradores|registrador~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~175_q\);

\Banco_Registradores|registrador~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~207_q\);

\Banco_Registradores|registrador~1267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1267_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~207_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~175_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~79_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~47_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~47_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~79_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~175_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~207_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1267_combout\);

\Banco_Registradores|registrador~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~303_q\);

\Banco_Registradores|registrador~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~335_q\);

\Banco_Registradores|registrador~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~431_q\);

\Banco_Registradores|registrador~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~463_q\);

\Banco_Registradores|registrador~1268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1268_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~463_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~431_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~335_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~303_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~303_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~335_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~431_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~463_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1268_combout\);

\Banco_Registradores|registrador~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~111_q\);

\Banco_Registradores|registrador~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~143_q\);

\Banco_Registradores|registrador~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~239_q\);

\Banco_Registradores|registrador~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~271_q\);

\Banco_Registradores|registrador~1269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1269_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~271_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~239_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~143_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~111_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~111_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~143_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~239_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~271_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1269_combout\);

\Banco_Registradores|registrador~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~367_q\);

\Banco_Registradores|registrador~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~399_q\);

\Banco_Registradores|registrador~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~495_q\);

\Banco_Registradores|registrador~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~527_q\);

\Banco_Registradores|registrador~1270\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1270_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~527_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~495_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~399_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~367_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~367_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~399_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~495_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~527_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1270_combout\);

\Banco_Registradores|registrador~1271\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1271_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1270_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1269_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1268_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1267_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1267_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1268_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1269_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1270_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1271_combout\);

\ULA1|ULA_9|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1271_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1271_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_9|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_9|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[9]~9_combout\ $ ((((\ULA1|ULA_8|somadorMux|carryOut~2_combout\) # 
-- (\ULA1|ULA_8|somadorMux|carryOut~1_combout\)) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\))) ) ) ) # ( !\ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\Banco_Registradores|saidaA[9]~9_combout\ $ (((!\ULA1|ULA_8|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_8|somadorMux|carryOut~2_combout\))))) ) ) ) # ( \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ ) ) ) # ( !\ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\Banco_Registradores|saidaA[9]~9_combout\ & \MUX_ULA_CTRL|saida_MUX[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100110011001101001000100010001001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[9]~9_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~2_combout\,
	datae => \ULA1|ULA_9|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_9|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[9]~10_combout\ = (\ULA1|ULA_9|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_9|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[9]~10_combout\);

\Banco_Registradores|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[9]~10_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~47_q\);

\Banco_Registradores|registrador~1107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1107_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~431_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~303_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~175_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~47_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~47_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~175_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~303_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~431_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1107_combout\);

\Banco_Registradores|registrador~1108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1108_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~463_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~335_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~207_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~79_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~79_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~207_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~335_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~463_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1108_combout\);

\Banco_Registradores|registrador~1109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1109_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~495_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~367_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~239_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~111_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~111_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~239_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~367_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~495_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1109_combout\);

\Banco_Registradores|registrador~1110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1110_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~527_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~399_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~271_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~143_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~143_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~271_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~399_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~527_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1110_combout\);

\Banco_Registradores|registrador~1111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1111_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1110_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1109_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1108_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1107_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1107_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1108_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1109_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1110_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1111_combout\);

\Banco_Registradores|saidaA[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[9]~9_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1111_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1111_combout\,
	combout => \Banco_Registradores|saidaA[9]~9_combout\);

\ULA1|ULA_9|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_9|somadorMux|carryOut~combout\ = (!\Banco_Registradores|saidaA[9]~9_combout\ & ((!\ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\) # ((!\ULA1|ULA_8|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_8|somadorMux|carryOut~2_combout\)))) # 
-- (\Banco_Registradores|saidaA[9]~9_combout\ & (!\ULA1|ULA_8|somadorMux|carryOut~1_combout\ & (!\ULA1|ULA_8|somadorMux|carryOut~2_combout\ & !\ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010000000111010101000000011101010100000001110101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[9]~9_combout\,
	datab => \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~2_combout\,
	datad => \ULA1|ULA_9|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_9|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~304_q\);

\Banco_Registradores|registrador~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~112_q\);

\Banco_Registradores|registrador~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~368_q\);

\Banco_Registradores|registrador~1272\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1272_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~368_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~112_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~304_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~48_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~48_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~304_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~112_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~368_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1272_combout\);

\Banco_Registradores|registrador~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~176_q\);

\Banco_Registradores|registrador~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~432_q\);

\Banco_Registradores|registrador~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~240_q\);

\Banco_Registradores|registrador~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~496_q\);

\Banco_Registradores|registrador~1273\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1273_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~496_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~240_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~432_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~176_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~176_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~432_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~240_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~496_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1273_combout\);

\Banco_Registradores|registrador~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~80_q\);

\Banco_Registradores|registrador~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~336_q\);

\Banco_Registradores|registrador~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~144_q\);

\Banco_Registradores|registrador~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~400_q\);

\Banco_Registradores|registrador~1274\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1274_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~400_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~144_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~336_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~80_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~80_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~336_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~144_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~400_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1274_combout\);

\Banco_Registradores|registrador~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~208_q\);

\Banco_Registradores|registrador~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~464_q\);

\Banco_Registradores|registrador~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~272_q\);

\Banco_Registradores|registrador~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~528_q\);

\Banco_Registradores|registrador~1275\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1275_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~528_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~272_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~464_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~208_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~208_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~464_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~272_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~528_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1275_combout\);

\Banco_Registradores|registrador~1276\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1276_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1275_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1274_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1273_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1272_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1272_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1273_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1274_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1275_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1276_combout\);

\ULA1|ULA_10|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\ = ( \Decoder_FUNCT|Equal1~1_combout\ & ( \MUX_ULA_CTRL|saida_MUX[1]~1_combout\ & ( (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1276_combout\) ) ) ) # ( 
-- !\Decoder_FUNCT|Equal1~1_combout\ & ( \MUX_ULA_CTRL|saida_MUX[1]~1_combout\ & ( (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1276_combout\) ) ) ) # ( \Decoder_FUNCT|Equal1~1_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[1]~1_combout\ & ( 
-- (!\MUX_RtIm|saida_MUX[31]~1_combout\ & (((!\Decoder|Equal3~0_combout\) # (\AND_FLAG_ZERO~0_combout\)))) # (\MUX_RtIm|saida_MUX[31]~1_combout\ & (!\Banco_Registradores|registrador~1276_combout\ $ (((\Decoder|Equal3~0_combout\ & 
-- !\AND_FLAG_ZERO~0_combout\))))) ) ) ) # ( !\Decoder_FUNCT|Equal1~1_combout\ & ( !\MUX_ULA_CTRL|saida_MUX[1]~1_combout\ & ( !\AND_FLAG_ZERO~0_combout\ $ (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1276_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111101110111000011110111000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1276_combout\,
	datac => \Decoder|ALT_INV_Equal3~0_combout\,
	datad => \ALT_INV_AND_FLAG_ZERO~0_combout\,
	datae => \Decoder_FUNCT|ALT_INV_Equal1~1_combout\,
	dataf => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~1_combout\,
	combout => \ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_10|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_10|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[10]~10_combout\ $ (!\ULA1|ULA_9|somadorMux|carryOut~combout\ $ 
-- (!\ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[10]~10_combout\ & ((\ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[10]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100010001001100111000010001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[10]~10_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_9|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_10|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_10|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[10]~11_combout\ = (\ULA1|ULA_10|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_10|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[10]~11_combout\);

\Banco_Registradores|registrador~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[10]~11_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~48_q\);

\Banco_Registradores|registrador~1112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1112_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~144_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~112_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~80_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~48_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~48_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~80_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~112_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~144_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1112_combout\);

\Banco_Registradores|registrador~1113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1113_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~272_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~240_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~208_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~176_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~176_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~208_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~240_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~272_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1113_combout\);

\Banco_Registradores|registrador~1114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1114_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~400_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~368_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~336_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~304_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~304_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~336_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~368_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~400_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1114_combout\);

\Banco_Registradores|registrador~1115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1115_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~528_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~496_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~464_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~432_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~432_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~464_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~496_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~528_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1115_combout\);

\Banco_Registradores|registrador~1116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1116_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1115_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1114_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1113_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1112_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1112_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1113_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1114_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1115_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1116_combout\);

\Banco_Registradores|saidaA[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[10]~10_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1116_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1116_combout\,
	combout => \Banco_Registradores|saidaA[10]~10_combout\);

\ULA1|ULA_10|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_10|somadorMux|carryOut~combout\ = ( \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[9]~9_combout\ & (!\Banco_Registradores|saidaA[10]~10_combout\ & 
-- (!\ULA1|ULA_8|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_8|somadorMux|carryOut~2_combout\))) ) ) ) # ( !\ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[10]~10_combout\ & 
-- ((!\Banco_Registradores|saidaA[9]~9_combout\) # ((!\ULA1|ULA_8|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_8|somadorMux|carryOut~2_combout\)))) ) ) ) # ( \ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- (!\Banco_Registradores|saidaA[10]~10_combout\) # ((!\Banco_Registradores|saidaA[9]~9_combout\ & (!\ULA1|ULA_8|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_8|somadorMux|carryOut~2_combout\))) ) ) ) # ( !\ULA1|ULA_9|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- !\ULA1|ULA_10|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[9]~9_combout\) # ((!\Banco_Registradores|saidaA[10]~10_combout\) # ((!\ULA1|ULA_8|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_8|somadorMux|carryOut~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111011001100110011001000100010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[9]~9_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[10]~10_combout\,
	datac => \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_8|somadorMux|ALT_INV_carryOut~2_combout\,
	datae => \ULA1|ULA_9|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_10|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_10|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~81_q\);

\Banco_Registradores|registrador~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~177_q\);

\Banco_Registradores|registrador~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~209_q\);

\Banco_Registradores|registrador~1277\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1277_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~209_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~177_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~81_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~49_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~49_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~81_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~177_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~209_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1277_combout\);

\Banco_Registradores|registrador~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~305_q\);

\Banco_Registradores|registrador~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~337_q\);

\Banco_Registradores|registrador~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~433_q\);

\Banco_Registradores|registrador~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~465_q\);

\Banco_Registradores|registrador~1278\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1278_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~465_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~433_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~337_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~305_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~305_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~337_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~433_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~465_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1278_combout\);

\Banco_Registradores|registrador~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~113_q\);

\Banco_Registradores|registrador~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~145_q\);

\Banco_Registradores|registrador~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~241_q\);

\Banco_Registradores|registrador~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~273_q\);

\Banco_Registradores|registrador~1279\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1279_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~273_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~241_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~145_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~113_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~113_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~145_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~241_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~273_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1279_combout\);

\Banco_Registradores|registrador~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~369_q\);

\Banco_Registradores|registrador~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~401_q\);

\Banco_Registradores|registrador~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~497_q\);

\Banco_Registradores|registrador~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~529_q\);

\Banco_Registradores|registrador~1280\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1280_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~529_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~497_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~401_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~369_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~369_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~401_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~497_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~529_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1280_combout\);

\Banco_Registradores|registrador~1281\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1281_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1280_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1279_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1278_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1277_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1277_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1278_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1279_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1280_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1281_combout\);

\ULA1|ULA_11|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1281_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1281_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_11|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_11|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[11]~11_combout\ $ (!\ULA1|ULA_10|somadorMux|carryOut~combout\ $ 
-- (!\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[11]~11_combout\ & ((\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[11]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100010001001100111000010001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[11]~11_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_10|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_11|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_11|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[11]~12_combout\ = (\ULA1|ULA_11|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_11|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[11]~12_combout\);

\Banco_Registradores|registrador~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[11]~12_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~49_q\);

\Banco_Registradores|registrador~1117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1117_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~433_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~305_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~177_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~49_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~49_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~177_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~305_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~433_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1117_combout\);

\Banco_Registradores|registrador~1118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1118_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~465_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~337_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~209_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~81_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~81_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~209_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~337_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~465_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1118_combout\);

\Banco_Registradores|registrador~1119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1119_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~497_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~369_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~241_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~113_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~113_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~241_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~369_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~497_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1119_combout\);

\Banco_Registradores|registrador~1120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1120_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~529_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~401_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~273_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~145_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~145_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~273_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~401_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~529_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1120_combout\);

\Banco_Registradores|registrador~1121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1121_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1120_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1119_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1118_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1117_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1117_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1118_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1119_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1120_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1121_combout\);

\Banco_Registradores|saidaA[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[11]~11_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1121_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1121_combout\,
	combout => \Banco_Registradores|saidaA[11]~11_combout\);

\Banco_Registradores|saidaA[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[12]~12_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1126_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1126_combout\,
	combout => \Banco_Registradores|saidaA[12]~12_combout\);

\Banco_Registradores|registrador~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~306_q\);

\Banco_Registradores|registrador~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~114_q\);

\Banco_Registradores|registrador~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~370_q\);

\Banco_Registradores|registrador~1282\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1282_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~370_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~114_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~306_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~50_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~50_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~306_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~114_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~370_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1282_combout\);

\Banco_Registradores|registrador~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~178_q\);

\Banco_Registradores|registrador~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~434_q\);

\Banco_Registradores|registrador~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~242_q\);

\Banco_Registradores|registrador~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~498_q\);

\Banco_Registradores|registrador~1283\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1283_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~498_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~242_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~434_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~178_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~434_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~242_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~498_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1283_combout\);

\Banco_Registradores|registrador~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~82_q\);

\Banco_Registradores|registrador~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~338_q\);

\Banco_Registradores|registrador~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~146_q\);

\Banco_Registradores|registrador~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~402_q\);

\Banco_Registradores|registrador~1284\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1284_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~402_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~146_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~338_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~82_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~82_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~338_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~146_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~402_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1284_combout\);

\Banco_Registradores|registrador~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~210_q\);

\Banco_Registradores|registrador~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~466_q\);

\Banco_Registradores|registrador~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~274_q\);

\Banco_Registradores|registrador~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~530_q\);

\Banco_Registradores|registrador~1285\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1285_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~530_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~274_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~466_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~210_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~210_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~466_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~274_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~530_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1285_combout\);

\Banco_Registradores|registrador~1286\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1286_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1285_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1284_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1283_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1282_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1282_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1283_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1284_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1285_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1286_combout\);

\MUX_RtIm|saida_MUX[12]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[12]~17_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1286_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1286_combout\,
	combout => \MUX_RtIm|saida_MUX[12]~17_combout\);

\ULA1|ULA_12|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_12|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\Banco_Registradores|saidaA[12]~12_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\MUX_RtIm|saida_MUX[12]~17_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[12]~17_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[12]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000001010000000000011111010000000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[12]~12_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[12]~17_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_12|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_12|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_12|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_12|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( !\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_12|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_12|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_12|somadorMux|carryOut~0_combout\ $ (((!\Banco_Registradores|saidaA[11]~11_combout\ 
-- & ((!\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\) # (\ULA1|ULA_10|somadorMux|carryOut~combout\))) # (\Banco_Registradores|saidaA[11]~11_combout\ & (\ULA1|ULA_10|somadorMux|carryOut~combout\ & !\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010011011011001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[11]~11_combout\,
	datab => \ULA1|ULA_10|somadorMux|ALT_INV_carryOut~combout\,
	datac => \ULA1|ULA_11|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_12|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_12|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[12]~13_combout\ = (\ULA1|ULA_12|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_12|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[12]~13_combout\);

\Banco_Registradores|registrador~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[12]~13_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~50_q\);

\Banco_Registradores|registrador~1122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1122_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~146_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~114_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~82_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~50_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~50_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~82_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~114_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~146_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1122_combout\);

\Banco_Registradores|registrador~1123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1123_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~274_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~242_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~210_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~178_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~210_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~242_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~274_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1123_combout\);

\Banco_Registradores|registrador~1124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1124_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~402_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~370_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~338_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~306_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~306_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~338_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~370_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~402_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1124_combout\);

\Banco_Registradores|registrador~1125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1125_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~530_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~498_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~466_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~434_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~434_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~466_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~498_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~530_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1125_combout\);

\Banco_Registradores|registrador~1126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1126_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1125_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1124_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1123_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1122_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1122_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1123_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1124_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1125_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1126_combout\);

\ULA1|ULA_12|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_12|somadorMux|carryOut~0_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1286_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1126_combout\ $ (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1286_combout\))))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1286_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1126_combout\ $ 
-- (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1286_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011110111011101110000100010001000111101110111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1126_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1286_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_12|somadorMux|carryOut~0_combout\);

\ULA1|ULA_12|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_12|somadorMux|carryOut~1_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1126_combout\ & ((!\MUX_RtIm|saida_MUX[31]~1_combout\) # 
-- (!\Banco_Registradores|registrador~1286_combout\)))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (\Banco_Registradores|Equal1~0_combout\ & (\Banco_Registradores|registrador~1126_combout\ & (\MUX_RtIm|saida_MUX[31]~1_combout\ & 
-- \Banco_Registradores|registrador~1286_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100010001000000000000000000010001000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1126_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1286_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_12|somadorMux|carryOut~1_combout\);

\Banco_Registradores|saidaA[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[13]~13_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1131_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1131_combout\,
	combout => \Banco_Registradores|saidaA[13]~13_combout\);

\Banco_Registradores|registrador~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~83_q\);

\Banco_Registradores|registrador~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~179_q\);

\Banco_Registradores|registrador~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~211_q\);

\Banco_Registradores|registrador~1287\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1287_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~211_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~179_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~83_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~51_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~51_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~83_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~179_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~211_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1287_combout\);

\Banco_Registradores|registrador~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~307_q\);

\Banco_Registradores|registrador~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~339_q\);

\Banco_Registradores|registrador~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~435_q\);

\Banco_Registradores|registrador~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~467_q\);

\Banco_Registradores|registrador~1288\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1288_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~467_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~435_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~339_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~307_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~307_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~339_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~435_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~467_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1288_combout\);

\Banco_Registradores|registrador~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~115_q\);

\Banco_Registradores|registrador~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~147_q\);

\Banco_Registradores|registrador~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~243_q\);

\Banco_Registradores|registrador~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~275_q\);

\Banco_Registradores|registrador~1289\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1289_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~275_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~243_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~147_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~115_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~115_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~147_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~243_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~275_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1289_combout\);

\Banco_Registradores|registrador~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~371_q\);

\Banco_Registradores|registrador~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~403_q\);

\Banco_Registradores|registrador~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~499_q\);

\Banco_Registradores|registrador~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~531_q\);

\Banco_Registradores|registrador~1290\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1290_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~531_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~499_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~403_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~371_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~371_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~403_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~499_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~531_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1290_combout\);

\Banco_Registradores|registrador~1291\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1291_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1290_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1289_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1288_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1287_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1287_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1288_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1289_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1290_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1291_combout\);

\MUX_RtIm|saida_MUX[13]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[13]~18_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1291_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1291_combout\,
	combout => \MUX_RtIm|saida_MUX[13]~18_combout\);

\ULA1|ULA_12|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_12|somadorMux|carryOut~combout\ = ( !\ULA1|ULA_12|somadorMux|carryOut~1_combout\ & ( (!\ULA1|ULA_12|somadorMux|carryOut~0_combout\) # ((!\Banco_Registradores|saidaA[11]~11_combout\ & ((!\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\) # 
-- (\ULA1|ULA_10|somadorMux|carryOut~combout\))) # (\Banco_Registradores|saidaA[11]~11_combout\ & (\ULA1|ULA_10|somadorMux|carryOut~combout\ & !\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110110010000000000000000011111111101100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[11]~11_combout\,
	datab => \ULA1|ULA_10|somadorMux|ALT_INV_carryOut~combout\,
	datac => \ULA1|ULA_11|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~1_combout\,
	combout => \ULA1|ULA_12|somadorMux|carryOut~combout\);

\ULA1|ULA_13|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_13|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_12|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[13]~13_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\MUX_RtIm|saida_MUX[13]~18_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[13]~13_combout\ & (!\MUX_RtIm|saida_MUX[13]~18_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\)))) ) ) ) # ( !\ULA1|ULA_12|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[13]~13_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\MUX_RtIm|saida_MUX[13]~18_combout\ $ (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[13]~13_combout\ & (!\MUX_RtIm|saida_MUX[13]~18_combout\ $ ((!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) ) # ( 
-- \ULA1|ULA_12|somadorMux|carryOut~combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[13]~18_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[13]~13_combout\))) ) ) ) # ( !\ULA1|ULA_12|somadorMux|carryOut~combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[13]~18_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # (\Banco_Registradores|saidaA[13]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110110010110000101000110100100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[13]~13_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[13]~18_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_13|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[13]~14_combout\ = (\ULA1|ULA_13|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_13|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[13]~14_combout\);

\Banco_Registradores|registrador~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[13]~14_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~51_q\);

\Banco_Registradores|registrador~1127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1127_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~435_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~307_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~179_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~51_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~51_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~179_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~307_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~435_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1127_combout\);

\Banco_Registradores|registrador~1128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1128_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~467_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~339_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~211_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~83_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~83_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~211_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~339_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~467_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1128_combout\);

\Banco_Registradores|registrador~1129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1129_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~499_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~371_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~243_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~115_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~115_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~243_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~371_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~499_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1129_combout\);

\Banco_Registradores|registrador~1130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1130_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~531_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~403_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~275_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~147_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~147_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~275_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~403_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~531_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1130_combout\);

\Banco_Registradores|registrador~1131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1131_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1130_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1129_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1128_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1127_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1127_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1128_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1129_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1130_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1131_combout\);

\ULA1|ULA_13|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_13|somadorMux|carryOut~0_combout\ = ( \MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( (!\Banco_Registradores|Equal1~0_combout\ & (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1291_combout\)))) # 
-- (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1131_combout\ $ (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1291_combout\))))) ) ) # ( !\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ & ( 
-- (!\Banco_Registradores|Equal1~0_combout\ & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1291_combout\)))) # (\Banco_Registradores|Equal1~0_combout\ & (!\Banco_Registradores|registrador~1131_combout\ $ 
-- (((!\MUX_RtIm|saida_MUX[31]~1_combout\) # (!\Banco_Registradores|registrador~1291_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011110111011101110000100010001000111101110111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1131_combout\,
	datac => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1291_combout\,
	datae => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_13|somadorMux|carryOut~0_combout\);

\ULA1|ULA_13|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_13|somadorMux|carryOut~1_combout\ = ( \ULA1|ULA_12|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_13|somadorMux|carryOut~0_combout\ ) ) # ( !\ULA1|ULA_12|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_13|somadorMux|carryOut~0_combout\ & ( 
-- (\ULA1|ULA_12|somadorMux|carryOut~0_combout\ & ((!\Banco_Registradores|saidaA[11]~11_combout\ & (!\ULA1|ULA_10|somadorMux|carryOut~combout\ & \ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[11]~11_combout\ & 
-- ((!\ULA1|ULA_10|somadorMux|carryOut~combout\) # (\ULA1|ULA_11|MUX_entradaB|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010011011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[11]~11_combout\,
	datab => \ULA1|ULA_10|somadorMux|ALT_INV_carryOut~combout\,
	datac => \ULA1|ULA_11|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_12|somadorMux|ALT_INV_carryOut~1_combout\,
	dataf => \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~0_combout\,
	combout => \ULA1|ULA_13|somadorMux|carryOut~1_combout\);

\ULA1|ULA_13|somadorMux|carryOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_13|somadorMux|carryOut~2_combout\ = (\Banco_Registradores|saidaA[13]~13_combout\ & (!\MUX_RtIm|saida_MUX[13]~18_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[13]~13_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[13]~18_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_13|somadorMux|carryOut~2_combout\);

\Banco_Registradores|registrador~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~212_q\);

\Banco_Registradores|registrador~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~468_q\);

\Banco_Registradores|registrador~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~276_q\);

\Banco_Registradores|registrador~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~532_q\);

\Banco_Registradores|registrador~1295\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1295_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~532_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~276_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~468_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~212_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~212_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~468_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~276_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~532_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1295_combout\);

\Banco_Registradores|registrador~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~180_q\);

\Banco_Registradores|registrador~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~436_q\);

\Banco_Registradores|registrador~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~244_q\);

\Banco_Registradores|registrador~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~500_q\);

\Banco_Registradores|registrador~1293\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1293_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~500_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~244_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~436_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~180_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~180_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~436_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~244_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~500_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1293_combout\);

\Banco_Registradores|registrador~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~84_q\);

\Banco_Registradores|registrador~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~340_q\);

\Banco_Registradores|registrador~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~148_q\);

\Banco_Registradores|registrador~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~404_q\);

\Banco_Registradores|registrador~1294\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1294_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~404_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~148_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~340_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~84_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~84_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~340_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~148_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~404_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1294_combout\);

\Banco_Registradores|registrador~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~308_q\);

\Banco_Registradores|registrador~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~116_q\);

\Banco_Registradores|registrador~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~372_q\);

\Banco_Registradores|registrador~1292\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1292_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~372_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~116_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~308_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~52_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~52_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~308_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~116_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~372_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1292_combout\);

\MUX_RtIm|saida_MUX[14]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[14]~37_combout\ = ( !\ROM1|memROM~15_combout\ & ( ((\MUX_RtIm|saida_MUX[31]~1_combout\ & ((!\ROM1|memROM~14_combout\ & ((\Banco_Registradores|registrador~1292_combout\))) # (\ROM1|memROM~14_combout\ & 
-- (\Banco_Registradores|registrador~1293_combout\))))) ) ) # ( \ROM1|memROM~15_combout\ & ( ((\MUX_RtIm|saida_MUX[31]~1_combout\ & ((!\ROM1|memROM~14_combout\ & ((\Banco_Registradores|registrador~1294_combout\))) # (\ROM1|memROM~14_combout\ & 
-- (\Banco_Registradores|registrador~1295_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1295_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1293_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1294_combout\,
	datad => \ROM1|ALT_INV_memROM~14_combout\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datag => \Banco_Registradores|ALT_INV_registrador~1292_combout\,
	combout => \MUX_RtIm|saida_MUX[14]~37_combout\);

\ULA1|ULA_14|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_14|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\Banco_Registradores|saidaA[14]~14_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\MUX_RtIm|saida_MUX[14]~37_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[14]~37_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[14]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000001010000000000011111010000000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[14]~14_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[14]~37_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_14|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_14|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_14|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_14|MUX_Resultado|saida_MUX~0_combout\ ) # ( !\ULA1|ULA_14|MUX_Resultado|saida_MUX~0_combout\ & ( (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_14|somadorMux|carryOut~0_combout\ 
-- $ (((!\ULA1|ULA_13|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_13|somadorMux|carryOut~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111000111111111111111100000000011110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~1_combout\,
	datab => \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~2_combout\,
	datac => \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_14|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_14|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[14]~15_combout\ = (\ULA1|ULA_14|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_14|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[14]~15_combout\);

\Banco_Registradores|registrador~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[14]~15_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~52_q\);

\Banco_Registradores|registrador~1132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1132_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~148_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~116_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~84_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~52_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~52_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~84_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~116_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~148_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1132_combout\);

\Banco_Registradores|registrador~1133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1133_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~276_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~244_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~212_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~180_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~180_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~212_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~244_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~276_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1133_combout\);

\Banco_Registradores|registrador~1134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1134_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~404_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~372_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~340_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~308_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~308_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~340_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~372_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~404_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1134_combout\);

\Banco_Registradores|registrador~1135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1135_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~532_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~500_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~468_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~436_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~436_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~468_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~500_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~532_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1135_combout\);

\Banco_Registradores|registrador~1136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1136_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1135_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1134_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1133_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1132_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1132_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1133_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1134_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1135_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1136_combout\);

\Banco_Registradores|saidaA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[14]~14_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1136_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1136_combout\,
	combout => \Banco_Registradores|saidaA[14]~14_combout\);

\ULA1|ULA_14|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_14|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[14]~14_combout\ $ (!\MUX_RtIm|saida_MUX[14]~37_combout\ $ (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[14]~14_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[14]~37_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_14|somadorMux|carryOut~0_combout\);

\ULA1|ULA_14|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_14|somadorMux|carryOut~1_combout\ = (\Banco_Registradores|saidaA[14]~14_combout\ & (!\MUX_RtIm|saida_MUX[14]~37_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[14]~14_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[14]~37_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_14|somadorMux|carryOut~1_combout\);

\ULA1|ULA_14|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_14|somadorMux|carryOut~combout\ = (!\ULA1|ULA_14|somadorMux|carryOut~1_combout\ & ((!\ULA1|ULA_14|somadorMux|carryOut~0_combout\) # ((!\ULA1|ULA_13|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_13|somadorMux|carryOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000011111000000000001111100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~1_combout\,
	datab => \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~2_combout\,
	datac => \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~1_combout\,
	combout => \ULA1|ULA_14|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~85_q\);

\Banco_Registradores|registrador~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~181_q\);

\Banco_Registradores|registrador~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~213_q\);

\Banco_Registradores|registrador~1296\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1296_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~213_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~181_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~85_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~53_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~53_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~85_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~181_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~213_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1296_combout\);

\Banco_Registradores|registrador~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~309_q\);

\Banco_Registradores|registrador~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~341_q\);

\Banco_Registradores|registrador~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~437_q\);

\Banco_Registradores|registrador~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~469_q\);

\Banco_Registradores|registrador~1297\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1297_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~469_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~437_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~341_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~309_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~309_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~341_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~437_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~469_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1297_combout\);

\Banco_Registradores|registrador~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~117_q\);

\Banco_Registradores|registrador~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~149_q\);

\Banco_Registradores|registrador~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~245_q\);

\Banco_Registradores|registrador~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~277_q\);

\Banco_Registradores|registrador~1298\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1298_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~277_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~245_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~149_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~117_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~117_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~149_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~245_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~277_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1298_combout\);

\Banco_Registradores|registrador~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~373_q\);

\Banco_Registradores|registrador~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~405_q\);

\Banco_Registradores|registrador~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~501_q\);

\Banco_Registradores|registrador~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~533_q\);

\Banco_Registradores|registrador~1299\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1299_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~533_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~501_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~405_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~373_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~373_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~405_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~501_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~533_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1299_combout\);

\Banco_Registradores|registrador~1300\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1300_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1299_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1298_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1297_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1296_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1296_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1297_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1298_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1299_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1300_combout\);

\MUX_RtIm|saida_MUX[15]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[15]~19_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1300_combout\)) # (\MUX_RtIm|saida_MUX[16]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~8_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1300_combout\,
	combout => \MUX_RtIm|saida_MUX[15]~19_combout\);

\ULA1|ULA_15|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[15]~19_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[15]~19_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_15|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_15|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[15]~15_combout\ $ (!\ULA1|ULA_14|somadorMux|carryOut~combout\ $ 
-- (!\ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[15]~15_combout\ & ((\ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[15]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100010001001100111000010001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[15]~15_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_15|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_15|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[15]~16_combout\ = (\ULA1|ULA_15|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_15|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[15]~16_combout\);

\Banco_Registradores|registrador~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[15]~16_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~53_q\);

\Banco_Registradores|registrador~1137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1137_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~437_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~309_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~181_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~53_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~53_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~181_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~309_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~437_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1137_combout\);

\Banco_Registradores|registrador~1138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1138_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~469_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~341_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~213_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~85_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~85_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~213_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~341_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~469_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1138_combout\);

\Banco_Registradores|registrador~1139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1139_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~501_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~373_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~245_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~117_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~117_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~245_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~373_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~501_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1139_combout\);

\Banco_Registradores|registrador~1140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1140_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~533_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~405_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~277_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~149_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~149_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~277_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~405_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~533_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1140_combout\);

\Banco_Registradores|registrador~1141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1141_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1140_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1139_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1138_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1137_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1137_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1138_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1139_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1140_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1141_combout\);

\Banco_Registradores|saidaA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[15]~15_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1141_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1141_combout\,
	combout => \Banco_Registradores|saidaA[15]~15_combout\);

\ULA1|ULA_15|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_15|somadorMux|carryOut~combout\ = ( !\ULA1|ULA_14|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[15]~15_combout\ & ((!\ULA1|ULA_14|somadorMux|carryOut~0_combout\) # 
-- ((!\ULA1|ULA_13|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_13|somadorMux|carryOut~2_combout\)))) ) ) ) # ( \ULA1|ULA_14|somadorMux|carryOut~1_combout\ & ( !\ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[15]~15_combout\ ) 
-- ) ) # ( !\ULA1|ULA_14|somadorMux|carryOut~1_combout\ & ( !\ULA1|ULA_15|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[15]~15_combout\) # ((!\ULA1|ULA_14|somadorMux|carryOut~0_combout\) # ((!\ULA1|ULA_13|somadorMux|carryOut~1_combout\ 
-- & !\ULA1|ULA_13|somadorMux|carryOut~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101010101010101010101010101010100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[15]~15_combout\,
	datab => \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_13|somadorMux|ALT_INV_carryOut~2_combout\,
	datad => \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_14|somadorMux|ALT_INV_carryOut~1_combout\,
	dataf => \ULA1|ULA_15|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_15|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~310_q\);

\Banco_Registradores|registrador~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~118_q\);

\Banco_Registradores|registrador~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~374_q\);

\Banco_Registradores|registrador~1301\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1301_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~374_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~118_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~310_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~54_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~54_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~310_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~118_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~374_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1301_combout\);

\Banco_Registradores|registrador~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~182_q\);

\Banco_Registradores|registrador~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~438_q\);

\Banco_Registradores|registrador~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~246_q\);

\Banco_Registradores|registrador~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~502_q\);

\Banco_Registradores|registrador~1302\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1302_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~502_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~246_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~438_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~182_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~182_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~438_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~246_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~502_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1302_combout\);

\Banco_Registradores|registrador~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~86_q\);

\Banco_Registradores|registrador~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~342_q\);

\Banco_Registradores|registrador~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~150_q\);

\Banco_Registradores|registrador~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~406_q\);

\Banco_Registradores|registrador~1303\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1303_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~406_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~150_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~342_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~86_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~86_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~342_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~150_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~406_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1303_combout\);

\Banco_Registradores|registrador~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~214_q\);

\Banco_Registradores|registrador~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~470_q\);

\Banco_Registradores|registrador~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~278_q\);

\Banco_Registradores|registrador~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~534_q\);

\Banco_Registradores|registrador~1304\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1304_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~534_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~278_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~470_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~214_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~214_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~470_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~278_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~534_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1304_combout\);

\Banco_Registradores|registrador~1305\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1305_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1304_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1303_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1302_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1301_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1301_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1302_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1303_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1304_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1305_combout\);

\Banco_Registradores|saidaB[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaB[16]~0_combout\ = ( \Banco_Registradores|registrador~1305_combout\ & ( (((\ROM1|memROM~15_combout\) # (\ROM1|memROM~14_combout\)) # (\ROM1|memROM~13_combout\)) # (\ROM1|memROM~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~12_combout\,
	datab => \ROM1|ALT_INV_memROM~13_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \ROM1|ALT_INV_memROM~15_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1305_combout\,
	combout => \Banco_Registradores|saidaB[16]~0_combout\);

\MUX_RtIm|saida_MUX[16]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[16]~21_combout\ = ((!\Decoder|OUTPUT\(4) & \Banco_Registradores|saidaB[16]~0_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_saidaB[16]~0_combout\,
	combout => \MUX_RtIm|saida_MUX[16]~21_combout\);

\ULA1|ULA_16|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_16|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_15|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[16]~16_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\MUX_RtIm|saida_MUX[16]~21_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[16]~16_combout\ & (!\MUX_RtIm|saida_MUX[16]~21_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\)))) ) ) ) # ( !\ULA1|ULA_15|somadorMux|carryOut~combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[16]~16_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\MUX_RtIm|saida_MUX[16]~21_combout\ $ (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) # (\Banco_Registradores|saidaA[16]~16_combout\ & (!\MUX_RtIm|saida_MUX[16]~21_combout\ $ ((!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) ) # ( 
-- \ULA1|ULA_15|somadorMux|carryOut~combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[16]~21_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[16]~16_combout\))) ) ) ) # ( !\ULA1|ULA_15|somadorMux|carryOut~combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[16]~21_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # (\Banco_Registradores|saidaA[16]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110110010110000101000110100100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[16]~16_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~21_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_15|somadorMux|ALT_INV_carryOut~combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_16|MUX_Resultado|saida_MUX~0_combout\);

\Decoder|OUTPUT[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder|OUTPUT[3]~0_combout\ = ( !\ROM1|memROM~8_combout\ & ( \ROM1|memROM~9_combout\ & ( (\ROM1|memROM~1_combout\ & (!\ROM1|memROM~5_combout\ & (\ROM1|memROM~6_combout\ & !\ROM1|memROM~7_combout\))) ) ) ) # ( \ROM1|memROM~8_combout\ & ( 
-- !\ROM1|memROM~9_combout\ & ( (!\ROM1|memROM~6_combout\ & ((!\ROM1|memROM~1_combout\) # ((\ROM1|memROM~5_combout\ & !\ROM1|memROM~7_combout\)))) ) ) ) # ( !\ROM1|memROM~8_combout\ & ( !\ROM1|memROM~9_combout\ & ( (!\ROM1|memROM~1_combout\ & 
-- (((!\ROM1|memROM~6_combout\)))) # (\ROM1|memROM~1_combout\ & (!\ROM1|memROM~5_combout\ & (\ROM1|memROM~6_combout\ & !\ROM1|memROM~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010010100000101100001010000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~1_combout\,
	datab => \ROM1|ALT_INV_memROM~5_combout\,
	datac => \ROM1|ALT_INV_memROM~6_combout\,
	datad => \ROM1|ALT_INV_memROM~7_combout\,
	datae => \ROM1|ALT_INV_memROM~8_combout\,
	dataf => \ROM1|ALT_INV_memROM~9_combout\,
	combout => \Decoder|OUTPUT[3]~0_combout\);

\Decoder|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~0_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( 
-- \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000010000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \Decoder|Equal0~0_combout\);

\Decoder|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder|Equal6~0_combout\ = ( \Decoder|Equal0~0_combout\ & ( (\ROM1|memROM~1_combout\ & (!\ROM1|memROM~5_combout\ & (\ROM1|memROM~7_combout\ & !\ROM1|memROM~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~1_combout\,
	datab => \ROM1|ALT_INV_memROM~5_combout\,
	datac => \ROM1|ALT_INV_memROM~7_combout\,
	datad => \ROM1|ALT_INV_memROM~8_combout\,
	datae => \Decoder|ALT_INV_Equal0~0_combout\,
	combout => \Decoder|Equal6~0_combout\);

\RAM_MIPS|memRAM~2171\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2171_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2171_combout\);

\RAM_MIPS|memRAM~2172\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2172_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2171_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2171_combout\,
	combout => \RAM_MIPS|memRAM~2172_combout\);

\RAM_MIPS|memRAM~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~55_q\);

\RAM_MIPS|memRAM~2173\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2173_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2173_combout\);

\RAM_MIPS|memRAM~2174\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2174_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2173_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2173_combout\,
	combout => \RAM_MIPS|memRAM~2174_combout\);

\RAM_MIPS|memRAM~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~87_q\);

\RAM_MIPS|memRAM~2175\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2175_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2175_combout\);

\RAM_MIPS|memRAM~2176\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2176_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2175_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2175_combout\,
	combout => \RAM_MIPS|memRAM~2176_combout\);

\RAM_MIPS|memRAM~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~119_q\);

\RAM_MIPS|memRAM~2177\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2177_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2177_combout\);

\RAM_MIPS|memRAM~2178\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2178_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2177_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2177_combout\,
	combout => \RAM_MIPS|memRAM~2178_combout\);

\RAM_MIPS|memRAM~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~151_q\);

\RAM_MIPS|memRAM~2087\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2087_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~151_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~119_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~87_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~55_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~55_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~87_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~119_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~151_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2087_combout\);

\RAM_MIPS|memRAM~2179\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2179_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2179_combout\);

\RAM_MIPS|memRAM~2180\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2180_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2179_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2179_combout\,
	combout => \RAM_MIPS|memRAM~2180_combout\);

\RAM_MIPS|memRAM~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~183_q\);

\RAM_MIPS|memRAM~2181\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2181_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2181_combout\);

\RAM_MIPS|memRAM~2182\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2182_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2181_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2181_combout\,
	combout => \RAM_MIPS|memRAM~2182_combout\);

\RAM_MIPS|memRAM~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~215_q\);

\RAM_MIPS|memRAM~2183\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2183_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2183_combout\);

\RAM_MIPS|memRAM~2184\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2184_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2183_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2183_combout\,
	combout => \RAM_MIPS|memRAM~2184_combout\);

\RAM_MIPS|memRAM~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~247_q\);

\RAM_MIPS|memRAM~2185\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2185_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2185_combout\);

\RAM_MIPS|memRAM~2186\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2186_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2185_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2185_combout\,
	combout => \RAM_MIPS|memRAM~2186_combout\);

\RAM_MIPS|memRAM~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~279_q\);

\RAM_MIPS|memRAM~2088\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2088_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~279_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~247_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~215_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~183_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~183_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~215_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~247_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~279_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2088_combout\);

\RAM_MIPS|memRAM~2187\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2187_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2187_combout\);

\RAM_MIPS|memRAM~2188\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2188_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2187_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2187_combout\,
	combout => \RAM_MIPS|memRAM~2188_combout\);

\RAM_MIPS|memRAM~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~311_q\);

\RAM_MIPS|memRAM~2189\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2189_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2189_combout\);

\RAM_MIPS|memRAM~2190\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2190_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2189_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2189_combout\,
	combout => \RAM_MIPS|memRAM~2190_combout\);

\RAM_MIPS|memRAM~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~343_q\);

\RAM_MIPS|memRAM~2191\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2191_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2191_combout\);

\RAM_MIPS|memRAM~2192\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2192_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2191_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2191_combout\,
	combout => \RAM_MIPS|memRAM~2192_combout\);

\RAM_MIPS|memRAM~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~375_q\);

\RAM_MIPS|memRAM~2193\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2193_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2193_combout\);

\RAM_MIPS|memRAM~2194\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2194_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2193_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2193_combout\,
	combout => \RAM_MIPS|memRAM~2194_combout\);

\RAM_MIPS|memRAM~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~407_q\);

\RAM_MIPS|memRAM~2089\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2089_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~407_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~375_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~343_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~311_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~311_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~343_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~375_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~407_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2089_combout\);

\RAM_MIPS|memRAM~2195\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2195_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2195_combout\);

\RAM_MIPS|memRAM~2196\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2196_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2195_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2195_combout\,
	combout => \RAM_MIPS|memRAM~2196_combout\);

\RAM_MIPS|memRAM~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~439_q\);

\RAM_MIPS|memRAM~2197\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2197_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2197_combout\);

\RAM_MIPS|memRAM~2198\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2198_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2197_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2197_combout\,
	combout => \RAM_MIPS|memRAM~2198_combout\);

\RAM_MIPS|memRAM~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~471_q\);

\RAM_MIPS|memRAM~2199\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2199_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2199_combout\);

\RAM_MIPS|memRAM~2200\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2200_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2199_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2199_combout\,
	combout => \RAM_MIPS|memRAM~2200_combout\);

\RAM_MIPS|memRAM~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~503_q\);

\RAM_MIPS|memRAM~2201\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2201_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2201_combout\);

\RAM_MIPS|memRAM~2202\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2202_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2201_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2201_combout\,
	combout => \RAM_MIPS|memRAM~2202_combout\);

\RAM_MIPS|memRAM~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~535_q\);

\RAM_MIPS|memRAM~2090\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2090_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~535_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~503_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~471_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~439_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~439_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~471_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~503_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~535_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2090_combout\);

\RAM_MIPS|memRAM~2091\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2091_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2090_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2089_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2088_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2087_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2087_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2088_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2089_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2090_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2091_combout\);

\RAM_MIPS|memRAM~2203\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2203_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2203_combout\);

\RAM_MIPS|memRAM~2204\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2204_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2203_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2203_combout\,
	combout => \RAM_MIPS|memRAM~2204_combout\);

\RAM_MIPS|memRAM~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~567_q\);

\RAM_MIPS|memRAM~2205\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2205_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2205_combout\);

\RAM_MIPS|memRAM~2206\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2206_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2205_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2205_combout\,
	combout => \RAM_MIPS|memRAM~2206_combout\);

\RAM_MIPS|memRAM~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~695_q\);

\RAM_MIPS|memRAM~2207\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2207_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2207_combout\);

\RAM_MIPS|memRAM~2208\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2208_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2207_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2207_combout\,
	combout => \RAM_MIPS|memRAM~2208_combout\);

\RAM_MIPS|memRAM~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~823_q\);

\RAM_MIPS|memRAM~2209\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2209_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2209_combout\);

\RAM_MIPS|memRAM~2210\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2210_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2209_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2209_combout\,
	combout => \RAM_MIPS|memRAM~2210_combout\);

\RAM_MIPS|memRAM~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~951_q\);

\RAM_MIPS|memRAM~2092\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2092_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~951_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~823_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~695_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~567_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~567_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~695_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~823_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~951_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2092_combout\);

\RAM_MIPS|memRAM~2211\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2211_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2211_combout\);

\RAM_MIPS|memRAM~2212\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2212_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2211_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2211_combout\,
	combout => \RAM_MIPS|memRAM~2212_combout\);

\RAM_MIPS|memRAM~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~599_q\);

\RAM_MIPS|memRAM~2213\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2213_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2213_combout\);

\RAM_MIPS|memRAM~2214\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2214_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2213_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2213_combout\,
	combout => \RAM_MIPS|memRAM~2214_combout\);

\RAM_MIPS|memRAM~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~727_q\);

\RAM_MIPS|memRAM~2215\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2215_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2215_combout\);

\RAM_MIPS|memRAM~2216\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2216_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2215_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2215_combout\,
	combout => \RAM_MIPS|memRAM~2216_combout\);

\RAM_MIPS|memRAM~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~855_q\);

\RAM_MIPS|memRAM~2217\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2217_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2217_combout\);

\RAM_MIPS|memRAM~2218\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2218_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2217_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2217_combout\,
	combout => \RAM_MIPS|memRAM~2218_combout\);

\RAM_MIPS|memRAM~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~983_q\);

\RAM_MIPS|memRAM~2093\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2093_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~983_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~855_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~727_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~599_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~599_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~727_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~855_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~983_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2093_combout\);

\RAM_MIPS|memRAM~2219\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2219_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2219_combout\);

\RAM_MIPS|memRAM~2220\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2220_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2219_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2219_combout\,
	combout => \RAM_MIPS|memRAM~2220_combout\);

\RAM_MIPS|memRAM~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~631_q\);

\RAM_MIPS|memRAM~2221\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2221_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2221_combout\);

\RAM_MIPS|memRAM~2222\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2222_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2221_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2221_combout\,
	combout => \RAM_MIPS|memRAM~2222_combout\);

\RAM_MIPS|memRAM~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~759_q\);

\RAM_MIPS|memRAM~2223\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2223_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2223_combout\);

\RAM_MIPS|memRAM~2224\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2224_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2223_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2223_combout\,
	combout => \RAM_MIPS|memRAM~2224_combout\);

\RAM_MIPS|memRAM~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~887_q\);

\RAM_MIPS|memRAM~2225\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2225_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2225_combout\);

\RAM_MIPS|memRAM~2226\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2226_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2225_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2225_combout\,
	combout => \RAM_MIPS|memRAM~2226_combout\);

\RAM_MIPS|memRAM~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1015_q\);

\RAM_MIPS|memRAM~2094\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2094_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1015_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~887_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~759_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~631_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~631_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~759_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~887_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1015_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2094_combout\);

\RAM_MIPS|memRAM~2227\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2227_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2227_combout\);

\RAM_MIPS|memRAM~2228\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2228_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2227_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2227_combout\,
	combout => \RAM_MIPS|memRAM~2228_combout\);

\RAM_MIPS|memRAM~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~663_q\);

\RAM_MIPS|memRAM~2229\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2229_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2229_combout\);

\RAM_MIPS|memRAM~2230\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2230_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2229_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2229_combout\,
	combout => \RAM_MIPS|memRAM~2230_combout\);

\RAM_MIPS|memRAM~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~791_q\);

\RAM_MIPS|memRAM~2231\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2231_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2231_combout\);

\RAM_MIPS|memRAM~2232\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2232_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2231_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2231_combout\,
	combout => \RAM_MIPS|memRAM~2232_combout\);

\RAM_MIPS|memRAM~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~919_q\);

\RAM_MIPS|memRAM~2233\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2233_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2233_combout\);

\RAM_MIPS|memRAM~2234\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2234_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2233_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2233_combout\,
	combout => \RAM_MIPS|memRAM~2234_combout\);

\RAM_MIPS|memRAM~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1047_q\);

\RAM_MIPS|memRAM~2095\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2095_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1047_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~919_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~791_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~663_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~663_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~791_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~919_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1047_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2095_combout\);

\RAM_MIPS|memRAM~2096\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2096_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2095_combout\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2094_combout\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2093_combout\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2092_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2092_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2093_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2094_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2095_combout\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2096_combout\);

\RAM_MIPS|memRAM~2235\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2235_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2235_combout\);

\RAM_MIPS|memRAM~2236\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2236_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2235_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2235_combout\,
	combout => \RAM_MIPS|memRAM~2236_combout\);

\RAM_MIPS|memRAM~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1079_q\);

\RAM_MIPS|memRAM~2237\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2237_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2237_combout\);

\RAM_MIPS|memRAM~2238\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2238_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2237_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2237_combout\,
	combout => \RAM_MIPS|memRAM~2238_combout\);

\RAM_MIPS|memRAM~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1111_q\);

\RAM_MIPS|memRAM~2239\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2239_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2239_combout\);

\RAM_MIPS|memRAM~2240\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2240_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2239_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2239_combout\,
	combout => \RAM_MIPS|memRAM~2240_combout\);

\RAM_MIPS|memRAM~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1143_q\);

\RAM_MIPS|memRAM~2241\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2241_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2241_combout\);

\RAM_MIPS|memRAM~2242\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2242_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2241_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2241_combout\,
	combout => \RAM_MIPS|memRAM~2242_combout\);

\RAM_MIPS|memRAM~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1175_q\);

\RAM_MIPS|memRAM~2097\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2097_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1175_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1143_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1111_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1079_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1079_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1111_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1143_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1175_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2097_combout\);

\RAM_MIPS|memRAM~2243\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2243_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2243_combout\);

\RAM_MIPS|memRAM~2244\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2244_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2243_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2243_combout\,
	combout => \RAM_MIPS|memRAM~2244_combout\);

\RAM_MIPS|memRAM~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1207_q\);

\RAM_MIPS|memRAM~2245\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2245_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2245_combout\);

\RAM_MIPS|memRAM~2246\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2246_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2245_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2245_combout\,
	combout => \RAM_MIPS|memRAM~2246_combout\);

\RAM_MIPS|memRAM~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1239_q\);

\RAM_MIPS|memRAM~2247\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2247_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2247_combout\);

\RAM_MIPS|memRAM~2248\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2248_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2247_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2247_combout\,
	combout => \RAM_MIPS|memRAM~2248_combout\);

\RAM_MIPS|memRAM~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1271_q\);

\RAM_MIPS|memRAM~2249\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2249_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2249_combout\);

\RAM_MIPS|memRAM~2250\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2250_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2249_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2249_combout\,
	combout => \RAM_MIPS|memRAM~2250_combout\);

\RAM_MIPS|memRAM~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1303_q\);

\RAM_MIPS|memRAM~2098\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2098_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1303_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1271_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1239_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1207_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1207_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1239_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1271_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1303_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2098_combout\);

\RAM_MIPS|memRAM~2251\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2251_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2251_combout\);

\RAM_MIPS|memRAM~2252\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2252_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2251_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2251_combout\,
	combout => \RAM_MIPS|memRAM~2252_combout\);

\RAM_MIPS|memRAM~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1335_q\);

\RAM_MIPS|memRAM~2253\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2253_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2253_combout\);

\RAM_MIPS|memRAM~2254\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2254_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2253_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2253_combout\,
	combout => \RAM_MIPS|memRAM~2254_combout\);

\RAM_MIPS|memRAM~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1367_q\);

\RAM_MIPS|memRAM~2255\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2255_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2255_combout\);

\RAM_MIPS|memRAM~2256\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2256_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2255_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2255_combout\,
	combout => \RAM_MIPS|memRAM~2256_combout\);

\RAM_MIPS|memRAM~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1399_q\);

\RAM_MIPS|memRAM~2257\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2257_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2257_combout\);

\RAM_MIPS|memRAM~2258\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2258_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2257_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2257_combout\,
	combout => \RAM_MIPS|memRAM~2258_combout\);

\RAM_MIPS|memRAM~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1431_q\);

\RAM_MIPS|memRAM~2099\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2099_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1431_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1399_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1367_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1335_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1335_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1367_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1399_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1431_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2099_combout\);

\RAM_MIPS|memRAM~2259\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2259_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2259_combout\);

\RAM_MIPS|memRAM~2260\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2260_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2259_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2259_combout\,
	combout => \RAM_MIPS|memRAM~2260_combout\);

\RAM_MIPS|memRAM~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1463_q\);

\RAM_MIPS|memRAM~2261\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2261_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2261_combout\);

\RAM_MIPS|memRAM~2262\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2262_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2261_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2261_combout\,
	combout => \RAM_MIPS|memRAM~2262_combout\);

\RAM_MIPS|memRAM~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1495_q\);

\RAM_MIPS|memRAM~2263\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2263_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2263_combout\);

\RAM_MIPS|memRAM~2264\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2264_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2263_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2263_combout\,
	combout => \RAM_MIPS|memRAM~2264_combout\);

\RAM_MIPS|memRAM~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1527_q\);

\RAM_MIPS|memRAM~2265\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2265_combout\ = ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2265_combout\);

\RAM_MIPS|memRAM~2266\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2266_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2265_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2265_combout\,
	combout => \RAM_MIPS|memRAM~2266_combout\);

\RAM_MIPS|memRAM~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1559_q\);

\RAM_MIPS|memRAM~2100\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2100_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1559_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1527_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1495_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1463_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1463_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1495_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1527_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1559_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2100_combout\);

\RAM_MIPS|memRAM~2101\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2101_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2100_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2099_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2098_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2097_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2097_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2098_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2099_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2100_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2101_combout\);

\RAM_MIPS|memRAM~2267\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2267_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2267_combout\);

\RAM_MIPS|memRAM~2268\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2268_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2267_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2267_combout\,
	combout => \RAM_MIPS|memRAM~2268_combout\);

\RAM_MIPS|memRAM~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1591_q\);

\RAM_MIPS|memRAM~2269\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2269_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2269_combout\);

\RAM_MIPS|memRAM~2270\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2270_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2269_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2269_combout\,
	combout => \RAM_MIPS|memRAM~2270_combout\);

\RAM_MIPS|memRAM~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1719_q\);

\RAM_MIPS|memRAM~2271\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2271_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2271_combout\);

\RAM_MIPS|memRAM~2272\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2272_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2271_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2271_combout\,
	combout => \RAM_MIPS|memRAM~2272_combout\);

\RAM_MIPS|memRAM~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1847_q\);

\RAM_MIPS|memRAM~2273\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2273_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2273_combout\);

\RAM_MIPS|memRAM~2274\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2274_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2273_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2273_combout\,
	combout => \RAM_MIPS|memRAM~2274_combout\);

\RAM_MIPS|memRAM~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1975_q\);

\RAM_MIPS|memRAM~2102\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2102_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1975_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1847_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1719_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1591_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1591_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1719_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1847_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1975_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2102_combout\);

\RAM_MIPS|memRAM~2275\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2275_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2275_combout\);

\RAM_MIPS|memRAM~2276\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2276_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2275_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2275_combout\,
	combout => \RAM_MIPS|memRAM~2276_combout\);

\RAM_MIPS|memRAM~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1623_q\);

\RAM_MIPS|memRAM~2277\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2277_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2277_combout\);

\RAM_MIPS|memRAM~2278\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2278_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2277_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2277_combout\,
	combout => \RAM_MIPS|memRAM~2278_combout\);

\RAM_MIPS|memRAM~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1751_q\);

\RAM_MIPS|memRAM~2279\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2279_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2279_combout\);

\RAM_MIPS|memRAM~2280\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2280_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2279_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2279_combout\,
	combout => \RAM_MIPS|memRAM~2280_combout\);

\RAM_MIPS|memRAM~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1879_q\);

\RAM_MIPS|memRAM~2281\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2281_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2281_combout\);

\RAM_MIPS|memRAM~2282\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2282_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2281_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2281_combout\,
	combout => \RAM_MIPS|memRAM~2282_combout\);

\RAM_MIPS|memRAM~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2007_q\);

\RAM_MIPS|memRAM~2103\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2103_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2007_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1879_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1751_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1623_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1623_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1751_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1879_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2007_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2103_combout\);

\RAM_MIPS|memRAM~2283\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2283_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2283_combout\);

\RAM_MIPS|memRAM~2284\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2284_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2283_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2283_combout\,
	combout => \RAM_MIPS|memRAM~2284_combout\);

\RAM_MIPS|memRAM~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1655_q\);

\RAM_MIPS|memRAM~2285\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2285_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2285_combout\);

\RAM_MIPS|memRAM~2286\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2286_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2285_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2285_combout\,
	combout => \RAM_MIPS|memRAM~2286_combout\);

\RAM_MIPS|memRAM~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1783_q\);

\RAM_MIPS|memRAM~2287\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2287_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2287_combout\);

\RAM_MIPS|memRAM~2288\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2288_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2287_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2287_combout\,
	combout => \RAM_MIPS|memRAM~2288_combout\);

\RAM_MIPS|memRAM~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1911_q\);

\RAM_MIPS|memRAM~2289\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2289_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2289_combout\);

\RAM_MIPS|memRAM~2290\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2290_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2289_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2289_combout\,
	combout => \RAM_MIPS|memRAM~2290_combout\);

\RAM_MIPS|memRAM~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2039_q\);

\RAM_MIPS|memRAM~2104\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2104_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2039_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1911_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1783_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1655_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1655_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1783_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1911_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2039_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2104_combout\);

\RAM_MIPS|memRAM~2291\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2291_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2291_combout\);

\RAM_MIPS|memRAM~2292\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2292_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2291_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2291_combout\,
	combout => \RAM_MIPS|memRAM~2292_combout\);

\RAM_MIPS|memRAM~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1687_q\);

\RAM_MIPS|memRAM~2293\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2293_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2293_combout\);

\RAM_MIPS|memRAM~2294\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2294_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2293_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2293_combout\,
	combout => \RAM_MIPS|memRAM~2294_combout\);

\RAM_MIPS|memRAM~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1815_q\);

\RAM_MIPS|memRAM~2295\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2295_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2295_combout\);

\RAM_MIPS|memRAM~2296\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2296_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2295_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2295_combout\,
	combout => \RAM_MIPS|memRAM~2296_combout\);

\RAM_MIPS|memRAM~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1943_q\);

\RAM_MIPS|memRAM~2297\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2297_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( (\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & (\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & 
-- (\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2297_combout\);

\RAM_MIPS|memRAM~2298\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2298_combout\ = (\Decoder|Equal6~0_combout\ & \RAM_MIPS|memRAM~2297_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal6~0_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2297_combout\,
	combout => \RAM_MIPS|memRAM~2298_combout\);

\RAM_MIPS|memRAM~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[16]~0_combout\,
	ena => \RAM_MIPS|memRAM~2298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2071_q\);

\RAM_MIPS|memRAM~2105\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2105_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2071_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1943_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1815_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1687_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1687_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1815_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1943_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2071_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2105_combout\);

\RAM_MIPS|memRAM~2106\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2106_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2105_combout\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2104_combout\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2103_combout\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2102_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2102_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2103_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2104_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2105_combout\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2106_combout\);

\RAM_MIPS|memRAM~2107\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2107_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2106_combout\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2101_combout\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2096_combout\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2091_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2091_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2096_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2101_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2106_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2107_combout\);

\MUX_ULA_Banco|saida_MUX[19]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[19]~33_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & !\PC|DOUT\(3))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( !\PC|DOUT\(2) $ (((!\PC|DOUT\(5)) # ((!\PC|DOUT\(4)) # (!\PC|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \MUX_ULA_Banco|saida_MUX[19]~33_combout\);

\MUX_ULA_Banco|saida_MUX[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[16]~17_combout\ = ( \MUX_ULA_Banco|saida_MUX[19]~33_combout\ & ( (\ROM1|memROM~11_combout\ & \Decoder|OUTPUT[3]~0_combout\) ) ) # ( !\MUX_ULA_Banco|saida_MUX[19]~33_combout\ & ( (!\Decoder|OUTPUT[3]~0_combout\ & 
-- ((\RAM_MIPS|memRAM~2107_combout\))) # (\Decoder|OUTPUT[3]~0_combout\ & (\ULA1|ULA_16|MUX_Resultado|saida_MUX~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~11_combout\,
	datab => \ULA1|ULA_16|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \Decoder|ALT_INV_OUTPUT[3]~0_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2107_combout\,
	datae => \MUX_ULA_Banco|ALT_INV_saida_MUX[19]~33_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[16]~17_combout\);

\Banco_Registradores|registrador~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[16]~17_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~54_q\);

\Banco_Registradores|registrador~1142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1142_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~150_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~118_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~86_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~54_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~54_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~86_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~118_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~150_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1142_combout\);

\Banco_Registradores|registrador~1143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1143_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~278_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~246_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~214_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~182_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~182_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~214_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~246_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~278_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1143_combout\);

\Banco_Registradores|registrador~1144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1144_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~406_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~374_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~342_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~310_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~310_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~342_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~374_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~406_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1144_combout\);

\Banco_Registradores|registrador~1145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1145_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~534_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~502_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~470_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~438_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~438_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~470_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~502_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~534_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1145_combout\);

\Banco_Registradores|registrador~1146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1146_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1145_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1144_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1143_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1142_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1142_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1143_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1144_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1145_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1146_combout\);

\Banco_Registradores|saidaA[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[16]~16_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1146_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1146_combout\,
	combout => \Banco_Registradores|saidaA[16]~16_combout\);

\ULA1|ULA_16|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_16|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[16]~16_combout\ $ (!\MUX_RtIm|saida_MUX[16]~21_combout\ $ (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[16]~16_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~21_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_16|somadorMux|carryOut~0_combout\);

\ULA1|ULA_16|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_16|somadorMux|carryOut~1_combout\ = (\Banco_Registradores|saidaA[16]~16_combout\ & (!\MUX_RtIm|saida_MUX[16]~21_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[16]~16_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~21_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_16|somadorMux|carryOut~1_combout\);

\Banco_Registradores|registrador~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~87_q\);

\Banco_Registradores|registrador~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~183_q\);

\Banco_Registradores|registrador~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~215_q\);

\Banco_Registradores|registrador~1306\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1306_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~215_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~183_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~87_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~55_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~55_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~87_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~183_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~215_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1306_combout\);

\Banco_Registradores|registrador~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~311_q\);

\Banco_Registradores|registrador~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~343_q\);

\Banco_Registradores|registrador~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~439_q\);

\Banco_Registradores|registrador~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~471_q\);

\Banco_Registradores|registrador~1307\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1307_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~471_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~439_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~343_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~311_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~311_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~343_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~439_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~471_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1307_combout\);

\Banco_Registradores|registrador~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~119_q\);

\Banco_Registradores|registrador~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~151_q\);

\Banco_Registradores|registrador~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~247_q\);

\Banco_Registradores|registrador~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~279_q\);

\Banco_Registradores|registrador~1308\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1308_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~279_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~247_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~151_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~119_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~119_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~151_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~247_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~279_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1308_combout\);

\Banco_Registradores|registrador~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~375_q\);

\Banco_Registradores|registrador~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~407_q\);

\Banco_Registradores|registrador~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~503_q\);

\Banco_Registradores|registrador~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~535_q\);

\Banco_Registradores|registrador~1309\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1309_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~535_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~503_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~407_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~375_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~375_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~407_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~503_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~535_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1309_combout\);

\Banco_Registradores|registrador~1310\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1310_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1309_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1308_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1307_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1306_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1306_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1307_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1308_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1309_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1310_combout\);

\Banco_Registradores|saidaB[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaB[17]~1_combout\ = ( \Banco_Registradores|registrador~1310_combout\ & ( (((\ROM1|memROM~15_combout\) # (\ROM1|memROM~14_combout\)) # (\ROM1|memROM~13_combout\)) # (\ROM1|memROM~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~12_combout\,
	datab => \ROM1|ALT_INV_memROM~13_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \ROM1|ALT_INV_memROM~15_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1310_combout\,
	combout => \Banco_Registradores|saidaB[17]~1_combout\);

\MUX_RtIm|saida_MUX[17]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[17]~22_combout\ = ((!\Decoder|OUTPUT\(4) & \Banco_Registradores|saidaB[17]~1_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_saidaB[17]~1_combout\,
	combout => \MUX_RtIm|saida_MUX[17]~22_combout\);

\ULA1|ULA_17|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_17|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\Banco_Registradores|saidaA[17]~17_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\MUX_RtIm|saida_MUX[17]~22_combout\ $ 
-- (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\MUX_RtIm|saida_MUX[17]~22_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)) # 
-- (\Banco_Registradores|saidaA[17]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000001010000000000011111010000000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[17]~17_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[17]~22_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_17|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_17|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_17|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_17|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( !\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_17|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_17|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_17|somadorMux|carryOut~0_combout\ $ (((!\ULA1|ULA_16|somadorMux|carryOut~1_combout\ 
-- & ((!\ULA1|ULA_16|somadorMux|carryOut~0_combout\) # (\ULA1|ULA_15|somadorMux|carryOut~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_15|somadorMux|ALT_INV_carryOut~combout\,
	datab => \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~0_combout\,
	datac => \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_17|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_17|MUX_Resultado|saida_MUX~1_combout\);

\RAM_MIPS|memRAM~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~56_q\);

\RAM_MIPS|memRAM~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~568_q\);

\RAM_MIPS|memRAM~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1080_q\);

\RAM_MIPS|memRAM~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1592_q\);

\RAM_MIPS|memRAM~2108\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2108_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1592_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1080_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~568_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~56_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~56_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~568_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1080_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1592_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2108_combout\);

\RAM_MIPS|memRAM~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~184_q\);

\RAM_MIPS|memRAM~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~696_q\);

\RAM_MIPS|memRAM~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1208_q\);

\RAM_MIPS|memRAM~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1720_q\);

\RAM_MIPS|memRAM~2109\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2109_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1720_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1208_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~696_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~184_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~696_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1208_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1720_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2109_combout\);

\RAM_MIPS|memRAM~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~312_q\);

\RAM_MIPS|memRAM~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~824_q\);

\RAM_MIPS|memRAM~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1336_q\);

\RAM_MIPS|memRAM~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1848_q\);

\RAM_MIPS|memRAM~2110\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2110_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1848_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1336_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~824_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~312_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~312_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~824_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1336_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1848_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2110_combout\);

\RAM_MIPS|memRAM~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~440_q\);

\RAM_MIPS|memRAM~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~952_q\);

\RAM_MIPS|memRAM~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1464_q\);

\RAM_MIPS|memRAM~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1976_q\);

\RAM_MIPS|memRAM~2111\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2111_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1976_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1464_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~952_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~440_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~440_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~952_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1464_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1976_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2111_combout\);

\RAM_MIPS|memRAM~2112\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2112_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2111_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2110_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2109_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2108_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2108_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2109_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2110_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2111_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2112_combout\);

\RAM_MIPS|memRAM~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~88_q\);

\RAM_MIPS|memRAM~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~600_q\);

\RAM_MIPS|memRAM~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1112_q\);

\RAM_MIPS|memRAM~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1624_q\);

\RAM_MIPS|memRAM~2113\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2113_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1624_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1112_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~600_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~88_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~88_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~600_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1112_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1624_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2113_combout\);

\RAM_MIPS|memRAM~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~216_q\);

\RAM_MIPS|memRAM~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~728_q\);

\RAM_MIPS|memRAM~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1240_q\);

\RAM_MIPS|memRAM~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1752_q\);

\RAM_MIPS|memRAM~2114\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2114_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1752_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1240_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~728_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~216_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~216_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~728_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1240_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1752_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2114_combout\);

\RAM_MIPS|memRAM~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~344_q\);

\RAM_MIPS|memRAM~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~856_q\);

\RAM_MIPS|memRAM~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1368_q\);

\RAM_MIPS|memRAM~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1880_q\);

\RAM_MIPS|memRAM~2115\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2115_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1880_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1368_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~856_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~344_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~344_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~856_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1368_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1880_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2115_combout\);

\RAM_MIPS|memRAM~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~472_q\);

\RAM_MIPS|memRAM~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~984_q\);

\RAM_MIPS|memRAM~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1496_q\);

\RAM_MIPS|memRAM~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2008_q\);

\RAM_MIPS|memRAM~2116\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2116_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2008_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1496_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~984_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~472_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~472_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~984_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1496_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2008_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2116_combout\);

\RAM_MIPS|memRAM~2117\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2117_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2116_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2115_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2114_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2113_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2113_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2114_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2115_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2116_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2117_combout\);

\RAM_MIPS|memRAM~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~120_q\);

\RAM_MIPS|memRAM~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~632_q\);

\RAM_MIPS|memRAM~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1144_q\);

\RAM_MIPS|memRAM~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1656_q\);

\RAM_MIPS|memRAM~2118\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2118_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1656_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1144_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~632_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~120_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~120_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~632_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1144_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1656_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2118_combout\);

\RAM_MIPS|memRAM~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~248_q\);

\RAM_MIPS|memRAM~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~760_q\);

\RAM_MIPS|memRAM~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1272_q\);

\RAM_MIPS|memRAM~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1784_q\);

\RAM_MIPS|memRAM~2119\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2119_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1784_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1272_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~760_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~248_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~248_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~760_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1272_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1784_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2119_combout\);

\RAM_MIPS|memRAM~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~376_q\);

\RAM_MIPS|memRAM~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~888_q\);

\RAM_MIPS|memRAM~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1400_q\);

\RAM_MIPS|memRAM~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1912_q\);

\RAM_MIPS|memRAM~2120\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2120_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1912_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1400_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~888_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~376_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~376_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~888_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1400_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1912_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2120_combout\);

\RAM_MIPS|memRAM~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~504_q\);

\RAM_MIPS|memRAM~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1016_q\);

\RAM_MIPS|memRAM~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1528_q\);

\RAM_MIPS|memRAM~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2040_q\);

\RAM_MIPS|memRAM~2121\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2121_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2040_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1528_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1016_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~504_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~504_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1016_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1528_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2040_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2121_combout\);

\RAM_MIPS|memRAM~2122\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2122_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2121_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2120_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2119_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2118_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2118_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2119_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2120_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2121_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2122_combout\);

\RAM_MIPS|memRAM~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~152_q\);

\RAM_MIPS|memRAM~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~664_q\);

\RAM_MIPS|memRAM~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1176_q\);

\RAM_MIPS|memRAM~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1688_q\);

\RAM_MIPS|memRAM~2123\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2123_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1688_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1176_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~664_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~152_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~152_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~664_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1176_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1688_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2123_combout\);

\RAM_MIPS|memRAM~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~280_q\);

\RAM_MIPS|memRAM~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~792_q\);

\RAM_MIPS|memRAM~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1304_q\);

\RAM_MIPS|memRAM~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1816_q\);

\RAM_MIPS|memRAM~2124\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2124_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1816_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1304_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~792_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~280_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~280_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~792_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1304_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1816_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2124_combout\);

\RAM_MIPS|memRAM~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~408_q\);

\RAM_MIPS|memRAM~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~920_q\);

\RAM_MIPS|memRAM~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1432_q\);

\RAM_MIPS|memRAM~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1944_q\);

\RAM_MIPS|memRAM~2125\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2125_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1944_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1432_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~920_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~408_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~408_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~920_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1432_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1944_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2125_combout\);

\RAM_MIPS|memRAM~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~536_q\);

\RAM_MIPS|memRAM~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1048_q\);

\RAM_MIPS|memRAM~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1560_q\);

\RAM_MIPS|memRAM~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[17]~1_combout\,
	ena => \RAM_MIPS|memRAM~2298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2072_q\);

\RAM_MIPS|memRAM~2126\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2126_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2072_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1560_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1048_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~536_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~536_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1048_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1560_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2072_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2126_combout\);

\RAM_MIPS|memRAM~2127\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2127_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2126_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2125_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2124_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2123_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2123_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2124_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2125_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2126_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2127_combout\);

\RAM_MIPS|memRAM~2128\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2128_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2127_combout\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2122_combout\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2117_combout\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2112_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2112_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2117_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2122_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2127_combout\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2128_combout\);

\MUX_ULA_Banco|saida_MUX[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[17]~18_combout\ = (!\MUX_ULA_Banco|saida_MUX[19]~33_combout\ & ((!\Decoder|OUTPUT[3]~0_combout\ & ((\RAM_MIPS|memRAM~2128_combout\))) # (\Decoder|OUTPUT[3]~0_combout\ & (\ULA1|ULA_17|MUX_Resultado|saida_MUX~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_17|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \Decoder|ALT_INV_OUTPUT[3]~0_combout\,
	datac => \MUX_ULA_Banco|ALT_INV_saida_MUX[19]~33_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2128_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[17]~18_combout\);

\Banco_Registradores|registrador~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[17]~18_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~55_q\);

\Banco_Registradores|registrador~1147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1147_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~439_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~311_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~183_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~55_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~55_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~183_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~311_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~439_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1147_combout\);

\Banco_Registradores|registrador~1148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1148_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~471_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~343_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~215_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~87_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~87_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~215_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~343_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~471_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1148_combout\);

\Banco_Registradores|registrador~1149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1149_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~503_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~375_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~247_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~119_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~119_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~247_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~375_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~503_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1149_combout\);

\Banco_Registradores|registrador~1150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1150_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~535_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~407_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~279_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~151_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~151_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~279_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~407_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~535_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1150_combout\);

\Banco_Registradores|registrador~1151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1151_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1150_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1149_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1148_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1147_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1147_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1148_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1149_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1150_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1151_combout\);

\Banco_Registradores|saidaA[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[17]~17_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1151_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1151_combout\,
	combout => \Banco_Registradores|saidaA[17]~17_combout\);

\ULA1|ULA_17|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_17|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[17]~17_combout\ $ (!\MUX_RtIm|saida_MUX[17]~22_combout\ $ (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[17]~17_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[17]~22_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_17|somadorMux|carryOut~0_combout\);

\ULA1|ULA_17|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_17|somadorMux|carryOut~1_combout\ = (\Banco_Registradores|saidaA[17]~17_combout\ & (!\MUX_RtIm|saida_MUX[17]~22_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[17]~17_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[17]~22_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_17|somadorMux|carryOut~1_combout\);

\ULA1|ULA_17|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_17|somadorMux|carryOut~combout\ = ( !\ULA1|ULA_17|somadorMux|carryOut~1_combout\ & ( (!\ULA1|ULA_17|somadorMux|carryOut~0_combout\) # ((!\ULA1|ULA_16|somadorMux|carryOut~1_combout\ & ((!\ULA1|ULA_16|somadorMux|carryOut~0_combout\) # 
-- (\ULA1|ULA_15|somadorMux|carryOut~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111010000000000000000000011111111110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_15|somadorMux|ALT_INV_carryOut~combout\,
	datab => \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~0_combout\,
	datac => \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~1_combout\,
	combout => \ULA1|ULA_17|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~312_q\);

\Banco_Registradores|registrador~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~120_q\);

\Banco_Registradores|registrador~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~376_q\);

\Banco_Registradores|registrador~1311\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1311_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~376_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~120_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~312_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~56_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~56_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~312_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~120_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~376_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1311_combout\);

\Banco_Registradores|registrador~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~184_q\);

\Banco_Registradores|registrador~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~440_q\);

\Banco_Registradores|registrador~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~248_q\);

\Banco_Registradores|registrador~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~504_q\);

\Banco_Registradores|registrador~1312\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1312_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~504_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~248_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~440_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~184_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~440_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~248_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~504_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1312_combout\);

\Banco_Registradores|registrador~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~88_q\);

\Banco_Registradores|registrador~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~344_q\);

\Banco_Registradores|registrador~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~152_q\);

\Banco_Registradores|registrador~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~408_q\);

\Banco_Registradores|registrador~1313\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1313_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~408_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~152_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~344_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~88_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~88_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~344_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~152_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~408_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1313_combout\);

\Banco_Registradores|registrador~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~216_q\);

\Banco_Registradores|registrador~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~472_q\);

\Banco_Registradores|registrador~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~280_q\);

\Banco_Registradores|registrador~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~536_q\);

\Banco_Registradores|registrador~1314\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1314_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~536_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~280_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~472_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~216_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~216_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~472_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~280_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~536_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1314_combout\);

\Banco_Registradores|registrador~1315\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1315_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1314_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1313_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1312_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1311_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1311_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1312_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1313_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1314_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1315_combout\);

\Banco_Registradores|saidaB[18]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaB[18]~2_combout\ = ( \Banco_Registradores|registrador~1315_combout\ & ( (((\ROM1|memROM~15_combout\) # (\ROM1|memROM~14_combout\)) # (\ROM1|memROM~13_combout\)) # (\ROM1|memROM~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~12_combout\,
	datab => \ROM1|ALT_INV_memROM~13_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \ROM1|ALT_INV_memROM~15_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1315_combout\,
	combout => \Banco_Registradores|saidaB[18]~2_combout\);

\MUX_RtIm|saida_MUX[18]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[18]~23_combout\ = ((!\Decoder|OUTPUT\(4) & \Banco_Registradores|saidaB[18]~2_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_saidaB[18]~2_combout\,
	combout => \MUX_RtIm|saida_MUX[18]~23_combout\);

\ULA1|ULA_18|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[18]~23_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[18]~23_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_18|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_18|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[18]~18_combout\ $ (!\ULA1|ULA_17|somadorMux|carryOut~combout\ $ 
-- (!\ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[18]~18_combout\ & ((\ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[18]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100010001001100111000010001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[18]~18_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_18|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_18|MUX_Resultado|saida_MUX~0_combout\);

\RAM_MIPS|memRAM~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~57_q\);

\RAM_MIPS|memRAM~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~89_q\);

\RAM_MIPS|memRAM~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~121_q\);

\RAM_MIPS|memRAM~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~153_q\);

\RAM_MIPS|memRAM~2129\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2129_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~153_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~121_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~89_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~57_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~57_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~89_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~121_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~153_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2129_combout\);

\RAM_MIPS|memRAM~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~569_q\);

\RAM_MIPS|memRAM~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~601_q\);

\RAM_MIPS|memRAM~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~633_q\);

\RAM_MIPS|memRAM~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~665_q\);

\RAM_MIPS|memRAM~2130\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2130_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~665_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~633_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~601_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~569_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~569_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~601_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~633_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~665_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2130_combout\);

\RAM_MIPS|memRAM~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1081_q\);

\RAM_MIPS|memRAM~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1113_q\);

\RAM_MIPS|memRAM~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1145_q\);

\RAM_MIPS|memRAM~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1177_q\);

\RAM_MIPS|memRAM~2131\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2131_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1177_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1145_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1113_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1081_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1081_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1113_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1145_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1177_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2131_combout\);

\RAM_MIPS|memRAM~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1593_q\);

\RAM_MIPS|memRAM~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1625_q\);

\RAM_MIPS|memRAM~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1657_q\);

\RAM_MIPS|memRAM~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1689_q\);

\RAM_MIPS|memRAM~2132\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2132_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1689_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1657_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1625_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1593_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1593_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1625_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1657_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1689_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2132_combout\);

\RAM_MIPS|memRAM~2133\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2133_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2132_combout\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2131_combout\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2130_combout\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2129_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2129_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2130_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2131_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2132_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2133_combout\);

\RAM_MIPS|memRAM~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~185_q\);

\RAM_MIPS|memRAM~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~217_q\);

\RAM_MIPS|memRAM~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~249_q\);

\RAM_MIPS|memRAM~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~281_q\);

\RAM_MIPS|memRAM~2134\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2134_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~281_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~249_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~217_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~185_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~185_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~217_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~249_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~281_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2134_combout\);

\RAM_MIPS|memRAM~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~697_q\);

\RAM_MIPS|memRAM~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~729_q\);

\RAM_MIPS|memRAM~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~761_q\);

\RAM_MIPS|memRAM~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~793_q\);

\RAM_MIPS|memRAM~2135\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2135_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~793_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~761_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~729_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~697_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~697_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~729_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~761_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~793_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2135_combout\);

\RAM_MIPS|memRAM~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1209_q\);

\RAM_MIPS|memRAM~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1241_q\);

\RAM_MIPS|memRAM~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1273_q\);

\RAM_MIPS|memRAM~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1305_q\);

\RAM_MIPS|memRAM~2136\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2136_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1305_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1273_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1241_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1209_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1209_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1241_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1273_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1305_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2136_combout\);

\RAM_MIPS|memRAM~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1721_q\);

\RAM_MIPS|memRAM~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1753_q\);

\RAM_MIPS|memRAM~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1785_q\);

\RAM_MIPS|memRAM~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1817_q\);

\RAM_MIPS|memRAM~2137\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2137_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1817_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1785_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1753_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1721_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1721_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1753_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1785_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1817_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2137_combout\);

\RAM_MIPS|memRAM~2138\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2138_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2137_combout\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2136_combout\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2135_combout\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2134_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2134_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2135_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2136_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2137_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2138_combout\);

\RAM_MIPS|memRAM~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~313_q\);

\RAM_MIPS|memRAM~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~825_q\);

\RAM_MIPS|memRAM~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1337_q\);

\RAM_MIPS|memRAM~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1849_q\);

\RAM_MIPS|memRAM~2139\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2139_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1849_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1337_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~825_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~313_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~313_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~825_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1337_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1849_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2139_combout\);

\RAM_MIPS|memRAM~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~345_q\);

\RAM_MIPS|memRAM~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~857_q\);

\RAM_MIPS|memRAM~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1369_q\);

\RAM_MIPS|memRAM~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1881_q\);

\RAM_MIPS|memRAM~2140\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2140_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1881_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1369_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~857_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~345_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~345_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~857_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1369_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1881_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2140_combout\);

\RAM_MIPS|memRAM~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~377_q\);

\RAM_MIPS|memRAM~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~889_q\);

\RAM_MIPS|memRAM~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1401_q\);

\RAM_MIPS|memRAM~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1913_q\);

\RAM_MIPS|memRAM~2141\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2141_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1913_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1401_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~889_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~377_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~377_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~889_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1401_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1913_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2141_combout\);

\RAM_MIPS|memRAM~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~409_q\);

\RAM_MIPS|memRAM~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~921_q\);

\RAM_MIPS|memRAM~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1433_q\);

\RAM_MIPS|memRAM~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1945_q\);

\RAM_MIPS|memRAM~2142\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2142_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1945_q\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~1433_q\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~921_q\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~409_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~409_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~921_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1433_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1945_q\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2142_combout\);

\RAM_MIPS|memRAM~2143\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2143_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2142_combout\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2141_combout\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2140_combout\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2139_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2139_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2140_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2141_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2142_combout\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2143_combout\);

\RAM_MIPS|memRAM~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~441_q\);

\RAM_MIPS|memRAM~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~473_q\);

\RAM_MIPS|memRAM~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~505_q\);

\RAM_MIPS|memRAM~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~537_q\);

\RAM_MIPS|memRAM~2144\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2144_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~537_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~505_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~473_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~441_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~441_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~473_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~505_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~537_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2144_combout\);

\RAM_MIPS|memRAM~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~953_q\);

\RAM_MIPS|memRAM~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~985_q\);

\RAM_MIPS|memRAM~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1017_q\);

\RAM_MIPS|memRAM~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1049_q\);

\RAM_MIPS|memRAM~2145\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2145_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1049_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1017_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~985_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~953_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~953_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~985_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1017_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1049_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2145_combout\);

\RAM_MIPS|memRAM~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1465_q\);

\RAM_MIPS|memRAM~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1497_q\);

\RAM_MIPS|memRAM~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1529_q\);

\RAM_MIPS|memRAM~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1561_q\);

\RAM_MIPS|memRAM~2146\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2146_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1561_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1529_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1497_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1465_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1465_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1497_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1529_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1561_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2146_combout\);

\RAM_MIPS|memRAM~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1977_q\);

\RAM_MIPS|memRAM~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2009_q\);

\RAM_MIPS|memRAM~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2041_q\);

\RAM_MIPS|memRAM~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[18]~2_combout\,
	ena => \RAM_MIPS|memRAM~2298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2073_q\);

\RAM_MIPS|memRAM~2147\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2147_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2073_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2041_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2009_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1977_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1977_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2009_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2041_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2073_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2147_combout\);

\RAM_MIPS|memRAM~2148\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2148_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2147_combout\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2146_combout\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2145_combout\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2144_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2144_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2145_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2146_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2147_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2148_combout\);

\RAM_MIPS|memRAM~2149\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2149_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2148_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2143_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2138_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2133_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2133_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2138_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2143_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2148_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2149_combout\);

\MUX_ULA_Banco|saida_MUX[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[18]~19_combout\ = (!\MUX_ULA_Banco|saida_MUX[19]~33_combout\ & ((!\Decoder|OUTPUT[3]~0_combout\ & ((\RAM_MIPS|memRAM~2149_combout\))) # (\Decoder|OUTPUT[3]~0_combout\ & (\ULA1|ULA_18|MUX_Resultado|saida_MUX~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_18|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \Decoder|ALT_INV_OUTPUT[3]~0_combout\,
	datac => \MUX_ULA_Banco|ALT_INV_saida_MUX[19]~33_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2149_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[18]~19_combout\);

\Banco_Registradores|registrador~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[18]~19_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~56_q\);

\Banco_Registradores|registrador~1152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1152_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~152_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~120_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~88_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~56_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~56_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~88_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~120_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~152_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1152_combout\);

\Banco_Registradores|registrador~1153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1153_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~280_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~248_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~216_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~184_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~216_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~248_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~280_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1153_combout\);

\Banco_Registradores|registrador~1154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1154_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~408_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~376_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~344_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~312_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~312_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~344_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~376_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~408_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1154_combout\);

\Banco_Registradores|registrador~1155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1155_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~536_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~504_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~472_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~440_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~440_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~472_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~504_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~536_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1155_combout\);

\Banco_Registradores|registrador~1156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1156_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1155_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1154_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1153_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1152_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1152_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1153_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1154_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1155_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1156_combout\);

\Banco_Registradores|saidaA[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[18]~18_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1156_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1156_combout\,
	combout => \Banco_Registradores|saidaA[18]~18_combout\);

\ULA1|ULA_18|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_18|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[18]~18_combout\ $ (!\MUX_RtIm|saida_MUX[18]~23_combout\ $ (\MUX_ULA_CTRL|saida_MUX[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[18]~18_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[18]~23_combout\,
	datac => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_18|somadorMux|carryOut~0_combout\);

\ULA1|ULA_18|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_18|somadorMux|carryOut~1_combout\ = ( \ULA1|ULA_17|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_18|somadorMux|carryOut~0_combout\ ) ) # ( !\ULA1|ULA_17|somadorMux|carryOut~1_combout\ & ( \ULA1|ULA_18|somadorMux|carryOut~0_combout\ & ( 
-- (\ULA1|ULA_17|somadorMux|carryOut~0_combout\ & (((!\ULA1|ULA_15|somadorMux|carryOut~combout\ & \ULA1|ULA_16|somadorMux|carryOut~0_combout\)) # (\ULA1|ULA_16|somadorMux|carryOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_15|somadorMux|ALT_INV_carryOut~combout\,
	datab => \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~0_combout\,
	datac => \ULA1|ULA_16|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_17|somadorMux|ALT_INV_carryOut~1_combout\,
	dataf => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~0_combout\,
	combout => \ULA1|ULA_18|somadorMux|carryOut~1_combout\);

\ULA1|ULA_18|somadorMux|carryOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_18|somadorMux|carryOut~2_combout\ = (\Banco_Registradores|saidaA[18]~18_combout\ & \ULA1|ULA_18|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[18]~18_combout\,
	datab => \ULA1|ULA_18|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_18|somadorMux|carryOut~2_combout\);

\Banco_Registradores|registrador~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~89_q\);

\Banco_Registradores|registrador~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~185_q\);

\Banco_Registradores|registrador~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~217_q\);

\Banco_Registradores|registrador~1316\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1316_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~217_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~185_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~89_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~57_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~57_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~89_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~185_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~217_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1316_combout\);

\Banco_Registradores|registrador~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~313_q\);

\Banco_Registradores|registrador~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~345_q\);

\Banco_Registradores|registrador~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~441_q\);

\Banco_Registradores|registrador~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~473_q\);

\Banco_Registradores|registrador~1317\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1317_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~473_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~441_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~345_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~313_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~313_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~345_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~441_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~473_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1317_combout\);

\Banco_Registradores|registrador~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~121_q\);

\Banco_Registradores|registrador~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~153_q\);

\Banco_Registradores|registrador~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~249_q\);

\Banco_Registradores|registrador~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~281_q\);

\Banco_Registradores|registrador~1318\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1318_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~281_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~249_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~153_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~121_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~121_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~153_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~249_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~281_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1318_combout\);

\Banco_Registradores|registrador~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~377_q\);

\Banco_Registradores|registrador~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~409_q\);

\Banco_Registradores|registrador~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~505_q\);

\Banco_Registradores|registrador~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~537_q\);

\Banco_Registradores|registrador~1319\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1319_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~537_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~505_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~409_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~377_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~377_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~409_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~505_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~537_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1319_combout\);

\Banco_Registradores|registrador~1320\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1320_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1319_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1318_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1317_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1316_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1316_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1317_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1318_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1319_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1320_combout\);

\Banco_Registradores|saidaB[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaB[19]~3_combout\ = ( \Banco_Registradores|registrador~1320_combout\ & ( (((\ROM1|memROM~15_combout\) # (\ROM1|memROM~14_combout\)) # (\ROM1|memROM~13_combout\)) # (\ROM1|memROM~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~12_combout\,
	datab => \ROM1|ALT_INV_memROM~13_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \ROM1|ALT_INV_memROM~15_combout\,
	datae => \Banco_Registradores|ALT_INV_registrador~1320_combout\,
	combout => \Banco_Registradores|saidaB[19]~3_combout\);

\MUX_RtIm|saida_MUX[19]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[19]~24_combout\ = ((!\Decoder|OUTPUT\(4) & \Banco_Registradores|saidaB[19]~3_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_saidaB[19]~3_combout\,
	combout => \MUX_RtIm|saida_MUX[19]~24_combout\);

\ULA1|ULA_19|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[19]~24_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[19]~24_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_19|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_19|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[19]~19_combout\ $ ((((\ULA1|ULA_18|somadorMux|carryOut~2_combout\) # 
-- (\ULA1|ULA_18|somadorMux|carryOut~1_combout\)) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\))) ) ) ) # ( !\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- (!\Banco_Registradores|saidaA[19]~19_combout\ $ (((!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_18|somadorMux|carryOut~2_combout\))))) ) ) ) # ( \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( \MUX_ULA_CTRL|saida_MUX[1]~6_combout\ ) ) ) # ( !\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (\Banco_Registradores|saidaA[19]~19_combout\ & 
-- \MUX_ULA_CTRL|saida_MUX[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100110011001101001000100010001001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[19]~19_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~2_combout\,
	datae => \ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_19|MUX_Resultado|saida_MUX~0_combout\);

\RAM_MIPS|memRAM~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~58_q\);

\RAM_MIPS|memRAM~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~186_q\);

\RAM_MIPS|memRAM~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~314_q\);

\RAM_MIPS|memRAM~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~442_q\);

\RAM_MIPS|memRAM~2150\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2150_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~442_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~314_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~186_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~58_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~58_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~186_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~314_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~442_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2150_combout\);

\RAM_MIPS|memRAM~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~90_q\);

\RAM_MIPS|memRAM~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~218_q\);

\RAM_MIPS|memRAM~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~346_q\);

\RAM_MIPS|memRAM~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~474_q\);

\RAM_MIPS|memRAM~2151\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2151_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~474_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~346_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~218_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~90_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~90_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~218_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~346_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~474_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2151_combout\);

\RAM_MIPS|memRAM~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~122_q\);

\RAM_MIPS|memRAM~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~250_q\);

\RAM_MIPS|memRAM~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~378_q\);

\RAM_MIPS|memRAM~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~506_q\);

\RAM_MIPS|memRAM~2152\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2152_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~506_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~378_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~250_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~122_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~122_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~250_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~378_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~506_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2152_combout\);

\RAM_MIPS|memRAM~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~154_q\);

\RAM_MIPS|memRAM~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~282_q\);

\RAM_MIPS|memRAM~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~410_q\);

\RAM_MIPS|memRAM~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~538_q\);

\RAM_MIPS|memRAM~2153\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2153_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~538_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~410_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~282_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~154_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~154_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~282_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~410_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~538_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2153_combout\);

\RAM_MIPS|memRAM~2154\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2154_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2153_combout\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2152_combout\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2151_combout\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2150_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2150_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2151_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2152_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2153_combout\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2154_combout\);

\RAM_MIPS|memRAM~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~570_q\);

\RAM_MIPS|memRAM~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~698_q\);

\RAM_MIPS|memRAM~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~826_q\);

\RAM_MIPS|memRAM~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~954_q\);

\RAM_MIPS|memRAM~2155\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2155_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~954_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~826_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~698_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~570_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~570_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~698_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~826_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~954_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2155_combout\);

\RAM_MIPS|memRAM~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~602_q\);

\RAM_MIPS|memRAM~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~730_q\);

\RAM_MIPS|memRAM~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~858_q\);

\RAM_MIPS|memRAM~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~986_q\);

\RAM_MIPS|memRAM~2156\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2156_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~986_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~858_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~730_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~602_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~602_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~730_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~858_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~986_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2156_combout\);

\RAM_MIPS|memRAM~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~634_q\);

\RAM_MIPS|memRAM~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~762_q\);

\RAM_MIPS|memRAM~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~890_q\);

\RAM_MIPS|memRAM~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1018_q\);

\RAM_MIPS|memRAM~2157\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2157_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1018_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~890_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~762_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~634_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~634_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~762_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~890_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1018_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2157_combout\);

\RAM_MIPS|memRAM~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~666_q\);

\RAM_MIPS|memRAM~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~794_q\);

\RAM_MIPS|memRAM~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~922_q\);

\RAM_MIPS|memRAM~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1050_q\);

\RAM_MIPS|memRAM~2158\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2158_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1050_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~922_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~794_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~666_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~666_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~794_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~922_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1050_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2158_combout\);

\RAM_MIPS|memRAM~2159\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2159_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2158_combout\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2157_combout\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2156_combout\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2155_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2155_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2156_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2157_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2158_combout\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2159_combout\);

\RAM_MIPS|memRAM~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1082_q\);

\RAM_MIPS|memRAM~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1210_q\);

\RAM_MIPS|memRAM~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1338_q\);

\RAM_MIPS|memRAM~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1466_q\);

\RAM_MIPS|memRAM~2160\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2160_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1466_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1338_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1210_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1082_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1082_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1210_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1338_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1466_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2160_combout\);

\RAM_MIPS|memRAM~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1114_q\);

\RAM_MIPS|memRAM~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1242_q\);

\RAM_MIPS|memRAM~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1370_q\);

\RAM_MIPS|memRAM~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1498_q\);

\RAM_MIPS|memRAM~2161\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2161_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1498_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1370_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1242_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1114_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1114_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1242_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1370_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1498_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2161_combout\);

\RAM_MIPS|memRAM~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1146_q\);

\RAM_MIPS|memRAM~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1274_q\);

\RAM_MIPS|memRAM~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1402_q\);

\RAM_MIPS|memRAM~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1530_q\);

\RAM_MIPS|memRAM~2162\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2162_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1530_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1402_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1274_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1146_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1146_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1274_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1402_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1530_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2162_combout\);

\RAM_MIPS|memRAM~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1178_q\);

\RAM_MIPS|memRAM~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1306_q\);

\RAM_MIPS|memRAM~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1434_q\);

\RAM_MIPS|memRAM~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1562_q\);

\RAM_MIPS|memRAM~2163\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2163_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1562_q\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1434_q\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1306_q\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1178_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1306_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1434_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1562_q\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2163_combout\);

\RAM_MIPS|memRAM~2164\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2164_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2163_combout\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2162_combout\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2161_combout\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2160_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2160_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2161_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2162_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2163_combout\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2164_combout\);

\RAM_MIPS|memRAM~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1594_q\);

\RAM_MIPS|memRAM~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1626_q\);

\RAM_MIPS|memRAM~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1658_q\);

\RAM_MIPS|memRAM~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1690_q\);

\RAM_MIPS|memRAM~2165\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2165_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1690_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1658_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1626_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1594_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1594_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1626_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1658_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1690_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2165_combout\);

\RAM_MIPS|memRAM~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1722_q\);

\RAM_MIPS|memRAM~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1754_q\);

\RAM_MIPS|memRAM~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1786_q\);

\RAM_MIPS|memRAM~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1818_q\);

\RAM_MIPS|memRAM~2166\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2166_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1818_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1786_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1754_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1722_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1722_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1754_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1786_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1818_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2166_combout\);

\RAM_MIPS|memRAM~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1850_q\);

\RAM_MIPS|memRAM~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1882_q\);

\RAM_MIPS|memRAM~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1914_q\);

\RAM_MIPS|memRAM~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1946_q\);

\RAM_MIPS|memRAM~2167\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2167_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1946_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1914_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1882_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1850_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1850_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~1882_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~1914_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~1946_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2167_combout\);

\RAM_MIPS|memRAM~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~1978_q\);

\RAM_MIPS|memRAM~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2010_q\);

\RAM_MIPS|memRAM~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2042_q\);

\RAM_MIPS|memRAM~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Banco_Registradores|saidaB[19]~3_combout\,
	ena => \RAM_MIPS|memRAM~2298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MIPS|memRAM~2074_q\);

\RAM_MIPS|memRAM~2168\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2168_combout\ = ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2074_q\ ) ) ) # ( !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2042_q\ ) ) ) # ( \ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2010_q\ ) ) ) # ( 
-- !\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~1978_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~1978_q\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2010_q\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2042_q\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2074_q\,
	datae => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2168_combout\);

\RAM_MIPS|memRAM~2169\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2169_combout\ = ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2168_combout\ ) ) ) # ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2167_combout\ ) ) ) # ( \ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2166_combout\ ) ) ) # ( 
-- !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & ( \RAM_MIPS|memRAM~2165_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2165_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2166_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2167_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2168_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \RAM_MIPS|memRAM~2169_combout\);

\RAM_MIPS|memRAM~2170\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM_MIPS|memRAM~2170_combout\ = ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2169_combout\ ) ) ) # ( !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- \ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2164_combout\ ) ) ) # ( \ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2159_combout\ ) ) ) # ( 
-- !\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & ( \RAM_MIPS|memRAM~2154_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MIPS|ALT_INV_memRAM~2154_combout\,
	datab => \RAM_MIPS|ALT_INV_memRAM~2159_combout\,
	datac => \RAM_MIPS|ALT_INV_memRAM~2164_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2169_combout\,
	datae => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \RAM_MIPS|memRAM~2170_combout\);

\MUX_ULA_Banco|saida_MUX[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[19]~20_combout\ = (!\MUX_ULA_Banco|saida_MUX[19]~33_combout\ & ((!\Decoder|OUTPUT[3]~0_combout\ & ((\RAM_MIPS|memRAM~2170_combout\))) # (\Decoder|OUTPUT[3]~0_combout\ & (\ULA1|ULA_19|MUX_Resultado|saida_MUX~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_19|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \Decoder|ALT_INV_OUTPUT[3]~0_combout\,
	datac => \MUX_ULA_Banco|ALT_INV_saida_MUX[19]~33_combout\,
	datad => \RAM_MIPS|ALT_INV_memRAM~2170_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[19]~20_combout\);

\Banco_Registradores|registrador~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[19]~20_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~57_q\);

\Banco_Registradores|registrador~1157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1157_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~441_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~313_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~185_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~57_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~57_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~185_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~313_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~441_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1157_combout\);

\Banco_Registradores|registrador~1158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1158_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~473_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~345_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~217_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~89_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~89_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~217_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~345_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~473_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1158_combout\);

\Banco_Registradores|registrador~1159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1159_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~505_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~377_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~249_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~121_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~121_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~249_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~377_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~505_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1159_combout\);

\Banco_Registradores|registrador~1160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1160_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~537_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~409_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~281_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~153_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~153_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~281_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~409_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~537_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1160_combout\);

\Banco_Registradores|registrador~1161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1161_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1160_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1159_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1158_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1157_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1157_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1158_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1159_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1160_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1161_combout\);

\Banco_Registradores|saidaA[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[19]~19_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1161_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1161_combout\,
	combout => \Banco_Registradores|saidaA[19]~19_combout\);

\Banco_Registradores|registrador~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~91_q\);

\Banco_Registradores|registrador~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~187_q\);

\Banco_Registradores|registrador~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~219_q\);

\Banco_Registradores|registrador~1326\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1326_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~219_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~187_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~91_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~59_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~59_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~91_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~187_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~219_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1326_combout\);

\Banco_Registradores|registrador~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~315_q\);

\Banco_Registradores|registrador~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~347_q\);

\Banco_Registradores|registrador~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~443_q\);

\Banco_Registradores|registrador~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~475_q\);

\Banco_Registradores|registrador~1327\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1327_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~475_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~443_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~347_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~315_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~315_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~347_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~443_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~475_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1327_combout\);

\Banco_Registradores|registrador~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~123_q\);

\Banco_Registradores|registrador~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~155_q\);

\Banco_Registradores|registrador~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~251_q\);

\Banco_Registradores|registrador~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~283_q\);

\Banco_Registradores|registrador~1328\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1328_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~283_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~251_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~155_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~123_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~123_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~155_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~251_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~283_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1328_combout\);

\Banco_Registradores|registrador~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~379_q\);

\Banco_Registradores|registrador~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~411_q\);

\Banco_Registradores|registrador~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~507_q\);

\Banco_Registradores|registrador~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~539_q\);

\Banco_Registradores|registrador~1329\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1329_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~539_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~507_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~411_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~379_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~379_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~411_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~507_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~539_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1329_combout\);

\Banco_Registradores|registrador~1330\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1330_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1329_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1328_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1327_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1326_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1326_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1327_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1328_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1329_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1330_combout\);

\MUX_RtIm|saida_MUX[21]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[21]~26_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1330_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1330_combout\,
	combout => \MUX_RtIm|saida_MUX[21]~26_combout\);

\ULA1|ULA_21|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[21]~26_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[21]~26_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\);

\Banco_Registradores|registrador~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~314_q\);

\Banco_Registradores|registrador~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~122_q\);

\Banco_Registradores|registrador~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~378_q\);

\Banco_Registradores|registrador~1321\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1321_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~378_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~122_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~314_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~58_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~58_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~314_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~122_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~378_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1321_combout\);

\Banco_Registradores|registrador~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~186_q\);

\Banco_Registradores|registrador~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~442_q\);

\Banco_Registradores|registrador~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~250_q\);

\Banco_Registradores|registrador~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~506_q\);

\Banco_Registradores|registrador~1322\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1322_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~506_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~250_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~442_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~186_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~186_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~442_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~250_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~506_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1322_combout\);

\Banco_Registradores|registrador~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~90_q\);

\Banco_Registradores|registrador~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~346_q\);

\Banco_Registradores|registrador~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~154_q\);

\Banco_Registradores|registrador~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~410_q\);

\Banco_Registradores|registrador~1323\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1323_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~410_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~154_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~346_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~90_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~90_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~346_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~154_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~410_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1323_combout\);

\Banco_Registradores|registrador~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~218_q\);

\Banco_Registradores|registrador~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~474_q\);

\Banco_Registradores|registrador~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~282_q\);

\Banco_Registradores|registrador~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~538_q\);

\Banco_Registradores|registrador~1324\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1324_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~538_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~282_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~474_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~218_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~218_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~474_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~282_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~538_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1324_combout\);

\Banco_Registradores|registrador~1325\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1325_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1324_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1323_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1322_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1321_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1321_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1322_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1323_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1324_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1325_combout\);

\MUX_RtIm|saida_MUX[20]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[20]~25_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1325_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1325_combout\,
	combout => \MUX_RtIm|saida_MUX[20]~25_combout\);

\ULA1|ULA_20|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[20]~25_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[20]~25_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_20|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_20|MUX_Resultado|saida_MUX~1_combout\ = ( \Banco_Registradores|saidaA[19]~19_combout\ & ( \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- ((\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[20]~20_combout\)))) # (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[20]~20_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[20]~20_combout\ & ((\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\))))) ) ) ) # ( !\Banco_Registradores|saidaA[19]~19_combout\ & ( 
-- \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[20]~20_combout\)))) # 
-- (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[20]~20_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[20]~20_combout\ & 
-- ((\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\))))) ) ) ) # ( \Banco_Registradores|saidaA[19]~19_combout\ & ( !\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- ((\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[20]~20_combout\)))) # (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[20]~20_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[20]~20_combout\ & ((\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\))))) ) ) ) # ( !\Banco_Registradores|saidaA[19]~19_combout\ & ( 
-- !\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[20]~20_combout\ & (\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ $ (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)))) # 
-- (\Banco_Registradores|saidaA[20]~20_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ $ (((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101001001000100111000010100010011100001010001001110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[20]~20_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \Banco_Registradores|ALT_INV_saidaA[19]~19_combout\,
	dataf => \ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_20|MUX_Resultado|saida_MUX~1_combout\);

\ULA1|ULA_20|MUX_Resultado|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_20|MUX_Resultado|saida_MUX~2_combout\ = !\Banco_Registradores|saidaA[19]~19_combout\ $ (\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[19]~19_combout\,
	datab => \ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_20|MUX_Resultado|saida_MUX~2_combout\);

\ULA1|ULA_20|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_20|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_20|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_20|MUX_Resultado|saida_MUX~2_combout\ & ( (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\) ) ) ) # 
-- ( \ULA1|ULA_20|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_20|MUX_Resultado|saida_MUX~2_combout\ & ( ((\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ((\ULA1|ULA_18|somadorMux|carryOut~2_combout\) # (\ULA1|ULA_18|somadorMux|carryOut~1_combout\)))) 
-- # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\) ) ) ) # ( !\ULA1|ULA_20|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_20|MUX_Resultado|saida_MUX~2_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & 
-- (!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_18|somadorMux|carryOut~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000010101110111011100000000000000000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datab => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~2_combout\,
	datae => \ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA1|ULA_20|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[20]~21_combout\ = (\ULA1|ULA_20|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[20]~21_combout\);

\Banco_Registradores|registrador~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[20]~21_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~58_q\);

\Banco_Registradores|registrador~1162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1162_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~154_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~122_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~90_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~58_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~58_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~90_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~122_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~154_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1162_combout\);

\Banco_Registradores|registrador~1163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1163_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~282_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~250_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~218_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~186_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~186_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~218_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~250_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~282_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1163_combout\);

\Banco_Registradores|registrador~1164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1164_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~410_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~378_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~346_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~314_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~314_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~346_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~378_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~410_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1164_combout\);

\Banco_Registradores|registrador~1165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1165_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~538_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~506_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~474_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~442_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~442_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~474_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~506_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~538_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1165_combout\);

\Banco_Registradores|registrador~1166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1166_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1165_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1164_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1163_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1162_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1162_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1163_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1164_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1165_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1166_combout\);

\Banco_Registradores|saidaA[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[20]~20_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1166_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1166_combout\,
	combout => \Banco_Registradores|saidaA[20]~20_combout\);

\ULA1|ULA_21|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_21|MUX_Resultado|saida_MUX~1_combout\ = ( \Banco_Registradores|saidaA[20]~20_combout\ & ( \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[21]~21_combout\)))) # (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[21]~21_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- !\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[21]~21_combout\ & ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\))))) ) ) ) # ( !\Banco_Registradores|saidaA[20]~20_combout\ & ( 
-- \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[21]~21_combout\)))) # 
-- (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[21]~21_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & !\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[21]~21_combout\ & 
-- ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\))))) ) ) ) # ( \Banco_Registradores|saidaA[20]~20_combout\ & ( !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[21]~21_combout\)))) # (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[21]~21_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & 
-- !\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[21]~21_combout\ & ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\))))) ) ) ) # ( !\Banco_Registradores|saidaA[20]~20_combout\ & ( 
-- !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[21]~21_combout\ & (\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ $ (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)))) # 
-- (\Banco_Registradores|saidaA[21]~21_combout\ & (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ $ (((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101001001000100111000010100010011100001010001001110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[21]~21_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_21|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \Banco_Registradores|ALT_INV_saidaA[20]~20_combout\,
	dataf => \ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_21|MUX_Resultado|saida_MUX~1_combout\);

\ULA1|ULA_21|MUX_Resultado|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_21|MUX_Resultado|saida_MUX~2_combout\ = (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & (!\Banco_Registradores|saidaA[20]~20_combout\ $ (!\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100000000000100010000000000010001000000000001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datab => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \Banco_Registradores|ALT_INV_saidaA[20]~20_combout\,
	datad => \ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_21|MUX_Resultado|saida_MUX~2_combout\);

\ULA1|ULA_21|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_21|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_21|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_21|MUX_Resultado|saida_MUX~2_combout\ & ( (!\Banco_Registradores|saidaA[19]~19_combout\ & (\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & 
-- ((\ULA1|ULA_18|somadorMux|carryOut~2_combout\) # (\ULA1|ULA_18|somadorMux|carryOut~1_combout\)))) # (\Banco_Registradores|saidaA[19]~19_combout\ & (((\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\) # (\ULA1|ULA_18|somadorMux|carryOut~2_combout\)) # 
-- (\ULA1|ULA_18|somadorMux|carryOut~1_combout\))) ) ) ) # ( !\ULA1|ULA_21|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_21|MUX_Resultado|saida_MUX~2_combout\ & ( (!\Banco_Registradores|saidaA[19]~19_combout\ & 
-- ((!\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\) # ((!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_18|somadorMux|carryOut~2_combout\)))) # (\Banco_Registradores|saidaA[19]~19_combout\ & (!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & 
-- (!\ULA1|ULA_18|somadorMux|carryOut~2_combout\ & !\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\))) ) ) ) # ( \ULA1|ULA_21|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_21|MUX_Resultado|saida_MUX~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111101010100000000001010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[19]~19_combout\,
	datab => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~2_combout\,
	datad => \ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA1|ULA_21|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[21]~22_combout\ = (\ULA1|ULA_21|MUX_Resultado|saida_MUX~0_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[21]~22_combout\);

\Banco_Registradores|registrador~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[21]~22_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~59_q\);

\Banco_Registradores|registrador~1167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1167_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~443_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~315_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~187_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~59_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~59_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~187_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~315_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~443_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1167_combout\);

\Banco_Registradores|registrador~1168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1168_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~475_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~347_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~219_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~91_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~91_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~219_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~347_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~475_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1168_combout\);

\Banco_Registradores|registrador~1169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1169_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~507_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~379_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~251_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~123_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~123_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~251_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~379_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~507_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1169_combout\);

\Banco_Registradores|registrador~1170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1170_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~539_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~411_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~283_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~155_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~155_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~283_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~411_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~539_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1170_combout\);

\Banco_Registradores|registrador~1171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1171_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1170_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1169_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1168_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1167_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1167_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1168_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1169_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1170_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1171_combout\);

\Banco_Registradores|saidaA[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[21]~21_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1171_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1171_combout\,
	combout => \Banco_Registradores|saidaA[21]~21_combout\);

\ULA1|ULA_20|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_20|somadorMux|carryOut~combout\ = ( \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[19]~19_combout\ & (!\Banco_Registradores|saidaA[20]~20_combout\ & 
-- (!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_18|somadorMux|carryOut~2_combout\))) ) ) ) # ( !\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[20]~20_combout\ 
-- & ((!\Banco_Registradores|saidaA[19]~19_combout\) # ((!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_18|somadorMux|carryOut~2_combout\)))) ) ) ) # ( \ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[20]~20_combout\) # ((!\Banco_Registradores|saidaA[19]~19_combout\ & (!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_18|somadorMux|carryOut~2_combout\))) ) ) ) # ( 
-- !\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[19]~19_combout\) # ((!\Banco_Registradores|saidaA[20]~20_combout\) # ((!\ULA1|ULA_18|somadorMux|carryOut~1_combout\ & 
-- !\ULA1|ULA_18|somadorMux|carryOut~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111011001100110011001000100010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[19]~19_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[20]~20_combout\,
	datac => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~2_combout\,
	datae => \ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_20|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~316_q\);

\Banco_Registradores|registrador~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~124_q\);

\Banco_Registradores|registrador~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~380_q\);

\Banco_Registradores|registrador~1331\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1331_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~380_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~124_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~316_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~60_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~60_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~316_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~124_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~380_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1331_combout\);

\Banco_Registradores|registrador~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~188_q\);

\Banco_Registradores|registrador~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~444_q\);

\Banco_Registradores|registrador~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~252_q\);

\Banco_Registradores|registrador~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~508_q\);

\Banco_Registradores|registrador~1332\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1332_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~508_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~252_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~444_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~188_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~188_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~444_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~252_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~508_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1332_combout\);

\Banco_Registradores|registrador~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~92_q\);

\Banco_Registradores|registrador~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~348_q\);

\Banco_Registradores|registrador~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~156_q\);

\Banco_Registradores|registrador~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~412_q\);

\Banco_Registradores|registrador~1333\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1333_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~412_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~156_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~348_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~92_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~92_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~348_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~156_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~412_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1333_combout\);

\Banco_Registradores|registrador~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~220_q\);

\Banco_Registradores|registrador~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~476_q\);

\Banco_Registradores|registrador~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~284_q\);

\Banco_Registradores|registrador~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~540_q\);

\Banco_Registradores|registrador~1334\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1334_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~540_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~284_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~476_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~220_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~220_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~476_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~284_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~540_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1334_combout\);

\Banco_Registradores|registrador~1335\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1335_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1334_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1333_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1332_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1331_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1331_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1332_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1333_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1334_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1335_combout\);

\MUX_RtIm|saida_MUX[22]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[22]~27_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1335_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1335_combout\,
	combout => \MUX_RtIm|saida_MUX[22]~27_combout\);

\ULA1|ULA_22|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[22]~27_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[22]~27_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_22|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_22|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[22]~22_combout\ $ (!\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[22]~22_combout\,
	datab => \ULA1|ULA_22|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_22|somadorMux|carryOut~0_combout\);

\ULA1|ULA_22|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_22|MUX_Resultado|saida_MUX~0_combout\ = (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\Banco_Registradores|saidaA[22]~22_combout\ & (\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[22]~22_combout\ & ((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000001000100110000000100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[22]~22_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_22|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_22|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_22|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_22|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_22|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( !\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_22|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_22|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_22|somadorMux|carryOut~0_combout\ $ (((!\Banco_Registradores|saidaA[21]~21_combout\ 
-- & ((!\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\) # (\ULA1|ULA_20|somadorMux|carryOut~combout\))) # (\Banco_Registradores|saidaA[21]~21_combout\ & (\ULA1|ULA_20|somadorMux|carryOut~combout\ & !\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010011011011001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[21]~21_combout\,
	datab => \ULA1|ULA_20|somadorMux|ALT_INV_carryOut~combout\,
	datac => \ULA1|ULA_21|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_22|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_22|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_22|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[22]~23_combout\ = (\ULA1|ULA_22|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_22|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[22]~23_combout\);

\Banco_Registradores|registrador~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[22]~23_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~60_q\);

\Banco_Registradores|registrador~1172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1172_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~156_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~124_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~92_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~60_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~60_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~92_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~124_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~156_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1172_combout\);

\Banco_Registradores|registrador~1173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1173_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~284_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~252_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~220_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~188_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~188_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~220_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~252_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~284_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1173_combout\);

\Banco_Registradores|registrador~1174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1174_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~412_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~380_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~348_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~316_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~316_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~348_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~380_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~412_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1174_combout\);

\Banco_Registradores|registrador~1175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1175_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~540_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~508_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~476_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~444_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~444_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~476_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~508_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~540_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1175_combout\);

\Banco_Registradores|registrador~1176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1176_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1175_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1174_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1173_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1172_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1172_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1173_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1174_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1175_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1176_combout\);

\Banco_Registradores|saidaA[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[22]~22_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1176_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1176_combout\,
	combout => \Banco_Registradores|saidaA[22]~22_combout\);

\ULA1|ULA_23|somadorMux|carryOut~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_23|somadorMux|carryOut~3_combout\ = ( !\Banco_Registradores|saidaA[20]~20_combout\ & ( \ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[21]~21_combout\ & ((!\Banco_Registradores|saidaA[22]~22_combout\) # 
-- ((!\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)))) # (\Banco_Registradores|saidaA[21]~21_combout\ & (!\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[22]~22_combout\) # 
-- (!\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)))) ) ) ) # ( \Banco_Registradores|saidaA[20]~20_combout\ & ( !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[21]~21_combout\ & 
-- ((!\Banco_Registradores|saidaA[22]~22_combout\) # ((!\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)))) # (\Banco_Registradores|saidaA[21]~21_combout\ & (!\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[22]~22_combout\) # 
-- (!\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)))) ) ) ) # ( !\Banco_Registradores|saidaA[20]~20_combout\ & ( !\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[21]~21_combout\ & 
-- ((!\Banco_Registradores|saidaA[22]~22_combout\) # ((!\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)))) # (\Banco_Registradores|saidaA[21]~21_combout\ & (!\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\ & ((!\Banco_Registradores|saidaA[22]~22_combout\) # 
-- (!\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[21]~21_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[22]~22_combout\,
	datac => \ULA1|ULA_21|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_22|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \Banco_Registradores|ALT_INV_saidaA[20]~20_combout\,
	dataf => \ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_23|somadorMux|carryOut~3_combout\);

\ULA1|ULA_22|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_22|somadorMux|carryOut~combout\ = ( \ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\ & ( ((!\Banco_Registradores|saidaA[21]~21_combout\ & (!\ULA1|ULA_20|somadorMux|carryOut~combout\ & \ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[21]~21_combout\ & ((!\ULA1|ULA_20|somadorMux|carryOut~combout\) # (\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)))) # (\Banco_Registradores|saidaA[22]~22_combout\) ) ) # ( !\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- (\Banco_Registradores|saidaA[22]~22_combout\ & ((!\Banco_Registradores|saidaA[21]~21_combout\ & (!\ULA1|ULA_20|somadorMux|carryOut~combout\ & \ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[21]~21_combout\ & 
-- ((!\ULA1|ULA_20|somadorMux|carryOut~combout\) # (\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110001011100111111011100010000001100010111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[21]~21_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[22]~22_combout\,
	datac => \ULA1|ULA_20|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_21|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_22|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_22|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~93_q\);

\Banco_Registradores|registrador~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~189_q\);

\Banco_Registradores|registrador~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~221_q\);

\Banco_Registradores|registrador~1336\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1336_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~221_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~189_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~93_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~61_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~61_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~93_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~189_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~221_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1336_combout\);

\Banco_Registradores|registrador~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~317_q\);

\Banco_Registradores|registrador~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~349_q\);

\Banco_Registradores|registrador~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~445_q\);

\Banco_Registradores|registrador~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~477_q\);

\Banco_Registradores|registrador~1337\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1337_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~477_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~445_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~349_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~317_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~317_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~349_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~445_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~477_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1337_combout\);

\Banco_Registradores|registrador~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~125_q\);

\Banco_Registradores|registrador~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~157_q\);

\Banco_Registradores|registrador~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~253_q\);

\Banco_Registradores|registrador~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~285_q\);

\Banco_Registradores|registrador~1338\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1338_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~285_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~253_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~157_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~125_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~125_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~157_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~253_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~285_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1338_combout\);

\Banco_Registradores|registrador~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~381_q\);

\Banco_Registradores|registrador~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~413_q\);

\Banco_Registradores|registrador~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~509_q\);

\Banco_Registradores|registrador~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~541_q\);

\Banco_Registradores|registrador~1339\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1339_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~541_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~509_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~413_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~381_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~381_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~413_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~509_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~541_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1339_combout\);

\Banco_Registradores|registrador~1340\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1340_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1339_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1338_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1337_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1336_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1336_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1337_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1338_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1339_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1340_combout\);

\MUX_RtIm|saida_MUX[23]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[23]~28_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1340_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1340_combout\,
	combout => \MUX_RtIm|saida_MUX[23]~28_combout\);

\ULA1|ULA_23|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[23]~28_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[23]~28_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[23]~24_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[23]~23_combout\ $ 
-- (!\ULA1|ULA_22|somadorMux|carryOut~combout\ $ (\ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[23]~23_combout\ & ((\ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\)))) ) ) ) # ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[23]~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011010010001001010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[23]~23_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_22|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_23|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[23]~24_combout\);

\Banco_Registradores|registrador~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[23]~24_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~61_q\);

\Banco_Registradores|registrador~1177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1177_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~445_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~317_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~189_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~61_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~61_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~189_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~317_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~445_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1177_combout\);

\Banco_Registradores|registrador~1178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1178_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~477_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~349_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~221_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~93_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~93_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~221_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~349_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~477_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1178_combout\);

\Banco_Registradores|registrador~1179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1179_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~509_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~381_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~253_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~125_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~125_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~253_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~381_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~509_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1179_combout\);

\Banco_Registradores|registrador~1180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1180_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~541_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~413_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~285_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~157_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~157_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~285_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~413_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~541_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1180_combout\);

\Banco_Registradores|registrador~1181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1181_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1180_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1179_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1178_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1177_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1177_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1178_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1179_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1180_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1181_combout\);

\Banco_Registradores|saidaA[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[23]~23_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1181_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1181_combout\,
	combout => \Banco_Registradores|saidaA[23]~23_combout\);

\ULA1|ULA_23|somadorMux|carryOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_23|somadorMux|carryOut~2_combout\ = ( !\Banco_Registradores|saidaA[23]~23_combout\ & ( \ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[22]~22_combout\ & (\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\ & 
-- ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[21]~21_combout\)))) # (\Banco_Registradores|saidaA[22]~22_combout\ & (((\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\) # (\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[21]~21_combout\))) ) ) ) # ( \Banco_Registradores|saidaA[23]~23_combout\ & ( !\ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[22]~22_combout\ & (\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\ & 
-- ((\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[21]~21_combout\)))) # (\Banco_Registradores|saidaA[22]~22_combout\ & (((\ULA1|ULA_22|MUX_entradaB|saida_MUX~0_combout\) # (\ULA1|ULA_21|MUX_entradaB|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[21]~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100110111111100010011011111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[21]~21_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[22]~22_combout\,
	datac => \ULA1|ULA_21|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_22|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \Banco_Registradores|ALT_INV_saidaA[23]~23_combout\,
	dataf => \ULA1|ULA_23|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_23|somadorMux|carryOut~2_combout\);

\ULA1|ULA_23|somadorMux|carryOut~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_23|somadorMux|carryOut~4_combout\ = (\ULA1|ULA_23|somadorMux|carryOut~2_combout\ & (((!\ULA1|ULA_23|somadorMux|carryOut~3_combout\) # (\ULA1|ULA_20|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[20]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000111000011110000011100001111000001110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[20]~20_combout\,
	datab => \ULA1|ULA_20|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~2_combout\,
	datad => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~3_combout\,
	combout => \ULA1|ULA_23|somadorMux|carryOut~4_combout\);

\ULA1|ULA_23|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_23|somadorMux|carryOut~0_combout\ = ( \ULA1|ULA_23|somadorMux|carryOut~3_combout\ & ( \ULA1|ULA_23|somadorMux|carryOut~4_combout\ & ( (!\Banco_Registradores|saidaA[19]~19_combout\ & (\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\ & 
-- ((\ULA1|ULA_18|somadorMux|carryOut~2_combout\) # (\ULA1|ULA_18|somadorMux|carryOut~1_combout\)))) # (\Banco_Registradores|saidaA[19]~19_combout\ & (((\ULA1|ULA_19|MUX_entradaB|saida_MUX~0_combout\) # (\ULA1|ULA_18|somadorMux|carryOut~2_combout\)) # 
-- (\ULA1|ULA_18|somadorMux|carryOut~1_combout\))) ) ) ) # ( !\ULA1|ULA_23|somadorMux|carryOut~3_combout\ & ( \ULA1|ULA_23|somadorMux|carryOut~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110001010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[19]~19_combout\,
	datab => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_18|somadorMux|ALT_INV_carryOut~2_combout\,
	datad => \ULA1|ULA_19|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~3_combout\,
	dataf => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~4_combout\,
	combout => \ULA1|ULA_23|somadorMux|carryOut~0_combout\);

\ULA1|ULA_23|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_23|somadorMux|carryOut~1_combout\ = (\Banco_Registradores|saidaA[23]~23_combout\ & \ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[23]~23_combout\,
	datab => \ULA1|ULA_23|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_23|somadorMux|carryOut~1_combout\);

\Banco_Registradores|registrador~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~318_q\);

\Banco_Registradores|registrador~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~126_q\);

\Banco_Registradores|registrador~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~382_q\);

\Banco_Registradores|registrador~1341\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1341_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~382_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~126_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~318_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~62_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~62_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~318_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~126_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~382_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1341_combout\);

\Banco_Registradores|registrador~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~190_q\);

\Banco_Registradores|registrador~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~446_q\);

\Banco_Registradores|registrador~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~254_q\);

\Banco_Registradores|registrador~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~510_q\);

\Banco_Registradores|registrador~1342\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1342_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~510_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~254_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~446_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~190_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~190_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~446_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~254_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~510_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1342_combout\);

\Banco_Registradores|registrador~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~94_q\);

\Banco_Registradores|registrador~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~350_q\);

\Banco_Registradores|registrador~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~158_q\);

\Banco_Registradores|registrador~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~414_q\);

\Banco_Registradores|registrador~1343\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1343_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~414_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~158_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~350_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~94_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~94_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~350_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~158_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~414_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1343_combout\);

\Banco_Registradores|registrador~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~222_q\);

\Banco_Registradores|registrador~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~478_q\);

\Banco_Registradores|registrador~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~286_q\);

\Banco_Registradores|registrador~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~542_q\);

\Banco_Registradores|registrador~1344\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1344_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~542_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~286_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~478_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~222_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~222_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~478_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~286_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~542_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1344_combout\);

\Banco_Registradores|registrador~1345\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1345_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1344_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1343_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1342_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1341_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1341_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1342_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1343_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1344_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1345_combout\);

\MUX_RtIm|saida_MUX[24]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[24]~29_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1345_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1345_combout\,
	combout => \MUX_RtIm|saida_MUX[24]~29_combout\);

\ULA1|ULA_24|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[24]~29_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[24]~29_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_24|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_24|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[24]~24_combout\ $ (!\ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[24]~24_combout\,
	datab => \ULA1|ULA_24|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_24|somadorMux|carryOut~0_combout\);

\ULA1|ULA_24|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\ = (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\Banco_Registradores|saidaA[24]~24_combout\ & (\ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[24]~24_combout\ & ((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000001000100110000000100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[24]~24_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_24|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[24]~25_combout\ = ( \ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ ) ) # ( !\ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( 
-- (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_24|somadorMux|carryOut~0_combout\ $ (((!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & !\ULA1|ULA_23|somadorMux|carryOut~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~0_combout\,
	datab => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_24|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_24|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[24]~25_combout\);

\Banco_Registradores|registrador~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[24]~25_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~62_q\);

\Banco_Registradores|registrador~1182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1182_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~158_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~126_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~94_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~62_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~62_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~94_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~126_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~158_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1182_combout\);

\Banco_Registradores|registrador~1183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1183_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~286_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~254_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~222_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~190_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~190_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~222_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~254_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~286_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1183_combout\);

\Banco_Registradores|registrador~1184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1184_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~414_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~382_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~350_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~318_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~318_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~350_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~382_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~414_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1184_combout\);

\Banco_Registradores|registrador~1185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1185_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~542_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~510_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~478_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~446_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~446_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~478_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~510_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~542_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1185_combout\);

\Banco_Registradores|registrador~1186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1186_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1185_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1184_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1183_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1182_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1182_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1183_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1184_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1185_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1186_combout\);

\Banco_Registradores|saidaA[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[24]~24_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1186_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1186_combout\,
	combout => \Banco_Registradores|saidaA[24]~24_combout\);

\ULA1|ULA_24|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_24|somadorMux|carryOut~combout\ = (!\Banco_Registradores|saidaA[24]~24_combout\ & ((!\ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\) # ((!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & !\ULA1|ULA_23|somadorMux|carryOut~1_combout\)))) # 
-- (\Banco_Registradores|saidaA[24]~24_combout\ & (!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & (!\ULA1|ULA_23|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010000000111010101000000011101010100000001110101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[24]~24_combout\,
	datab => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~0_combout\,
	datac => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_24|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_24|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~95_q\);

\Banco_Registradores|registrador~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~191_q\);

\Banco_Registradores|registrador~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~223_q\);

\Banco_Registradores|registrador~1346\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1346_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~223_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~191_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~95_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~63_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~63_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~95_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~191_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~223_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1346_combout\);

\Banco_Registradores|registrador~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~319_q\);

\Banco_Registradores|registrador~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~351_q\);

\Banco_Registradores|registrador~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~447_q\);

\Banco_Registradores|registrador~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~479_q\);

\Banco_Registradores|registrador~1347\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1347_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~479_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~447_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~351_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~319_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~319_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~351_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~447_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~479_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1347_combout\);

\Banco_Registradores|registrador~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~127_q\);

\Banco_Registradores|registrador~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~159_q\);

\Banco_Registradores|registrador~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~255_q\);

\Banco_Registradores|registrador~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~287_q\);

\Banco_Registradores|registrador~1348\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1348_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~287_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~255_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~159_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~127_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~127_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~159_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~255_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~287_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1348_combout\);

\Banco_Registradores|registrador~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~383_q\);

\Banco_Registradores|registrador~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~415_q\);

\Banco_Registradores|registrador~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~511_q\);

\Banco_Registradores|registrador~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~543_q\);

\Banco_Registradores|registrador~1349\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1349_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~543_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~511_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~415_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~383_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~383_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~415_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~511_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~543_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1349_combout\);

\Banco_Registradores|registrador~1350\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1350_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1349_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1348_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1347_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1346_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1346_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1347_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1348_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1349_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1350_combout\);

\MUX_RtIm|saida_MUX[25]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[25]~30_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1350_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1350_combout\,
	combout => \MUX_RtIm|saida_MUX[25]~30_combout\);

\ULA1|ULA_25|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[25]~30_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[25]~30_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[25]~26_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[25]~25_combout\ $ 
-- (!\ULA1|ULA_24|somadorMux|carryOut~combout\ $ (!\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[25]~25_combout\ & ((\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\)))) ) ) ) # ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[25]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[25]~25_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_24|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_25|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[25]~26_combout\);

\Banco_Registradores|registrador~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[25]~26_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~63_q\);

\Banco_Registradores|registrador~1187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1187_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~447_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~319_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~191_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~63_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~63_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~191_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~319_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~447_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1187_combout\);

\Banco_Registradores|registrador~1188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1188_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~479_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~351_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~223_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~95_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~95_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~223_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~351_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~479_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1188_combout\);

\Banco_Registradores|registrador~1189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1189_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~511_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~383_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~255_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~127_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~127_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~255_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~383_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~511_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1189_combout\);

\Banco_Registradores|registrador~1190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1190_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~543_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~415_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~287_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~159_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~159_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~287_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~415_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~543_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1190_combout\);

\Banco_Registradores|registrador~1191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1191_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1190_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1189_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1188_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1187_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1187_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1188_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1189_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1190_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1191_combout\);

\Banco_Registradores|saidaA[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[25]~25_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1191_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1191_combout\,
	combout => \Banco_Registradores|saidaA[25]~25_combout\);

\ULA1|ULA_25|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_25|somadorMux|carryOut~combout\ = ( \ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[24]~24_combout\ & (!\Banco_Registradores|saidaA[25]~25_combout\ & 
-- (!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & !\ULA1|ULA_23|somadorMux|carryOut~1_combout\))) ) ) ) # ( !\ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[25]~25_combout\ 
-- & ((!\Banco_Registradores|saidaA[24]~24_combout\) # ((!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & !\ULA1|ULA_23|somadorMux|carryOut~1_combout\)))) ) ) ) # ( \ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- !\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[25]~25_combout\) # ((!\Banco_Registradores|saidaA[24]~24_combout\ & (!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & !\ULA1|ULA_23|somadorMux|carryOut~1_combout\))) ) ) ) # ( 
-- !\ULA1|ULA_24|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[24]~24_combout\) # ((!\Banco_Registradores|saidaA[25]~25_combout\) # ((!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & 
-- !\ULA1|ULA_23|somadorMux|carryOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111011001100110011001000100010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[24]~24_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[25]~25_combout\,
	datac => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~1_combout\,
	datae => \ULA1|ULA_24|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_25|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_25|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~320_q\);

\Banco_Registradores|registrador~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~128_q\);

\Banco_Registradores|registrador~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~384_q\);

\Banco_Registradores|registrador~1351\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1351_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~384_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~128_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~320_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~64_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~64_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~320_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~128_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~384_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1351_combout\);

\Banco_Registradores|registrador~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~192_q\);

\Banco_Registradores|registrador~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~448_q\);

\Banco_Registradores|registrador~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~256_q\);

\Banco_Registradores|registrador~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~512_q\);

\Banco_Registradores|registrador~1352\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1352_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~512_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~256_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~448_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~192_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~192_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~448_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~256_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~512_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1352_combout\);

\Banco_Registradores|registrador~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~96_q\);

\Banco_Registradores|registrador~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~352_q\);

\Banco_Registradores|registrador~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~160_q\);

\Banco_Registradores|registrador~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~416_q\);

\Banco_Registradores|registrador~1353\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1353_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~416_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~160_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~352_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~96_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~96_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~352_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~160_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~416_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1353_combout\);

\Banco_Registradores|registrador~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~224_q\);

\Banco_Registradores|registrador~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~480_q\);

\Banco_Registradores|registrador~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~288_q\);

\Banco_Registradores|registrador~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~544_q\);

\Banco_Registradores|registrador~1354\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1354_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~544_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~288_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~480_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~224_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~224_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~480_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~288_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~544_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1354_combout\);

\Banco_Registradores|registrador~1355\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1355_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1354_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1353_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1352_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1351_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1351_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1352_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1353_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1354_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1355_combout\);

\MUX_RtIm|saida_MUX[26]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[26]~31_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1355_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1355_combout\,
	combout => \MUX_RtIm|saida_MUX[26]~31_combout\);

\ULA1|ULA_26|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[26]~31_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[26]~31_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[26]~27_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[26]~26_combout\ $ 
-- (!\ULA1|ULA_25|somadorMux|carryOut~combout\ $ (!\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[26]~26_combout\ & ((\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)))) ) ) ) # ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[26]~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[26]~26_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_25|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_26|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[26]~27_combout\);

\Banco_Registradores|registrador~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[26]~27_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~64_q\);

\Banco_Registradores|registrador~1192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1192_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~160_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~128_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~96_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~64_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~64_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~96_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~128_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~160_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1192_combout\);

\Banco_Registradores|registrador~1193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1193_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~288_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~256_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~224_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~192_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~192_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~224_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~256_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~288_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1193_combout\);

\Banco_Registradores|registrador~1194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1194_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~416_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~384_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~352_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~320_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~320_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~352_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~384_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~416_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1194_combout\);

\Banco_Registradores|registrador~1195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1195_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~544_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~512_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~480_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~448_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~448_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~480_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~512_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~544_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1195_combout\);

\Banco_Registradores|registrador~1196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1196_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1195_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1194_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1193_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1192_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1192_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1193_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1194_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1195_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1196_combout\);

\Banco_Registradores|saidaA[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[26]~26_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1196_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1196_combout\,
	combout => \Banco_Registradores|saidaA[26]~26_combout\);

\Banco_Registradores|registrador~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~97_q\);

\Banco_Registradores|registrador~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~193_q\);

\Banco_Registradores|registrador~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~225_q\);

\Banco_Registradores|registrador~1356\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1356_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~225_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~193_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~97_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~65_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~65_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~97_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~193_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~225_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1356_combout\);

\Banco_Registradores|registrador~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~321_q\);

\Banco_Registradores|registrador~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~353_q\);

\Banco_Registradores|registrador~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~449_q\);

\Banco_Registradores|registrador~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~481_q\);

\Banco_Registradores|registrador~1357\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1357_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~481_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~449_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~353_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~321_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~321_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~353_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~449_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~481_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1357_combout\);

\Banco_Registradores|registrador~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~129_q\);

\Banco_Registradores|registrador~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~161_q\);

\Banco_Registradores|registrador~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~257_q\);

\Banco_Registradores|registrador~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~289_q\);

\Banco_Registradores|registrador~1358\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1358_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~289_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~257_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~161_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~129_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~129_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~161_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~257_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~289_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1358_combout\);

\Banco_Registradores|registrador~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~385_q\);

\Banco_Registradores|registrador~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~417_q\);

\Banco_Registradores|registrador~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~513_q\);

\Banco_Registradores|registrador~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~545_q\);

\Banco_Registradores|registrador~1359\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1359_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~545_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~513_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~417_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~385_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~385_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~417_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~513_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~545_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1359_combout\);

\Banco_Registradores|registrador~1360\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1360_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1359_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1358_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1357_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1356_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1356_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1357_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1358_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1359_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1360_combout\);

\MUX_RtIm|saida_MUX[27]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[27]~32_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1360_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1360_combout\,
	combout => \MUX_RtIm|saida_MUX[27]~32_combout\);

\ULA1|ULA_27|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[27]~32_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[27]~32_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_27|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_27|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[27]~27_combout\ $ (!\ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[27]~27_combout\,
	datab => \ULA1|ULA_27|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_27|somadorMux|carryOut~0_combout\);

\ULA1|ULA_27|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_27|MUX_Resultado|saida_MUX~0_combout\ = (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\Banco_Registradores|saidaA[27]~27_combout\ & (\ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[27]~27_combout\ & ((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000001000100110000000100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[27]~27_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_27|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_27|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_27|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_27|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( \ULA1|ULA_27|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( !\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( 
-- \ULA1|ULA_27|MUX_Resultado|saida_MUX~0_combout\ ) ) # ( \ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & ( !\ULA1|ULA_27|MUX_Resultado|saida_MUX~0_combout\ & ( !\ULA1|ULA_27|somadorMux|carryOut~0_combout\ $ (((!\Banco_Registradores|saidaA[26]~26_combout\ 
-- & ((!\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\) # (\ULA1|ULA_25|somadorMux|carryOut~combout\))) # (\Banco_Registradores|saidaA[26]~26_combout\ & (\ULA1|ULA_25|somadorMux|carryOut~combout\ & !\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010011011011001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[26]~26_combout\,
	datab => \ULA1|ULA_25|somadorMux|ALT_INV_carryOut~combout\,
	datac => \ULA1|ULA_26|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_27|somadorMux|ALT_INV_carryOut~0_combout\,
	datae => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA1|ULA_27|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_27|MUX_Resultado|saida_MUX~1_combout\);

\MUX_ULA_Banco|saida_MUX[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[27]~28_combout\ = (\ULA1|ULA_27|MUX_Resultado|saida_MUX~1_combout\ & !\MUX_ULA_Banco|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_27|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[27]~28_combout\);

\Banco_Registradores|registrador~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[27]~28_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~65_q\);

\Banco_Registradores|registrador~1197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1197_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~449_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~321_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~193_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~65_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~65_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~193_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~321_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~449_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1197_combout\);

\Banco_Registradores|registrador~1198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1198_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~481_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~353_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~225_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~97_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~97_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~225_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~353_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~481_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1198_combout\);

\Banco_Registradores|registrador~1199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1199_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~513_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~385_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~257_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~129_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~129_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~257_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~385_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~513_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1199_combout\);

\Banco_Registradores|registrador~1200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1200_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~545_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~417_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~289_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~161_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~161_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~289_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~417_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~545_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1200_combout\);

\Banco_Registradores|registrador~1201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1201_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1200_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1199_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1198_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1197_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1197_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1198_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1199_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1200_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1201_combout\);

\Banco_Registradores|saidaA[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[27]~27_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1201_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1201_combout\,
	combout => \Banco_Registradores|saidaA[27]~27_combout\);

\ULA1|ULA_27|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_27|somadorMux|carryOut~combout\ = ( \ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\ & ( ((!\Banco_Registradores|saidaA[26]~26_combout\ & (!\ULA1|ULA_25|somadorMux|carryOut~combout\ & \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[26]~26_combout\ & ((!\ULA1|ULA_25|somadorMux|carryOut~combout\) # (\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)))) # (\Banco_Registradores|saidaA[27]~27_combout\) ) ) # ( !\ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- (\Banco_Registradores|saidaA[27]~27_combout\ & ((!\Banco_Registradores|saidaA[26]~26_combout\ & (!\ULA1|ULA_25|somadorMux|carryOut~combout\ & \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[26]~26_combout\ & 
-- ((!\ULA1|ULA_25|somadorMux|carryOut~combout\) # (\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110001011100111111011100010000001100010111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[26]~26_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[27]~27_combout\,
	datac => \ULA1|ULA_25|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_26|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_27|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_27|somadorMux|carryOut~combout\);

\Banco_Registradores|registrador~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~322_q\);

\Banco_Registradores|registrador~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~130_q\);

\Banco_Registradores|registrador~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~386_q\);

\Banco_Registradores|registrador~1361\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1361_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~386_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~130_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~322_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~66_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~66_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~322_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~130_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~386_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1361_combout\);

\Banco_Registradores|registrador~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~194_q\);

\Banco_Registradores|registrador~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~450_q\);

\Banco_Registradores|registrador~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~258_q\);

\Banco_Registradores|registrador~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~514_q\);

\Banco_Registradores|registrador~1362\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1362_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~514_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~258_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~450_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~194_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~194_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~450_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~258_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~514_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1362_combout\);

\Banco_Registradores|registrador~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~98_q\);

\Banco_Registradores|registrador~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~354_q\);

\Banco_Registradores|registrador~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~162_q\);

\Banco_Registradores|registrador~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~418_q\);

\Banco_Registradores|registrador~1363\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1363_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~418_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~162_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~354_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~98_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~98_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~354_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~162_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~418_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1363_combout\);

\Banco_Registradores|registrador~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~226_q\);

\Banco_Registradores|registrador~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~482_q\);

\Banco_Registradores|registrador~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~290_q\);

\Banco_Registradores|registrador~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~546_q\);

\Banco_Registradores|registrador~1364\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1364_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~546_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~290_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~482_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~226_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~226_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~482_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~290_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~546_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1364_combout\);

\Banco_Registradores|registrador~1365\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1365_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1364_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1363_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1362_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1361_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1361_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1362_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1363_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1364_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1365_combout\);

\MUX_RtIm|saida_MUX[28]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[28]~33_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1365_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1365_combout\,
	combout => \MUX_RtIm|saida_MUX[28]~33_combout\);

\ULA1|ULA_28|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[28]~33_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[28]~33_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[28]~29_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[28]~28_combout\ $ 
-- (!\ULA1|ULA_27|somadorMux|carryOut~combout\ $ (\ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[28]~28_combout\ & ((\ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\)))) ) ) ) # ( 
-- !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[28]~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011010010001001010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[28]~28_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_27|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_28|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[28]~29_combout\);

\Banco_Registradores|registrador~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[28]~29_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~66_q\);

\Banco_Registradores|registrador~1202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1202_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~162_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~130_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~98_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~66_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~66_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~98_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~130_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~162_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1202_combout\);

\Banco_Registradores|registrador~1203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1203_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~290_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~258_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~226_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~194_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~194_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~226_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~258_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~290_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1203_combout\);

\Banco_Registradores|registrador~1204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1204_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~418_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~386_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~354_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~322_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~322_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~354_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~386_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~418_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1204_combout\);

\Banco_Registradores|registrador~1205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1205_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~546_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~514_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~482_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~450_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~450_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~482_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~514_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~546_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1205_combout\);

\Banco_Registradores|registrador~1206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1206_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1205_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1204_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1203_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1202_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1202_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1203_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1204_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1205_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1206_combout\);

\Banco_Registradores|saidaA[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[28]~28_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1206_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1206_combout\,
	combout => \Banco_Registradores|saidaA[28]~28_combout\);

\ULA1|ULA_28|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[28]~28_combout\ $ (!\ULA1|ULA_27|somadorMux|carryOut~combout\ $ 
-- (\ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[28]~28_combout\ & ((\ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[28]~28_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011010010001001010100010001001100110100100010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[28]~28_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_27|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_28|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_25|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_25|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[25]~25_combout\ $ (!\ULA1|ULA_24|somadorMux|carryOut~combout\ $ 
-- (!\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[25]~25_combout\ & ((\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_25|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[25]~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100010001001100111000010001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[25]~25_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_24|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_25|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_25|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_26|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_26|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[26]~26_combout\ $ (!\ULA1|ULA_25|somadorMux|carryOut~combout\ $ 
-- (!\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[26]~26_combout\ & ((\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[26]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011100001000101100100010001001100111000010001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[26]~26_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_25|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_26|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_26|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_23|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_23|MUX_Resultado|saida_MUX~0_combout\ = ( \ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( (!\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (!\Banco_Registradores|saidaA[23]~23_combout\ $ (!\ULA1|ULA_22|somadorMux|carryOut~combout\ $ 
-- (\ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\)))) # (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & (\Banco_Registradores|saidaA[23]~23_combout\ & ((\ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\)))) ) ) # ( !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\ & ( 
-- (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((\ULA1|ULA_23|MUX_entradaB|saida_MUX~0_combout\) # (\Banco_Registradores|saidaA[23]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011010010001001010100010001001100110100100010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[23]~23_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_22|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_23|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_23|MUX_Resultado|saida_MUX~0_combout\);

\ULA1|ULA_24|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_24|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\ ) # ( !\ULA1|ULA_24|MUX_Resultado|saida_MUX~0_combout\ & ( (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_24|somadorMux|carryOut~0_combout\ 
-- $ (((!\ULA1|ULA_23|somadorMux|carryOut~0_combout\ & !\ULA1|ULA_23|somadorMux|carryOut~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111000111111111111111100000000011110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~0_combout\,
	datab => \ULA1|ULA_23|somadorMux|ALT_INV_carryOut~1_combout\,
	datac => \ULA1|ULA_24|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_24|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_24|MUX_Resultado|saida_MUX~1_combout\);

\AND_FLAG_ZERO~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~1_combout\ = ( !\ULA1|ULA_4|MUX_Resultado|saida_MUX~1_combout\ & ( (\AND_FLAG_ZERO~0_combout\ & (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_2|MUX_Resultado|saida_MUX~1_combout\ & 
-- !\ULA1|ULA_3|MUX_Resultado|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AND_FLAG_ZERO~0_combout\,
	datab => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_2|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_3|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_4|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	combout => \AND_FLAG_ZERO~1_combout\);

\AND_FLAG_ZERO~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~2_combout\ = (!\ULA1|ULA_5|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_6|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_7|MUX_Resultado|saida_MUX~1_combout\ & \AND_FLAG_ZERO~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_5|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_6|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_7|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ALT_INV_AND_FLAG_ZERO~1_combout\,
	combout => \AND_FLAG_ZERO~2_combout\);

\AND_FLAG_ZERO~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~3_combout\ = ( \AND_FLAG_ZERO~2_combout\ & ( (!\ULA1|ULA_8|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_9|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_10|MUX_Resultado|saida_MUX~0_combout\ & 
-- !\ULA1|ULA_11|MUX_Resultado|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_9|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_10|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_11|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~2_combout\,
	combout => \AND_FLAG_ZERO~3_combout\);

\AND_FLAG_ZERO~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~4_combout\ = (!\ULA1|ULA_12|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_13|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_14|MUX_Resultado|saida_MUX~1_combout\ & \AND_FLAG_ZERO~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_12|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_13|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_14|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ALT_INV_AND_FLAG_ZERO~3_combout\,
	combout => \AND_FLAG_ZERO~4_combout\);

\AND_FLAG_ZERO~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~5_combout\ = (!\ULA1|ULA_15|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_16|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_17|MUX_Resultado|saida_MUX~1_combout\ & \AND_FLAG_ZERO~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_15|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_16|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_17|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ALT_INV_AND_FLAG_ZERO~4_combout\,
	combout => \AND_FLAG_ZERO~5_combout\);

\AND_FLAG_ZERO~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~6_combout\ = ( \AND_FLAG_ZERO~5_combout\ & ( (!\ULA1|ULA_18|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_19|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_20|MUX_Resultado|saida_MUX~0_combout\ & 
-- !\ULA1|ULA_21|MUX_Resultado|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_18|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_19|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_20|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_21|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~5_combout\,
	combout => \AND_FLAG_ZERO~6_combout\);

\AND_FLAG_ZERO~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~7_combout\ = (!\ULA1|ULA_22|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_23|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_24|MUX_Resultado|saida_MUX~1_combout\ & \AND_FLAG_ZERO~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_22|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_23|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_24|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ALT_INV_AND_FLAG_ZERO~6_combout\,
	combout => \AND_FLAG_ZERO~7_combout\);

\AND_FLAG_ZERO~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~8_combout\ = (!\ULA1|ULA_25|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_26|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_27|MUX_Resultado|saida_MUX~1_combout\ & \AND_FLAG_ZERO~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_25|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_26|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_27|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ALT_INV_AND_FLAG_ZERO~7_combout\,
	combout => \AND_FLAG_ZERO~8_combout\);

\ROM1|memROM~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~26_combout\ = ( \PC|DOUT\(2) & ( (!\PC|DOUT\(3) & (!\PC|DOUT\(6) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) # ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(3) & ((!\PC|DOUT\(4) & (!\PC|DOUT\(6) & \PC|DOUT\(5))) # (\PC|DOUT\(4) & ((!\PC|DOUT\(5)))))) # 
-- (\PC|DOUT\(3) & ((!\PC|DOUT\(4) & ((!\PC|DOUT\(5)))) # (\PC|DOUT\(4) & (!\PC|DOUT\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111010000100000000000000100001011110100001000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~26_combout\);

\ROM1|memROM~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~25_combout\ = ( \PC|DOUT\(2) & ( (!\PC|DOUT\(3) & (\PC|DOUT\(6) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) # ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(6) & ((!\PC|DOUT\(4) & ((\PC|DOUT\(5)))) # (\PC|DOUT\(4) & (\PC|DOUT\(3) & !\PC|DOUT\(5))))) # 
-- (\PC|DOUT\(6) & (!\PC|DOUT\(3) & ((!\PC|DOUT\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011011000000001000000000000000100110110000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~25_combout\);

\ROM1|memROM~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~24_combout\ = ( \PC|DOUT\(2) & ( (\PC|DOUT\(3) & (!\PC|DOUT\(6) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) # ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(3) & (((\PC|DOUT\(4) & !\PC|DOUT\(5))))) # (\PC|DOUT\(3) & (!\PC|DOUT\(4) & ((!\PC|DOUT\(6)) # 
-- (!\PC|DOUT\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001000000000000000000010001011010010000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~24_combout\);

\ROM1|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~10_combout\ = (!\PC|DOUT\(2) & (!\PC|DOUT\(6) & (!\PC|DOUT\(4) $ (!\PC|DOUT\(5))))) # (\PC|DOUT\(2) & (\PC|DOUT\(6) & (!\PC|DOUT\(4) & !\PC|DOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010000000000110001000000000011000100000000001100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~10_combout\);

\somadorMux|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~1_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & \ROM1|memROM~10_combout\)) ) + ( \somadorConstante|Add0~1_sumout\ ) + ( !VCC ))
-- \somadorMux|Add0~2\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & \ROM1|memROM~10_combout\)) ) + ( \somadorConstante|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \ROM1|ALT_INV_memROM~10_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~1_sumout\,
	cin => GND,
	sumout => \somadorMux|Add0~1_sumout\,
	cout => \somadorMux|Add0~2\);

\somadorMux|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~5_sumout\ = SUM(( (!\PC|DOUT\(7) & \ROM1|memROM~24_combout\) ) + ( \somadorConstante|Add0~5_sumout\ ) + ( \somadorMux|Add0~2\ ))
-- \somadorMux|Add0~6\ = CARRY(( (!\PC|DOUT\(7) & \ROM1|memROM~24_combout\) ) + ( \somadorConstante|Add0~5_sumout\ ) + ( \somadorMux|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datad => \ROM1|ALT_INV_memROM~24_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~5_sumout\,
	cin => \somadorMux|Add0~2\,
	sumout => \somadorMux|Add0~5_sumout\,
	cout => \somadorMux|Add0~6\);

\somadorMux|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~9_sumout\ = SUM(( (!\PC|DOUT\(7) & \ROM1|memROM~25_combout\) ) + ( \somadorConstante|Add0~9_sumout\ ) + ( \somadorMux|Add0~6\ ))
-- \somadorMux|Add0~10\ = CARRY(( (!\PC|DOUT\(7) & \ROM1|memROM~25_combout\) ) + ( \somadorConstante|Add0~9_sumout\ ) + ( \somadorMux|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datad => \ROM1|ALT_INV_memROM~25_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~9_sumout\,
	cin => \somadorMux|Add0~6\,
	sumout => \somadorMux|Add0~9_sumout\,
	cout => \somadorMux|Add0~10\);

\somadorMux|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~13_sumout\ = SUM(( (!\PC|DOUT\(7) & \ROM1|memROM~26_combout\) ) + ( \somadorConstante|Add0~13_sumout\ ) + ( \somadorMux|Add0~10\ ))
-- \somadorMux|Add0~14\ = CARRY(( (!\PC|DOUT\(7) & \ROM1|memROM~26_combout\) ) + ( \somadorConstante|Add0~13_sumout\ ) + ( \somadorMux|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datad => \ROM1|ALT_INV_memROM~26_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~13_sumout\,
	cin => \somadorMux|Add0~10\,
	sumout => \somadorMux|Add0~13_sumout\,
	cout => \somadorMux|Add0~14\);

\ULA1|ULA_28|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_28|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[28]~28_combout\ $ (!\ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[28]~28_combout\,
	datab => \ULA1|ULA_28|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_28|somadorMux|carryOut~0_combout\);

\ULA1|ULA_28|somadorMux|carryOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_28|somadorMux|carryOut~1_combout\ = ( \ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_28|somadorMux|carryOut~0_combout\ & ( ((!\Banco_Registradores|saidaA[26]~26_combout\ & (!\ULA1|ULA_25|somadorMux|carryOut~combout\ & 
-- \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[26]~26_combout\ & ((!\ULA1|ULA_25|somadorMux|carryOut~combout\) # (\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)))) # (\Banco_Registradores|saidaA[27]~27_combout\) ) ) ) # ( 
-- !\ULA1|ULA_27|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_28|somadorMux|carryOut~0_combout\ & ( (\Banco_Registradores|saidaA[27]~27_combout\ & ((!\Banco_Registradores|saidaA[26]~26_combout\ & (!\ULA1|ULA_25|somadorMux|carryOut~combout\ & 
-- \ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\)) # (\Banco_Registradores|saidaA[26]~26_combout\ & ((!\ULA1|ULA_25|somadorMux|carryOut~combout\) # (\ULA1|ULA_26|MUX_entradaB|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000001100010111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[26]~26_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[27]~27_combout\,
	datac => \ULA1|ULA_25|somadorMux|ALT_INV_carryOut~combout\,
	datad => \ULA1|ULA_26|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA1|ULA_27|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~0_combout\,
	combout => \ULA1|ULA_28|somadorMux|carryOut~1_combout\);

\ULA1|ULA_28|somadorMux|carryOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_28|somadorMux|carryOut~2_combout\ = (\Banco_Registradores|saidaA[28]~28_combout\ & \ULA1|ULA_28|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[28]~28_combout\,
	datab => \ULA1|ULA_28|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_28|somadorMux|carryOut~2_combout\);

\ULA1|ULA_29|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\ = (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\Banco_Registradores|saidaA[29]~29_combout\ & (\ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[29]~29_combout\ & ((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000001000100110000000100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[29]~29_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_29|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[29]~30_combout\ = ( \ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ ) ) # ( !\ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\ & ( !\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ( 
-- (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_29|somadorMux|carryOut~0_combout\ $ (((!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_28|somadorMux|carryOut~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~1_combout\,
	datab => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~2_combout\,
	datac => \ULA1|ULA_29|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[29]~30_combout\);

\Banco_Registradores|registrador~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~67_q\);

\Banco_Registradores|registrador~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~99_q\);

\Banco_Registradores|registrador~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~195_q\);

\Banco_Registradores|registrador~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~227_q\);

\Banco_Registradores|registrador~1366\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1366_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~227_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~195_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~99_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~67_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~67_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~99_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~195_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~227_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1366_combout\);

\Banco_Registradores|registrador~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~323_q\);

\Banco_Registradores|registrador~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~355_q\);

\Banco_Registradores|registrador~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~451_q\);

\Banco_Registradores|registrador~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~483_q\);

\Banco_Registradores|registrador~1367\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1367_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~483_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~451_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~355_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~323_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~323_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~355_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~451_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~483_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1367_combout\);

\Banco_Registradores|registrador~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~131_q\);

\Banco_Registradores|registrador~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~163_q\);

\Banco_Registradores|registrador~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~259_q\);

\Banco_Registradores|registrador~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~291_q\);

\Banco_Registradores|registrador~1368\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1368_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~291_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~259_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~163_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~131_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~131_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~163_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~259_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~291_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1368_combout\);

\Banco_Registradores|registrador~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~387_q\);

\Banco_Registradores|registrador~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~419_q\);

\Banco_Registradores|registrador~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~515_q\);

\Banco_Registradores|registrador~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[29]~30_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~547_q\);

\Banco_Registradores|registrador~1369\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1369_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~547_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~515_q\ ) ) ) # ( \ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( \Banco_Registradores|registrador~419_q\ ) ) ) # ( !\ROM1|memROM~15_combout\ & ( !\ROM1|memROM~14_combout\ & ( 
-- \Banco_Registradores|registrador~387_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~387_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~419_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~515_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~547_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \Banco_Registradores|registrador~1369_combout\);

\Banco_Registradores|registrador~1370\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1370_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1369_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1368_combout\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~1367_combout\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~1366_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1366_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1367_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1368_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1369_combout\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1370_combout\);

\MUX_RtIm|saida_MUX[29]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[29]~34_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1370_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1370_combout\,
	combout => \MUX_RtIm|saida_MUX[29]~34_combout\);

\ULA1|ULA_29|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[29]~34_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[29]~34_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_29|somadorMux|carryOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_29|somadorMux|carryOut~0_combout\ = !\Banco_Registradores|saidaA[29]~29_combout\ $ (!\ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[29]~29_combout\,
	datab => \ULA1|ULA_29|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_29|somadorMux|carryOut~0_combout\);

\ULA1|ULA_29|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ = ( \ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\ ) # ( !\ULA1|ULA_29|MUX_Resultado|saida_MUX~0_combout\ & ( (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & (!\ULA1|ULA_29|somadorMux|carryOut~0_combout\ 
-- $ (((!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_28|somadorMux|carryOut~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111000111111111111111100000000011110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~1_combout\,
	datab => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~2_combout\,
	datac => \ULA1|ULA_29|somadorMux|ALT_INV_carryOut~0_combout\,
	datad => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\);

\Banco_Registradores|registrador~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~324_q\);

\Banco_Registradores|registrador~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~132_q\);

\Banco_Registradores|registrador~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~388_q\);

\Banco_Registradores|registrador~1371\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1371_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~388_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~132_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~324_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~68_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~68_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~324_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~132_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~388_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1371_combout\);

\Banco_Registradores|registrador~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~196_q\);

\Banco_Registradores|registrador~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~452_q\);

\Banco_Registradores|registrador~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~260_q\);

\Banco_Registradores|registrador~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~516_q\);

\Banco_Registradores|registrador~1372\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1372_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~516_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~260_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~452_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~196_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~196_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~452_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~260_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~516_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1372_combout\);

\Banco_Registradores|registrador~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~100_q\);

\Banco_Registradores|registrador~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~356_q\);

\Banco_Registradores|registrador~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~164_q\);

\Banco_Registradores|registrador~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~420_q\);

\Banco_Registradores|registrador~1373\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1373_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~420_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~164_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~356_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~100_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~100_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~356_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~164_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~420_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1373_combout\);

\Banco_Registradores|registrador~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~228_q\);

\Banco_Registradores|registrador~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~484_q\);

\Banco_Registradores|registrador~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~292_q\);

\Banco_Registradores|registrador~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~548_q\);

\Banco_Registradores|registrador~1374\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1374_combout\ = ( \ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~548_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( \ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~292_q\ ) ) ) # ( \ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( \Banco_Registradores|registrador~484_q\ ) ) ) # ( !\ROM1|memROM~12_combout\ & ( !\ROM1|memROM~13_combout\ & ( 
-- \Banco_Registradores|registrador~228_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~228_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~484_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~292_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~548_q\,
	datae => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \Banco_Registradores|registrador~1374_combout\);

\Banco_Registradores|registrador~1375\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1375_combout\ = ( \ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1374_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( \ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1373_combout\ ) ) ) # ( \ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( \Banco_Registradores|registrador~1372_combout\ ) ) ) # ( !\ROM1|memROM~14_combout\ & ( !\ROM1|memROM~15_combout\ & ( 
-- \Banco_Registradores|registrador~1371_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1371_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1372_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1373_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1374_combout\,
	datae => \ROM1|ALT_INV_memROM~14_combout\,
	dataf => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \Banco_Registradores|registrador~1375_combout\);

\MUX_RtIm|saida_MUX[30]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[30]~35_combout\ = ((\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1375_combout\)) # (\MUX_RtIm|saida_MUX[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \MUX_RtIm|ALT_INV_saida_MUX[16]~20_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1375_combout\,
	combout => \MUX_RtIm|saida_MUX[30]~35_combout\);

\ULA1|ULA_30|MUX_entradaB|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ = !\MUX_RtIm|saida_MUX[30]~35_combout\ $ (!\MUX_ULA_CTRL|saida_MUX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[30]~35_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\);

\ULA1|ULA_30|MUX_Resultado|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ = (\MUX_ULA_CTRL|saida_MUX[1]~6_combout\ & ((!\Banco_Registradores|saidaA[30]~30_combout\ & (\ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & !\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\)) # 
-- (\Banco_Registradores|saidaA[30]~30_combout\ & ((!\ULA1|ULA_8|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000001000100110000000100010011000000010001001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[30]~30_combout\,
	datab => \MUX_ULA_CTRL|ALT_INV_saida_MUX[1]~6_combout\,
	datac => \ULA1|ULA_30|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA1|ULA_8|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\);

\MUX_ULA_Banco|saida_MUX[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[30]~31_combout\ = (!\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & (((\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_30|somadorMux|saida~combout\)) # (\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000000000111110000000000011111000000000001111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	datac => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datad => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[30]~31_combout\);

\Banco_Registradores|registrador~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[30]~31_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~68_q\);

\Banco_Registradores|registrador~1212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1212_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~164_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~132_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~100_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~68_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~68_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~100_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~132_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~164_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1212_combout\);

\Banco_Registradores|registrador~1213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1213_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~292_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~260_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~228_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~196_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~196_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~228_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~260_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~292_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1213_combout\);

\Banco_Registradores|registrador~1214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1214_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~420_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~388_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~356_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~324_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~324_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~356_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~388_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~420_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1214_combout\);

\Banco_Registradores|registrador~1215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1215_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~548_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~516_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~484_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~452_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~452_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~484_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~516_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~548_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1215_combout\);

\Banco_Registradores|registrador~1216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1216_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1215_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1214_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1213_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1212_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1212_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1213_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1214_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1215_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1216_combout\);

\Banco_Registradores|saidaA[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[30]~30_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1216_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1216_combout\,
	combout => \Banco_Registradores|saidaA[30]~30_combout\);

\ULA1|ULA_30|somadorMux|saida\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_30|somadorMux|saida~combout\ = ( \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[30]~30_combout\ $ ((((\ULA1|ULA_28|somadorMux|carryOut~2_combout\) # 
-- (\ULA1|ULA_28|somadorMux|carryOut~1_combout\)) # (\Banco_Registradores|saidaA[29]~29_combout\))) ) ) ) # ( !\ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[30]~30_combout\ 
-- $ (((\Banco_Registradores|saidaA[29]~29_combout\ & ((\ULA1|ULA_28|somadorMux|carryOut~2_combout\) # (\ULA1|ULA_28|somadorMux|carryOut~1_combout\))))) ) ) ) # ( \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- !\ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[30]~30_combout\ $ (((!\Banco_Registradores|saidaA[29]~29_combout\ & (!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_28|somadorMux|carryOut~2_combout\)))) ) ) ) # ( 
-- !\ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( !\Banco_Registradores|saidaA[30]~30_combout\ $ (((!\Banco_Registradores|saidaA[29]~29_combout\) # ((!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & 
-- !\ULA1|ULA_28|somadorMux|carryOut~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001100110011011001100110011001001100110011001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[29]~29_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[30]~30_combout\,
	datac => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~2_combout\,
	datae => \ULA1|ULA_29|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_30|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_30|somadorMux|saida~combout\);

\MUX_PC|saida_MUX[5]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[5]~33_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~13_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~13_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~13_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~13_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~13_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~13_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~13_sumout\,
	datab => \somadorMux|ALT_INV_Add0~13_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[5]~33_combout\);

\MUX_PC|saida_MUX[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[5]~3_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[5]~33_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~13_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[5]~33_combout\ & ( \somadorConstante|Add0~13_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[5]~33_combout\ & ( (\somadorConstante|Add0~13_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[5]~33_combout\ & ( \somadorConstante|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~13_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[5]~33_combout\,
	combout => \MUX_PC|saida_MUX[5]~3_combout\);

\Decoder|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~1_combout\ = ( \Decoder|Equal0~0_combout\ & ( (\ROM1|memROM~1_combout\ & ((!\ROM1|memROM~5_combout\) # ((!\ROM1|memROM~8_combout\) # (\ROM1|memROM~7_combout\)))) ) ) # ( !\Decoder|Equal0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010100010111111111111111110101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~1_combout\,
	datab => \ROM1|ALT_INV_memROM~5_combout\,
	datac => \ROM1|ALT_INV_memROM~7_combout\,
	datad => \ROM1|ALT_INV_memROM~8_combout\,
	datae => \Decoder|ALT_INV_Equal0~0_combout\,
	combout => \Decoder|Equal0~1_combout\);

\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~18_combout\,
	asdata => \MUX_PC|saida_MUX[5]~3_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

\ROM1|memROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~17_combout\ = ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (\PC|DOUT\(6) & !\PC|DOUT\(4)))) ) ) ) # ( \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & !\PC|DOUT\(4))) ) ) ) # ( !\PC|DOUT\(5) & ( 
-- !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & (\PC|DOUT\(6))) # (\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101000101000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~17_combout\);

\MUX_PC|saida_MUX[4]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[4]~32_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~9_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~9_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~9_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~9_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~9_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~9_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~9_sumout\,
	datab => \somadorMux|ALT_INV_Add0~9_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[4]~32_combout\);

\MUX_PC|saida_MUX[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[4]~2_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[4]~32_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~9_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[4]~32_combout\ & ( \somadorConstante|Add0~9_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[4]~32_combout\ & ( (\somadorConstante|Add0~9_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[4]~32_combout\ & ( \somadorConstante|Add0~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~9_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[4]~32_combout\,
	combout => \MUX_PC|saida_MUX[4]~2_combout\);

\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~17_combout\,
	asdata => \MUX_PC|saida_MUX[4]~2_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

\ROM1|memROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~19_combout\ = (!\PC|DOUT\(6) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & \PC|DOUT\(5)))) # (\PC|DOUT\(6) & (!\PC|DOUT\(3) & (\PC|DOUT\(4) & !\PC|DOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100000000001000010000000000100001000000000010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~19_combout\);

\ROM1|memROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~20_combout\ = (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(2),
	datac => \ROM1|ALT_INV_memROM~19_combout\,
	combout => \ROM1|memROM~20_combout\);

\somadorConstante|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~17_sumout\ = SUM(( \PC|DOUT\(6) ) + ( GND ) + ( \somadorConstante|Add0~14\ ))
-- \somadorConstante|Add0~18\ = CARRY(( \PC|DOUT\(6) ) + ( GND ) + ( \somadorConstante|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(6),
	cin => \somadorConstante|Add0~14\,
	sumout => \somadorConstante|Add0~17_sumout\,
	cout => \somadorConstante|Add0~18\);

\somadorMux|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~17_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\)) ) + ( \somadorConstante|Add0~17_sumout\ ) + ( \somadorMux|Add0~14\ ))
-- \somadorMux|Add0~18\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\)) ) + ( \somadorConstante|Add0~17_sumout\ ) + ( \somadorMux|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~17_sumout\,
	cin => \somadorMux|Add0~14\,
	sumout => \somadorMux|Add0~17_sumout\,
	cout => \somadorMux|Add0~18\);

\MUX_PC|saida_MUX[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[6]~34_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~17_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~17_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~17_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~17_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~17_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~17_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~17_sumout\,
	datab => \somadorMux|ALT_INV_Add0~17_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[6]~34_combout\);

\MUX_PC|saida_MUX[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[6]~4_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[6]~34_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~17_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[6]~34_combout\ & ( \somadorConstante|Add0~17_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[6]~34_combout\ & ( (\somadorConstante|Add0~17_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[6]~34_combout\ & ( \somadorConstante|Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~17_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[6]~34_combout\,
	combout => \MUX_PC|saida_MUX[6]~4_combout\);

\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~20_combout\,
	asdata => \MUX_PC|saida_MUX[6]~4_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

\ROM1|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~16_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( \PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(6) & !\PC|DOUT\(4)))) ) ) ) # ( 
-- !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) $ (!\PC|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010001000001000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~16_combout\);

\MUX_PC|saida_MUX[3]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[3]~31_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~5_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~5_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~5_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~5_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~5_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~5_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~5_sumout\,
	datab => \somadorMux|ALT_INV_Add0~5_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[3]~31_combout\);

\MUX_PC|saida_MUX[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[3]~1_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[3]~31_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~5_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[3]~31_combout\ & ( \somadorConstante|Add0~5_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[3]~31_combout\ & ( (\somadorConstante|Add0~5_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[3]~31_combout\ & ( \somadorConstante|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~5_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[3]~31_combout\,
	combout => \MUX_PC|saida_MUX[3]~1_combout\);

\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~16_combout\,
	asdata => \MUX_PC|saida_MUX[3]~1_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

\ROM1|memROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~21_combout\ = ( \PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(3) & (!\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) ) # ( !\PC|DOUT\(5) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(6) & !\PC|DOUT\(4))) ) ) ) # ( !\PC|DOUT\(5) & ( 
-- !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & ((!\PC|DOUT\(4)) # (\PC|DOUT\(6)))) # (\PC|DOUT\(3) & (\PC|DOUT\(6) & !\PC|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000000000000000000000001010000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~21_combout\);

\somadorConstante|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~21_sumout\ = SUM(( \PC|DOUT\(7) ) + ( GND ) + ( \somadorConstante|Add0~18\ ))
-- \somadorConstante|Add0~22\ = CARRY(( \PC|DOUT\(7) ) + ( GND ) + ( \somadorConstante|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(7),
	cin => \somadorConstante|Add0~18\,
	sumout => \somadorConstante|Add0~21_sumout\,
	cout => \somadorConstante|Add0~22\);

\ROM1|memROM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~23_combout\ = ( \PC|DOUT\(2) & ( (!\PC|DOUT\(6) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) # (\PC|DOUT\(6) & (((!\PC|DOUT\(4) & !\PC|DOUT\(5))))) ) ) # ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(5) & ((!\PC|DOUT\(3) & ((!\PC|DOUT\(4)) # 
-- (\PC|DOUT\(6)))) # (\PC|DOUT\(3) & (\PC|DOUT\(6) & !\PC|DOUT\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001000000000001100000000010010110010000000000011000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~23_combout\);

\somadorMux|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~21_sumout\ = SUM(( (!\PC|DOUT\(7) & \ROM1|memROM~23_combout\) ) + ( \somadorConstante|Add0~21_sumout\ ) + ( \somadorMux|Add0~18\ ))
-- \somadorMux|Add0~22\ = CARRY(( (!\PC|DOUT\(7) & \ROM1|memROM~23_combout\) ) + ( \somadorConstante|Add0~21_sumout\ ) + ( \somadorMux|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datad => \ROM1|ALT_INV_memROM~23_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~21_sumout\,
	cin => \somadorMux|Add0~18\,
	sumout => \somadorMux|Add0~21_sumout\,
	cout => \somadorMux|Add0~22\);

\MUX_PC|saida_MUX[7]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[7]~35_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~21_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~21_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~21_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~21_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~21_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~21_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~21_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~21_sumout\,
	datab => \somadorMux|ALT_INV_Add0~21_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[7]~35_combout\);

\MUX_PC|saida_MUX[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[7]~5_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[7]~35_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~21_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[7]~35_combout\ & ( \somadorConstante|Add0~21_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[7]~35_combout\ & ( (\somadorConstante|Add0~21_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[7]~35_combout\ & ( \somadorConstante|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~21_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[7]~35_combout\,
	combout => \MUX_PC|saida_MUX[7]~5_combout\);

\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~21_combout\,
	asdata => \MUX_PC|saida_MUX[7]~5_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

\ROM1|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~11_combout\ = ( !\PC|DOUT\(4) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (!\PC|DOUT\(2) & !\PC|DOUT\(6)))) ) ) ) # ( \PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (!\PC|DOUT\(2) & !\PC|DOUT\(6)))) ) ) ) # ( 
-- !\PC|DOUT\(4) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (\PC|DOUT\(2) & \PC|DOUT\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~11_combout\);

\MUX_PC|saida_MUX[2]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[2]~30_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~1_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~1_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~1_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~1_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~1_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~1_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~1_sumout\,
	datab => \somadorMux|ALT_INV_Add0~1_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[2]~30_combout\);

\MUX_PC|saida_MUX[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[2]~0_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[2]~30_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~1_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[2]~30_combout\ & ( \somadorConstante|Add0~1_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[2]~30_combout\ & ( (\somadorConstante|Add0~1_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[2]~30_combout\ & ( \somadorConstante|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000100110011001100110011001100111011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \somadorConstante|ALT_INV_Add0~1_sumout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[2]~30_combout\,
	combout => \MUX_PC|saida_MUX[2]~0_combout\);

\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~11_combout\,
	asdata => \MUX_PC|saida_MUX[2]~0_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

\Banco_Registradores|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|Equal1~0_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & ((!\PC|DOUT\(4)) # ((!\PC|DOUT\(2) & !\PC|DOUT\(3))))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(2) & ((\PC|DOUT\(3)) # 
-- (\PC|DOUT\(4))))) # (\PC|DOUT\(5) & (!\PC|DOUT\(2) $ (((\PC|DOUT\(4) & \PC|DOUT\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101001110010001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(5),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \Banco_Registradores|Equal1~0_combout\);

\Banco_Registradores|registrador~1207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1207_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~451_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~323_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~195_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~67_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~67_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~195_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~323_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~451_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1207_combout\);

\Banco_Registradores|registrador~1208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1208_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~483_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~355_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~227_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~99_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~99_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~227_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~355_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~483_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1208_combout\);

\Banco_Registradores|registrador~1209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1209_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~515_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~387_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~259_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~131_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~131_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~259_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~387_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~515_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1209_combout\);

\Banco_Registradores|registrador~1210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1210_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~547_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~419_q\ ) 
-- ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~291_q\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~163_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~163_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~291_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~419_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~547_q\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1210_combout\);

\Banco_Registradores|registrador~1211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1211_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1210_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1209_combout\ ) ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~1208_combout\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( 
-- \Banco_Registradores|registrador~1207_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1207_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1208_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1209_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1210_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1211_combout\);

\Banco_Registradores|saidaA[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[29]~29_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1211_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1211_combout\,
	combout => \Banco_Registradores|saidaA[29]~29_combout\);

\ULA1|ULA_30|somadorMux|carryOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_30|somadorMux|carryOut~combout\ = ( \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[29]~29_combout\ & (!\Banco_Registradores|saidaA[30]~30_combout\ & 
-- (!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_28|somadorMux|carryOut~2_combout\))) ) ) ) # ( !\ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( \ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[30]~30_combout\ 
-- & ((!\Banco_Registradores|saidaA[29]~29_combout\) # ((!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_28|somadorMux|carryOut~2_combout\)))) ) ) ) # ( \ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( 
-- !\ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[30]~30_combout\) # ((!\Banco_Registradores|saidaA[29]~29_combout\ & (!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & !\ULA1|ULA_28|somadorMux|carryOut~2_combout\))) ) ) ) # ( 
-- !\ULA1|ULA_29|MUX_entradaB|saida_MUX~0_combout\ & ( !\ULA1|ULA_30|MUX_entradaB|saida_MUX~0_combout\ & ( (!\Banco_Registradores|saidaA[29]~29_combout\) # ((!\Banco_Registradores|saidaA[30]~30_combout\) # ((!\ULA1|ULA_28|somadorMux|carryOut~1_combout\ & 
-- !\ULA1|ULA_28|somadorMux|carryOut~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111011001100110011001000100010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_saidaA[29]~29_combout\,
	datab => \Banco_Registradores|ALT_INV_saidaA[30]~30_combout\,
	datac => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~1_combout\,
	datad => \ULA1|ULA_28|somadorMux|ALT_INV_carryOut~2_combout\,
	datae => \ULA1|ULA_29|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA1|ULA_30|MUX_entradaB|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_30|somadorMux|carryOut~combout\);

\MUX_ULA_Banco|saida_MUX[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_Banco|saida_MUX[0]~1_combout\ = (!\MUX_ULA_Banco|saida_MUX[0]~0_combout\ & ((!\ULA1|ULA_0|MUX_Resultado|saida_MUX~2_combout\) # ((\ULA1|ULA_30|somadorMux|carryOut~combout\ & \ULA1|ULA_0|MUX_Resultado|saida_MUX~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000100000000111100010000000011110001000000001111000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_30|somadorMux|ALT_INV_carryOut~combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~2_combout\,
	datad => \MUX_ULA_Banco|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MUX_ULA_Banco|saida_MUX[0]~1_combout\);

\Banco_Registradores|registrador~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_Banco|saida_MUX[0]~1_combout\,
	ena => \Banco_Registradores|registrador~1383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Registradores|registrador~38_q\);

\Banco_Registradores|registrador~1062\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1062_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~134_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~102_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~70_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~38_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~38_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~70_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~102_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~134_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1062_combout\);

\Banco_Registradores|registrador~1063\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1063_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~262_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~230_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~198_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~166_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~166_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~198_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~230_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~262_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1063_combout\);

\Banco_Registradores|registrador~1064\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1064_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~390_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~358_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~326_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~294_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~294_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~326_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~358_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~390_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1064_combout\);

\Banco_Registradores|registrador~1065\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1065_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~518_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~486_q\ ) 
-- ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~454_q\ ) ) ) # ( !\ROM1|memROM~0_combout\ & ( !\ROM1|memROM~2_combout\ & ( \Banco_Registradores|registrador~422_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~422_q\,
	datab => \Banco_Registradores|ALT_INV_registrador~454_q\,
	datac => \Banco_Registradores|ALT_INV_registrador~486_q\,
	datad => \Banco_Registradores|ALT_INV_registrador~518_q\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~2_combout\,
	combout => \Banco_Registradores|registrador~1065_combout\);

\Banco_Registradores|registrador~1066\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|registrador~1066_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1065_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( \ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1064_combout\ ) ) ) # ( \ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( \Banco_Registradores|registrador~1063_combout\ ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~4_combout\ & ( 
-- \Banco_Registradores|registrador~1062_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1062_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1063_combout\,
	datac => \Banco_Registradores|ALT_INV_registrador~1064_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1065_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~4_combout\,
	combout => \Banco_Registradores|registrador~1066_combout\);

\Banco_Registradores|saidaA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[0]~0_combout\ = (\Banco_Registradores|registrador~1066_combout\ & \Banco_Registradores|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_registrador~1066_combout\,
	datab => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	combout => \Banco_Registradores|saidaA[0]~0_combout\);

\Banco_Registradores|saidaA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[2]~2_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1076_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1076_combout\,
	combout => \Banco_Registradores|saidaA[2]~2_combout\);

\Banco_Registradores|saidaA[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Banco_Registradores|saidaA[4]~4_combout\ = (\Banco_Registradores|Equal1~0_combout\ & \Banco_Registradores|registrador~1086_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Registradores|ALT_INV_Equal1~0_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1086_combout\,
	combout => \Banco_Registradores|saidaA[4]~4_combout\);

\MUX_RtIm|saida_MUX[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[1]~3_combout\ = (!\Decoder|OUTPUT\(4) & (\MUX_RtIm|saida_MUX[31]~1_combout\ & ((\Banco_Registradores|registrador~1231_combout\)))) # (\Decoder|OUTPUT\(4) & (((\MUX_RtIm|saida_MUX[31]~1_combout\ & 
-- \Banco_Registradores|registrador~1231_combout\)) # (\ROM1|memROM~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_OUTPUT\(4),
	datab => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datac => \ROM1|ALT_INV_memROM~16_combout\,
	datad => \Banco_Registradores|ALT_INV_registrador~1231_combout\,
	combout => \MUX_RtIm|saida_MUX[1]~3_combout\);

\MUX_RtIm|saida_MUX[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[5]~10_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1251_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1251_combout\,
	combout => \MUX_RtIm|saida_MUX[5]~10_combout\);

\MUX_RtIm|saida_MUX[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[7]~12_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1261_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1261_combout\,
	combout => \MUX_RtIm|saida_MUX[7]~12_combout\);

\MUX_RtIm|saida_MUX[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[9]~14_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1271_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1271_combout\,
	combout => \MUX_RtIm|saida_MUX[9]~14_combout\);

\MUX_RtIm|saida_MUX[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[10]~15_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1276_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1276_combout\,
	combout => \MUX_RtIm|saida_MUX[10]~15_combout\);

\MUX_RtIm|saida_MUX[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_RtIm|saida_MUX[11]~16_combout\ = (\MUX_RtIm|saida_MUX[31]~1_combout\ & \Banco_Registradores|registrador~1281_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RtIm|ALT_INV_saida_MUX[31]~1_combout\,
	datab => \Banco_Registradores|ALT_INV_registrador~1281_combout\,
	combout => \MUX_RtIm|saida_MUX[11]~16_combout\);

\ULA1|ULA_30|MUX_Resultado|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~1_combout\ = ((\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & \ULA1|ULA_30|somadorMux|saida~combout\)) # (\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	datac => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA1|ULA_30|MUX_Resultado|saida_MUX~1_combout\);

\ROM1|memROM~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~22_combout\ = ( !\PC|DOUT\(5) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (!\PC|DOUT\(3) & (\PC|DOUT\(6) & \PC|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~22_combout\);

\somadorConstante|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~25_sumout\ = SUM(( \PC|DOUT\(8) ) + ( GND ) + ( \somadorConstante|Add0~22\ ))
-- \somadorConstante|Add0~26\ = CARRY(( \PC|DOUT\(8) ) + ( GND ) + ( \somadorConstante|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(8),
	cin => \somadorConstante|Add0~22\,
	sumout => \somadorConstante|Add0~25_sumout\,
	cout => \somadorConstante|Add0~26\);

\somadorMux|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~25_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~25_sumout\ ) + ( \somadorMux|Add0~22\ ))
-- \somadorMux|Add0~26\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~25_sumout\ ) + ( \somadorMux|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~25_sumout\,
	cin => \somadorMux|Add0~22\,
	sumout => \somadorMux|Add0~25_sumout\,
	cout => \somadorMux|Add0~26\);

\MUX_PC|saida_MUX[8]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[8]~36_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~25_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~25_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~25_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~25_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~25_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~25_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~25_sumout\,
	datab => \somadorMux|ALT_INV_Add0~25_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[8]~36_combout\);

\MUX_PC|saida_MUX[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[8]~6_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[8]~36_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~25_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[8]~36_combout\ & ( \somadorConstante|Add0~25_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[8]~36_combout\ & ( (\somadorConstante|Add0~25_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[8]~36_combout\ & ( \somadorConstante|Add0~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~25_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[8]~36_combout\,
	combout => \MUX_PC|saida_MUX[8]~6_combout\);

\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[8]~6_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

\somadorConstante|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~29_sumout\ = SUM(( \PC|DOUT\(9) ) + ( GND ) + ( \somadorConstante|Add0~26\ ))
-- \somadorConstante|Add0~30\ = CARRY(( \PC|DOUT\(9) ) + ( GND ) + ( \somadorConstante|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(9),
	cin => \somadorConstante|Add0~26\,
	sumout => \somadorConstante|Add0~29_sumout\,
	cout => \somadorConstante|Add0~30\);

\somadorMux|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~29_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~29_sumout\ ) + ( \somadorMux|Add0~26\ ))
-- \somadorMux|Add0~30\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~29_sumout\ ) + ( \somadorMux|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~29_sumout\,
	cin => \somadorMux|Add0~26\,
	sumout => \somadorMux|Add0~29_sumout\,
	cout => \somadorMux|Add0~30\);

\MUX_PC|saida_MUX[9]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[9]~37_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~29_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~29_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~29_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~29_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~29_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~29_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~29_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~29_sumout\,
	datab => \somadorMux|ALT_INV_Add0~29_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[9]~37_combout\);

\MUX_PC|saida_MUX[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[9]~7_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[9]~37_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~29_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[9]~37_combout\ & ( \somadorConstante|Add0~29_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[9]~37_combout\ & ( (\somadorConstante|Add0~29_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[9]~37_combout\ & ( \somadorConstante|Add0~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~29_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[9]~37_combout\,
	combout => \MUX_PC|saida_MUX[9]~7_combout\);

\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[9]~7_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

\somadorConstante|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~33_sumout\ = SUM(( \PC|DOUT\(10) ) + ( GND ) + ( \somadorConstante|Add0~30\ ))
-- \somadorConstante|Add0~34\ = CARRY(( \PC|DOUT\(10) ) + ( GND ) + ( \somadorConstante|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(10),
	cin => \somadorConstante|Add0~30\,
	sumout => \somadorConstante|Add0~33_sumout\,
	cout => \somadorConstante|Add0~34\);

\somadorMux|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~33_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~33_sumout\ ) + ( \somadorMux|Add0~30\ ))
-- \somadorMux|Add0~34\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~33_sumout\ ) + ( \somadorMux|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~33_sumout\,
	cin => \somadorMux|Add0~30\,
	sumout => \somadorMux|Add0~33_sumout\,
	cout => \somadorMux|Add0~34\);

\MUX_PC|saida_MUX[10]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[10]~38_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~33_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~33_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~33_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~33_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~33_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~33_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~33_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~33_sumout\,
	datab => \somadorMux|ALT_INV_Add0~33_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[10]~38_combout\);

\MUX_PC|saida_MUX[10]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[10]~8_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[10]~38_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~33_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[10]~38_combout\ & ( \somadorConstante|Add0~33_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[10]~38_combout\ & ( (\somadorConstante|Add0~33_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[10]~38_combout\ & ( \somadorConstante|Add0~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~33_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[10]~38_combout\,
	combout => \MUX_PC|saida_MUX[10]~8_combout\);

\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[10]~8_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

\somadorConstante|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~37_sumout\ = SUM(( \PC|DOUT\(11) ) + ( GND ) + ( \somadorConstante|Add0~34\ ))
-- \somadorConstante|Add0~38\ = CARRY(( \PC|DOUT\(11) ) + ( GND ) + ( \somadorConstante|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(11),
	cin => \somadorConstante|Add0~34\,
	sumout => \somadorConstante|Add0~37_sumout\,
	cout => \somadorConstante|Add0~38\);

\somadorMux|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~37_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~37_sumout\ ) + ( \somadorMux|Add0~34\ ))
-- \somadorMux|Add0~38\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~37_sumout\ ) + ( \somadorMux|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~37_sumout\,
	cin => \somadorMux|Add0~34\,
	sumout => \somadorMux|Add0~37_sumout\,
	cout => \somadorMux|Add0~38\);

\MUX_PC|saida_MUX[11]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[11]~39_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~37_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~37_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~37_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~37_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~37_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~37_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~37_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~37_sumout\,
	datab => \somadorMux|ALT_INV_Add0~37_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[11]~39_combout\);

\MUX_PC|saida_MUX[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[11]~9_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[11]~39_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~37_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[11]~39_combout\ & ( \somadorConstante|Add0~37_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[11]~39_combout\ & ( (\somadorConstante|Add0~37_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[11]~39_combout\ & ( \somadorConstante|Add0~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~37_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[11]~39_combout\,
	combout => \MUX_PC|saida_MUX[11]~9_combout\);

\PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[11]~9_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(11));

\somadorConstante|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~41_sumout\ = SUM(( \PC|DOUT\(12) ) + ( GND ) + ( \somadorConstante|Add0~38\ ))
-- \somadorConstante|Add0~42\ = CARRY(( \PC|DOUT\(12) ) + ( GND ) + ( \somadorConstante|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(12),
	cin => \somadorConstante|Add0~38\,
	sumout => \somadorConstante|Add0~41_sumout\,
	cout => \somadorConstante|Add0~42\);

\somadorMux|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~41_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~41_sumout\ ) + ( \somadorMux|Add0~38\ ))
-- \somadorMux|Add0~42\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~41_sumout\ ) + ( \somadorMux|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~41_sumout\,
	cin => \somadorMux|Add0~38\,
	sumout => \somadorMux|Add0~41_sumout\,
	cout => \somadorMux|Add0~42\);

\MUX_PC|saida_MUX[12]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[12]~40_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~41_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~41_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~41_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~41_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~41_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~41_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~41_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~41_sumout\,
	datab => \somadorMux|ALT_INV_Add0~41_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[12]~40_combout\);

\MUX_PC|saida_MUX[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[12]~10_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[12]~40_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~41_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[12]~40_combout\ & ( \somadorConstante|Add0~41_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[12]~40_combout\ & ( (\somadorConstante|Add0~41_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[12]~40_combout\ & ( \somadorConstante|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~41_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[12]~40_combout\,
	combout => \MUX_PC|saida_MUX[12]~10_combout\);

\PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[12]~10_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(12));

\somadorConstante|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~45_sumout\ = SUM(( \PC|DOUT\(13) ) + ( GND ) + ( \somadorConstante|Add0~42\ ))
-- \somadorConstante|Add0~46\ = CARRY(( \PC|DOUT\(13) ) + ( GND ) + ( \somadorConstante|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(13),
	cin => \somadorConstante|Add0~42\,
	sumout => \somadorConstante|Add0~45_sumout\,
	cout => \somadorConstante|Add0~46\);

\somadorMux|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~45_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~45_sumout\ ) + ( \somadorMux|Add0~42\ ))
-- \somadorMux|Add0~46\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~45_sumout\ ) + ( \somadorMux|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~45_sumout\,
	cin => \somadorMux|Add0~42\,
	sumout => \somadorMux|Add0~45_sumout\,
	cout => \somadorMux|Add0~46\);

\MUX_PC|saida_MUX[13]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[13]~41_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~45_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~45_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~45_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~45_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~45_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~45_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~45_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~45_sumout\,
	datab => \somadorMux|ALT_INV_Add0~45_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[13]~41_combout\);

\MUX_PC|saida_MUX[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[13]~11_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[13]~41_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~45_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[13]~41_combout\ & ( \somadorConstante|Add0~45_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[13]~41_combout\ & ( (\somadorConstante|Add0~45_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[13]~41_combout\ & ( \somadorConstante|Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~45_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[13]~41_combout\,
	combout => \MUX_PC|saida_MUX[13]~11_combout\);

\PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[13]~11_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(13));

\somadorConstante|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~49_sumout\ = SUM(( \PC|DOUT\(14) ) + ( GND ) + ( \somadorConstante|Add0~46\ ))
-- \somadorConstante|Add0~50\ = CARRY(( \PC|DOUT\(14) ) + ( GND ) + ( \somadorConstante|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(14),
	cin => \somadorConstante|Add0~46\,
	sumout => \somadorConstante|Add0~49_sumout\,
	cout => \somadorConstante|Add0~50\);

\somadorMux|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~49_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~49_sumout\ ) + ( \somadorMux|Add0~46\ ))
-- \somadorMux|Add0~50\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~49_sumout\ ) + ( \somadorMux|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~49_sumout\,
	cin => \somadorMux|Add0~46\,
	sumout => \somadorMux|Add0~49_sumout\,
	cout => \somadorMux|Add0~50\);

\MUX_PC|saida_MUX[14]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[14]~42_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~49_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~49_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~49_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~49_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~49_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~49_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~49_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~49_sumout\,
	datab => \somadorMux|ALT_INV_Add0~49_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[14]~42_combout\);

\MUX_PC|saida_MUX[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[14]~12_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[14]~42_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~49_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[14]~42_combout\ & ( \somadorConstante|Add0~49_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[14]~42_combout\ & ( (\somadorConstante|Add0~49_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[14]~42_combout\ & ( \somadorConstante|Add0~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~49_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[14]~42_combout\,
	combout => \MUX_PC|saida_MUX[14]~12_combout\);

\PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[14]~12_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(14));

\somadorConstante|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~53_sumout\ = SUM(( \PC|DOUT\(15) ) + ( GND ) + ( \somadorConstante|Add0~50\ ))
-- \somadorConstante|Add0~54\ = CARRY(( \PC|DOUT\(15) ) + ( GND ) + ( \somadorConstante|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(15),
	cin => \somadorConstante|Add0~50\,
	sumout => \somadorConstante|Add0~53_sumout\,
	cout => \somadorConstante|Add0~54\);

\somadorMux|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~53_sumout\ = SUM(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~53_sumout\ ) + ( \somadorMux|Add0~50\ ))
-- \somadorMux|Add0~54\ = CARRY(( \ROM1|memROM~22_combout\ ) + ( \somadorConstante|Add0~53_sumout\ ) + ( \somadorMux|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~22_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~53_sumout\,
	cin => \somadorMux|Add0~50\,
	sumout => \somadorMux|Add0~53_sumout\,
	cout => \somadorMux|Add0~54\);

\MUX_PC|saida_MUX[15]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[15]~43_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~53_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~53_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~53_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~53_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~53_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~53_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~53_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~53_sumout\,
	datab => \somadorMux|ALT_INV_Add0~53_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[15]~43_combout\);

\MUX_PC|saida_MUX[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[15]~13_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[15]~43_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~53_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[15]~43_combout\ & ( \somadorConstante|Add0~53_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[15]~43_combout\ & ( (\somadorConstante|Add0~53_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[15]~43_combout\ & ( \somadorConstante|Add0~53_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~53_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[15]~43_combout\,
	combout => \MUX_PC|saida_MUX[15]~13_combout\);

\PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~22_combout\,
	asdata => \MUX_PC|saida_MUX[15]~13_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(15));

\somadorConstante|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~57_sumout\ = SUM(( \PC|DOUT\(16) ) + ( GND ) + ( \somadorConstante|Add0~54\ ))
-- \somadorConstante|Add0~58\ = CARRY(( \PC|DOUT\(16) ) + ( GND ) + ( \somadorConstante|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(16),
	cin => \somadorConstante|Add0~54\,
	sumout => \somadorConstante|Add0~57_sumout\,
	cout => \somadorConstante|Add0~58\);

\somadorMux|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~57_sumout\ = SUM(( (!\PC|DOUT\(7) & \ROM1|memROM~23_combout\) ) + ( \somadorConstante|Add0~57_sumout\ ) + ( \somadorMux|Add0~54\ ))
-- \somadorMux|Add0~58\ = CARRY(( (!\PC|DOUT\(7) & \ROM1|memROM~23_combout\) ) + ( \somadorConstante|Add0~57_sumout\ ) + ( \somadorMux|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datad => \ROM1|ALT_INV_memROM~23_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~57_sumout\,
	cin => \somadorMux|Add0~54\,
	sumout => \somadorMux|Add0~57_sumout\,
	cout => \somadorMux|Add0~58\);

\MUX_PC|saida_MUX[16]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[16]~44_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~57_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~57_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~57_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~57_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~57_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~57_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~57_sumout\,
	datab => \somadorMux|ALT_INV_Add0~57_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[16]~44_combout\);

\MUX_PC|saida_MUX[16]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[16]~14_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[16]~44_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~57_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[16]~44_combout\ & ( \somadorConstante|Add0~57_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[16]~44_combout\ & ( (\somadorConstante|Add0~57_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[16]~44_combout\ & ( \somadorConstante|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~57_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[16]~44_combout\,
	combout => \MUX_PC|saida_MUX[16]~14_combout\);

\PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~21_combout\,
	asdata => \MUX_PC|saida_MUX[16]~14_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(16));

\somadorConstante|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~61_sumout\ = SUM(( \PC|DOUT\(17) ) + ( GND ) + ( \somadorConstante|Add0~58\ ))
-- \somadorConstante|Add0~62\ = CARRY(( \PC|DOUT\(17) ) + ( GND ) + ( \somadorConstante|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(17),
	cin => \somadorConstante|Add0~58\,
	sumout => \somadorConstante|Add0~61_sumout\,
	cout => \somadorConstante|Add0~62\);

\somadorMux|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~61_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\)) ) + ( \somadorConstante|Add0~61_sumout\ ) + ( \somadorMux|Add0~58\ ))
-- \somadorMux|Add0~62\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\)) ) + ( \somadorConstante|Add0~61_sumout\ ) + ( \somadorMux|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~61_sumout\,
	cin => \somadorMux|Add0~58\,
	sumout => \somadorMux|Add0~61_sumout\,
	cout => \somadorMux|Add0~62\);

\MUX_PC|saida_MUX[17]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[17]~45_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~61_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~61_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~61_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~61_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~61_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~61_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~61_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~61_sumout\,
	datab => \somadorMux|ALT_INV_Add0~61_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[17]~45_combout\);

\MUX_PC|saida_MUX[17]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[17]~15_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[17]~45_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~61_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[17]~45_combout\ & ( \somadorConstante|Add0~61_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[17]~45_combout\ & ( (\somadorConstante|Add0~61_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[17]~45_combout\ & ( \somadorConstante|Add0~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~61_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[17]~45_combout\,
	combout => \MUX_PC|saida_MUX[17]~15_combout\);

\PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~20_combout\,
	asdata => \MUX_PC|saida_MUX[17]~15_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(17));

\somadorConstante|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~65_sumout\ = SUM(( \PC|DOUT\(18) ) + ( GND ) + ( \somadorConstante|Add0~62\ ))
-- \somadorConstante|Add0~66\ = CARRY(( \PC|DOUT\(18) ) + ( GND ) + ( \somadorConstante|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(18),
	cin => \somadorConstante|Add0~62\,
	sumout => \somadorConstante|Add0~65_sumout\,
	cout => \somadorConstante|Add0~66\);

\somadorMux|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~65_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~65_sumout\ ) + ( \somadorMux|Add0~62\ ))
-- \somadorMux|Add0~66\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~65_sumout\ ) + ( \somadorMux|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~65_sumout\,
	cin => \somadorMux|Add0~62\,
	sumout => \somadorMux|Add0~65_sumout\,
	cout => \somadorMux|Add0~66\);

\MUX_PC|saida_MUX[18]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[18]~46_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~65_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~65_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~65_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~65_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~65_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~65_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~65_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~65_sumout\,
	datab => \somadorMux|ALT_INV_Add0~65_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[18]~46_combout\);

\MUX_PC|saida_MUX[18]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[18]~16_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[18]~46_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~65_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[18]~46_combout\ & ( \somadorConstante|Add0~65_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[18]~46_combout\ & ( (\somadorConstante|Add0~65_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[18]~46_combout\ & ( \somadorConstante|Add0~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~65_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[18]~46_combout\,
	combout => \MUX_PC|saida_MUX[18]~16_combout\);

\PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~15_combout\,
	asdata => \MUX_PC|saida_MUX[18]~16_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(18));

\somadorConstante|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~69_sumout\ = SUM(( \PC|DOUT\(19) ) + ( GND ) + ( \somadorConstante|Add0~66\ ))
-- \somadorConstante|Add0~70\ = CARRY(( \PC|DOUT\(19) ) + ( GND ) + ( \somadorConstante|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(19),
	cin => \somadorConstante|Add0~66\,
	sumout => \somadorConstante|Add0~69_sumout\,
	cout => \somadorConstante|Add0~70\);

\somadorMux|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~69_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~69_sumout\ ) + ( \somadorMux|Add0~66\ ))
-- \somadorMux|Add0~70\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~69_sumout\ ) + ( \somadorMux|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~69_sumout\,
	cin => \somadorMux|Add0~66\,
	sumout => \somadorMux|Add0~69_sumout\,
	cout => \somadorMux|Add0~70\);

\MUX_PC|saida_MUX[19]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[19]~47_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~69_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~69_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~69_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~69_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~69_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~69_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~69_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~69_sumout\,
	datab => \somadorMux|ALT_INV_Add0~69_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[19]~47_combout\);

\MUX_PC|saida_MUX[19]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[19]~17_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[19]~47_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~69_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[19]~47_combout\ & ( \somadorConstante|Add0~69_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[19]~47_combout\ & ( (\somadorConstante|Add0~69_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[19]~47_combout\ & ( \somadorConstante|Add0~69_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~69_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[19]~47_combout\,
	combout => \MUX_PC|saida_MUX[19]~17_combout\);

\PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~13_combout\,
	asdata => \MUX_PC|saida_MUX[19]~17_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(19));

\somadorConstante|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~73_sumout\ = SUM(( \PC|DOUT\(20) ) + ( GND ) + ( \somadorConstante|Add0~70\ ))
-- \somadorConstante|Add0~74\ = CARRY(( \PC|DOUT\(20) ) + ( GND ) + ( \somadorConstante|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(20),
	cin => \somadorConstante|Add0~70\,
	sumout => \somadorConstante|Add0~73_sumout\,
	cout => \somadorConstante|Add0~74\);

\somadorMux|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~73_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~73_sumout\ ) + ( \somadorMux|Add0~70\ ))
-- \somadorMux|Add0~74\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~73_sumout\ ) + ( \somadorMux|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~73_sumout\,
	cin => \somadorMux|Add0~70\,
	sumout => \somadorMux|Add0~73_sumout\,
	cout => \somadorMux|Add0~74\);

\MUX_PC|saida_MUX[20]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[20]~48_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~73_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~73_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~73_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~73_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~73_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~73_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~73_sumout\,
	datab => \somadorMux|ALT_INV_Add0~73_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[20]~48_combout\);

\MUX_PC|saida_MUX[20]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[20]~18_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[20]~48_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~73_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[20]~48_combout\ & ( \somadorConstante|Add0~73_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[20]~48_combout\ & ( (\somadorConstante|Add0~73_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[20]~48_combout\ & ( \somadorConstante|Add0~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~73_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[20]~48_combout\,
	combout => \MUX_PC|saida_MUX[20]~18_combout\);

\PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~14_combout\,
	asdata => \MUX_PC|saida_MUX[20]~18_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(20));

\somadorConstante|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~77_sumout\ = SUM(( \PC|DOUT\(21) ) + ( GND ) + ( \somadorConstante|Add0~74\ ))
-- \somadorConstante|Add0~78\ = CARRY(( \PC|DOUT\(21) ) + ( GND ) + ( \somadorConstante|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(21),
	cin => \somadorConstante|Add0~74\,
	sumout => \somadorConstante|Add0~77_sumout\,
	cout => \somadorConstante|Add0~78\);

\somadorMux|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~77_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~77_sumout\ ) + ( \somadorMux|Add0~74\ ))
-- \somadorMux|Add0~78\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~77_sumout\ ) + ( \somadorMux|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~77_sumout\,
	cin => \somadorMux|Add0~74\,
	sumout => \somadorMux|Add0~77_sumout\,
	cout => \somadorMux|Add0~78\);

\MUX_PC|saida_MUX[21]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[21]~49_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~77_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~77_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~77_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~77_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~77_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~77_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~77_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~77_sumout\,
	datab => \somadorMux|ALT_INV_Add0~77_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[21]~49_combout\);

\MUX_PC|saida_MUX[21]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[21]~19_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[21]~49_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~77_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[21]~49_combout\ & ( \somadorConstante|Add0~77_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[21]~49_combout\ & ( (\somadorConstante|Add0~77_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[21]~49_combout\ & ( \somadorConstante|Add0~77_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~77_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[21]~49_combout\,
	combout => \MUX_PC|saida_MUX[21]~19_combout\);

\PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~12_combout\,
	asdata => \MUX_PC|saida_MUX[21]~19_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(21));

\AND_FLAG_ZERO~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~9_combout\ = ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \AND_FLAG_ZERO~8_combout\ & ( (!\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\) # (!\ULA1|ULA_30|somadorMux|saida~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	datae => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	dataf => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	combout => \AND_FLAG_ZERO~9_combout\);

\somadorConstante|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~81_sumout\ = SUM(( \PC|DOUT\(22) ) + ( GND ) + ( \somadorConstante|Add0~78\ ))
-- \somadorConstante|Add0~82\ = CARRY(( \PC|DOUT\(22) ) + ( GND ) + ( \somadorConstante|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(22),
	cin => \somadorConstante|Add0~78\,
	sumout => \somadorConstante|Add0~81_sumout\,
	cout => \somadorConstante|Add0~82\);

\somadorMux|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~81_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~81_sumout\ ) + ( \somadorMux|Add0~78\ ))
-- \somadorMux|Add0~82\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~81_sumout\ ) + ( \somadorMux|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~81_sumout\,
	cin => \somadorMux|Add0~78\,
	sumout => \somadorMux|Add0~81_sumout\,
	cout => \somadorMux|Add0~82\);

\MUX_JMP_BEQ|saida_MUX[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JMP_BEQ|saida_MUX[22]~0_combout\ = ( \somadorMux|Add0~81_sumout\ & ( \Decoder|Equal0~1_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (\AND_FLAG_ZERO~9_combout\ & !\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\))) # 
-- (\somadorConstante|Add0~81_sumout\) ) ) ) # ( !\somadorMux|Add0~81_sumout\ & ( \Decoder|Equal0~1_combout\ & ( (\somadorConstante|Add0~81_sumout\ & (((!\AND_FLAG_ZERO~9_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # 
-- (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ALT_INV_AND_FLAG_ZERO~9_combout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datad => \somadorConstante|ALT_INV_Add0~81_sumout\,
	datae => \somadorMux|ALT_INV_Add0~81_sumout\,
	dataf => \Decoder|ALT_INV_Equal0~1_combout\,
	combout => \MUX_JMP_BEQ|saida_MUX[22]~0_combout\);

\PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JMP_BEQ|saida_MUX[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(22));

\somadorConstante|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~85_sumout\ = SUM(( \PC|DOUT\(23) ) + ( GND ) + ( \somadorConstante|Add0~82\ ))
-- \somadorConstante|Add0~86\ = CARRY(( \PC|DOUT\(23) ) + ( GND ) + ( \somadorConstante|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(23),
	cin => \somadorConstante|Add0~82\,
	sumout => \somadorConstante|Add0~85_sumout\,
	cout => \somadorConstante|Add0~86\);

\somadorMux|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~85_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~85_sumout\ ) + ( \somadorMux|Add0~82\ ))
-- \somadorMux|Add0~86\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~85_sumout\ ) + ( \somadorMux|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~85_sumout\,
	cin => \somadorMux|Add0~82\,
	sumout => \somadorMux|Add0~85_sumout\,
	cout => \somadorMux|Add0~86\);

\MUX_PC|saida_MUX[23]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[23]~50_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~85_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~85_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~85_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~85_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~85_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~85_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~85_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~85_sumout\,
	datab => \somadorMux|ALT_INV_Add0~85_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[23]~50_combout\);

\MUX_PC|saida_MUX[23]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[23]~21_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[23]~50_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~85_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[23]~50_combout\ & ( \somadorConstante|Add0~85_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[23]~50_combout\ & ( (\somadorConstante|Add0~85_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[23]~50_combout\ & ( \somadorConstante|Add0~85_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~85_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[23]~50_combout\,
	combout => \MUX_PC|saida_MUX[23]~21_combout\);

\PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~0_combout\,
	asdata => \MUX_PC|saida_MUX[23]~21_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(23));

\somadorConstante|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~89_sumout\ = SUM(( \PC|DOUT\(24) ) + ( GND ) + ( \somadorConstante|Add0~86\ ))
-- \somadorConstante|Add0~90\ = CARRY(( \PC|DOUT\(24) ) + ( GND ) + ( \somadorConstante|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(24),
	cin => \somadorConstante|Add0~86\,
	sumout => \somadorConstante|Add0~89_sumout\,
	cout => \somadorConstante|Add0~90\);

\somadorMux|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~89_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~89_sumout\ ) + ( \somadorMux|Add0~86\ ))
-- \somadorMux|Add0~90\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~89_sumout\ ) + ( \somadorMux|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~89_sumout\,
	cin => \somadorMux|Add0~86\,
	sumout => \somadorMux|Add0~89_sumout\,
	cout => \somadorMux|Add0~90\);

\MUX_PC|saida_MUX[24]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[24]~51_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~89_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~89_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~89_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~89_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~89_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~89_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~89_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~89_sumout\,
	datab => \somadorMux|ALT_INV_Add0~89_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[24]~51_combout\);

\MUX_PC|saida_MUX[24]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[24]~22_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[24]~51_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~89_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[24]~51_combout\ & ( \somadorConstante|Add0~89_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[24]~51_combout\ & ( (\somadorConstante|Add0~89_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[24]~51_combout\ & ( \somadorConstante|Add0~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~89_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[24]~51_combout\,
	combout => \MUX_PC|saida_MUX[24]~22_combout\);

\PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~2_combout\,
	asdata => \MUX_PC|saida_MUX[24]~22_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(24));

\somadorConstante|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~93_sumout\ = SUM(( \PC|DOUT\(25) ) + ( GND ) + ( \somadorConstante|Add0~90\ ))
-- \somadorConstante|Add0~94\ = CARRY(( \PC|DOUT\(25) ) + ( GND ) + ( \somadorConstante|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(25),
	cin => \somadorConstante|Add0~90\,
	sumout => \somadorConstante|Add0~93_sumout\,
	cout => \somadorConstante|Add0~94\);

\somadorMux|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~93_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~93_sumout\ ) + ( \somadorMux|Add0~90\ ))
-- \somadorMux|Add0~94\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~93_sumout\ ) + ( \somadorMux|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~93_sumout\,
	cin => \somadorMux|Add0~90\,
	sumout => \somadorMux|Add0~93_sumout\,
	cout => \somadorMux|Add0~94\);

\MUX_PC|saida_MUX[25]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[25]~52_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~93_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~93_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~93_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~93_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~93_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~93_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~93_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~93_sumout\,
	datab => \somadorMux|ALT_INV_Add0~93_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[25]~52_combout\);

\MUX_PC|saida_MUX[25]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[25]~23_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[25]~52_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~93_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[25]~52_combout\ & ( \somadorConstante|Add0~93_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[25]~52_combout\ & ( (\somadorConstante|Add0~93_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[25]~52_combout\ & ( \somadorConstante|Add0~93_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~93_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[25]~52_combout\,
	combout => \MUX_PC|saida_MUX[25]~23_combout\);

\PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~3_combout\,
	asdata => \MUX_PC|saida_MUX[25]~23_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(25));

\somadorConstante|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~97_sumout\ = SUM(( \PC|DOUT\(26) ) + ( GND ) + ( \somadorConstante|Add0~94\ ))
-- \somadorConstante|Add0~98\ = CARRY(( \PC|DOUT\(26) ) + ( GND ) + ( \somadorConstante|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(26),
	cin => \somadorConstante|Add0~94\,
	sumout => \somadorConstante|Add0~97_sumout\,
	cout => \somadorConstante|Add0~98\);

\somadorMux|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~97_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~97_sumout\ ) + ( \somadorMux|Add0~94\ ))
-- \somadorMux|Add0~98\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~97_sumout\ ) + ( \somadorMux|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~97_sumout\,
	cin => \somadorMux|Add0~94\,
	sumout => \somadorMux|Add0~97_sumout\,
	cout => \somadorMux|Add0~98\);

\MUX_PC|saida_MUX[26]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[26]~53_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~97_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~97_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~97_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~97_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~97_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~97_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~97_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~97_sumout\,
	datab => \somadorMux|ALT_INV_Add0~97_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[26]~53_combout\);

\MUX_PC|saida_MUX[26]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[26]~24_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[26]~53_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~97_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[26]~53_combout\ & ( \somadorConstante|Add0~97_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[26]~53_combout\ & ( (\somadorConstante|Add0~97_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[26]~53_combout\ & ( \somadorConstante|Add0~97_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~97_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[26]~53_combout\,
	combout => \MUX_PC|saida_MUX[26]~24_combout\);

\PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM1|memROM~4_combout\,
	asdata => \MUX_PC|saida_MUX[26]~24_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(26));

\somadorConstante|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~101_sumout\ = SUM(( \PC|DOUT\(27) ) + ( GND ) + ( \somadorConstante|Add0~98\ ))
-- \somadorConstante|Add0~102\ = CARRY(( \PC|DOUT\(27) ) + ( GND ) + ( \somadorConstante|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(27),
	cin => \somadorConstante|Add0~98\,
	sumout => \somadorConstante|Add0~101_sumout\,
	cout => \somadorConstante|Add0~102\);

\somadorMux|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~101_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~101_sumout\ ) + ( \somadorMux|Add0~98\ ))
-- \somadorMux|Add0~102\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~101_sumout\ ) + ( \somadorMux|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~101_sumout\,
	cin => \somadorMux|Add0~98\,
	sumout => \somadorMux|Add0~101_sumout\,
	cout => \somadorMux|Add0~102\);

\MUX_JMP_BEQ|saida_MUX[27]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JMP_BEQ|saida_MUX[27]~1_combout\ = ( \somadorMux|Add0~101_sumout\ & ( \Decoder|Equal0~1_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (\AND_FLAG_ZERO~9_combout\ & !\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\))) # 
-- (\somadorConstante|Add0~101_sumout\) ) ) ) # ( !\somadorMux|Add0~101_sumout\ & ( \Decoder|Equal0~1_combout\ & ( (\somadorConstante|Add0~101_sumout\ & (((!\AND_FLAG_ZERO~9_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # 
-- (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ALT_INV_AND_FLAG_ZERO~9_combout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datad => \somadorConstante|ALT_INV_Add0~101_sumout\,
	datae => \somadorMux|ALT_INV_Add0~101_sumout\,
	dataf => \Decoder|ALT_INV_Equal0~1_combout\,
	combout => \MUX_JMP_BEQ|saida_MUX[27]~1_combout\);

\PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JMP_BEQ|saida_MUX[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(27));

\somadorConstante|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~105_sumout\ = SUM(( \PC|DOUT\(28) ) + ( GND ) + ( \somadorConstante|Add0~102\ ))
-- \somadorConstante|Add0~106\ = CARRY(( \PC|DOUT\(28) ) + ( GND ) + ( \somadorConstante|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(28),
	cin => \somadorConstante|Add0~102\,
	sumout => \somadorConstante|Add0~105_sumout\,
	cout => \somadorConstante|Add0~106\);

\somadorMux|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~105_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~105_sumout\ ) + ( \somadorMux|Add0~102\ ))
-- \somadorMux|Add0~106\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~105_sumout\ ) + ( \somadorMux|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~105_sumout\,
	cin => \somadorMux|Add0~102\,
	sumout => \somadorMux|Add0~105_sumout\,
	cout => \somadorMux|Add0~106\);

\MUX_PC|saida_MUX[28]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[28]~54_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~105_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~105_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~105_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~105_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~105_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~105_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~105_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~105_sumout\,
	datab => \somadorMux|ALT_INV_Add0~105_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[28]~54_combout\);

\MUX_PC|saida_MUX[28]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[28]~26_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[28]~54_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~105_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[28]~54_combout\ & ( \somadorConstante|Add0~105_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[28]~54_combout\ & ( (\somadorConstante|Add0~105_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[28]~54_combout\ & ( \somadorConstante|Add0~105_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~105_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[28]~54_combout\,
	combout => \MUX_PC|saida_MUX[28]~26_combout\);

\PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorConstante|Add0~105_sumout\,
	asdata => \MUX_PC|saida_MUX[28]~26_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(28));

\somadorConstante|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~109_sumout\ = SUM(( \PC|DOUT\(29) ) + ( GND ) + ( \somadorConstante|Add0~106\ ))
-- \somadorConstante|Add0~110\ = CARRY(( \PC|DOUT\(29) ) + ( GND ) + ( \somadorConstante|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(29),
	cin => \somadorConstante|Add0~106\,
	sumout => \somadorConstante|Add0~109_sumout\,
	cout => \somadorConstante|Add0~110\);

\somadorMux|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~109_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~109_sumout\ ) + ( \somadorMux|Add0~106\ ))
-- \somadorMux|Add0~110\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~109_sumout\ ) + ( \somadorMux|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~109_sumout\,
	cin => \somadorMux|Add0~106\,
	sumout => \somadorMux|Add0~109_sumout\,
	cout => \somadorMux|Add0~110\);

\MUX_PC|saida_MUX[29]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[29]~55_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~109_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~109_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~109_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~109_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~109_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~109_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~109_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~109_sumout\,
	datab => \somadorMux|ALT_INV_Add0~109_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[29]~55_combout\);

\MUX_PC|saida_MUX[29]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[29]~27_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[29]~55_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~109_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[29]~55_combout\ & ( \somadorConstante|Add0~109_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[29]~55_combout\ & ( (\somadorConstante|Add0~109_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[29]~55_combout\ & ( \somadorConstante|Add0~109_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~109_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[29]~55_combout\,
	combout => \MUX_PC|saida_MUX[29]~27_combout\);

\PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorConstante|Add0~109_sumout\,
	asdata => \MUX_PC|saida_MUX[29]~27_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(29));

\somadorConstante|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~113_sumout\ = SUM(( \PC|DOUT\(30) ) + ( GND ) + ( \somadorConstante|Add0~110\ ))
-- \somadorConstante|Add0~114\ = CARRY(( \PC|DOUT\(30) ) + ( GND ) + ( \somadorConstante|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(30),
	cin => \somadorConstante|Add0~110\,
	sumout => \somadorConstante|Add0~113_sumout\,
	cout => \somadorConstante|Add0~114\);

\somadorMux|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~113_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~113_sumout\ ) + ( \somadorMux|Add0~110\ ))
-- \somadorMux|Add0~114\ = CARRY(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~113_sumout\ ) + ( \somadorMux|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~113_sumout\,
	cin => \somadorMux|Add0~110\,
	sumout => \somadorMux|Add0~113_sumout\,
	cout => \somadorMux|Add0~114\);

\MUX_PC|saida_MUX[30]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[30]~56_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~113_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~113_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~113_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~113_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~113_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~113_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~113_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~113_sumout\,
	datab => \somadorMux|ALT_INV_Add0~113_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[30]~56_combout\);

\MUX_PC|saida_MUX[30]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[30]~28_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[30]~56_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~113_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[30]~56_combout\ & ( \somadorConstante|Add0~113_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[30]~56_combout\ & ( (\somadorConstante|Add0~113_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[30]~56_combout\ & ( \somadorConstante|Add0~113_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~113_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[30]~56_combout\,
	combout => \MUX_PC|saida_MUX[30]~28_combout\);

\PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorConstante|Add0~113_sumout\,
	asdata => \MUX_PC|saida_MUX[30]~28_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(30));

\somadorConstante|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorConstante|Add0~117_sumout\ = SUM(( \PC|DOUT\(31) ) + ( GND ) + ( \somadorConstante|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(31),
	cin => \somadorConstante|Add0~114\,
	sumout => \somadorConstante|Add0~117_sumout\);

\somadorMux|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorMux|Add0~117_sumout\ = SUM(( (!\Decoder|Equal4~0_combout\ & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & \ROM1|memROM~19_combout\))) ) + ( \somadorConstante|Add0~117_sumout\ ) + ( \somadorMux|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|ALT_INV_Equal4~0_combout\,
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~19_combout\,
	dataf => \somadorConstante|ALT_INV_Add0~117_sumout\,
	cin => \somadorMux|Add0~114\,
	sumout => \somadorMux|Add0~117_sumout\);

\MUX_PC|saida_MUX[31]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[31]~57_combout\ = ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~117_sumout\ ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( 
-- \ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( \somadorConstante|Add0~117_sumout\ ) ) ) # ( \ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- ((!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~117_sumout\))) # (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~117_sumout\)))) # (\ULA1|ULA_1|MUX_Resultado|saida_MUX~1_combout\ & 
-- (\somadorConstante|Add0~117_sumout\)) ) ) ) # ( !\ULA1|ULA_30|somadorMux|saida~combout\ & ( !\ULA1|ULA_30|MUX_Resultado|saida_MUX~0_combout\ & ( (!\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & ((\somadorMux|Add0~117_sumout\))) # 
-- (\ULA1|ULA_29|MUX_Resultado|saida_MUX~1_combout\ & (\somadorConstante|Add0~117_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorConstante|ALT_INV_Add0~117_sumout\,
	datab => \somadorMux|ALT_INV_Add0~117_sumout\,
	datac => \ULA1|ULA_1|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA1|ULA_29|MUX_Resultado|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA1|ULA_30|somadorMux|ALT_INV_saida~combout\,
	dataf => \ULA1|ULA_30|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	combout => \MUX_PC|saida_MUX[31]~57_combout\);

\MUX_PC|saida_MUX[31]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[31]~29_combout\ = ( \AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[31]~57_combout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (!\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\ & 
-- !\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\))) # (\somadorConstante|Add0~117_sumout\) ) ) ) # ( !\AND_FLAG_ZERO~8_combout\ & ( \MUX_PC|saida_MUX[31]~57_combout\ & ( \somadorConstante|Add0~117_sumout\ ) ) ) # ( \AND_FLAG_ZERO~8_combout\ & ( 
-- !\MUX_PC|saida_MUX[31]~57_combout\ & ( (\somadorConstante|Add0~117_sumout\ & (((\ULA1|ULA_28|MUX_Resultado|saida_MUX~0_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\AND_FLAG_ZERO~8_combout\ & ( !\MUX_PC|saida_MUX[31]~57_combout\ & ( \somadorConstante|Add0~117_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datac => \somadorConstante|ALT_INV_Add0~117_sumout\,
	datad => \ULA1|ULA_28|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datae => \ALT_INV_AND_FLAG_ZERO~8_combout\,
	dataf => \MUX_PC|ALT_INV_saida_MUX[31]~57_combout\,
	combout => \MUX_PC|saida_MUX[31]~29_combout\);

\PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorConstante|Add0~117_sumout\,
	asdata => \MUX_PC|saida_MUX[31]~29_combout\,
	sload => \Decoder|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(31));

\MUX_PC|saida_MUX[22]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[22]~20_combout\ = ( \somadorMux|Add0~81_sumout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (\AND_FLAG_ZERO~9_combout\ & !\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\))) # (\somadorConstante|Add0~81_sumout\) ) ) # ( 
-- !\somadorMux|Add0~81_sumout\ & ( (\somadorConstante|Add0~81_sumout\ & (((!\AND_FLAG_ZERO~9_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011111001000001111111100000000110111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ALT_INV_AND_FLAG_ZERO~9_combout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datad => \somadorConstante|ALT_INV_Add0~81_sumout\,
	datae => \somadorMux|ALT_INV_Add0~81_sumout\,
	combout => \MUX_PC|saida_MUX[22]~20_combout\);

\MUX_PC|saida_MUX[27]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_PC|saida_MUX[27]~25_combout\ = ( \somadorMux|Add0~101_sumout\ & ( ((!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (\AND_FLAG_ZERO~9_combout\ & !\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\))) # (\somadorConstante|Add0~101_sumout\) ) ) # ( 
-- !\somadorMux|Add0~101_sumout\ & ( (\somadorConstante|Add0~101_sumout\ & (((!\AND_FLAG_ZERO~9_combout\) # (\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\)) # (\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011111001000001111111100000000110111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ALT_INV_AND_FLAG_ZERO~9_combout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	datad => \somadorConstante|ALT_INV_Add0~101_sumout\,
	datae => \somadorMux|ALT_INV_Add0~101_sumout\,
	combout => \MUX_PC|saida_MUX[27]~25_combout\);

AND_FLAG_ZERO : cyclonev_lcell_comb
-- Equation(s):
-- \AND_FLAG_ZERO~combout\ = (!\ULA1|ULA_31|MUX_Resultado|saida_MUX~0_combout\ & (\AND_FLAG_ZERO~9_combout\ & !\ULA1|ULA_0|MUX_Resultado|saida_MUX~3_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA_31|MUX_Resultado|ALT_INV_saida_MUX~0_combout\,
	datab => \ALT_INV_AND_FLAG_ZERO~9_combout\,
	datac => \ULA1|ULA_0|MUX_Resultado|ALT_INV_saida_MUX~3_combout\,
	combout => \AND_FLAG_ZERO~combout\);

\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_ULA_A(0) <= \ULA_A[0]~output_o\;

ww_ULA_A(1) <= \ULA_A[1]~output_o\;

ww_ULA_A(2) <= \ULA_A[2]~output_o\;

ww_ULA_A(3) <= \ULA_A[3]~output_o\;

ww_ULA_A(4) <= \ULA_A[4]~output_o\;

ww_ULA_A(5) <= \ULA_A[5]~output_o\;

ww_ULA_A(6) <= \ULA_A[6]~output_o\;

ww_ULA_A(7) <= \ULA_A[7]~output_o\;

ww_ULA_A(8) <= \ULA_A[8]~output_o\;

ww_ULA_A(9) <= \ULA_A[9]~output_o\;

ww_ULA_A(10) <= \ULA_A[10]~output_o\;

ww_ULA_A(11) <= \ULA_A[11]~output_o\;

ww_ULA_A(12) <= \ULA_A[12]~output_o\;

ww_ULA_A(13) <= \ULA_A[13]~output_o\;

ww_ULA_A(14) <= \ULA_A[14]~output_o\;

ww_ULA_A(15) <= \ULA_A[15]~output_o\;

ww_ULA_A(16) <= \ULA_A[16]~output_o\;

ww_ULA_A(17) <= \ULA_A[17]~output_o\;

ww_ULA_A(18) <= \ULA_A[18]~output_o\;

ww_ULA_A(19) <= \ULA_A[19]~output_o\;

ww_ULA_A(20) <= \ULA_A[20]~output_o\;

ww_ULA_A(21) <= \ULA_A[21]~output_o\;

ww_ULA_A(22) <= \ULA_A[22]~output_o\;

ww_ULA_A(23) <= \ULA_A[23]~output_o\;

ww_ULA_A(24) <= \ULA_A[24]~output_o\;

ww_ULA_A(25) <= \ULA_A[25]~output_o\;

ww_ULA_A(26) <= \ULA_A[26]~output_o\;

ww_ULA_A(27) <= \ULA_A[27]~output_o\;

ww_ULA_A(28) <= \ULA_A[28]~output_o\;

ww_ULA_A(29) <= \ULA_A[29]~output_o\;

ww_ULA_A(30) <= \ULA_A[30]~output_o\;

ww_ULA_A(31) <= \ULA_A[31]~output_o\;

ww_ULA_B(0) <= \ULA_B[0]~output_o\;

ww_ULA_B(1) <= \ULA_B[1]~output_o\;

ww_ULA_B(2) <= \ULA_B[2]~output_o\;

ww_ULA_B(3) <= \ULA_B[3]~output_o\;

ww_ULA_B(4) <= \ULA_B[4]~output_o\;

ww_ULA_B(5) <= \ULA_B[5]~output_o\;

ww_ULA_B(6) <= \ULA_B[6]~output_o\;

ww_ULA_B(7) <= \ULA_B[7]~output_o\;

ww_ULA_B(8) <= \ULA_B[8]~output_o\;

ww_ULA_B(9) <= \ULA_B[9]~output_o\;

ww_ULA_B(10) <= \ULA_B[10]~output_o\;

ww_ULA_B(11) <= \ULA_B[11]~output_o\;

ww_ULA_B(12) <= \ULA_B[12]~output_o\;

ww_ULA_B(13) <= \ULA_B[13]~output_o\;

ww_ULA_B(14) <= \ULA_B[14]~output_o\;

ww_ULA_B(15) <= \ULA_B[15]~output_o\;

ww_ULA_B(16) <= \ULA_B[16]~output_o\;

ww_ULA_B(17) <= \ULA_B[17]~output_o\;

ww_ULA_B(18) <= \ULA_B[18]~output_o\;

ww_ULA_B(19) <= \ULA_B[19]~output_o\;

ww_ULA_B(20) <= \ULA_B[20]~output_o\;

ww_ULA_B(21) <= \ULA_B[21]~output_o\;

ww_ULA_B(22) <= \ULA_B[22]~output_o\;

ww_ULA_B(23) <= \ULA_B[23]~output_o\;

ww_ULA_B(24) <= \ULA_B[24]~output_o\;

ww_ULA_B(25) <= \ULA_B[25]~output_o\;

ww_ULA_B(26) <= \ULA_B[26]~output_o\;

ww_ULA_B(27) <= \ULA_B[27]~output_o\;

ww_ULA_B(28) <= \ULA_B[28]~output_o\;

ww_ULA_B(29) <= \ULA_B[29]~output_o\;

ww_ULA_B(30) <= \ULA_B[30]~output_o\;

ww_ULA_B(31) <= \ULA_B[31]~output_o\;

ww_saida_ULA_Teste(0) <= \saida_ULA_Teste[0]~output_o\;

ww_saida_ULA_Teste(1) <= \saida_ULA_Teste[1]~output_o\;

ww_saida_ULA_Teste(2) <= \saida_ULA_Teste[2]~output_o\;

ww_saida_ULA_Teste(3) <= \saida_ULA_Teste[3]~output_o\;

ww_saida_ULA_Teste(4) <= \saida_ULA_Teste[4]~output_o\;

ww_saida_ULA_Teste(5) <= \saida_ULA_Teste[5]~output_o\;

ww_saida_ULA_Teste(6) <= \saida_ULA_Teste[6]~output_o\;

ww_saida_ULA_Teste(7) <= \saida_ULA_Teste[7]~output_o\;

ww_saida_ULA_Teste(8) <= \saida_ULA_Teste[8]~output_o\;

ww_saida_ULA_Teste(9) <= \saida_ULA_Teste[9]~output_o\;

ww_saida_ULA_Teste(10) <= \saida_ULA_Teste[10]~output_o\;

ww_saida_ULA_Teste(11) <= \saida_ULA_Teste[11]~output_o\;

ww_saida_ULA_Teste(12) <= \saida_ULA_Teste[12]~output_o\;

ww_saida_ULA_Teste(13) <= \saida_ULA_Teste[13]~output_o\;

ww_saida_ULA_Teste(14) <= \saida_ULA_Teste[14]~output_o\;

ww_saida_ULA_Teste(15) <= \saida_ULA_Teste[15]~output_o\;

ww_saida_ULA_Teste(16) <= \saida_ULA_Teste[16]~output_o\;

ww_saida_ULA_Teste(17) <= \saida_ULA_Teste[17]~output_o\;

ww_saida_ULA_Teste(18) <= \saida_ULA_Teste[18]~output_o\;

ww_saida_ULA_Teste(19) <= \saida_ULA_Teste[19]~output_o\;

ww_saida_ULA_Teste(20) <= \saida_ULA_Teste[20]~output_o\;

ww_saida_ULA_Teste(21) <= \saida_ULA_Teste[21]~output_o\;

ww_saida_ULA_Teste(22) <= \saida_ULA_Teste[22]~output_o\;

ww_saida_ULA_Teste(23) <= \saida_ULA_Teste[23]~output_o\;

ww_saida_ULA_Teste(24) <= \saida_ULA_Teste[24]~output_o\;

ww_saida_ULA_Teste(25) <= \saida_ULA_Teste[25]~output_o\;

ww_saida_ULA_Teste(26) <= \saida_ULA_Teste[26]~output_o\;

ww_saida_ULA_Teste(27) <= \saida_ULA_Teste[27]~output_o\;

ww_saida_ULA_Teste(28) <= \saida_ULA_Teste[28]~output_o\;

ww_saida_ULA_Teste(29) <= \saida_ULA_Teste[29]~output_o\;

ww_saida_ULA_Teste(30) <= \saida_ULA_Teste[30]~output_o\;

ww_saida_ULA_Teste(31) <= \saida_ULA_Teste[31]~output_o\;

ww_saida_PC_Teste(0) <= \saida_PC_Teste[0]~output_o\;

ww_saida_PC_Teste(1) <= \saida_PC_Teste[1]~output_o\;

ww_saida_PC_Teste(2) <= \saida_PC_Teste[2]~output_o\;

ww_saida_PC_Teste(3) <= \saida_PC_Teste[3]~output_o\;

ww_saida_PC_Teste(4) <= \saida_PC_Teste[4]~output_o\;

ww_saida_PC_Teste(5) <= \saida_PC_Teste[5]~output_o\;

ww_saida_PC_Teste(6) <= \saida_PC_Teste[6]~output_o\;

ww_saida_PC_Teste(7) <= \saida_PC_Teste[7]~output_o\;

ww_saida_PC_Teste(8) <= \saida_PC_Teste[8]~output_o\;

ww_saida_PC_Teste(9) <= \saida_PC_Teste[9]~output_o\;

ww_saida_PC_Teste(10) <= \saida_PC_Teste[10]~output_o\;

ww_saida_PC_Teste(11) <= \saida_PC_Teste[11]~output_o\;

ww_saida_PC_Teste(12) <= \saida_PC_Teste[12]~output_o\;

ww_saida_PC_Teste(13) <= \saida_PC_Teste[13]~output_o\;

ww_saida_PC_Teste(14) <= \saida_PC_Teste[14]~output_o\;

ww_saida_PC_Teste(15) <= \saida_PC_Teste[15]~output_o\;

ww_saida_PC_Teste(16) <= \saida_PC_Teste[16]~output_o\;

ww_saida_PC_Teste(17) <= \saida_PC_Teste[17]~output_o\;

ww_saida_PC_Teste(18) <= \saida_PC_Teste[18]~output_o\;

ww_saida_PC_Teste(19) <= \saida_PC_Teste[19]~output_o\;

ww_saida_PC_Teste(20) <= \saida_PC_Teste[20]~output_o\;

ww_saida_PC_Teste(21) <= \saida_PC_Teste[21]~output_o\;

ww_saida_PC_Teste(22) <= \saida_PC_Teste[22]~output_o\;

ww_saida_PC_Teste(23) <= \saida_PC_Teste[23]~output_o\;

ww_saida_PC_Teste(24) <= \saida_PC_Teste[24]~output_o\;

ww_saida_PC_Teste(25) <= \saida_PC_Teste[25]~output_o\;

ww_saida_PC_Teste(26) <= \saida_PC_Teste[26]~output_o\;

ww_saida_PC_Teste(27) <= \saida_PC_Teste[27]~output_o\;

ww_saida_PC_Teste(28) <= \saida_PC_Teste[28]~output_o\;

ww_saida_PC_Teste(29) <= \saida_PC_Teste[29]~output_o\;

ww_saida_PC_Teste(30) <= \saida_PC_Teste[30]~output_o\;

ww_saida_PC_Teste(31) <= \saida_PC_Teste[31]~output_o\;

ww_entradaA_MUX_PC(0) <= \entradaA_MUX_PC[0]~output_o\;

ww_entradaA_MUX_PC(1) <= \entradaA_MUX_PC[1]~output_o\;

ww_entradaA_MUX_PC(2) <= \entradaA_MUX_PC[2]~output_o\;

ww_entradaA_MUX_PC(3) <= \entradaA_MUX_PC[3]~output_o\;

ww_entradaA_MUX_PC(4) <= \entradaA_MUX_PC[4]~output_o\;

ww_entradaA_MUX_PC(5) <= \entradaA_MUX_PC[5]~output_o\;

ww_entradaA_MUX_PC(6) <= \entradaA_MUX_PC[6]~output_o\;

ww_entradaA_MUX_PC(7) <= \entradaA_MUX_PC[7]~output_o\;

ww_entradaA_MUX_PC(8) <= \entradaA_MUX_PC[8]~output_o\;

ww_entradaA_MUX_PC(9) <= \entradaA_MUX_PC[9]~output_o\;

ww_entradaA_MUX_PC(10) <= \entradaA_MUX_PC[10]~output_o\;

ww_entradaA_MUX_PC(11) <= \entradaA_MUX_PC[11]~output_o\;

ww_entradaA_MUX_PC(12) <= \entradaA_MUX_PC[12]~output_o\;

ww_entradaA_MUX_PC(13) <= \entradaA_MUX_PC[13]~output_o\;

ww_entradaA_MUX_PC(14) <= \entradaA_MUX_PC[14]~output_o\;

ww_entradaA_MUX_PC(15) <= \entradaA_MUX_PC[15]~output_o\;

ww_entradaA_MUX_PC(16) <= \entradaA_MUX_PC[16]~output_o\;

ww_entradaA_MUX_PC(17) <= \entradaA_MUX_PC[17]~output_o\;

ww_entradaA_MUX_PC(18) <= \entradaA_MUX_PC[18]~output_o\;

ww_entradaA_MUX_PC(19) <= \entradaA_MUX_PC[19]~output_o\;

ww_entradaA_MUX_PC(20) <= \entradaA_MUX_PC[20]~output_o\;

ww_entradaA_MUX_PC(21) <= \entradaA_MUX_PC[21]~output_o\;

ww_entradaA_MUX_PC(22) <= \entradaA_MUX_PC[22]~output_o\;

ww_entradaA_MUX_PC(23) <= \entradaA_MUX_PC[23]~output_o\;

ww_entradaA_MUX_PC(24) <= \entradaA_MUX_PC[24]~output_o\;

ww_entradaA_MUX_PC(25) <= \entradaA_MUX_PC[25]~output_o\;

ww_entradaA_MUX_PC(26) <= \entradaA_MUX_PC[26]~output_o\;

ww_entradaA_MUX_PC(27) <= \entradaA_MUX_PC[27]~output_o\;

ww_entradaA_MUX_PC(28) <= \entradaA_MUX_PC[28]~output_o\;

ww_entradaA_MUX_PC(29) <= \entradaA_MUX_PC[29]~output_o\;

ww_entradaA_MUX_PC(30) <= \entradaA_MUX_PC[30]~output_o\;

ww_entradaA_MUX_PC(31) <= \entradaA_MUX_PC[31]~output_o\;

ww_entradaB_MUX_PC(0) <= \entradaB_MUX_PC[0]~output_o\;

ww_entradaB_MUX_PC(1) <= \entradaB_MUX_PC[1]~output_o\;

ww_entradaB_MUX_PC(2) <= \entradaB_MUX_PC[2]~output_o\;

ww_entradaB_MUX_PC(3) <= \entradaB_MUX_PC[3]~output_o\;

ww_entradaB_MUX_PC(4) <= \entradaB_MUX_PC[4]~output_o\;

ww_entradaB_MUX_PC(5) <= \entradaB_MUX_PC[5]~output_o\;

ww_entradaB_MUX_PC(6) <= \entradaB_MUX_PC[6]~output_o\;

ww_entradaB_MUX_PC(7) <= \entradaB_MUX_PC[7]~output_o\;

ww_entradaB_MUX_PC(8) <= \entradaB_MUX_PC[8]~output_o\;

ww_entradaB_MUX_PC(9) <= \entradaB_MUX_PC[9]~output_o\;

ww_entradaB_MUX_PC(10) <= \entradaB_MUX_PC[10]~output_o\;

ww_entradaB_MUX_PC(11) <= \entradaB_MUX_PC[11]~output_o\;

ww_entradaB_MUX_PC(12) <= \entradaB_MUX_PC[12]~output_o\;

ww_entradaB_MUX_PC(13) <= \entradaB_MUX_PC[13]~output_o\;

ww_entradaB_MUX_PC(14) <= \entradaB_MUX_PC[14]~output_o\;

ww_entradaB_MUX_PC(15) <= \entradaB_MUX_PC[15]~output_o\;

ww_entradaB_MUX_PC(16) <= \entradaB_MUX_PC[16]~output_o\;

ww_entradaB_MUX_PC(17) <= \entradaB_MUX_PC[17]~output_o\;

ww_entradaB_MUX_PC(18) <= \entradaB_MUX_PC[18]~output_o\;

ww_entradaB_MUX_PC(19) <= \entradaB_MUX_PC[19]~output_o\;

ww_entradaB_MUX_PC(20) <= \entradaB_MUX_PC[20]~output_o\;

ww_entradaB_MUX_PC(21) <= \entradaB_MUX_PC[21]~output_o\;

ww_entradaB_MUX_PC(22) <= \entradaB_MUX_PC[22]~output_o\;

ww_entradaB_MUX_PC(23) <= \entradaB_MUX_PC[23]~output_o\;

ww_entradaB_MUX_PC(24) <= \entradaB_MUX_PC[24]~output_o\;

ww_entradaB_MUX_PC(25) <= \entradaB_MUX_PC[25]~output_o\;

ww_entradaB_MUX_PC(26) <= \entradaB_MUX_PC[26]~output_o\;

ww_entradaB_MUX_PC(27) <= \entradaB_MUX_PC[27]~output_o\;

ww_entradaB_MUX_PC(28) <= \entradaB_MUX_PC[28]~output_o\;

ww_entradaB_MUX_PC(29) <= \entradaB_MUX_PC[29]~output_o\;

ww_entradaB_MUX_PC(30) <= \entradaB_MUX_PC[30]~output_o\;

ww_entradaB_MUX_PC(31) <= \entradaB_MUX_PC[31]~output_o\;

ww_entradaA_MUX_BEQ(0) <= \entradaA_MUX_BEQ[0]~output_o\;

ww_entradaA_MUX_BEQ(1) <= \entradaA_MUX_BEQ[1]~output_o\;

ww_entradaA_MUX_BEQ(2) <= \entradaA_MUX_BEQ[2]~output_o\;

ww_entradaA_MUX_BEQ(3) <= \entradaA_MUX_BEQ[3]~output_o\;

ww_entradaA_MUX_BEQ(4) <= \entradaA_MUX_BEQ[4]~output_o\;

ww_entradaA_MUX_BEQ(5) <= \entradaA_MUX_BEQ[5]~output_o\;

ww_entradaA_MUX_BEQ(6) <= \entradaA_MUX_BEQ[6]~output_o\;

ww_entradaA_MUX_BEQ(7) <= \entradaA_MUX_BEQ[7]~output_o\;

ww_entradaA_MUX_BEQ(8) <= \entradaA_MUX_BEQ[8]~output_o\;

ww_entradaA_MUX_BEQ(9) <= \entradaA_MUX_BEQ[9]~output_o\;

ww_entradaA_MUX_BEQ(10) <= \entradaA_MUX_BEQ[10]~output_o\;

ww_entradaA_MUX_BEQ(11) <= \entradaA_MUX_BEQ[11]~output_o\;

ww_entradaA_MUX_BEQ(12) <= \entradaA_MUX_BEQ[12]~output_o\;

ww_entradaA_MUX_BEQ(13) <= \entradaA_MUX_BEQ[13]~output_o\;

ww_entradaA_MUX_BEQ(14) <= \entradaA_MUX_BEQ[14]~output_o\;

ww_entradaA_MUX_BEQ(15) <= \entradaA_MUX_BEQ[15]~output_o\;

ww_entradaA_MUX_BEQ(16) <= \entradaA_MUX_BEQ[16]~output_o\;

ww_entradaA_MUX_BEQ(17) <= \entradaA_MUX_BEQ[17]~output_o\;

ww_entradaA_MUX_BEQ(18) <= \entradaA_MUX_BEQ[18]~output_o\;

ww_entradaA_MUX_BEQ(19) <= \entradaA_MUX_BEQ[19]~output_o\;

ww_entradaA_MUX_BEQ(20) <= \entradaA_MUX_BEQ[20]~output_o\;

ww_entradaA_MUX_BEQ(21) <= \entradaA_MUX_BEQ[21]~output_o\;

ww_entradaA_MUX_BEQ(22) <= \entradaA_MUX_BEQ[22]~output_o\;

ww_entradaA_MUX_BEQ(23) <= \entradaA_MUX_BEQ[23]~output_o\;

ww_entradaA_MUX_BEQ(24) <= \entradaA_MUX_BEQ[24]~output_o\;

ww_entradaA_MUX_BEQ(25) <= \entradaA_MUX_BEQ[25]~output_o\;

ww_entradaA_MUX_BEQ(26) <= \entradaA_MUX_BEQ[26]~output_o\;

ww_entradaA_MUX_BEQ(27) <= \entradaA_MUX_BEQ[27]~output_o\;

ww_entradaA_MUX_BEQ(28) <= \entradaA_MUX_BEQ[28]~output_o\;

ww_entradaA_MUX_BEQ(29) <= \entradaA_MUX_BEQ[29]~output_o\;

ww_entradaA_MUX_BEQ(30) <= \entradaA_MUX_BEQ[30]~output_o\;

ww_entradaA_MUX_BEQ(31) <= \entradaA_MUX_BEQ[31]~output_o\;

ww_entradaB_MUX_BEQ(0) <= \entradaB_MUX_BEQ[0]~output_o\;

ww_entradaB_MUX_BEQ(1) <= \entradaB_MUX_BEQ[1]~output_o\;

ww_entradaB_MUX_BEQ(2) <= \entradaB_MUX_BEQ[2]~output_o\;

ww_entradaB_MUX_BEQ(3) <= \entradaB_MUX_BEQ[3]~output_o\;

ww_entradaB_MUX_BEQ(4) <= \entradaB_MUX_BEQ[4]~output_o\;

ww_entradaB_MUX_BEQ(5) <= \entradaB_MUX_BEQ[5]~output_o\;

ww_entradaB_MUX_BEQ(6) <= \entradaB_MUX_BEQ[6]~output_o\;

ww_entradaB_MUX_BEQ(7) <= \entradaB_MUX_BEQ[7]~output_o\;

ww_entradaB_MUX_BEQ(8) <= \entradaB_MUX_BEQ[8]~output_o\;

ww_entradaB_MUX_BEQ(9) <= \entradaB_MUX_BEQ[9]~output_o\;

ww_entradaB_MUX_BEQ(10) <= \entradaB_MUX_BEQ[10]~output_o\;

ww_entradaB_MUX_BEQ(11) <= \entradaB_MUX_BEQ[11]~output_o\;

ww_entradaB_MUX_BEQ(12) <= \entradaB_MUX_BEQ[12]~output_o\;

ww_entradaB_MUX_BEQ(13) <= \entradaB_MUX_BEQ[13]~output_o\;

ww_entradaB_MUX_BEQ(14) <= \entradaB_MUX_BEQ[14]~output_o\;

ww_entradaB_MUX_BEQ(15) <= \entradaB_MUX_BEQ[15]~output_o\;

ww_entradaB_MUX_BEQ(16) <= \entradaB_MUX_BEQ[16]~output_o\;

ww_entradaB_MUX_BEQ(17) <= \entradaB_MUX_BEQ[17]~output_o\;

ww_entradaB_MUX_BEQ(18) <= \entradaB_MUX_BEQ[18]~output_o\;

ww_entradaB_MUX_BEQ(19) <= \entradaB_MUX_BEQ[19]~output_o\;

ww_entradaB_MUX_BEQ(20) <= \entradaB_MUX_BEQ[20]~output_o\;

ww_entradaB_MUX_BEQ(21) <= \entradaB_MUX_BEQ[21]~output_o\;

ww_entradaB_MUX_BEQ(22) <= \entradaB_MUX_BEQ[22]~output_o\;

ww_entradaB_MUX_BEQ(23) <= \entradaB_MUX_BEQ[23]~output_o\;

ww_entradaB_MUX_BEQ(24) <= \entradaB_MUX_BEQ[24]~output_o\;

ww_entradaB_MUX_BEQ(25) <= \entradaB_MUX_BEQ[25]~output_o\;

ww_entradaB_MUX_BEQ(26) <= \entradaB_MUX_BEQ[26]~output_o\;

ww_entradaB_MUX_BEQ(27) <= \entradaB_MUX_BEQ[27]~output_o\;

ww_entradaB_MUX_BEQ(28) <= \entradaB_MUX_BEQ[28]~output_o\;

ww_entradaB_MUX_BEQ(29) <= \entradaB_MUX_BEQ[29]~output_o\;

ww_entradaB_MUX_BEQ(30) <= \entradaB_MUX_BEQ[30]~output_o\;

ww_entradaB_MUX_BEQ(31) <= \entradaB_MUX_BEQ[31]~output_o\;

ww_seletor_MUX_BEQ <= \seletor_MUX_BEQ~output_o\;

ww_saida_Somador_Constant(0) <= \saida_Somador_Constant[0]~output_o\;

ww_saida_Somador_Constant(1) <= \saida_Somador_Constant[1]~output_o\;

ww_saida_Somador_Constant(2) <= \saida_Somador_Constant[2]~output_o\;

ww_saida_Somador_Constant(3) <= \saida_Somador_Constant[3]~output_o\;

ww_saida_Somador_Constant(4) <= \saida_Somador_Constant[4]~output_o\;

ww_saida_Somador_Constant(5) <= \saida_Somador_Constant[5]~output_o\;

ww_saida_Somador_Constant(6) <= \saida_Somador_Constant[6]~output_o\;

ww_saida_Somador_Constant(7) <= \saida_Somador_Constant[7]~output_o\;

ww_saida_Somador_Constant(8) <= \saida_Somador_Constant[8]~output_o\;

ww_saida_Somador_Constant(9) <= \saida_Somador_Constant[9]~output_o\;

ww_saida_Somador_Constant(10) <= \saida_Somador_Constant[10]~output_o\;

ww_saida_Somador_Constant(11) <= \saida_Somador_Constant[11]~output_o\;

ww_saida_Somador_Constant(12) <= \saida_Somador_Constant[12]~output_o\;

ww_saida_Somador_Constant(13) <= \saida_Somador_Constant[13]~output_o\;

ww_saida_Somador_Constant(14) <= \saida_Somador_Constant[14]~output_o\;

ww_saida_Somador_Constant(15) <= \saida_Somador_Constant[15]~output_o\;

ww_saida_Somador_Constant(16) <= \saida_Somador_Constant[16]~output_o\;

ww_saida_Somador_Constant(17) <= \saida_Somador_Constant[17]~output_o\;

ww_saida_Somador_Constant(18) <= \saida_Somador_Constant[18]~output_o\;

ww_saida_Somador_Constant(19) <= \saida_Somador_Constant[19]~output_o\;

ww_saida_Somador_Constant(20) <= \saida_Somador_Constant[20]~output_o\;

ww_saida_Somador_Constant(21) <= \saida_Somador_Constant[21]~output_o\;

ww_saida_Somador_Constant(22) <= \saida_Somador_Constant[22]~output_o\;

ww_saida_Somador_Constant(23) <= \saida_Somador_Constant[23]~output_o\;

ww_saida_Somador_Constant(24) <= \saida_Somador_Constant[24]~output_o\;

ww_saida_Somador_Constant(25) <= \saida_Somador_Constant[25]~output_o\;

ww_saida_Somador_Constant(26) <= \saida_Somador_Constant[26]~output_o\;

ww_saida_Somador_Constant(27) <= \saida_Somador_Constant[27]~output_o\;

ww_saida_Somador_Constant(28) <= \saida_Somador_Constant[28]~output_o\;

ww_saida_Somador_Constant(29) <= \saida_Somador_Constant[29]~output_o\;

ww_saida_Somador_Constant(30) <= \saida_Somador_Constant[30]~output_o\;

ww_saida_Somador_Constant(31) <= \saida_Somador_Constant[31]~output_o\;
END structure;


