onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tb_mips_top/clock
add wave -noupdate /tb_mips_top/reset
add wave -noupdate /tb_mips_top/PCsrc
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Program_Counter
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/PC_Mux
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Program_Counter_reg
add wave -noupdate -radix hexadecimal -childformat {{/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(31) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(30) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(29) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(28) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(27) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(26) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(25) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(24) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(23) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(22) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(21) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(20) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(19) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(18) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(17) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(16) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(15) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(14) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(13) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(12) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(11) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(10) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(9) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(8) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(7) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(6) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(5) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(4) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(3) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(2) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(1) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(0) -radix hexadecimal}} -subitemconfig {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(31) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(30) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(29) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(28) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(27) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(26) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(25) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(24) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(23) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(22) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(21) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(20) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(19) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(18) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(17) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(16) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(15) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(14) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(13) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(12) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(11) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(10) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(9) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(8) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(7) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(6) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(5) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(4) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(3) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(2) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(1) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(0) {-height 15 -radix hexadecimal}} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Read_Register_1
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Reg_Value_1
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Read_Register_2
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Reg_Value_2
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Program_Counter_2_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_2_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Sign_Extended_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_20_Downto_16_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_15_Downto_11_reg
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {150 ns} 0}
configure wave -namecolwidth 403
configure wave -valuecolwidth 122
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {78 ns} {246 ns}
